static void F_1 ( void )\r\n{\r\nF_2 ( 55 , V_1 ) ;\r\nreturn;\r\n}\r\nstatic void F_3 ( unsigned long V_2 )\r\n{\r\nF_1 () ;\r\nF_4 ( & V_3 , V_4 + 5 * V_5 ) ;\r\n}\r\nstatic int F_5 ( struct V_6 * V_6 , struct V_7 * V_7 )\r\n{\r\nif ( F_6 ( 0 , & V_8 ) )\r\nreturn - V_9 ;\r\nF_1 () ;\r\nif ( V_10 )\r\nF_7 ( V_11 ) ;\r\nelse {\r\nif ( V_12 ) {\r\nF_8 ( & V_3 ) ;\r\nV_12 = 0 ;\r\n}\r\n}\r\nreturn F_9 ( V_6 , V_7 ) ;\r\n}\r\nstatic int F_10 ( struct V_6 * V_6 , struct V_7 * V_7 )\r\n{\r\nif ( V_13 == 42 ) {\r\nif ( V_12 ) {\r\nF_11 (KERN_ERR PFX\r\nL_1 ) ;\r\nreturn - V_9 ;\r\n}\r\nV_12 = 1 ;\r\nF_4 ( & V_3 , V_4 + 5 * V_5 ) ;\r\n} else\r\nF_11 (KERN_CRIT PFX\r\nL_2 ) ;\r\nF_12 ( 0 , & V_8 ) ;\r\nV_13 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_13 ( struct V_7 * V_7 , const char T_2 * V_14 ,\r\nT_3 V_15 , T_4 * V_16 )\r\n{\r\nif ( V_15 ) {\r\nif ( ! V_10 ) {\r\nT_3 V_17 ;\r\nV_13 = 0 ;\r\nfor ( V_17 = 0 ; V_17 != V_15 ; V_17 ++ ) {\r\nchar V_18 ;\r\nif ( F_14 ( V_18 , V_14 + V_17 ) )\r\nreturn - V_19 ;\r\nif ( V_18 == 'V' )\r\nV_13 = 42 ;\r\n}\r\n}\r\nF_1 () ;\r\n}\r\nreturn V_15 ;\r\n}\r\nstatic long F_15 ( struct V_7 * V_7 ,\r\nunsigned int V_20 , unsigned long V_21 )\r\n{\r\nvoid T_2 * V_22 = ( void T_2 * ) V_21 ;\r\nint T_2 * V_23 = V_22 ;\r\nint V_24 ;\r\nstatic const struct V_25 V_26 = {\r\n. V_27 = V_28 | V_29 ,\r\n. V_30 = 1 ,\r\n. V_31 = L_3 ,\r\n} ;\r\nswitch ( V_20 ) {\r\ncase V_32 :\r\nif ( F_16 ( V_22 , & V_26 , sizeof( V_26 ) ) )\r\nreturn - V_19 ;\r\nbreak;\r\ncase V_33 :\r\nV_24 = V_8 ;\r\nif ( ! V_10 )\r\nV_24 |= V_12 ;\r\nreturn F_17 ( V_24 , V_23 ) ;\r\ncase V_34 :\r\nreturn F_17 ( 0 , V_23 ) ;\r\ncase V_35 :\r\nF_1 () ;\r\nbreak;\r\ndefault:\r\nreturn - V_36 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_18 ( int V_37 , int V_38 )\r\n{\r\nint V_39 ;\r\nif ( ! F_19 ( V_37 , 1 , L_3 ) )\r\nreturn 0 ;\r\nV_39 = F_20 ( V_37 ) ;\r\nif ( V_38 == V_40 )\r\nV_39 &= 0x3f ;\r\nif ( V_39 != V_38 ) {\r\nF_21 ( V_37 , 1 ) ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic int T_5 F_22 ( void )\r\n{\r\nint V_17 , V_41 , V_42 = 0 ;\r\nfor ( V_17 = 0 ; ! V_42 && V_43 [ V_17 ] . V_44 != 0 ; V_17 ++ ) {\r\nif ( F_18 ( V_43 [ V_17 ] . V_44 ,\r\nV_43 [ V_17 ] . V_39 ) ) {\r\nV_42 = 1 ;\r\nV_1 = V_43 [ V_17 ] . V_44 ;\r\n}\r\n}\r\nif ( ! V_42 ) {\r\nF_11 (KERN_ERR PFX\r\nL_4 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_41 = F_23 ( & V_46 ) ;\r\nif ( V_41 ) {\r\nF_11 (KERN_ERR PFX\r\nL_5 ,\r\nWATCHDOG_MINOR, ret) ;\r\ngoto V_47;\r\n}\r\nF_11 ( V_48\r\nL_6 ,\r\nV_49 , V_1 ) ;\r\nreturn 0 ;\r\nV_47:\r\nF_21 ( V_1 , 1 ) ;\r\nV_1 = 0x0000 ;\r\nreturn V_41 ;\r\n}\r\nstatic void T_6 F_24 ( void )\r\n{\r\nif ( ! V_10 ) {\r\nif ( V_12 ) {\r\nF_11 (KERN_WARNING PFX L_7\r\nL_8 ) ;\r\nF_25 ( & V_3 ) ;\r\nV_12 = 0 ;\r\n}\r\n}\r\nF_26 ( & V_46 ) ;\r\nF_21 ( V_1 , 1 ) ;\r\n}
