
Qflow static timing analysis logfile appended on Mon Feb 24 13:02:39 IST 2025
Running vesta static timing analysis
vesta --long cordic.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "cordic"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 190 lines.
Number of paths analyzed:  64

Top 20 maximum delay paths:
Path DFFSR_16/CLK to DFFSR_32/D delay 2923.22 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1081.6 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1244.1 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1570.2 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1722.4 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2045.0 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2197.0 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2457.5 ps         _13_: NAND3X1_4/Y -> OAI21X1_4/B
   2608.1 ps         _14_: OAI21X1_4/Y -> NAND2X1_5/A
   2717.2 ps      _0__15_: NAND2X1_5/Y ->  DFFSR_32/D

   clock skew at destination = 9.14701
   setup at destination = 196.914

Path DFFSR_16/CLK to DFFSR_31/D delay 2828.65 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1081.6 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1244.1 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1570.2 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1722.4 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2045.0 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2197.0 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2457.5 ps         _13_: NAND3X1_4/Y -> XNOR2X1_4/A
   2622.3 ps      _0__14_: XNOR2X1_4/Y ->  DFFSR_31/D

   clock skew at destination = 9.14701
   setup at destination = 197.251

Path DFFSR_16/CLK to DFFSR_30/D delay 2814.73 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1081.6 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1244.1 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1570.2 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1722.4 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2045.0 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2197.0 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2457.5 ps         _13_: NAND3X1_4/Y -> NAND2X1_4/A
   2604.5 ps      _0__13_: NAND2X1_4/Y ->  DFFSR_30/D

   clock skew at destination = 9.14701
   setup at destination = 201.127

Path DFFSR_32/CLK to DFFSR_16/D delay 2668.05 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1965.3 ps         _44_: NAND2X1_12/Y ->  NOR2X1_12/B
   2157.1 ps         _47_:  NOR2X1_12/Y -> NAND2X1_14/B
   2333.0 ps         _48_: NAND2X1_14/Y -> XNOR2X1_11/A
   2472.3 ps      _1__15_: XNOR2X1_11/Y ->   DFFSR_16/D

   clock skew at destination = -3.12198
   setup at destination = 198.891

Path DFFSR_16/CLK to DFFSR_29/D delay 2666.48 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    871.2 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1005.5 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1323.8 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1475.9 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1799.0 ps         _68_: NAND3X1_1/Y ->  NOR3X1_3/C
   1951.1 ps          _7_:  NOR3X1_3/Y -> NAND3X1_3/C
   2274.2 ps          _8_: NAND3X1_3/Y -> XNOR2X1_3/A
   2460.0 ps      _0__12_: XNOR2X1_3/Y ->  DFFSR_29/D

   clock skew at destination = 9.14701
   setup at destination = 197.335

Path DFFSR_16/CLK to DFFSR_28/D delay 2620.06 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    871.2 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1005.5 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1323.8 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1475.9 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1799.0 ps         _68_: NAND3X1_1/Y ->  NOR3X1_3/C
   1951.1 ps          _7_:  NOR3X1_3/Y -> NAND3X1_3/C
   2274.2 ps          _8_: NAND3X1_3/Y -> NAND2X1_3/B
   2414.4 ps      _0__11_: NAND2X1_3/Y ->  DFFSR_28/D

   clock skew at destination = 2.74241
   setup at destination = 202.906

Path DFFSR_32/CLK to DFFSR_15/D delay 2511.4 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1965.3 ps         _44_: NAND2X1_12/Y ->  NOR2X1_12/B
   2157.1 ps         _47_:  NOR2X1_12/Y ->   XOR2X1_5/A
   2310.8 ps      _1__14_:   XOR2X1_5/Y ->   DFFSR_15/D

   clock skew at destination = 3.28261
   setup at destination = 197.33

Path DFFSR_32/CLK to DFFSR_12/D delay 2468.68 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_11/B
   1965.3 ps         _39_: NAND2X1_11/Y ->  NOR2X1_11/B
   2123.5 ps         _41_:  NOR2X1_11/Y ->   XOR2X1_4/A
   2268.1 ps      _1__11_:   XOR2X1_4/Y ->   DFFSR_12/D

   clock skew at destination = 3.28261
   setup at destination = 197.293

Path DFFSR_16/CLK to DFFSR_27/D delay 2432.26 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1081.6 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1244.1 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1570.2 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1722.4 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2045.0 ps          _3_: NAND3X1_2/Y -> XNOR2X1_2/A
   2230.6 ps      _0__10_: XNOR2X1_2/Y ->  DFFSR_27/D

   clock skew at destination = 2.74241
   setup at destination = 198.891

Path DFFSR_16/CLK to DFFSR_26/D delay 2425.03 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1081.6 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1244.1 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1570.2 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1722.4 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2045.0 ps          _3_: NAND3X1_2/Y -> NAND2X1_2/A
   2216.7 ps       _0__9_: NAND2X1_2/Y ->  DFFSR_26/D

   clock skew at destination = 2.74241
   setup at destination = 205.542

Path DFFSR_32/CLK to DFFSR_11/D delay 2316.82 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_11/B
   1965.3 ps         _39_: NAND2X1_11/Y ->  XNOR2X1_8/A
   2116.3 ps      _1__10_:  XNOR2X1_8/Y ->   DFFSR_11/D

   clock skew at destination = 3.28261
   setup at destination = 197.196

Path DFFSR_32/CLK to DFFSR_13/D delay 2311.97 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1965.3 ps         _44_: NAND2X1_12/Y ->  XNOR2X1_9/A
   2116.3 ps      _1__12_:  XNOR2X1_9/Y ->   DFFSR_13/D

   clock skew at destination = -3.12198
   setup at destination = 198.754

Path DFFSR_32/CLK to DFFSR_8/D delay 2311.3 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    482.4 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    731.6 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    814.5 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    972.6 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1225.0 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1476.9 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1581.2 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1786.0 ps         _29_:  NOR2X1_7/Y -> NAND2X1_8/B
   1974.9 ps         _31_: NAND2X1_8/Y -> XNOR2X1_5/A
   2115.6 ps       _1__7_: XNOR2X1_5/Y ->   DFFSR_8/D

   clock skew at destination = -3.12198
   setup at destination = 198.787

Path DFFSR_32/CLK to DFFSR_14/D delay 2269.87 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y ->  NAND3X1_6/C
   1931.0 ps         _45_:  NAND3X1_6/Y -> XNOR2X1_10/A
   2069.2 ps      _1__13_: XNOR2X1_10/Y ->   DFFSR_14/D

   clock skew at destination = 3.28261
   setup at destination = 197.415

Path DFFSR_32/CLK to DFFSR_10/D delay 2260.01 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    482.4 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    731.6 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    814.5 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    972.6 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1225.0 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1476.9 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1752.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_10/B
   1920.9 ps         _36_: NAND2X1_10/Y ->  XNOR2X1_7/A
   2059.3 ps       _1__9_:  XNOR2X1_7/Y ->   DFFSR_10/D

   clock skew at destination = 3.28261
   setup at destination = 197.397

Path DFFSR_16/CLK to DFFSR_25/D delay 2186.43 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    871.2 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1005.5 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1323.8 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1475.9 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1799.0 ps         _68_: NAND3X1_1/Y -> XNOR2X1_1/A
   1984.8 ps       _0__8_: XNOR2X1_1/Y ->  DFFSR_25/D

   clock skew at destination = 2.74241
   setup at destination = 198.892

Path DFFSR_32/CLK to DFFSR_7/D delay 2145.28 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    482.4 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    731.6 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    814.5 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    972.6 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1225.0 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1476.9 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1581.2 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1786.0 ps         _29_:  NOR2X1_7/Y ->  XOR2X1_3/A
   1949.5 ps       _1__6_:  XOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = -3.12198
   setup at destination = 198.927

Path DFFSR_16/CLK to DFFSR_24/D delay 2144.86 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    611.1 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    871.2 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1005.5 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1323.8 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1475.9 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1799.0 ps         _68_: NAND3X1_1/Y -> NAND2X1_1/B
   1939.2 ps       _0__7_: NAND2X1_1/Y ->  DFFSR_24/D

   clock skew at destination = 2.74241
   setup at destination = 202.906

Path DFFSR_32/CLK to DFFSR_9/D delay 2098.41 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    482.4 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    731.6 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    814.5 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    972.6 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1225.0 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1476.9 ps         _26_:  AND2X2_3/Y ->  AND2X2_4/A
   1752.8 ps         _35_:  AND2X2_4/Y -> XNOR2X1_6/A
   1898.0 ps       _1__8_: XNOR2X1_6/Y ->   DFFSR_9/D

   clock skew at destination = 3.28261
   setup at destination = 197.173

Path DFFSR_32/CLK to DFFSR_6/D delay 2079.36 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    482.4 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    731.6 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    814.5 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    972.6 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1225.0 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1476.9 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1581.2 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1786.0 ps         _29_:  NOR2X1_7/Y ->  NOR2X1_8/B
   1879.6 ps       _1__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = -3.12198
   setup at destination = 202.84

Computed maximum clock frequency (zero margin) = 342.089 MHz
-----------------------------------------

Number of paths analyzed:  64

Top 20 minimum delay paths:
Path DFFSR_9/CLK to output pin sine[8] delay 513.372 ps
      0.0 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_9/CLK
    399.3 ps      _74__8_:   DFFSR_9/Q -> BUFX2_25/A
    513.4 ps      sine[8]:  BUFX2_25/Y -> sine[8]

Path DFFSR_2/CLK to output pin sine[1] delay 533.29 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_2/CLK
    416.0 ps      _74__1_:   DFFSR_2/Q -> BUFX2_18/A
    533.3 ps      sine[1]:  BUFX2_18/Y -> sine[1]

Path DFFSR_3/CLK to output pin sine[2] delay 533.34 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_3/CLK
    416.0 ps      _74__2_:   DFFSR_3/Q -> BUFX2_19/A
    533.3 ps      sine[2]:  BUFX2_19/Y -> sine[2]

Path DFFSR_1/CLK to output pin sine[0] delay 535.022 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_1/CLK
    417.5 ps      _74__0_:   DFFSR_1/Q -> BUFX2_17/A
    535.0 ps      sine[0]:  BUFX2_17/Y -> sine[0]

Path DFFSR_6/CLK to output pin sine[5] delay 535.557 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_6/CLK
    418.0 ps      _74__5_:   DFFSR_6/Q -> BUFX2_22/A
    535.6 ps      sine[5]:  BUFX2_22/Y -> sine[5]

Path DFFSR_24/CLK to output pin cosine[7] delay 584.869 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_24/CLK
    459.4 ps      _73__7_:  DFFSR_24/Q ->  BUFX2_8/A
    584.9 ps    cosine[7]:   BUFX2_8/Y -> cosine[7]

Path DFFSR_26/CLK to output pin cosine[9] delay 584.869 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_26/CLK
    459.4 ps      _73__9_:  DFFSR_26/Q -> BUFX2_10/A
    584.9 ps    cosine[9]:  BUFX2_10/Y -> cosine[9]

Path DFFSR_28/CLK to output pin cosine[11] delay 584.869 ps
      0.0 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_28/CLK
    459.4 ps     _73__11_:  DFFSR_28/Q -> BUFX2_12/A
    584.9 ps   cosine[11]:  BUFX2_12/Y -> cosine[11]

Path DFFSR_18/CLK to output pin cosine[1] delay 584.869 ps
      0.0 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_18/CLK
    459.4 ps      _73__1_:  DFFSR_18/Q ->  BUFX2_2/A
    584.9 ps    cosine[1]:   BUFX2_2/Y -> cosine[1]

Path DFFSR_20/CLK to output pin cosine[3] delay 584.869 ps
      0.0 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_20/CLK
    459.4 ps      _73__3_:  DFFSR_20/Q ->  BUFX2_4/A
    584.9 ps    cosine[3]:   BUFX2_4/Y -> cosine[3]

Path DFFSR_22/CLK to output pin cosine[5] delay 584.869 ps
      0.0 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_22/CLK
    459.4 ps      _73__5_:  DFFSR_22/Q ->  BUFX2_6/A
    584.9 ps    cosine[5]:   BUFX2_6/Y -> cosine[5]

Path DFFSR_30/CLK to output pin cosine[13] delay 584.869 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y -> DFFSR_30/CLK
    459.4 ps     _73__13_:  DFFSR_30/Q -> BUFX2_14/A
    584.9 ps   cosine[13]:  BUFX2_14/Y -> cosine[13]

Path DFFSR_1/CLK to DFFSR_1/D delay 585.414 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_1/CLK
    417.5 ps      _74__0_:   DFFSR_1/Q -> NOR2X1_1/B
    512.2 ps         _20_:  NOR2X1_1/Y -> NOR2X1_2/A
    590.0 ps       _1__0_:  NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   hold at destination = -4.53804

Path DFFSR_2/CLK to DFFSR_2/D delay 586.724 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_2/CLK
    416.0 ps      _74__1_:   DFFSR_2/Q -> NOR2X1_3/A
    513.6 ps         _23_:  NOR2X1_3/Y -> NOR2X1_4/A
    591.2 ps       _1__1_:  NOR2X1_4/Y ->  DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -4.46147

Path DFFSR_3/CLK to DFFSR_3/D delay 586.772 ps
      0.0 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_3/CLK
    416.0 ps      _74__2_:   DFFSR_3/Q -> NOR2X1_5/A
    513.6 ps         _25_:  NOR2X1_5/Y -> NOR2X1_6/A
    591.2 ps       _1__2_:  NOR2X1_6/Y ->  DFFSR_3/D

   clock skew at destination = 0
   hold at destination = -4.46169

Path DFFSR_6/CLK to DFFSR_6/D delay 589.151 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_6/CLK
    418.0 ps      _74__5_:   DFFSR_6/Q -> AOI21X1_1/C
    516.0 ps         _30_: AOI21X1_1/Y ->  NOR2X1_8/A
    593.6 ps       _1__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   hold at destination = -4.39898

Path DFFSR_10/CLK to output pin sine[9] delay 593.051 ps
      0.0 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_10/CLK
    466.4 ps      _74__9_:  DFFSR_10/Q -> BUFX2_26/A
    593.1 ps      sine[9]:  BUFX2_26/Y -> sine[9]

Path DFFSR_15/CLK to output pin sine[14] delay 603.035 ps
      0.0 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_15/CLK
    474.8 ps     _74__14_:  DFFSR_15/Q -> BUFX2_31/A
    603.0 ps     sine[14]:  BUFX2_31/Y -> sine[14]

Path DFFSR_4/CLK to output pin sine[3] delay 603.084 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_4/CLK
    474.8 ps      _74__3_:   DFFSR_4/Q -> BUFX2_20/A
    603.1 ps      sine[3]:  BUFX2_20/Y -> sine[3]

Path DFFSR_12/CLK to output pin sine[11] delay 603.084 ps
      0.0 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_12/CLK
    474.8 ps     _74__11_:  DFFSR_12/Q -> BUFX2_28/A
    603.1 ps     sine[11]:  BUFX2_28/Y -> sine[11]

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  64

Top 20 maximum delay paths:
Path input pin clk to DFFSR_2/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_2/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_4/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_4/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_5/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_5/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_6/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_6/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_7/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_7/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_8/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_8/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_13/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_1/A
    217.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_13/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_16/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_23/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_23/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_24/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_24/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_25/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_25/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_26/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_26/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_27/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_27/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_28/CLK delay 573.609 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    217.8 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_28/CLK

   setup at destination = 355.83

Path input pin clk to DFFSR_17/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_17/CLK

   setup at destination = 353.96

Path input pin clk to DFFSR_18/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_18/CLK

   setup at destination = 353.96

Path input pin clk to DFFSR_19/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_19/CLK

   setup at destination = 353.96

Path input pin clk to DFFSR_20/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_20/CLK

   setup at destination = 353.96

Path input pin clk to DFFSR_21/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_21/CLK

   setup at destination = 353.96

Path input pin clk to DFFSR_22/CLK delay 565.875 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    211.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_22/CLK

   setup at destination = 353.96

-----------------------------------------

Number of paths analyzed:  64

Top 20 minimum delay paths:
Path input pin clk to DFFSR_32/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_31/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_31/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_30/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_30/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_29/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_29/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_3/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->   DFFSR_3/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_1/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->   DFFSR_1/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_15/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_15/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_14/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_14/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_12/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_12/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_11/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_11/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_10/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_10/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_9/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->   DFFSR_9/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_22/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_22/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_21/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_21/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_20/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_20/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_19/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_19/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_18/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_18/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_17/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_3/A
    208.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_17/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_28/CLK delay 237.02 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    215.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_28/CLK

   hold at destination = 21.9832

Path input pin clk to DFFSR_27/CLK delay 237.02 ps
      0.0 ps          clk:             -> CLKBUF1_2/A
    215.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_27/CLK

   hold at destination = 21.9832

-----------------------------------------

