Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Nov  8 00:01:28 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}
create_generated_clock -name {clk} -source [get_ports {sys_clk}] [get_nets {u_pll.clkout0}] -master_clock [get_clocks {sys_clk}] -multiply_by {1} -divide_by {1}

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| gpio[0]            | inout             | AB8     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[1]            | inout             | AA8     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[2]            | inout             | Y6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[3]            | inout             | W6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[4]            | inout             | AB5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[5]            | inout             | Y5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[6]            | inout             | AB4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[7]            | inout             | AA4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[8]            | inout             | C5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[9]            | inout             | A5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[10]           | inout             | F7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[11]           | inout             | F8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[12]           | inout             | U8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[13]           | inout             | T8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[14]           | inout             | W8      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| gpio[15]           | inout             | V7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| halted_ind         | output            | B3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| over_r             | output            | A2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_clk            | output            | R11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_mosi           | output            | W10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_ss             | output            | Y10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| succ_r             | output            | B2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_tx_pin        | output            | R9      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst                | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| spi_miso           | input             | T11     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk            | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_debug_pin     | input             | L15     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| uart_rx_pin        | input             | R8      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name     | Fanout     
+--------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll/u_pll_e3      | clkbufg_0         | clk          | 1          
+--------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------------------+
| Net_Name                                    | Rst_Source_Inst                                 | Fanout     
+-------------------------------------------------------------------------------------------------------------+
| u_tinyriscv/u_pc_reg/N2_1                   | N152_0                                          | 903        
| spi_0/clk_cnt[8:0]_or                       | spi_0/clk_cnt[8:0]_or                           | 9          
| spi_0/N240                                  | spi_0/N240                                      | 5          
| timer_0/timer_count[31:0]_or                | timer_0/timer_count[31:0]_or_5                  | 32         
| _$$_GND_$$_                                 | _$$_GND_$$_                                     | 6          
| u_rib/N562                                  | spi_0/N160_57                                   | 2          
| u_uart_debug/N7                             | u_uart_debug/N7                                 | 201        
| uart_0/N478                                 | uart_0/N505_1                                   | 4          
| uart_0/N438                                 | uart_0/N438                                     | 16         
| uart_0/rx_clk_cnt[15:0]_or                  | uart_0/rx_clk_cnt[15:0]_or                      | 16         
| uart_0/N526                                 | uart_0/N526                                     | 4          
| uart_0/N566                                 | uart_0/N566_inv                                 | 8          
| u_tinyriscv/u_clint/data_o[31:0]_or         | u_tinyriscv/u_clint/data_o[31:0]_or             | 32         
| u_tinyriscv/u_clint/int_addr_o[31:0]_or     | u_tinyriscv/u_clint/int_addr_o[31:0]_or_inv     | 32         
| u_tinyriscv/u_id_ex/N36_1                   | u_tinyriscv/u_csr_reg/N182_inv_9                | 32         
| u_tinyriscv/u_id_ex/N36                     | u_tinyriscv/u_id_ex/N36_inv                     | 84         
| u_tinyriscv/u_id_ex/N36_2                   | u_tinyriscv/u_id_ex/N36_2_inv                   | 32         
| u_tinyriscv/u_id_ex/N36_3                   | u_tinyriscv/u_id_ex/N36_3_inv                   | 32         
+-------------------------------------------------------------------------------------------------------------+


CE Signal:
+--------------------------------------------------------------------------------------------+
| Net_Name                       | CE_Source_Inst                              | Fanout     
+--------------------------------------------------------------------------------------------+
| gpio_0/N174                    | gpio_0/N174                                 | 32         
| gpio_0/N160                    | gpio_0/N160_2                               | 16         
| spi_0/N630                     | spi_0/N630                                  | 4          
| spi_0/N402                     | spi_0/N402                                  | 8          
| spi_0/N294                     | spi_0/N294                                  | 1          
| spi_0/N225                     | spi_0/N225                                  | 5          
| spi_0/N659                     | spi_0/N659                                  | 31         
| spi_0/N649                     | spi_0/N649                                  | 32         
| spi_0/N517                     | spi_0/N517                                  | 1          
| timer_0/N93                    | timer_0/N93                                 | 30         
| timer_0/N109                   | timer_0/N109                                | 32         
| u_uart_debug/N891              | u_uart_debug/N891_0                         | 4          
| u_uart_debug/N883              | u_uart_debug/N883_5                         | 16         
| u_uart_debug/state_10          | u_uart_debug/state_10                       | 16         
| u_uart_debug/N749              | u_uart_debug/N749_5                         | 49         
| u_uart_debug/N836              | u_uart_debug/N836_0                         | 8          
| u_uart_debug/N827              | u_uart_debug/N827                           | 16         
| _$$_VCC_$$_                    | _$$_VCC_$$_                                 | 4          
| u_uart_debug/N930              | u_uart_debug/N930_3                         | 8          
| u_uart_debug/N921              | u_uart_debug/N921                           | 8          
| u_uart_debug/N912              | u_uart_debug/N912                           | 8          
| u_uart_debug/N849              | u_uart_debug/N849_12                        | 8          
| u_uart_debug/N957              | u_uart_debug/N957                           | 7          
| u_uart_debug/N948              | u_uart_debug/N948                           | 8          
| u_uart_debug/N813              | u_uart_debug/N813_7                         | 14         
| u_uart_debug/N856              | u_uart_debug/N856                           | 30         
| u_uart_debug/N860              | u_uart_debug/N860_0                         | 32         
| uart_0/N477                    | uart_0/N477                                 | 4          
| uart_0/N402_1                  | uart_0/N402_1                               | 16         
| uart_0/N511                    | uart_0/N197_mux_17                          | 4          
| uart_0/N559                    | uart_0/N559                                 | 8          
| uart_0/N424                    | uart_0/N424                                 | 4          
| uart_0/N325                    | uart_0/N325_9                               | 8          
| uart_0/N455                    | uart_0/N455                                 | 1          
| uart_0/N350                    | uart_0/N350                                 | 32         
| uart_0/N303                    | uart_0/N303                                 | 32         
| uart_0/N337                    | uart_0/N337_5                               | 8          
| u_tinyriscv/u_clint/N249       | u_tinyriscv/u_clint/N249                    | 36         
| u_tinyriscv/u_clint/N233       | u_tinyriscv/u_clint/N233                    | 5          
| u_tinyriscv/u_csr_reg/N281     | u_tinyriscv/u_csr_reg/N281                  | 32         
| u_tinyriscv/u_csr_reg/N320     | u_tinyriscv/u_csr_reg/N320                  | 32         
| u_tinyriscv/u_csr_reg/N352     | u_tinyriscv/u_csr_reg/N352                  | 32         
| u_tinyriscv/u_csr_reg/N437     | u_tinyriscv/u_csr_reg/N437                  | 32         
| u_tinyriscv/u_csr_reg/N398     | u_tinyriscv/u_csr_reg/N398                  | 32         
| u_tinyriscv/u_csr_reg/N233     | u_tinyriscv/u_csr_reg/N233                  | 32         
| u_tinyriscv/u_div/N517         | u_tinyriscv/u_div/N517                      | 39         
| u_tinyriscv/u_div/N430         | u_tinyriscv/u_div/N430_3                    | 32         
| u_tinyriscv/u_div/N391         | u_tinyriscv/u_div/N391                      | 32         
| u_tinyriscv/u_div/N300         | u_tinyriscv/u_div/N300                      | 65         
| u_tinyriscv/u_div/N437         | u_tinyriscv/u_div/div_result[31:0]_1732     | 7          
| u_tinyriscv/u_div/N333         | u_tinyriscv/u_div/N333                      | 65         
| u_tinyriscv/u_div/N308         | u_tinyriscv/u_div/N308                      | 4          
| u_tinyriscv/u_pc_reg/N17       | u_tinyriscv/u_pc_reg/N17_1_1                | 32         
+--------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------+
| Net_Name                                     | Driver                                           | Fanout     
+---------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                  | clkbufg_0                                        | 10039      
| s1_addr_o[2]                                 | u_rib/N373_7_or[2]_6                             | 4096       
| s0_addr_o[2]                                 | u_rib/N372_7_or[2]_6                             | 4096       
| s0_addr_o[3]                                 | u_rib/N372_7_or[3]_6                             | 4096       
| s1_addr_o[5]                                 | u_rib/N373_7_or[5]_6                             | 4096       
| s0_addr_o[4]                                 | u_rib/N372_7_or[4]_6                             | 4096       
| s0_addr_o[5]                                 | u_rib/N372_7_or[5]_6                             | 4096       
| s0_addr_o[6]                                 | u_rib/N372_7_or[6]_6                             | 4096       
| s1_addr_o[3]                                 | u_rib/N373_7_or[3]_6                             | 4096       
| s1_addr_o[4]                                 | u_rib/N373_7_or[4]_6                             | 4096       
| s1_addr_o[6]                                 | u_rib/N373_7_or[6]_6                             | 4096       
| s0_addr_o[12]                                | u_rib/N372_7_or[12]_3                            | 1152       
| s1_addr_o[12]                                | u_rib/N373_7_or[12]_3                            | 1152       
| s0_addr_o[13]                                | u_rib/N372_7_or[13]_4                            | 1032       
| s1_addr_o[13]                                | u_rib/N373_7_or[13]_4                            | 1032       
| u_tinyriscv/u_pc_reg/N2_1                    | N152_0                                           | 903        
| s0_addr_o[11]                                | u_rib/N372_7_or[11]_3                            | 640        
| s1_addr_o[11]                                | u_rib/N373_7_or[11]_3                            | 640        
| s1_addr_o[10]                                | u_rib/N373_7_or[10]_3                            | 384        
| s0_addr_o[10]                                | u_rib/N372_7_or[10]_3                            | 384        
| s1_addr_o[9]                                 | u_rib/N373_7_or[9]_3                             | 256        
| s0_addr_o[9]                                 | u_rib/N372_7_or[9]_3                             | 256        
| u_tinyriscv/ie_inst_o [13]                   | u_tinyriscv/u_id_ex/inst_o[13]                   | 247        
| u_uart_debug/rec_bytes_index [0]             | u_uart_debug/rec_bytes_index[0]                  | 236        
| u_uart_debug/rec_bytes_index [1]             | u_uart_debug/rec_bytes_index[1]                  | 234        
| nt_rst                                       | rst_ibuf                                         | 233        
| u_uart_debug/rec_bytes_index [2]             | u_uart_debug/rec_bytes_index[2]                  | 232        
| u_uart_debug/rec_bytes_index [4]             | u_uart_debug/rec_bytes_index[4]                  | 232        
| u_uart_debug/rec_bytes_index [3]             | u_uart_debug/rec_bytes_index[3]                  | 231        
| u_uart_debug/N7                              | u_uart_debug/N7                                  | 211        
| u_tinyriscv/ie_reg1_rdata_o [31]             | u_tinyriscv/u_id_ex/reg1_rdata_o[31]             | 197        
| u_tinyriscv/ie_inst_o [31]                   | u_tinyriscv/u_id_ex/inst_o[31]                   | 184        
| u_tinyriscv/ie_inst_o [12]                   | u_tinyriscv/u_id_ex/inst_o[12]                   | 164        
| u_tinyriscv/ie_inst_o [14]                   | u_tinyriscv/u_id_ex/inst_o[14]                   | 147        
| u_uart_debug/write_mem_byte_index [2]        | u_uart_debug/write_mem_byte_index[2]             | 133        
| u_uart_debug/write_mem_byte_index [0]        | u_uart_debug/write_mem_byte_index[0]             | 133        
| u_uart_debug/write_mem_byte_index [3]        | u_uart_debug/write_mem_byte_index[3]             | 131        
| u_uart_debug/write_mem_byte_index [4]        | u_uart_debug/write_mem_byte_index[4]             | 131        
| s0_data_o[19]                                | u_rib/N378_17[19]                                | 128        
| s0_data_o[20]                                | u_rib/N378_17[20]                                | 128        
| u_uart_debug/write_mem_byte_index[0]_inv     | u_uart_debug/write_mem_byte_index[7:0]_inv_7     | 128        
| s0_data_o[16]                                | u_rib/N378_17[16]                                | 128        
| s0_data_o[15]                                | u_rib/N378_17[15]                                | 128        
| s0_data_o[14]                                | u_rib/N378_17[14]                                | 128        
| s0_data_o[21]                                | u_rib/N378_17[21]                                | 128        
| s0_data_o[22]                                | u_rib/N378_17[22]                                | 128        
| s0_data_o[23]                                | u_rib/N378_17[23]                                | 128        
| s0_data_o[24]                                | u_rib/N378_17[24]                                | 128        
| s0_data_o[25]                                | u_rib/N378_17[25]                                | 128        
| s0_data_o[26]                                | u_rib/N378_17[26]                                | 128        
| s0_data_o[27]                                | u_rib/N378_17[27]                                | 128        
| s0_data_o[28]                                | u_rib/N378_17[28]                                | 128        
| s0_data_o[17]                                | u_rib/N378_17[17]                                | 128        
| u_uart_debug/N55 [2]                         | u_uart_debug/N55_maj1_inv                        | 128        
| s0_data_o[13]                                | u_rib/N378_17[13]                                | 128        
| s0_data_o[30]                                | u_rib/N378_17[30]                                | 128        
| s0_data_o[31]                                | u_rib/N378_17[31]                                | 128        
| s0_data_o[12]                                | u_rib/N378_17[12]                                | 128        
| s0_data_o[11]                                | u_rib/N378_17[11]                                | 128        
| s0_data_o[10]                                | u_rib/N378_17[10]                                | 128        
| s0_data_o[9]                                 | u_rib/N378_17[9]                                 | 128        
| s0_data_o[8]                                 | u_rib/N378_17[8]                                 | 128        
| s0_data_o[7]                                 | u_rib/N378_17[7]                                 | 128        
| s0_data_o[6]                                 | u_rib/N378_17[6]                                 | 128        
| s0_data_o[5]                                 | u_rib/N378_17[5]                                 | 128        
| s0_data_o[4]                                 | u_rib/N378_17[4]                                 | 128        
| s0_data_o[3]                                 | u_rib/N378_17[3]                                 | 128        
| s0_data_o[2]                                 | u_rib/N378_17[2]                                 | 128        
| s0_data_o[1]                                 | u_rib/N378_17[1]                                 | 128        
| s1_data_o[0]                                 | u_rib/N379_17[0]                                 | 128        
| s0_data_o[29]                                | u_rib/N378_17[29]                                | 128        
| s0_data_o[0]                                 | u_rib/N378_17[0]                                 | 128        
| s0_data_o[18]                                | u_rib/N378_17[18]                                | 128        
| s1_data_o[1]                                 | u_rib/N379_17[1]                                 | 128        
| s1_data_o[2]                                 | u_rib/N379_17[2]                                 | 128        
| s1_data_o[3]                                 | u_rib/N379_17[3]                                 | 128        
| s1_data_o[4]                                 | u_rib/N379_17[4]                                 | 128        
| s1_data_o[5]                                 | u_rib/N379_17[5]                                 | 128        
| s1_data_o[6]                                 | u_rib/N379_17[6]                                 | 128        
| s1_data_o[7]                                 | u_rib/N379_17[7]                                 | 128        
| s1_data_o[8]                                 | u_rib/N379_17[8]                                 | 128        
| s1_data_o[9]                                 | u_rib/N379_17[9]                                 | 128        
| s1_data_o[10]                                | u_rib/N379_17[10]                                | 128        
| s1_data_o[11]                                | u_rib/N379_17[11]                                | 128        
| s1_data_o[12]                                | u_rib/N379_17[12]                                | 128        
| s1_data_o[13]                                | u_rib/N379_17[13]                                | 128        
| s1_data_o[14]                                | u_rib/N379_17[14]                                | 128        
| s1_data_o[15]                                | u_rib/N379_17[15]                                | 128        
| s1_data_o[31]                                | u_rib/N379_17[31]                                | 128        
| s1_data_o[30]                                | u_rib/N379_17[30]                                | 128        
| s1_data_o[29]                                | u_rib/N379_17[29]                                | 128        
| s1_data_o[28]                                | u_rib/N379_17[28]                                | 128        
| s1_data_o[27]                                | u_rib/N379_17[27]                                | 128        
| s1_data_o[26]                                | u_rib/N379_17[26]                                | 128        
| s1_data_o[25]                                | u_rib/N379_17[25]                                | 128        
| s1_data_o[24]                                | u_rib/N379_17[24]                                | 128        
| s1_data_o[23]                                | u_rib/N379_17[23]                                | 128        
| s1_data_o[22]                                | u_rib/N379_17[22]                                | 128        
| s1_data_o[21]                                | u_rib/N379_17[21]                                | 128        
| s1_data_o[20]                                | u_rib/N379_17[20]                                | 128        
+---------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.14 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4         | 84            | 5                  
| IOCKDLY               | 0         | 40            | 0                  
| FF                    | 1555      | 64200         | 3                  
| LUT                   | 15092     | 42800         | 36                 
| Distributed RAM       | 8480      | 17000         | 50                 
| DLL                   | 0         | 10            | 0                  
| DQSL                  | 0         | 18            | 0                  
| DRM                   | 1         | 134           | 1                  
| FUSECODE              | 0         | 1             | 0                  
| IO                    | 28        | 296           | 10                 
| IOCKDIV               | 0         | 20            | 0                  
| IOCKGATE              | 0         | 20            | 0                  
| IPAL                  | 0         | 1             | 0                  
| PLL                   | 1         | 5             | 20                 
| RCKB                  | 0         | 24            | 0                  
| SCANCHAIN             | 0         | 2             | 0                  
| START                 | 0         | 1             | 0                  
| USCM                  | 1         | 30            | 4                  
| HSST                  | 0         | 1             | 0                  
| OSC                   | 0         | 1             | 0                  
| CRYSTAL               | 0         | 2             | 0                  
| RESCAL                | 0         | 4             | 0                  
| UDID                  | 0         | 1             | 0                  
| PCIE                  | 0         | 1             | 0                  
+-------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | E:/PangoPro/tinyriscv/synthesize/tinyriscv_soc_top_syn.adf     
| Output     | E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top_map.adf     
|            | E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top_dmr.prt     
|            | E:/PangoPro/tinyriscv/device_map/tinyriscv_soc_top.dmr         
|            | E:/PangoPro/tinyriscv/device_map/dmr.db                        
+------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 499 MB
Total CPU  time to dev_map completion : 0h:0m:8s
Process Total CPU  time to dev_map completion : 0h:0m:8s
Total real time to dev_map completion : 0h:0m:11s
