[Inputs]
CLK_IN1
RESET
[Outputs]
CLK_OUT1
CLK_OUT2
LOCKED
[BiDir]
[ATTRIBUTES]
VeriModel clk_32MHZ_to_25M_24M

