{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702342040817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702342040818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 19:47:20 2023 " "Processing started: Mon Dec 11 19:47:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702342040818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342040818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342040818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702342041027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702342041027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/max10_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050460 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/max10_adc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_synchronizer-convert_sync " "Found design unit 1: gray_synchronizer-convert_sync" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050461 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_synchronizer " "Found entity 1: gray_synchronizer" {  } { { "gray_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-sync " "Found design unit 1: synchronizer-sync" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050463 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_stage_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_stage_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_stage_synchronizer-sync " "Found design unit 1: two_stage_synchronizer-sync" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050464 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_stage_synchronizer " "Found entity 1: two_stage_synchronizer" {  } { { "two_stage_synchronizer.vhd" "" { Text "/home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file control_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_generic_pkg " "Found design unit 1: control_generic_pkg" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050465 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_generic_pkg-body " "Found design unit 2: control_generic_pkg-body" {  } { { "control_generic_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/control_generic_pkg.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050465 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement ads_project3.vhd(198) " "VHDL syntax error at ads_project3.vhd(198) near text \"signal\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 198 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050467 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator ads_project3.vhd(198) " "VHDL syntax error at ads_project3.vhd(198) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 198 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050467 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator ads_project3.vhd(199) " "VHDL syntax error at ads_project3.vhd(199) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 199 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050467 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator ads_project3.vhd(200) " "VHDL syntax error at ads_project3.vhd(200) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "ads_project3.vhd" "" { Text "/home/smcginn-adsd/ads_project3/ads_project3.vhd" 200 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_project3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ads_project3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rt1 " "Found design unit 1: bin_to_gray-rt1" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050468 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "bin_to_gray.vhd" "" { Text "/home/smcginn-adsd/ads_project3/bin_to_gray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rt1 " "Found design unit 1: gray_to_bin-rt1" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050469 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "gray_to_bin.vhd" "" { Text "/home/smcginn-adsd/ads_project3/gray_to_bin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 true_dual_port_ram_dual_clock-rtl " "Found design unit 1: true_dual_port_ram_dual_clock-rtl" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050470 ""} { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port_ram_dual_clock " "Found entity 1: true_dual_port_ram_dual_clock" {  } { { "buffer_ram.vhd" "" { Text "/home/smcginn-adsd/ads_project3/buffer_ram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm_arch " "Found design unit 1: fsm-fsm_arch" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050471 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project3/fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oisc-fsm " "Found design unit 1: oisc-fsm" {  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050472 ""} { "Info" "ISGN_ENTITY_NAME" "1 oisc " "Found entity 1: oisc" {  } { { "oisc.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oisc_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file oisc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oisc_pkg " "Found design unit 1: oisc_pkg" {  } { { "oisc_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/oisc_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project4_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project4_pkg " "Found design unit 1: project4_pkg" {  } { { "project4_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project3/project4_pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_driver-arch " "Found design unit 1: display_driver-arch" {  } { { "display_driver.vhd" "" { Text "/home/smcginn-adsd/ads_project3/display_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050474 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_driver " "Found entity 1: display_driver" {  } { { "display_driver.vhd" "" { Text "/home/smcginn-adsd/ads_project3/display_driver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_10MHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_10MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_10mhz-SYN " "Found design unit 1: adc_10mhz-SYN" {  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050475 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_10MHz " "Found entity 1: adc_10MHz" {  } { { "adc_10MHz.vhd" "" { Text "/home/smcginn-adsd/ads_project3/adc_10MHz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702342050475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702342050576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 11 19:47:30 2023 " "Processing ended: Mon Dec 11 19:47:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702342050576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702342050576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702342050576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702342050576 ""}
