spice

.load ./analogfunction.so

.verilog
paramset mycap CAPACITOR;
endparamset

mycap c1(0,n1);
mycap #(.w(4)) c2(0,n2);
spice

.nodelist

v1 nv 0 pulse iv=0 pv=1 rise=1m delay=1m
r1 nv n1 .1
r2 nv n2 .1

* built in, for reference
* c2 0 n3 4

.print tran v(nodes) w(c1) w(c2)

.tran 0 1 1 trace=a
.end
