$date
	Fri Jan 31 09:18:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_dec_ov_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module inst_1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % present_state [1:0] $end
$var reg 2 & state_name [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
0"
x!
$end
#5
0!
b0 &
1"
#10
0"
#12
1$
#15
1"
#20
0"
#22
0$
#25
1"
#30
0"
#32
1$
#35
1"
#40
0"
#45
1"
#50
0"
#52
0$
#55
1"
#60
0"
#62
1$
#65
1"
#70
0"
#72
0$
#75
1"
#80
0"
#85
1"
#90
0"
#92
1$
#95
1"
#100
0"
#105
1"
#110
0"
#112
0$
#115
1"
#120
0"
#125
1"
#130
0"
#132
