#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000000000098e920 .scope module, "mux2_1_tb" "mux2_1_tb" 2 5;
 .timescale 0 0;
v000000000089a0d0_0 .net "d0", 0 0, L_000000000089a2b0;  1 drivers
v0000000000899f90_0 .net "d1", 0 0, L_000000000089a3f0;  1 drivers
v000000000089a030_0 .var "in", 2 0;
v000000000089a710_0 .net "outBehavioural", 0 0, v000000000089a990_0;  1 drivers
v000000000089a7b0_0 .net "outDataFlow", 0 0, L_00000000008ff3d0;  1 drivers
v000000000089a210_0 .net "outGate", 0 0, L_00000000008995c0;  1 drivers
v000000000089ac10_0 .net "sel", 0 0, L_000000000089a850;  1 drivers
L_000000000089a2b0 .part v000000000089a030_0, 2, 1;
L_000000000089a3f0 .part v000000000089a030_0, 1, 1;
L_000000000089a850 .part v000000000089a030_0, 0, 1;
S_000000000098eab0 .scope module, "Behavioral" "Mux2_1Behavioral" 2 15, 3 13 0, S_000000000098e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000000000089a490_0 .net "d0", 0 0, L_000000000089a2b0;  alias, 1 drivers
v000000000089a8f0_0 .net "d1", 0 0, L_000000000089a3f0;  alias, 1 drivers
v000000000089a990_0 .var "out", 0 0;
v000000000089acb0_0 .net "sel", 0 0, L_000000000089a850;  alias, 1 drivers
E_0000000000895820 .event edge, v000000000089acb0_0, v000000000089a8f0_0, v000000000089a490_0;
S_000000000098ec40 .scope module, "DataFlow" "Mux2_1DataFlow" 2 16, 4 12 0, S_000000000098e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v000000000089aa30_0 .net "d0", 0 0, L_000000000089a2b0;  alias, 1 drivers
v0000000000899ef0_0 .net "d1", 0 0, L_000000000089a3f0;  alias, 1 drivers
v000000000089a350_0 .net "out", 0 0, L_00000000008ff3d0;  alias, 1 drivers
v000000000089a670_0 .net "sel", 0 0, L_000000000089a850;  alias, 1 drivers
L_00000000008ff3d0 .functor MUXZ 1, L_000000000089a2b0, L_000000000089a3f0, L_000000000089a850, C4<>;
S_000000000089c6d0 .scope module, "Gate" "Mux2_1Gate" 2 17, 5 12 0, S_000000000098e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000000000899550 .functor NOT 1, L_000000000089a850, C4<0>, C4<0>, C4<0>;
L_0000000000899940 .functor AND 1, L_000000000089a2b0, L_0000000000899550, C4<1>, C4<1>;
L_00000000008992b0 .functor AND 1, L_000000000089a3f0, L_000000000089a850, C4<1>, C4<1>;
L_00000000008995c0 .functor OR 1, L_0000000000899940, L_00000000008992b0, C4<0>, C4<0>;
v000000000089aad0_0 .net "d0", 0 0, L_000000000089a2b0;  alias, 1 drivers
v000000000089adf0_0 .net "d1", 0 0, L_000000000089a3f0;  alias, 1 drivers
v000000000089a5d0_0 .net "min0", 0 0, L_0000000000899940;  1 drivers
v000000000089a170_0 .net "min1", 0 0, L_00000000008992b0;  1 drivers
v000000000089ad50_0 .net "nSel", 0 0, L_0000000000899550;  1 drivers
v000000000089a530_0 .net "out", 0 0, L_00000000008995c0;  alias, 1 drivers
v000000000089ab70_0 .net "sel", 0 0, L_000000000089a850;  alias, 1 drivers
    .scope S_000000000098eab0;
T_0 ;
    %wait E_0000000000895820;
    %load/vec4 v000000000089acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000089a8f0_0;
    %store/vec4 v000000000089a990_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000089a490_0;
    %store/vec4 v000000000089a990_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000098e920;
T_1 ;
    %vpi_call 2 21 "$dumpfile", "mux2_1_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000010, S_000000000098e920 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000089a030_0, 0, 3;
    %delay 2, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000098e920;
T_2 ;
    %vpi_call 2 37 "$monitor", "time: %t ; d0 = %1b; d1 = %1b; sel = %1b; out gate = %1b; out beh = %1b; out data = %1b;", $time, v000000000089a0d0_0, v0000000000899f90_0, v000000000089ac10_0, v000000000089a210_0, v000000000089a710_0, v000000000089a7b0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mux2_1_tb.v";
    "../Mux2_1Behavioral.v";
    "../Mux2_1DataFlow.v";
    "../Mux2_1Gate.v";
