Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 00:05:55 2024
| Host         : DESKTOP-VCL2FF6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: VGA_Clock/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.343        0.000                      0                    4        0.295        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.343        0.000                      0                    4        0.295        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 VGA_Clock/out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.741ns (43.682%)  route 0.955ns (56.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.615     4.553    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.419     4.972 r  VGA_Clock/out_reg/Q
                         net (fo=22, routed)          0.955     5.927    VGA_Clock/out
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.322     6.249 r  VGA_Clock/out_i_1/O
                         net (fo=1, routed)           0.000     6.249    VGA_Clock/out_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    14.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/C
                         clock pessimism              0.265    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.075    14.592    VGA_Clock/out_reg
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.814%)  route 0.995ns (63.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.615     4.553    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.009 f  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           0.995     6.004    VGA_Clock/count[0]
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.128 r  VGA_Clock/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.128    VGA_Clock/count[0]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    14.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
                         clock pessimism              0.265    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.029    14.546    VGA_Clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.580ns (36.984%)  route 0.988ns (63.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.615     4.553    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.009 r  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           0.988     5.997    VGA_Clock/count[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I2_O)        0.124     6.121 r  VGA_Clock/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.121    VGA_Clock/count[2]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    14.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/C
                         clock pessimism              0.265    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.031    14.548    VGA_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.608ns (37.918%)  route 0.995ns (62.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.615     4.553    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.009 r  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           0.995     6.004    VGA_Clock/count[0]
    SLICE_X4Y21          LUT3 (Prop_lut3_I2_O)        0.152     6.156 r  VGA_Clock/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.156    VGA_Clock/count[1]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498    14.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C
                         clock pessimism              0.265    14.553    
                         clock uncertainty           -0.035    14.517    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.075    14.592    VGA_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  8.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.580    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.128     1.708 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.172     1.880    VGA_Clock/count[1]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.102     1.982 r  VGA_Clock/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    VGA_Clock/count[1]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C
                         clock pessimism             -0.354     1.580    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.107     1.687    VGA_Clock/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.580    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.128     1.708 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.173     1.881    VGA_Clock/count[1]
    SLICE_X4Y21          LUT4 (Prop_lut4_I0_O)        0.103     1.984 r  VGA_Clock/out_i_1/O
                         net (fo=1, routed)           0.000     1.984    VGA_Clock/out_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/C
                         clock pessimism             -0.354     1.580    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.107     1.687    VGA_Clock/out_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.580    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.128     1.708 r  VGA_Clock/count_reg[1]/Q
                         net (fo=3, routed)           0.173     1.881    VGA_Clock/count[1]
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.099     1.980 r  VGA_Clock/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    VGA_Clock/count[2]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/C
                         clock pessimism             -0.354     1.580    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.092     1.672    VGA_Clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 VGA_Clock/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Clock/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.099%)  route 0.359ns (65.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.580    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.721 f  VGA_Clock/count_reg[0]/Q
                         net (fo=4, routed)           0.359     2.081    VGA_Clock/count[0]
    SLICE_X4Y21          LUT1 (Prop_lut1_I0_O)        0.045     2.126 r  VGA_Clock/count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.126    VGA_Clock/count[0]_i_1_n_0
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C
                         clock pessimism             -0.354     1.580    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.091     1.671    VGA_Clock/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    VGA_Clock/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    VGA_Clock/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    VGA_Clock/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    VGA_Clock/out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    VGA_Clock/out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 4.530ns (47.236%)  route 5.060ns (52.764%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.975     6.072    VGA_G_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.518     9.589 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.589    VGA_R[0]
    P17                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.530ns (47.944%)  route 4.919ns (52.056%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.834     5.931    VGA_G_OBUF[0]
    P18                  OBUF (Prop_obuf_I_O)         3.518     9.449 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.449    VGA_R[1]
    P18                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 4.539ns (48.772%)  route 4.768ns (51.228%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.683     5.780    VGA_G_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.527     9.307 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.307    VGA_R[2]
    R18                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 4.540ns (49.581%)  route 4.617ns (50.419%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.532     5.629    VGA_G_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.528     9.157 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.157    VGA_R[3]
    T18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.532ns (50.368%)  route 4.466ns (49.632%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.381     5.478    VGA_G_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.520     8.998 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.998    VGA_B[0]
    P14                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 4.530ns (51.217%)  route 4.315ns (48.783%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.230     5.327    VGA_G_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.518     8.845 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.845    VGA_B[1]
    P15                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.823ns  (logic 4.537ns (51.428%)  route 4.285ns (48.572%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.201     5.297    VGA_G_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.525     8.823 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.823    VGA_G[1]
    V16                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.518ns (51.215%)  route 4.304ns (48.785%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.220     5.316    VGA_G_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         3.506     8.822 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.822    VGA_B[3]
    P16                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.538ns (52.261%)  route 4.145ns (47.739%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.061     5.157    VGA_G_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.526     8.683 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.683    VGA_G[0]
    U15                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.514ns (52.019%)  route 4.164ns (47.981%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[8]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.591     0.591 r  VGA_Horiz/H_Count_reg[8]/Q
                         net (fo=6, routed)           0.933     1.524    VGA_Horiz/H_Count[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.297     1.821 r  VGA_Horiz/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.151     2.973    VGA_Vert/VGA_G[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  VGA_Vert/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.079     5.176    VGA_G_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.502     8.678 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.678    VGA_B[2]
    N15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.239ns (71.853%)  route 0.094ns (28.147%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[5]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[5]/Q
                         net (fo=9, routed)           0.094     0.288    VGA_Horiz/H_Count[5]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  VGA_Horiz/H_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    VGA_Horiz/p_0_in[6]
    SLICE_X0Y11          FDRE                                         r  VGA_Horiz/H_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.239ns (66.575%)  route 0.120ns (33.425%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=7, routed)           0.120     0.314    VGA_Horiz/H_Count[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  VGA_Horiz/H_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    VGA_Horiz/p_0_in[5]
    SLICE_X1Y11          FDRE                                         r  VGA_Horiz/H_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.242ns (67.038%)  route 0.119ns (32.962%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=7, routed)           0.119     0.313    VGA_Horiz/H_Count[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.048     0.361 r  VGA_Horiz/H_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.361    VGA_Horiz/p_0_in[4]
    SLICE_X1Y11          FDRE                                         r  VGA_Horiz/H_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.239ns (61.629%)  route 0.149ns (38.371%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[7]/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Vert/V_Count_reg[7]/Q
                         net (fo=6, routed)           0.149     0.343    VGA_Vert/V_Count[7]
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  VGA_Vert/V_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.388    VGA_Vert/V_Count[9]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  VGA_Vert/V_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.239ns (59.585%)  route 0.162ns (40.415%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Vert/V_Count_reg[4]/Q
                         net (fo=9, routed)           0.162     0.356    VGA_Vert/V_Count[4]
    SLICE_X5Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  VGA_Vert/V_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.401    VGA_Vert/V_Count[5]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  VGA_Vert/V_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.239ns (57.130%)  route 0.179ns (42.870%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[1]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Vert/V_Count_reg[1]/Q
                         net (fo=6, routed)           0.179     0.373    VGA_Vert/V_Count[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  VGA_Vert/V_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    VGA_Vert/V_Count[1]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  VGA_Vert/V_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Vert/V_Count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Vert/V_Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.239ns (56.242%)  route 0.186ns (43.758%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  VGA_Vert/V_Count_reg[2]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Vert/V_Count_reg[2]/Q
                         net (fo=10, routed)          0.186     0.380    VGA_Vert/V_Count[2]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.425 r  VGA_Vert/V_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.425    VGA_Vert/V_Count[4]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  VGA_Vert/V_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.237ns (54.862%)  route 0.195ns (45.138%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=7, routed)           0.195     0.389    VGA_Horiz/H_Count[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.043     0.432 r  VGA_Horiz/H_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.432    VGA_Horiz/p_0_in[3]
    SLICE_X0Y11          FDRE                                         r  VGA_Horiz/H_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.239ns (55.070%)  route 0.195ns (44.930%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[0]/Q
                         net (fo=7, routed)           0.195     0.389    VGA_Horiz/H_Count[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.434 r  VGA_Horiz/H_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.434    VGA_Horiz/p_0_in[2]
    SLICE_X0Y11          FDRE                                         r  VGA_Horiz/H_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Horiz/H_Count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Horiz/H_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.239ns (54.276%)  route 0.201ns (45.724%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  VGA_Horiz/H_Count_reg[9]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  VGA_Horiz/H_Count_reg[9]/Q
                         net (fo=6, routed)           0.201     0.395    VGA_Horiz/H_Count[9]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.440 r  VGA_Horiz/H_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.440    VGA_Horiz/H_Count[9]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  VGA_Horiz/H_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.460ns (36.753%)  route 2.512ns (63.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           2.512     3.972    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498     4.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.460ns (36.753%)  route 2.512ns (63.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           2.512     3.972    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498     4.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.460ns (36.753%)  route 2.512ns (63.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           2.512     3.972    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498     4.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.460ns (36.753%)  route 2.512ns (63.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           2.512     3.972    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.498     4.288    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.228ns (17.964%)  route 1.040ns (82.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           1.040     1.268    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.228ns (17.964%)  route 1.040ns (82.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           1.040     1.268    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.228ns (17.964%)  route 1.040ns (82.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           1.040     1.268    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/count_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            VGA_Clock/out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.228ns (17.964%)  route 1.040ns (82.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  rst_btn_IBUF_inst/O
                         net (fo=4, routed)           1.040     1.268    VGA_Clock/AR[0]
    SLICE_X4Y21          FDCE                                         f  VGA_Clock/out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     1.935    VGA_Clock/CLK
    SLICE_X4Y21          FDCE                                         r  VGA_Clock/out_reg/C





