package esp_rom

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_DEFAULT_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_ATFILE_SOURCE = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 0
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 0
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 0
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const X__OBSOLETE_MATH_DEFAULT = 1
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_LDBL_EQ_DBL = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = "Not determined"
const CONFIG_SOC_TWAI_BRP_DIV_SUPPORTED = "Not determined"
const CONFIG_SOC_DPORT_WORKAROUND = "Not determined"
const CONFIG_SOC_CAPS_ECO_VER_MAX = 301
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_DAC_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_MCPWM_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_SDMMC_HOST_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_PCNT_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_WIFI_SUPPORTED = 1
const CONFIG_SOC_SDIO_SLAVE_SUPPORTED = 1
const CONFIG_SOC_TWAI_SUPPORTED = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_EMAC_SUPPORTED = 1
const CONFIG_SOC_ULP_SUPPORTED = 1
const CONFIG_SOC_CCOMP_TIMER_SUPPORTED = 1
const CONFIG_SOC_RTC_FAST_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_MEM_SUPPORTED = 1
const CONFIG_SOC_I2S_SUPPORTED = 1
const CONFIG_SOC_RMT_SUPPORTED = 1
const CONFIG_SOC_SDM_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_AES_SUPPORTED = 1
const CONFIG_SOC_MPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_TOUCH_SENSOR_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_ULP_FSM_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_MPU_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL = 5
const CONFIG_SOC_XTAL_SUPPORT_26M = 1
const CONFIG_SOC_XTAL_SUPPORT_40M = 1
const CONFIG_SOC_XTAL_SUPPORT_AUTO_DETECT = 1
const CONFIG_SOC_ADC_RTC_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_DMA_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 2
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 10
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 2
const CONFIG_SOC_ADC_PATT_LEN_MAX = 16
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 9
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_RESULT_BYTES = 2
const CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV = 4
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 0
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 2
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 20
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 9
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_IDCACHE_PER_CORE = 1
const CONFIG_SOC_CPU_CORES_NUM = 2
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FPU = 1
const CONFIG_SOC_HP_CPU_HAS_MULTIPLE_CORES = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 2
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 64
const CONFIG_SOC_DAC_CHAN_NUM = 2
const CONFIG_SOC_DAC_RESOLUTION = 8
const CONFIG_SOC_DAC_DMA_16BIT_ALIGN = 1
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 40
const CONFIG_SOC_GPIO_VALID_GPIO_MASK = 0xFFFFFFFFFF
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 39
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 33
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0xEF0FEA
const CONFIG_SOC_GPIO_CLOCKOUT_BY_IO_MUX = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_I2C_NUM = 2
const CONFIG_SOC_HP_I2C_NUM = 2
const CONFIG_SOC_I2C_FIFO_LEN = 32
const CONFIG_SOC_I2C_CMD_REG_NUM = 16
const CONFIG_SOC_I2C_SUPPORT_SLAVE = 1
const CONFIG_SOC_I2C_SUPPORT_APB = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_I2C_STOP_INDEPENDENT = 1
const CONFIG_SOC_I2S_NUM = 2
const CONFIG_SOC_I2S_HW_VERSION_1 = 1
const CONFIG_SOC_I2S_SUPPORTS_APLL = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F160M = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_TX = 1
const CONFIG_SOC_I2S_PDM_MAX_TX_LINES = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_RX = 1
const CONFIG_SOC_I2S_PDM_MAX_RX_LINES = 1
const CONFIG_SOC_I2S_SUPPORTS_ADC_DAC = 1
const CONFIG_SOC_I2S_SUPPORTS_ADC = 1
const CONFIG_SOC_I2S_SUPPORTS_DAC = 1
const CONFIG_SOC_I2S_SUPPORTS_LCD_CAMERA = 1
const CONFIG_SOC_I2S_MAX_DATA_WIDTH = 24
const CONFIG_SOC_I2S_TRANS_SIZE_ALIGN_WORD = 1
const CONFIG_SOC_I2S_LCD_I80_VARIANT = 1
const CONFIG_SOC_LCD_I80_SUPPORTED = 1
const CONFIG_SOC_LCD_I80_BUSES = 2
const CONFIG_SOC_LCD_I80_BUS_WIDTH = 24
const CONFIG_SOC_LEDC_HAS_TIMER_SPECIFIC_MUX = 1
const CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_REF_TICK = 1
const CONFIG_SOC_LEDC_SUPPORT_HS_MODE = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 8
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 20
const CONFIG_SOC_MCPWM_GROUPS = 2
const CONFIG_SOC_MCPWM_TIMERS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR = 2
const CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP = 3
const CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP = 1
const CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER = 3
const CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP = 3
const CONFIG_SOC_MMU_PERIPH_NUM = 2
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 3
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_PCNT_GROUPS = 1
const CONFIG_SOC_PCNT_UNITS_PER_GROUP = 8
const CONFIG_SOC_PCNT_CHANNELS_PER_UNIT = 2
const CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT = 2
const CONFIG_SOC_RMT_GROUPS = 1
const CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP = 8
const CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP = 8
const CONFIG_SOC_RMT_CHANNELS_PER_GROUP = 8
const CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL = 64
const CONFIG_SOC_RMT_SUPPORT_REF_TICK = 1
const CONFIG_SOC_RMT_SUPPORT_APB = 1
const CONFIG_SOC_RMT_CHANNEL_CLK_INDEPENDENT = 1
const CONFIG_SOC_RTCIO_PIN_COUNT = 18
const CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED = 1
const CONFIG_SOC_RTCIO_HOLD_SUPPORTED = 1
const CONFIG_SOC_RTCIO_WAKE_SUPPORTED = 1
const CONFIG_SOC_SDM_GROUPS = 1
const CONFIG_SOC_SDM_CHANNELS_PER_GROUP = 8
const CONFIG_SOC_SDM_CLK_SUPPORT_APB = 1
const CONFIG_SOC_SPI_HD_BOTH_INOUT_SUPPORTED = 1
const CONFIG_SOC_SPI_AS_CS_SUPPORTED = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 3
const CONFIG_SOC_SPI_DMA_CHAN_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 3
const CONFIG_SOC_SPI_SUPPORT_CLK_APB = 1
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 8192
const CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const CONFIG_SOC_TIMER_GROUPS = 2
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 2
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 64
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 4
const CONFIG_SOC_TIMER_GROUP_SUPPORT_APB = 1
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_TOUCH_SENSOR_VERSION = 1
const CONFIG_SOC_TOUCH_SENSOR_NUM = 10
const CONFIG_SOC_TOUCH_SAMPLE_CFG_NUM = 1
const CONFIG_SOC_TWAI_CONTROLLER_NUM = 1
const CONFIG_SOC_TWAI_BRP_MIN = 2
const CONFIG_SOC_TWAI_CLK_SUPPORT_APB = 1
const CONFIG_SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT = 1
const CONFIG_SOC_UART_NUM = 3
const CONFIG_SOC_UART_HP_NUM = 3
const CONFIG_SOC_UART_SUPPORT_APB_CLK = 1
const CONFIG_SOC_UART_SUPPORT_REF_TICK = 1
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 5000000
const CONFIG_SOC_SPIRAM_SUPPORTED = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE = 1
const CONFIG_SOC_SHA_SUPPORT_PARALLEL_ENG = 1
const CONFIG_SOC_SHA_ENDIANNESS_BE = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA384 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA512 = 1
const CONFIG_SOC_MPI_MEM_BLOCKS_NUM = 4
const CONFIG_SOC_MPI_OPERATIONS_NUM = 1
const CONFIG_SOC_RSA_MAX_BIT_LEN = 4096
const CONFIG_SOC_AES_SUPPORT_AES_128 = 1
const CONFIG_SOC_AES_SUPPORT_AES_192 = 1
const CONFIG_SOC_AES_SUPPORT_AES_256 = 1
const CONFIG_SOC_SECURE_BOOT_V1 = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 32
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_PM_SUPPORT_EXT0_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_EXT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD = 1
const CONFIG_SOC_PM_SUPPORT_RTC_FAST_MEM_PD = 1
const CONFIG_SOC_PM_SUPPORT_RTC_SLOW_MEM_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_PM_SUPPORT_MODEM_PD = 1
const CONFIG_SOC_CONFIGURABLE_VDDSDIO_SUPPORTED = 1
const CONFIG_SOC_PM_MODEM_PD_BY_SW = 1
const CONFIG_SOC_CLK_APLL_SUPPORTED = 1
const CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_XTAL32K_SUPPORTED = 1
const CONFIG_SOC_SDMMC_USE_IOMUX = 1
const CONFIG_SOC_SDMMC_NUM_SLOTS = 2
const CONFIG_SOC_WIFI_WAPI_SUPPORT = 1
const CONFIG_SOC_WIFI_CSI_SUPPORT = 1
const CONFIG_SOC_WIFI_MESH_SUPPORT = 1
const CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW = 1
const CONFIG_SOC_WIFI_NAN_SUPPORT = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_BLE_MESH_SUPPORTED = 1
const CONFIG_SOC_BT_CLASSIC_SUPPORTED = 1
const CONFIG_SOC_BLUFI_SUPPORTED = 1
const CONFIG_SOC_BT_H2C_ENC_KEY_CTRL_ENH_VSC_SUPPORTED = 1
const CONFIG_SOC_ULP_HAS_ADC = 1
const CONFIG_SOC_PHY_COMBO_MODULE = 1
const CONFIG_SOC_EMAC_RMII_CLK_OUT_INTERNAL_LOOPBACK = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_XTENSA = 1
const CONFIG_IDF_TARGET_ARCH = "xtensa"
const CONFIG_IDF_TARGET = "esp32"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x0000
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x1000
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_VDDSDIO_BOOST_1_9V = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_BOOTLOADER_RESERVE_RTC_SIZE = 0x0
const CONFIG_SECURE_BOOT_V1_SUPPORTED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_HAS_MZ_CRC32 = 1
const CONFIG_ESP_ROM_HAS_JPEG_DECODE = 1
const CONFIG_ESP_ROM_HAS_UART_BUF_SWITCH = 1
const CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB = 1
const CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_40M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "40m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_TWAI_ERRATA_FIX_BUS_OFF_REC = 1
const CONFIG_TWAI_ERRATA_FIX_TX_INTR_LOST = 1
const CONFIG_TWAI_ERRATA_FIX_RX_FRAME_INVALID = 1
const CONFIG_TWAI_ERRATA_FIX_RX_FIFO_CORRUPT = 1
const CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM = 1
const CONFIG_ADC_DISABLE_DAC = 1
const CONFIG_ADC_CAL_EFUSE_TP_ENABLE = 1
const CONFIG_ADC_CAL_EFUSE_VREF_ENABLE = 1
const CONFIG_ADC_CAL_LUT_ENABLE = 1
const CONFIG_EFUSE_CODE_SCHEME_COMPAT_3_4 = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 192
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ADC_CALI_EFUSE_TP_ENABLE = 1
const CONFIG_ADC_CALI_EFUSE_VREF_ENABLE = 1
const CONFIG_ADC_CALI_LUT_ENABLE = 1
const CONFIG_ADC_DISABLE_DAC_OUTPUT = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_DAC_DMA_AUTO_16BIT_ALIGN = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_ESP32_EMAC = 1
const CONFIG_ETH_PHY_INTERFACE_RMII = 1
const CONFIG_ETH_RMII_CLK_INPUT = 1
const CONFIG_ETH_RMII_CLK_IN_GPIO = 0
const CONFIG_ETH_DMA_BUFFER_SIZE = 512
const CONFIG_ETH_DMA_RX_BUFFER_NUM = 10
const CONFIG_ETH_DMA_TX_BUFFER_NUM = 10
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32_REV_MIN_0 = 1
const CONFIG_ESP32_REV_MIN = 0
const CONFIG_ESP32_REV_MIN_FULL = 0
const CONFIG_ESP_REV_MIN_FULL = 0
const CONFIG_ESP32_REV_MAX_FULL = 399
const CONFIG_ESP_REV_MAX_FULL = 399
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 99
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP32_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP32_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_RTC_BUS_ISO_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 2000
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_XTAL_FREQ_40 = 1
const CONFIG_XTAL_FREQ = 40
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 160
const CONFIG_ESP32_TRACEMEM_RESERVE_DRAM = 0x0
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_INT_WDT_CHECK_CPU1 = 1
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_0 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 0
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_IPC_USES_CALLERS_PRIORITY = 1
const CONFIG_ESP_IPC_ISR_ENABLE = 1
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_IMPL_TG0_LAC = 1
const CONFIG_ESP_WIFI_ENABLED = 1
const CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM = 10
const CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER = 1
const CONFIG_ESP_WIFI_TX_BUFFER_TYPE = 1
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER = 1
const CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF = 0
const CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF = 5
const CONFIG_ESP_WIFI_AMPDU_TX_ENABLED = 1
const CONFIG_ESP_WIFI_TX_BA_WIN = 6
const CONFIG_ESP_WIFI_AMPDU_RX_ENABLED = 1
const CONFIG_ESP_WIFI_RX_BA_WIN = 6
const CONFIG_ESP_WIFI_NVS_ENABLED = 1
const CONFIG_ESP_WIFI_TASK_PINNED_TO_CORE_0 = 1
const CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN = 752
const CONFIG_ESP_WIFI_MGMT_SBUF_NUM = 32
const CONFIG_ESP_WIFI_IRAM_OPT = 1
const CONFIG_ESP_WIFI_RX_IRAM_OPT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_SAE = 1
const CONFIG_ESP_WIFI_ENABLE_SAE_PK = 1
const CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA = 1
const CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME = 50
const CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME = 10
const CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME = 15
const CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE = 1
const CONFIG_ESP_WIFI_GMAC_SUPPORT = 1
const CONFIG_ESP_WIFI_SOFTAP_SUPPORT = 1
const CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM = 7
const CONFIG_ESP_WIFI_MBEDTLS_CRYPTO = 1
const CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT = 1
const CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_CORETIMER = 1
const CONFIG_FREERTOS_CORETIMER_0 = 1
const CONFIG_FREERTOS_SYSTICK_USES_CCOUNT = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 2
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_CMAC_C = 1
const CONFIG_MBEDTLS_HARDWARE_AES = 1
const CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER = 1
const CONFIG_MBEDTLS_HARDWARE_MPI = 1
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_DEFAULT_CORE_NO_AFFINITY = 1
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_64KB = 1
const CONFIG_MMU_PAGE_MODE = "64KB"
const CONFIG_MMU_PAGE_SIZE = 0x10000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED = 1
const CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_GD_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN = 1
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_ctermid = 16
const X__BIT_TYPES_DEFINED__ = 1
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const FD_SETSIZE = 64
const SCHED_OTHER = 0
const SCHED_FIFO = 1
const SCHED_RR = 2
const PTHREAD_SCOPE_PROCESS = 0
const PTHREAD_SCOPE_SYSTEM = 1
const PTHREAD_INHERIT_SCHED = 1
const PTHREAD_EXPLICIT_SCHED = 2
const PTHREAD_CREATE_DETACHED = 0
const PTHREAD_CREATE_JOINABLE = 1
const PTHREAD_MUTEX_NORMAL = 0
const PTHREAD_MUTEX_RECURSIVE = 1
const PTHREAD_MUTEX_ERRORCHECK = 2
const PTHREAD_MUTEX_DEFAULT = 3
const X_CLOCKS_PER_SEC_ = 1000
const SIGEV_NONE = 1
const SIGEV_SIGNAL = 2
const SIGEV_THREAD = 3
const SI_USER = 1
const SI_QUEUE = 2
const SI_TIMER = 3
const SI_ASYNCIO = 4
const SI_MESGQ = 5
const SA_NOCLDSTOP = 1
const MINSIGSTKSZ = 2048
const SIGSTKSZ = 8192
const SS_ONSTACK = 0x1
const SS_DISABLE = 0x2
const SIG_SETMASK = 0
const SIG_BLOCK = 1
const SIG_UNBLOCK = 2
const SIGHUP = 1
const SIGINT = 2
const SIGQUIT = 3
const SIGILL = 4
const SIGTRAP = 5
const SIGIOT = 6
const SIGABRT = 6
const SIGEMT = 7
const SIGFPE = 8
const SIGKILL = 9
const SIGBUS = 10
const SIGSEGV = 11
const SIGSYS = 12
const SIGPIPE = 13
const SIGALRM = 14
const SIGTERM = 15
const SIGURG = 16
const SIGSTOP = 17
const SIGTSTP = 18
const SIGCONT = 19
const SIGCHLD = 20
const SIGCLD = 20
const SIGTTIN = 21
const SIGTTOU = 22
const SIGIO = 23
const SIGXCPU = 24
const SIGXFSZ = 25
const SIGVTALRM = 26
const SIGPROF = 27
const SIGWINCH = 28
const SIGLOST = 29
const SIGUSR1 = 30
const SIGUSR2 = 31
const NSIG = 32
const CLOCK_ENABLED = 1
const CLOCK_DISABLED = 0
const CLOCK_ALLOWED = 1
const CLOCK_DISALLOWED = 0
const TIMER_ABSTIME = 4
const X__error_t_defined = 1
const EPERM = 1
const ENOENT = 2
const ESRCH = 3
const EINTR = 4
const EIO = 5
const ENXIO = 6
const E2BIG = 7
const ENOEXEC = 8
const EBADF = 9
const ECHILD = 10
const EAGAIN = 11
const ENOMEM = 12
const EACCES = 13
const EFAULT = 14
const EBUSY = 16
const EEXIST = 17
const EXDEV = 18
const ENODEV = 19
const ENOTDIR = 20
const EISDIR = 21
const EINVAL = 22
const ENFILE = 23
const EMFILE = 24
const ENOTTY = 25
const ETXTBSY = 26
const EFBIG = 27
const ENOSPC = 28
const ESPIPE = 29
const EROFS = 30
const EMLINK = 31
const EPIPE = 32
const EDOM = 33
const ERANGE = 34
const ENOMSG = 35
const EIDRM = 36
const EDEADLK = 45
const ENOLCK = 46
const ENOSTR = 60
const ENODATA = 61
const ETIME = 62
const ENOSR = 63
const ENOLINK = 67
const EPROTO = 71
const EMULTIHOP = 74
const EBADMSG = 77
const EFTYPE = 79
const ENOSYS = 88
const ENOTEMPTY = 90
const ENAMETOOLONG = 91
const ELOOP = 92
const EOPNOTSUPP = 95
const EPFNOSUPPORT = 96
const ECONNRESET = 104
const ENOBUFS = 105
const EAFNOSUPPORT = 106
const EPROTOTYPE = 107
const ENOTSOCK = 108
const ENOPROTOOPT = 109
const ECONNREFUSED = 111
const EADDRINUSE = 112
const ECONNABORTED = 113
const ENETUNREACH = 114
const ENETDOWN = 115
const ETIMEDOUT = 116
const EHOSTDOWN = 117
const EHOSTUNREACH = 118
const EINPROGRESS = 119
const EALREADY = 120
const EDESTADDRREQ = 121
const EMSGSIZE = 122
const EPROTONOSUPPORT = 123
const EADDRNOTAVAIL = 125
const ENETRESET = 126
const EISCONN = 127
const ENOTCONN = 128
const ETOOMANYREFS = 129
const EDQUOT = 132
const ESTALE = 133
const ENOTSUP = 134
const EILSEQ = 138
const EOVERFLOW = 139
const ECANCELED = 140
const ENOTRECOVERABLE = 141
const EOWNERDEAD = 142
const X__ELASTERROR = 2000
const ESHUTDOWN = 110
const EAI_SOCKTYPE = 10
const EAI_AGAIN = 2
const EAI_BADFLAGS = 3
const SOC_CAPS_ECO_VER_MAX = 301
const SOC_ADC_SUPPORTED = 1
const SOC_DAC_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_MCPWM_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_SDMMC_HOST_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_PCNT_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_WIFI_SUPPORTED = 1
const SOC_SDIO_SLAVE_SUPPORTED = 1
const SOC_TWAI_SUPPORTED = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_EMAC_SUPPORTED = 1
const SOC_ULP_SUPPORTED = 1
const SOC_CCOMP_TIMER_SUPPORTED = 1
const SOC_RTC_FAST_MEM_SUPPORTED = 1
const SOC_RTC_SLOW_MEM_SUPPORTED = 1
const SOC_RTC_MEM_SUPPORTED = 1
const SOC_I2S_SUPPORTED = 1
const SOC_RMT_SUPPORTED = 1
const SOC_SDM_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_SUPPORT_COEXISTENCE = 1
const SOC_AES_SUPPORTED = 1
const SOC_MPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_TOUCH_SENSOR_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_ULP_FSM_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_MPU_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const SOC_PM_SUPPORTED = 1
const SOC_DPORT_WORKAROUND = 1
const SOC_XTAL_SUPPORT_26M = 1
const SOC_XTAL_SUPPORT_40M = 1
const SOC_XTAL_SUPPORT_AUTO_DETECT = 1
const SOC_ADC_RTC_CTRL_SUPPORTED = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_DMA_SUPPORTED = 1
const SOC_ADC_SHARED_POWER = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_IDCACHE_PER_CORE = 1
const SOC_CPU_CORES_NUM = 2
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FPU = 1
const SOC_HP_CPU_HAS_MULTIPLE_CORES = 1
const SOC_CPU_BREAKPOINTS_NUM = 2
const SOC_CPU_WATCHPOINTS_NUM = 2
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 64
const SOC_DAC_CHAN_NUM = 2
const SOC_DAC_RESOLUTION = 8
const SOC_DAC_DMA_16BIT_ALIGN = 1
const SOC_GPIO_PIN_COUNT = 40
const SOC_GPIO_IN_RANGE_MAX = 39
const SOC_GPIO_OUT_RANGE_MAX = 33
const SOC_MMU_PERIPH_NUM = 2
const SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 3
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_RMT_TX_CANDIDATES_PER_GROUP = 8
const SOC_RMT_RX_CANDIDATES_PER_GROUP = 8
const SOC_RMT_CHANNELS_PER_GROUP = 8
const SOC_RMT_MEM_WORDS_PER_CHANNEL = 64
const SOC_RMT_SUPPORT_REF_TICK = 1
const SOC_RMT_SUPPORT_APB = 1
const SOC_RMT_CHANNEL_CLK_INDEPENDENT = 1
const SOC_RTCIO_PIN_COUNT = 18
const SOC_RTCIO_INPUT_OUTPUT_SUPPORTED = 1
const SOC_RTCIO_HOLD_SUPPORTED = 1
const SOC_RTCIO_WAKE_SUPPORTED = 1
const SOC_SDM_CHANNELS_PER_GROUP = 8
const SOC_SDM_CLK_SUPPORT_APB = 1
const SOC_SPI_HD_BOTH_INOUT_SUPPORTED = 1
const SOC_SPI_AS_CS_SUPPORTED = 1
const SOC_SPI_PERIPH_NUM = 3
const SOC_SPI_DMA_CHAN_NUM = 2
const SOC_SPI_MAX_CS_NUM = 3
const SOC_SPI_SUPPORT_CLK_APB = 1
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_MAX_PRE_DIVIDER = 8192
const SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_TWAI_BRP_MIN = 2
const SOC_TWAI_BRP_MAX = 128
const SOC_TWAI_CLK_SUPPORT_APB = 1
const SOC_TWAI_SUPPORT_MULTI_ADDRESS_LAYOUT = 1
const SOC_SPIRAM_SUPPORTED = 1
const SOC_SECURE_BOOT_V1 = 1
const SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 1
const SOC_SDMMC_USE_IOMUX = 1
const SOC_SDMMC_NUM_SLOTS = 2
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const DR_REG_DPORT_BASE = 0x3ff00000
const DR_REG_AES_BASE = 0x3ff01000
const DR_REG_RSA_BASE = 0x3ff02000
const DR_REG_SHA_BASE = 0x3ff03000
const DR_REG_FLASH_MMU_TABLE_PRO = 0x3ff10000
const DR_REG_FLASH_MMU_TABLE_APP = 0x3ff12000
const DR_REG_DPORT_END = 0x3ff13FFC
const DR_REG_UART_BASE = 0x3ff40000
const DR_REG_SPI1_BASE = 0x3ff42000
const DR_REG_SPI0_BASE = 0x3ff43000
const DR_REG_GPIO_BASE = 0x3ff44000
const DR_REG_GPIO_SD_BASE = 0x3ff44f00
const DR_REG_FE2_BASE = 0x3ff45000
const DR_REG_FE_BASE = 0x3ff46000
const DR_REG_FRC_TIMER_BASE = 0x3ff47000
const DR_REG_RTCCNTL_BASE = 0x3ff48000
const DR_REG_RTCIO_BASE = 0x3ff48400
const DR_REG_SENS_BASE = 0x3ff48800
const DR_REG_RTC_I2C_BASE = 0x3ff48C00
const DR_REG_IO_MUX_BASE = 0x3ff49000
const DR_REG_HINF_BASE = 0x3ff4B000
const DR_REG_UHCI1_BASE = 0x3ff4C000
const DR_REG_I2S_BASE = 0x3ff4F000
const DR_REG_UART1_BASE = 0x3ff50000
const DR_REG_BT_BASE = 0x3ff51000
const DR_REG_I2C_EXT_BASE = 0x3ff53000
const DR_REG_UHCI0_BASE = 0x3ff54000
const DR_REG_SLCHOST_BASE = 0x3ff55000
const DR_REG_RMT_BASE = 0x3ff56000
const DR_REG_PCNT_BASE = 0x3ff57000
const DR_REG_SLC_BASE = 0x3ff58000
const DR_REG_LEDC_BASE = 0x3ff59000
const DR_REG_EFUSE_BASE = 0x3ff5A000
const DR_REG_SPI_ENCRYPT_BASE = 0x3ff5B000
const DR_REG_NRX_BASE = 0x3ff5CC00
const DR_REG_BB_BASE = 0x3ff5D000
const DR_REG_PWM0_BASE = 0x3ff5E000
const DR_REG_TIMERGROUP0_BASE = 0x3ff5F000
const DR_REG_TIMERGROUP1_BASE = 0x3ff60000
const DR_REG_RTCMEM0_BASE = 0x3ff61000
const DR_REG_RTCMEM1_BASE = 0x3ff62000
const DR_REG_RTCMEM2_BASE = 0x3ff63000
const DR_REG_SPI2_BASE = 0x3ff64000
const DR_REG_SPI3_BASE = 0x3ff65000
const DR_REG_SYSCON_BASE = 0x3ff66000
const DR_REG_APB_CTRL_BASE = 0x3ff66000
const DR_REG_I2C1_EXT_BASE = 0x3ff67000
const DR_REG_SDMMC_BASE = 0x3ff68000
const DR_REG_EMAC_BASE = 0x3ff69000
const DR_REG_CAN_BASE = 0x3ff6B000
const DR_REG_PWM1_BASE = 0x3ff6C000
const DR_REG_I2S1_BASE = 0x3ff6D000
const DR_REG_UART2_BASE = 0x3ff6E000
const SOC_MAX_CONTIGUOUS_RAM_SIZE = 0x400000
const SPI_CLK_DIV = 4
const TICKS_PER_US_ROM = 26
const SOC_DROM_LOW = 0x3F400000
const SOC_DROM_HIGH = 0x3F800000
const SOC_DRAM_LOW = 0x3FFAE000
const SOC_DRAM_HIGH = 0x40000000
const SOC_IROM_LOW = 0x400D0000
const SOC_IROM_HIGH = 0x40400000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40070000
const SOC_CACHE_PRO_LOW = 0x40070000
const SOC_CACHE_PRO_HIGH = 0x40078000
const SOC_CACHE_APP_LOW = 0x40078000
const SOC_CACHE_APP_HIGH = 0x40080000
const SOC_IRAM_LOW = 0x40080000
const SOC_IRAM_HIGH = 0x400AA000
const SOC_RTC_IRAM_LOW = 0x400C0000
const SOC_RTC_IRAM_HIGH = 0x400C2000
const SOC_RTC_DRAM_LOW = 0x3FF80000
const SOC_RTC_DRAM_HIGH = 0x3FF82000
const SOC_RTC_DATA_LOW = 0x50000000
const SOC_RTC_DATA_HIGH = 0x50002000
const SOC_EXTRAM_DATA_LOW = 0x3F800000
const SOC_EXTRAM_DATA_HIGH = 0x3FC00000
const SOC_DIRAM_IRAM_LOW = 0x400A0000
const SOC_DIRAM_IRAM_HIGH = 0x400C0000
const SOC_DIRAM_DRAM_LOW = 0x3FFE0000
const SOC_DIRAM_DRAM_HIGH = 0x40000000
const SOC_DIRAM_INVERTED = 1
const SOC_DMA_LOW = 0x3FFAE000
const SOC_DMA_HIGH = 0x40000000
const SOC_BYTE_ACCESSIBLE_LOW = 0x3FF90000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x40000000
const SOC_MEM_INTERNAL_LOW = 0x3FF90000
const SOC_MEM_INTERNAL_HIGH = 0x400C2000
const SOC_ROM_STACK_START = 0x3ffe3f20
const ETS_WMAC_INUM = 0
const ETS_BT_HOST_INUM = 1
const ETS_WBB_INUM = 4
const ETS_T1_WDT_INUM = 24
const ETS_MEMACCESS_ERR_INUM = 25
const ETS_IPC_ISR_INUM = 28
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_INVALID_INUM = 6
const GPIO_BT_SEL = 0xFFFFFFFF
const GPIO_BT_SEL_V = 0xFFFFFFFF
const GPIO_BT_SEL_S = 0
const GPIO_OUT_DATA = 0xFFFFFFFF
const GPIO_OUT_DATA_V = 0xFFFFFFFF
const GPIO_OUT_DATA_S = 0
const GPIO_OUT_DATA_W1TS = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TS_V = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TS_S = 0
const GPIO_OUT_DATA_W1TC = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TC_V = 0xFFFFFFFF
const GPIO_OUT_DATA_W1TC_S = 0
const GPIO_OUT1_DATA = 0x000000FF
const GPIO_OUT1_DATA_V = 0xFF
const GPIO_OUT1_DATA_S = 0
const GPIO_OUT1_DATA_W1TS = 0x000000FF
const GPIO_OUT1_DATA_W1TS_V = 0xFF
const GPIO_OUT1_DATA_W1TS_S = 0
const GPIO_OUT1_DATA_W1TC = 0x000000FF
const GPIO_OUT1_DATA_W1TC_V = 0xFF
const GPIO_OUT1_DATA_W1TC_S = 0
const GPIO_SDIO_SEL = 0x000000FF
const GPIO_SDIO_SEL_V = 0xFF
const GPIO_SDIO_SEL_S = 0
const GPIO_ENABLE_DATA = 0xFFFFFFFF
const GPIO_ENABLE_DATA_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_S = 0
const GPIO_ENABLE_DATA_W1TS = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TS_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TS_S = 0
const GPIO_ENABLE_DATA_W1TC = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TC_V = 0xFFFFFFFF
const GPIO_ENABLE_DATA_W1TC_S = 0
const GPIO_ENABLE1_DATA = 0x000000FF
const GPIO_ENABLE1_DATA_V = 0xFF
const GPIO_ENABLE1_DATA_S = 0
const GPIO_ENABLE1_DATA_W1TS = 0x000000FF
const GPIO_ENABLE1_DATA_W1TS_V = 0xFF
const GPIO_ENABLE1_DATA_W1TS_S = 0
const GPIO_ENABLE1_DATA_W1TC = 0x000000FF
const GPIO_ENABLE1_DATA_W1TC_V = 0xFF
const GPIO_ENABLE1_DATA_W1TC_S = 0
const GPIO_STRAPPING = 0x0000FFFF
const GPIO_STRAPPING_V = 0xFFFF
const GPIO_STRAPPING_S = 0
const GPIO_IN_DATA = 0xFFFFFFFF
const GPIO_IN_DATA_V = 0xFFFFFFFF
const GPIO_IN_DATA_S = 0
const GPIO_IN1_DATA = 0x000000FF
const GPIO_IN1_DATA_V = 0xFF
const GPIO_IN1_DATA_S = 0
const GPIO_STATUS_INT = 0xFFFFFFFF
const GPIO_STATUS_INT_V = 0xFFFFFFFF
const GPIO_STATUS_INT_S = 0
const GPIO_STATUS_INT_W1TS = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TS_V = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TS_S = 0
const GPIO_STATUS_INT_W1TC = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TC_V = 0xFFFFFFFF
const GPIO_STATUS_INT_W1TC_S = 0
const GPIO_STATUS1_INT = 0x000000FF
const GPIO_STATUS1_INT_V = 0xFF
const GPIO_STATUS1_INT_S = 0
const GPIO_STATUS1_INT_W1TS = 0x000000FF
const GPIO_STATUS1_INT_W1TS_V = 0xFF
const GPIO_STATUS1_INT_W1TS_S = 0
const GPIO_STATUS1_INT_W1TC = 0x000000FF
const GPIO_STATUS1_INT_W1TC_V = 0xFF
const GPIO_STATUS1_INT_W1TC_S = 0
const GPIO_APPCPU_INT = 0xFFFFFFFF
const GPIO_APPCPU_INT_V = 0xFFFFFFFF
const GPIO_APPCPU_INT_S = 0
const GPIO_APPCPU_NMI_INT = 0xFFFFFFFF
const GPIO_APPCPU_NMI_INT_V = 0xFFFFFFFF
const GPIO_APPCPU_NMI_INT_S = 0
const GPIO_PROCPU_INT = 0xFFFFFFFF
const GPIO_PROCPU_INT_V = 0xFFFFFFFF
const GPIO_PROCPU_INT_S = 0
const GPIO_PROCPU_NMI_INT = 0xFFFFFFFF
const GPIO_PROCPU_NMI_INT_V = 0xFFFFFFFF
const GPIO_PROCPU_NMI_INT_S = 0
const GPIO_SDIO_INT = 0xFFFFFFFF
const GPIO_SDIO_INT_V = 0xFFFFFFFF
const GPIO_SDIO_INT_S = 0
const GPIO_APPCPU_INT_H = 0x000000FF
const GPIO_APPCPU_INT_H_V = 0xFF
const GPIO_APPCPU_INT_H_S = 0
const GPIO_APPCPU_NMI_INT_H = 0x000000FF
const GPIO_APPCPU_NMI_INT_H_V = 0xFF
const GPIO_APPCPU_NMI_INT_H_S = 0
const GPIO_PROCPU_INT_H = 0x000000FF
const GPIO_PROCPU_INT_H_V = 0xFF
const GPIO_PROCPU_INT_H_S = 0
const GPIO_PROCPU_NMI_INT_H = 0x000000FF
const GPIO_PROCPU_NMI_INT_H_V = 0xFF
const GPIO_PROCPU_NMI_INT_H_S = 0
const GPIO_SDIO_INT_H = 0x000000FF
const GPIO_SDIO_INT_H_V = 0xFF
const GPIO_SDIO_INT_H_S = 0
const GPIO_PIN_INT_ENA = 0x0000001F
const GPIO_PIN_INT_ENA_V = 0x0000001F
const GPIO_PIN_INT_ENA_S = 13
const GPIO_PIN_CONFIG = 0x00000003
const GPIO_PIN_CONFIG_V = 0x00000003
const GPIO_PIN_CONFIG_S = 11
const GPIO_PIN_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN_WAKEUP_ENABLE_S = 10
const GPIO_PIN_INT_TYPE = 0x00000007
const GPIO_PIN_INT_TYPE_V = 0x00000007
const GPIO_PIN_INT_TYPE_S = 7
const GPIO_PIN_PAD_DRIVER_V = 0x1
const GPIO_PIN_PAD_DRIVER_S = 2
const GPIO_PIN0_INT_ENA = 0x0000001F
const GPIO_PIN0_INT_ENA_V = 0x1F
const GPIO_PIN0_INT_ENA_S = 13
const GPIO_PIN0_CONFIG = 0x00000003
const GPIO_PIN0_CONFIG_V = 0x3
const GPIO_PIN0_CONFIG_S = 11
const GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN0_WAKEUP_ENABLE_S = 10
const GPIO_PIN0_INT_TYPE = 0x00000007
const GPIO_PIN0_INT_TYPE_V = 0x7
const GPIO_PIN0_INT_TYPE_S = 7
const GPIO_PIN0_PAD_DRIVER_V = 0x1
const GPIO_PIN0_PAD_DRIVER_S = 2
const GPIO_PIN1_INT_ENA = 0x0000001F
const GPIO_PIN1_INT_ENA_V = 0x1F
const GPIO_PIN1_INT_ENA_S = 13
const GPIO_PIN1_CONFIG = 0x00000003
const GPIO_PIN1_CONFIG_V = 0x3
const GPIO_PIN1_CONFIG_S = 11
const GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN1_WAKEUP_ENABLE_S = 10
const GPIO_PIN1_INT_TYPE = 0x00000007
const GPIO_PIN1_INT_TYPE_V = 0x7
const GPIO_PIN1_INT_TYPE_S = 7
const GPIO_PIN1_PAD_DRIVER_V = 0x1
const GPIO_PIN1_PAD_DRIVER_S = 2
const GPIO_PIN2_INT_ENA = 0x0000001F
const GPIO_PIN2_INT_ENA_V = 0x1F
const GPIO_PIN2_INT_ENA_S = 13
const GPIO_PIN2_CONFIG = 0x00000003
const GPIO_PIN2_CONFIG_V = 0x3
const GPIO_PIN2_CONFIG_S = 11
const GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN2_WAKEUP_ENABLE_S = 10
const GPIO_PIN2_INT_TYPE = 0x00000007
const GPIO_PIN2_INT_TYPE_V = 0x7
const GPIO_PIN2_INT_TYPE_S = 7
const GPIO_PIN2_PAD_DRIVER_V = 0x1
const GPIO_PIN2_PAD_DRIVER_S = 2
const GPIO_PIN3_INT_ENA = 0x0000001F
const GPIO_PIN3_INT_ENA_V = 0x1F
const GPIO_PIN3_INT_ENA_S = 13
const GPIO_PIN3_CONFIG = 0x00000003
const GPIO_PIN3_CONFIG_V = 0x3
const GPIO_PIN3_CONFIG_S = 11
const GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN3_WAKEUP_ENABLE_S = 10
const GPIO_PIN3_INT_TYPE = 0x00000007
const GPIO_PIN3_INT_TYPE_V = 0x7
const GPIO_PIN3_INT_TYPE_S = 7
const GPIO_PIN3_PAD_DRIVER_V = 0x1
const GPIO_PIN3_PAD_DRIVER_S = 2
const GPIO_PIN4_INT_ENA = 0x0000001F
const GPIO_PIN4_INT_ENA_V = 0x1F
const GPIO_PIN4_INT_ENA_S = 13
const GPIO_PIN4_CONFIG = 0x00000003
const GPIO_PIN4_CONFIG_V = 0x3
const GPIO_PIN4_CONFIG_S = 11
const GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN4_WAKEUP_ENABLE_S = 10
const GPIO_PIN4_INT_TYPE = 0x00000007
const GPIO_PIN4_INT_TYPE_V = 0x7
const GPIO_PIN4_INT_TYPE_S = 7
const GPIO_PIN4_PAD_DRIVER_V = 0x1
const GPIO_PIN4_PAD_DRIVER_S = 2
const GPIO_PIN5_INT_ENA = 0x0000001F
const GPIO_PIN5_INT_ENA_V = 0x1F
const GPIO_PIN5_INT_ENA_S = 13
const GPIO_PIN5_CONFIG = 0x00000003
const GPIO_PIN5_CONFIG_V = 0x3
const GPIO_PIN5_CONFIG_S = 11
const GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN5_WAKEUP_ENABLE_S = 10
const GPIO_PIN5_INT_TYPE = 0x00000007
const GPIO_PIN5_INT_TYPE_V = 0x7
const GPIO_PIN5_INT_TYPE_S = 7
const GPIO_PIN5_PAD_DRIVER_V = 0x1
const GPIO_PIN5_PAD_DRIVER_S = 2
const GPIO_PIN6_INT_ENA = 0x0000001F
const GPIO_PIN6_INT_ENA_V = 0x1F
const GPIO_PIN6_INT_ENA_S = 13
const GPIO_PIN6_CONFIG = 0x00000003
const GPIO_PIN6_CONFIG_V = 0x3
const GPIO_PIN6_CONFIG_S = 11
const GPIO_PIN6_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN6_WAKEUP_ENABLE_S = 10
const GPIO_PIN6_INT_TYPE = 0x00000007
const GPIO_PIN6_INT_TYPE_V = 0x7
const GPIO_PIN6_INT_TYPE_S = 7
const GPIO_PIN6_PAD_DRIVER_V = 0x1
const GPIO_PIN6_PAD_DRIVER_S = 2
const GPIO_PIN7_INT_ENA = 0x0000001F
const GPIO_PIN7_INT_ENA_V = 0x1F
const GPIO_PIN7_INT_ENA_S = 13
const GPIO_PIN7_CONFIG = 0x00000003
const GPIO_PIN7_CONFIG_V = 0x3
const GPIO_PIN7_CONFIG_S = 11
const GPIO_PIN7_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN7_WAKEUP_ENABLE_S = 10
const GPIO_PIN7_INT_TYPE = 0x00000007
const GPIO_PIN7_INT_TYPE_V = 0x7
const GPIO_PIN7_INT_TYPE_S = 7
const GPIO_PIN7_PAD_DRIVER_V = 0x1
const GPIO_PIN7_PAD_DRIVER_S = 2
const GPIO_PIN8_INT_ENA = 0x0000001F
const GPIO_PIN8_INT_ENA_V = 0x1F
const GPIO_PIN8_INT_ENA_S = 13
const GPIO_PIN8_CONFIG = 0x00000003
const GPIO_PIN8_CONFIG_V = 0x3
const GPIO_PIN8_CONFIG_S = 11
const GPIO_PIN8_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN8_WAKEUP_ENABLE_S = 10
const GPIO_PIN8_INT_TYPE = 0x00000007
const GPIO_PIN8_INT_TYPE_V = 0x7
const GPIO_PIN8_INT_TYPE_S = 7
const GPIO_PIN8_PAD_DRIVER_V = 0x1
const GPIO_PIN8_PAD_DRIVER_S = 2
const GPIO_PIN9_INT_ENA = 0x0000001F
const GPIO_PIN9_INT_ENA_V = 0x1F
const GPIO_PIN9_INT_ENA_S = 13
const GPIO_PIN9_CONFIG = 0x00000003
const GPIO_PIN9_CONFIG_V = 0x3
const GPIO_PIN9_CONFIG_S = 11
const GPIO_PIN9_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN9_WAKEUP_ENABLE_S = 10
const GPIO_PIN9_INT_TYPE = 0x00000007
const GPIO_PIN9_INT_TYPE_V = 0x7
const GPIO_PIN9_INT_TYPE_S = 7
const GPIO_PIN9_PAD_DRIVER_V = 0x1
const GPIO_PIN9_PAD_DRIVER_S = 2
const GPIO_PIN10_INT_ENA = 0x0000001F
const GPIO_PIN10_INT_ENA_V = 0x1F
const GPIO_PIN10_INT_ENA_S = 13
const GPIO_PIN10_CONFIG = 0x00000003
const GPIO_PIN10_CONFIG_V = 0x3
const GPIO_PIN10_CONFIG_S = 11
const GPIO_PIN10_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN10_WAKEUP_ENABLE_S = 10
const GPIO_PIN10_INT_TYPE = 0x00000007
const GPIO_PIN10_INT_TYPE_V = 0x7
const GPIO_PIN10_INT_TYPE_S = 7
const GPIO_PIN10_PAD_DRIVER_V = 0x1
const GPIO_PIN10_PAD_DRIVER_S = 2
const GPIO_PIN11_INT_ENA = 0x0000001F
const GPIO_PIN11_INT_ENA_V = 0x1F
const GPIO_PIN11_INT_ENA_S = 13
const GPIO_PIN11_CONFIG = 0x00000003
const GPIO_PIN11_CONFIG_V = 0x3
const GPIO_PIN11_CONFIG_S = 11
const GPIO_PIN11_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN11_WAKEUP_ENABLE_S = 10
const GPIO_PIN11_INT_TYPE = 0x00000007
const GPIO_PIN11_INT_TYPE_V = 0x7
const GPIO_PIN11_INT_TYPE_S = 7
const GPIO_PIN11_PAD_DRIVER_V = 0x1
const GPIO_PIN11_PAD_DRIVER_S = 2
const GPIO_PIN12_INT_ENA = 0x0000001F
const GPIO_PIN12_INT_ENA_V = 0x1F
const GPIO_PIN12_INT_ENA_S = 13
const GPIO_PIN12_CONFIG = 0x00000003
const GPIO_PIN12_CONFIG_V = 0x3
const GPIO_PIN12_CONFIG_S = 11
const GPIO_PIN12_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN12_WAKEUP_ENABLE_S = 10
const GPIO_PIN12_INT_TYPE = 0x00000007
const GPIO_PIN12_INT_TYPE_V = 0x7
const GPIO_PIN12_INT_TYPE_S = 7
const GPIO_PIN12_PAD_DRIVER_V = 0x1
const GPIO_PIN12_PAD_DRIVER_S = 2
const GPIO_PIN13_INT_ENA = 0x0000001F
const GPIO_PIN13_INT_ENA_V = 0x1F
const GPIO_PIN13_INT_ENA_S = 13
const GPIO_PIN13_CONFIG = 0x00000003
const GPIO_PIN13_CONFIG_V = 0x3
const GPIO_PIN13_CONFIG_S = 11
const GPIO_PIN13_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN13_WAKEUP_ENABLE_S = 10
const GPIO_PIN13_INT_TYPE = 0x00000007
const GPIO_PIN13_INT_TYPE_V = 0x7
const GPIO_PIN13_INT_TYPE_S = 7
const GPIO_PIN13_PAD_DRIVER_V = 0x1
const GPIO_PIN13_PAD_DRIVER_S = 2
const GPIO_PIN14_INT_ENA = 0x0000001F
const GPIO_PIN14_INT_ENA_V = 0x1F
const GPIO_PIN14_INT_ENA_S = 13
const GPIO_PIN14_CONFIG = 0x00000003
const GPIO_PIN14_CONFIG_V = 0x3
const GPIO_PIN14_CONFIG_S = 11
const GPIO_PIN14_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN14_WAKEUP_ENABLE_S = 10
const GPIO_PIN14_INT_TYPE = 0x00000007
const GPIO_PIN14_INT_TYPE_V = 0x7
const GPIO_PIN14_INT_TYPE_S = 7
const GPIO_PIN14_PAD_DRIVER_V = 0x1
const GPIO_PIN14_PAD_DRIVER_S = 2
const GPIO_PIN15_INT_ENA = 0x0000001F
const GPIO_PIN15_INT_ENA_V = 0x1F
const GPIO_PIN15_INT_ENA_S = 13
const GPIO_PIN15_CONFIG = 0x00000003
const GPIO_PIN15_CONFIG_V = 0x3
const GPIO_PIN15_CONFIG_S = 11
const GPIO_PIN15_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN15_WAKEUP_ENABLE_S = 10
const GPIO_PIN15_INT_TYPE = 0x00000007
const GPIO_PIN15_INT_TYPE_V = 0x7
const GPIO_PIN15_INT_TYPE_S = 7
const GPIO_PIN15_PAD_DRIVER_V = 0x1
const GPIO_PIN15_PAD_DRIVER_S = 2
const GPIO_PIN16_INT_ENA = 0x0000001F
const GPIO_PIN16_INT_ENA_V = 0x1F
const GPIO_PIN16_INT_ENA_S = 13
const GPIO_PIN16_CONFIG = 0x00000003
const GPIO_PIN16_CONFIG_V = 0x3
const GPIO_PIN16_CONFIG_S = 11
const GPIO_PIN16_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN16_WAKEUP_ENABLE_S = 10
const GPIO_PIN16_INT_TYPE = 0x00000007
const GPIO_PIN16_INT_TYPE_V = 0x7
const GPIO_PIN16_INT_TYPE_S = 7
const GPIO_PIN16_PAD_DRIVER_V = 0x1
const GPIO_PIN16_PAD_DRIVER_S = 2
const GPIO_PIN17_INT_ENA = 0x0000001F
const GPIO_PIN17_INT_ENA_V = 0x1F
const GPIO_PIN17_INT_ENA_S = 13
const GPIO_PIN17_CONFIG = 0x00000003
const GPIO_PIN17_CONFIG_V = 0x3
const GPIO_PIN17_CONFIG_S = 11
const GPIO_PIN17_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN17_WAKEUP_ENABLE_S = 10
const GPIO_PIN17_INT_TYPE = 0x00000007
const GPIO_PIN17_INT_TYPE_V = 0x7
const GPIO_PIN17_INT_TYPE_S = 7
const GPIO_PIN17_PAD_DRIVER_V = 0x1
const GPIO_PIN17_PAD_DRIVER_S = 2
const GPIO_PIN18_INT_ENA = 0x0000001F
const GPIO_PIN18_INT_ENA_V = 0x1F
const GPIO_PIN18_INT_ENA_S = 13
const GPIO_PIN18_CONFIG = 0x00000003
const GPIO_PIN18_CONFIG_V = 0x3
const GPIO_PIN18_CONFIG_S = 11
const GPIO_PIN18_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN18_WAKEUP_ENABLE_S = 10
const GPIO_PIN18_INT_TYPE = 0x00000007
const GPIO_PIN18_INT_TYPE_V = 0x7
const GPIO_PIN18_INT_TYPE_S = 7
const GPIO_PIN18_PAD_DRIVER_V = 0x1
const GPIO_PIN18_PAD_DRIVER_S = 2
const GPIO_PIN19_INT_ENA = 0x0000001F
const GPIO_PIN19_INT_ENA_V = 0x1F
const GPIO_PIN19_INT_ENA_S = 13
const GPIO_PIN19_CONFIG = 0x00000003
const GPIO_PIN19_CONFIG_V = 0x3
const GPIO_PIN19_CONFIG_S = 11
const GPIO_PIN19_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN19_WAKEUP_ENABLE_S = 10
const GPIO_PIN19_INT_TYPE = 0x00000007
const GPIO_PIN19_INT_TYPE_V = 0x7
const GPIO_PIN19_INT_TYPE_S = 7
const GPIO_PIN19_PAD_DRIVER_V = 0x1
const GPIO_PIN19_PAD_DRIVER_S = 2
const GPIO_PIN20_INT_ENA = 0x0000001F
const GPIO_PIN20_INT_ENA_V = 0x1F
const GPIO_PIN20_INT_ENA_S = 13
const GPIO_PIN20_CONFIG = 0x00000003
const GPIO_PIN20_CONFIG_V = 0x3
const GPIO_PIN20_CONFIG_S = 11
const GPIO_PIN20_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN20_WAKEUP_ENABLE_S = 10
const GPIO_PIN20_INT_TYPE = 0x00000007
const GPIO_PIN20_INT_TYPE_V = 0x7
const GPIO_PIN20_INT_TYPE_S = 7
const GPIO_PIN20_PAD_DRIVER_V = 0x1
const GPIO_PIN20_PAD_DRIVER_S = 2
const GPIO_PIN21_INT_ENA = 0x0000001F
const GPIO_PIN21_INT_ENA_V = 0x1F
const GPIO_PIN21_INT_ENA_S = 13
const GPIO_PIN21_CONFIG = 0x00000003
const GPIO_PIN21_CONFIG_V = 0x3
const GPIO_PIN21_CONFIG_S = 11
const GPIO_PIN21_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN21_WAKEUP_ENABLE_S = 10
const GPIO_PIN21_INT_TYPE = 0x00000007
const GPIO_PIN21_INT_TYPE_V = 0x7
const GPIO_PIN21_INT_TYPE_S = 7
const GPIO_PIN21_PAD_DRIVER_V = 0x1
const GPIO_PIN21_PAD_DRIVER_S = 2
const GPIO_PIN22_INT_ENA = 0x0000001F
const GPIO_PIN22_INT_ENA_V = 0x1F
const GPIO_PIN22_INT_ENA_S = 13
const GPIO_PIN22_CONFIG = 0x00000003
const GPIO_PIN22_CONFIG_V = 0x3
const GPIO_PIN22_CONFIG_S = 11
const GPIO_PIN22_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN22_WAKEUP_ENABLE_S = 10
const GPIO_PIN22_INT_TYPE = 0x00000007
const GPIO_PIN22_INT_TYPE_V = 0x7
const GPIO_PIN22_INT_TYPE_S = 7
const GPIO_PIN22_PAD_DRIVER_V = 0x1
const GPIO_PIN22_PAD_DRIVER_S = 2
const GPIO_PIN23_INT_ENA = 0x0000001F
const GPIO_PIN23_INT_ENA_V = 0x1F
const GPIO_PIN23_INT_ENA_S = 13
const GPIO_PIN23_CONFIG = 0x00000003
const GPIO_PIN23_CONFIG_V = 0x3
const GPIO_PIN23_CONFIG_S = 11
const GPIO_PIN23_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN23_WAKEUP_ENABLE_S = 10
const GPIO_PIN23_INT_TYPE = 0x00000007
const GPIO_PIN23_INT_TYPE_V = 0x7
const GPIO_PIN23_INT_TYPE_S = 7
const GPIO_PIN23_PAD_DRIVER_V = 0x1
const GPIO_PIN23_PAD_DRIVER_S = 2
const GPIO_PIN24_INT_ENA = 0x0000001F
const GPIO_PIN24_INT_ENA_V = 0x1F
const GPIO_PIN24_INT_ENA_S = 13
const GPIO_PIN24_CONFIG = 0x00000003
const GPIO_PIN24_CONFIG_V = 0x3
const GPIO_PIN24_CONFIG_S = 11
const GPIO_PIN24_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN24_WAKEUP_ENABLE_S = 10
const GPIO_PIN24_INT_TYPE = 0x00000007
const GPIO_PIN24_INT_TYPE_V = 0x7
const GPIO_PIN24_INT_TYPE_S = 7
const GPIO_PIN24_PAD_DRIVER_V = 0x1
const GPIO_PIN24_PAD_DRIVER_S = 2
const GPIO_PIN25_INT_ENA = 0x0000001F
const GPIO_PIN25_INT_ENA_V = 0x1F
const GPIO_PIN25_INT_ENA_S = 13
const GPIO_PIN25_CONFIG = 0x00000003
const GPIO_PIN25_CONFIG_V = 0x3
const GPIO_PIN25_CONFIG_S = 11
const GPIO_PIN25_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN25_WAKEUP_ENABLE_S = 10
const GPIO_PIN25_INT_TYPE = 0x00000007
const GPIO_PIN25_INT_TYPE_V = 0x7
const GPIO_PIN25_INT_TYPE_S = 7
const GPIO_PIN25_PAD_DRIVER_V = 0x1
const GPIO_PIN25_PAD_DRIVER_S = 2
const GPIO_PIN26_INT_ENA = 0x0000001F
const GPIO_PIN26_INT_ENA_V = 0x1F
const GPIO_PIN26_INT_ENA_S = 13
const GPIO_PIN26_CONFIG = 0x00000003
const GPIO_PIN26_CONFIG_V = 0x3
const GPIO_PIN26_CONFIG_S = 11
const GPIO_PIN26_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN26_WAKEUP_ENABLE_S = 10
const GPIO_PIN26_INT_TYPE = 0x00000007
const GPIO_PIN26_INT_TYPE_V = 0x7
const GPIO_PIN26_INT_TYPE_S = 7
const GPIO_PIN26_PAD_DRIVER_V = 0x1
const GPIO_PIN26_PAD_DRIVER_S = 2
const GPIO_PIN27_INT_ENA = 0x0000001F
const GPIO_PIN27_INT_ENA_V = 0x1F
const GPIO_PIN27_INT_ENA_S = 13
const GPIO_PIN27_CONFIG = 0x00000003
const GPIO_PIN27_CONFIG_V = 0x3
const GPIO_PIN27_CONFIG_S = 11
const GPIO_PIN27_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN27_WAKEUP_ENABLE_S = 10
const GPIO_PIN27_INT_TYPE = 0x00000007
const GPIO_PIN27_INT_TYPE_V = 0x7
const GPIO_PIN27_INT_TYPE_S = 7
const GPIO_PIN27_PAD_DRIVER_V = 0x1
const GPIO_PIN27_PAD_DRIVER_S = 2
const GPIO_PIN28_INT_ENA = 0x0000001F
const GPIO_PIN28_INT_ENA_V = 0x1F
const GPIO_PIN28_INT_ENA_S = 13
const GPIO_PIN28_CONFIG = 0x00000003
const GPIO_PIN28_CONFIG_V = 0x3
const GPIO_PIN28_CONFIG_S = 11
const GPIO_PIN28_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN28_WAKEUP_ENABLE_S = 10
const GPIO_PIN28_INT_TYPE = 0x00000007
const GPIO_PIN28_INT_TYPE_V = 0x7
const GPIO_PIN28_INT_TYPE_S = 7
const GPIO_PIN28_PAD_DRIVER_V = 0x1
const GPIO_PIN28_PAD_DRIVER_S = 2
const GPIO_PIN29_INT_ENA = 0x0000001F
const GPIO_PIN29_INT_ENA_V = 0x1F
const GPIO_PIN29_INT_ENA_S = 13
const GPIO_PIN29_CONFIG = 0x00000003
const GPIO_PIN29_CONFIG_V = 0x3
const GPIO_PIN29_CONFIG_S = 11
const GPIO_PIN29_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN29_WAKEUP_ENABLE_S = 10
const GPIO_PIN29_INT_TYPE = 0x00000007
const GPIO_PIN29_INT_TYPE_V = 0x7
const GPIO_PIN29_INT_TYPE_S = 7
const GPIO_PIN29_PAD_DRIVER_V = 0x1
const GPIO_PIN29_PAD_DRIVER_S = 2
const GPIO_PIN30_INT_ENA = 0x0000001F
const GPIO_PIN30_INT_ENA_V = 0x1F
const GPIO_PIN30_INT_ENA_S = 13
const GPIO_PIN30_CONFIG = 0x00000003
const GPIO_PIN30_CONFIG_V = 0x3
const GPIO_PIN30_CONFIG_S = 11
const GPIO_PIN30_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN30_WAKEUP_ENABLE_S = 10
const GPIO_PIN30_INT_TYPE = 0x00000007
const GPIO_PIN30_INT_TYPE_V = 0x7
const GPIO_PIN30_INT_TYPE_S = 7
const GPIO_PIN30_PAD_DRIVER_V = 0x1
const GPIO_PIN30_PAD_DRIVER_S = 2
const GPIO_PIN31_INT_ENA = 0x0000001F
const GPIO_PIN31_INT_ENA_V = 0x1F
const GPIO_PIN31_INT_ENA_S = 13
const GPIO_PIN31_CONFIG = 0x00000003
const GPIO_PIN31_CONFIG_V = 0x3
const GPIO_PIN31_CONFIG_S = 11
const GPIO_PIN31_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN31_WAKEUP_ENABLE_S = 10
const GPIO_PIN31_INT_TYPE = 0x00000007
const GPIO_PIN31_INT_TYPE_V = 0x7
const GPIO_PIN31_INT_TYPE_S = 7
const GPIO_PIN31_PAD_DRIVER_V = 0x1
const GPIO_PIN31_PAD_DRIVER_S = 2
const GPIO_PIN32_INT_ENA = 0x0000001F
const GPIO_PIN32_INT_ENA_V = 0x1F
const GPIO_PIN32_INT_ENA_S = 13
const GPIO_PIN32_CONFIG = 0x00000003
const GPIO_PIN32_CONFIG_V = 0x3
const GPIO_PIN32_CONFIG_S = 11
const GPIO_PIN32_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN32_WAKEUP_ENABLE_S = 10
const GPIO_PIN32_INT_TYPE = 0x00000007
const GPIO_PIN32_INT_TYPE_V = 0x7
const GPIO_PIN32_INT_TYPE_S = 7
const GPIO_PIN32_PAD_DRIVER_V = 0x1
const GPIO_PIN32_PAD_DRIVER_S = 2
const GPIO_PIN33_INT_ENA = 0x0000001F
const GPIO_PIN33_INT_ENA_V = 0x1F
const GPIO_PIN33_INT_ENA_S = 13
const GPIO_PIN33_CONFIG = 0x00000003
const GPIO_PIN33_CONFIG_V = 0x3
const GPIO_PIN33_CONFIG_S = 11
const GPIO_PIN33_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN33_WAKEUP_ENABLE_S = 10
const GPIO_PIN33_INT_TYPE = 0x00000007
const GPIO_PIN33_INT_TYPE_V = 0x7
const GPIO_PIN33_INT_TYPE_S = 7
const GPIO_PIN33_PAD_DRIVER_V = 0x1
const GPIO_PIN33_PAD_DRIVER_S = 2
const GPIO_PIN34_INT_ENA = 0x0000001F
const GPIO_PIN34_INT_ENA_V = 0x1F
const GPIO_PIN34_INT_ENA_S = 13
const GPIO_PIN34_CONFIG = 0x00000003
const GPIO_PIN34_CONFIG_V = 0x3
const GPIO_PIN34_CONFIG_S = 11
const GPIO_PIN34_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN34_WAKEUP_ENABLE_S = 10
const GPIO_PIN34_INT_TYPE = 0x00000007
const GPIO_PIN34_INT_TYPE_V = 0x7
const GPIO_PIN34_INT_TYPE_S = 7
const GPIO_PIN34_PAD_DRIVER_V = 0x1
const GPIO_PIN34_PAD_DRIVER_S = 2
const GPIO_PIN35_INT_ENA = 0x0000001F
const GPIO_PIN35_INT_ENA_V = 0x1F
const GPIO_PIN35_INT_ENA_S = 13
const GPIO_PIN35_CONFIG = 0x00000003
const GPIO_PIN35_CONFIG_V = 0x3
const GPIO_PIN35_CONFIG_S = 11
const GPIO_PIN35_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN35_WAKEUP_ENABLE_S = 10
const GPIO_PIN35_INT_TYPE = 0x00000007
const GPIO_PIN35_INT_TYPE_V = 0x7
const GPIO_PIN35_INT_TYPE_S = 7
const GPIO_PIN35_PAD_DRIVER_V = 0x1
const GPIO_PIN35_PAD_DRIVER_S = 2
const GPIO_PIN36_INT_ENA = 0x0000001F
const GPIO_PIN36_INT_ENA_V = 0x1F
const GPIO_PIN36_INT_ENA_S = 13
const GPIO_PIN36_CONFIG = 0x00000003
const GPIO_PIN36_CONFIG_V = 0x3
const GPIO_PIN36_CONFIG_S = 11
const GPIO_PIN36_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN36_WAKEUP_ENABLE_S = 10
const GPIO_PIN36_INT_TYPE = 0x00000007
const GPIO_PIN36_INT_TYPE_V = 0x7
const GPIO_PIN36_INT_TYPE_S = 7
const GPIO_PIN36_PAD_DRIVER_V = 0x1
const GPIO_PIN36_PAD_DRIVER_S = 2
const GPIO_PIN37_INT_ENA = 0x0000001F
const GPIO_PIN37_INT_ENA_V = 0x1F
const GPIO_PIN37_INT_ENA_S = 13
const GPIO_PIN37_CONFIG = 0x00000003
const GPIO_PIN37_CONFIG_V = 0x3
const GPIO_PIN37_CONFIG_S = 11
const GPIO_PIN37_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN37_WAKEUP_ENABLE_S = 10
const GPIO_PIN37_INT_TYPE = 0x00000007
const GPIO_PIN37_INT_TYPE_V = 0x7
const GPIO_PIN37_INT_TYPE_S = 7
const GPIO_PIN37_PAD_DRIVER_V = 0x1
const GPIO_PIN37_PAD_DRIVER_S = 2
const GPIO_PIN38_INT_ENA = 0x0000001F
const GPIO_PIN38_INT_ENA_V = 0x1F
const GPIO_PIN38_INT_ENA_S = 13
const GPIO_PIN38_CONFIG = 0x00000003
const GPIO_PIN38_CONFIG_V = 0x3
const GPIO_PIN38_CONFIG_S = 11
const GPIO_PIN38_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN38_WAKEUP_ENABLE_S = 10
const GPIO_PIN38_INT_TYPE = 0x00000007
const GPIO_PIN38_INT_TYPE_V = 0x7
const GPIO_PIN38_INT_TYPE_S = 7
const GPIO_PIN38_PAD_DRIVER_V = 0x1
const GPIO_PIN38_PAD_DRIVER_S = 2
const GPIO_PIN39_INT_ENA = 0x0000001F
const GPIO_PIN39_INT_ENA_V = 0x1F
const GPIO_PIN39_INT_ENA_S = 13
const GPIO_PIN39_CONFIG = 0x00000003
const GPIO_PIN39_CONFIG_V = 0x3
const GPIO_PIN39_CONFIG_S = 11
const GPIO_PIN39_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN39_WAKEUP_ENABLE_S = 10
const GPIO_PIN39_INT_TYPE = 0x00000007
const GPIO_PIN39_INT_TYPE_V = 0x7
const GPIO_PIN39_INT_TYPE_S = 7
const GPIO_PIN39_PAD_DRIVER_V = 0x1
const GPIO_PIN39_PAD_DRIVER_S = 2
const GPIO_CALI_START_V = 0x1
const GPIO_CALI_START_S = 31
const GPIO_CALI_RTC_MAX = 0x000003FF
const GPIO_CALI_RTC_MAX_V = 0x3FF
const GPIO_CALI_RTC_MAX_S = 0
const GPIO_CALI_RDY_SYNC2_V = 0x1
const GPIO_CALI_RDY_SYNC2_S = 31
const GPIO_CALI_RDY_REAL_V = 0x1
const GPIO_CALI_RDY_REAL_S = 30
const GPIO_CALI_VALUE_SYNC2 = 0x000FFFFF
const GPIO_CALI_VALUE_SYNC2_V = 0xFFFFF
const GPIO_CALI_VALUE_SYNC2_S = 0
const GPIO_SIG0_IN_SEL_V = 0x1
const GPIO_SIG0_IN_SEL_S = 7
const GPIO_FUNC0_IN_INV_SEL_V = 0x1
const GPIO_FUNC0_IN_INV_SEL_S = 6
const GPIO_FUNC0_IN_SEL = 0x0000003F
const GPIO_FUNC0_IN_SEL_V = 0x3F
const GPIO_FUNC0_IN_SEL_S = 0
const GPIO_SIG1_IN_SEL_V = 0x1
const GPIO_SIG1_IN_SEL_S = 7
const GPIO_FUNC1_IN_INV_SEL_V = 0x1
const GPIO_FUNC1_IN_INV_SEL_S = 6
const GPIO_FUNC1_IN_SEL = 0x0000003F
const GPIO_FUNC1_IN_SEL_V = 0x3F
const GPIO_FUNC1_IN_SEL_S = 0
const GPIO_SIG2_IN_SEL_V = 0x1
const GPIO_SIG2_IN_SEL_S = 7
const GPIO_FUNC2_IN_INV_SEL_V = 0x1
const GPIO_FUNC2_IN_INV_SEL_S = 6
const GPIO_FUNC2_IN_SEL = 0x0000003F
const GPIO_FUNC2_IN_SEL_V = 0x3F
const GPIO_FUNC2_IN_SEL_S = 0
const GPIO_SIG3_IN_SEL_V = 0x1
const GPIO_SIG3_IN_SEL_S = 7
const GPIO_FUNC3_IN_INV_SEL_V = 0x1
const GPIO_FUNC3_IN_INV_SEL_S = 6
const GPIO_FUNC3_IN_SEL = 0x0000003F
const GPIO_FUNC3_IN_SEL_V = 0x3F
const GPIO_FUNC3_IN_SEL_S = 0
const GPIO_SIG4_IN_SEL_V = 0x1
const GPIO_SIG4_IN_SEL_S = 7
const GPIO_FUNC4_IN_INV_SEL_V = 0x1
const GPIO_FUNC4_IN_INV_SEL_S = 6
const GPIO_FUNC4_IN_SEL = 0x0000003F
const GPIO_FUNC4_IN_SEL_V = 0x3F
const GPIO_FUNC4_IN_SEL_S = 0
const GPIO_SIG5_IN_SEL_V = 0x1
const GPIO_SIG5_IN_SEL_S = 7
const GPIO_FUNC5_IN_INV_SEL_V = 0x1
const GPIO_FUNC5_IN_INV_SEL_S = 6
const GPIO_FUNC5_IN_SEL = 0x0000003F
const GPIO_FUNC5_IN_SEL_V = 0x3F
const GPIO_FUNC5_IN_SEL_S = 0
const GPIO_SIG6_IN_SEL_V = 0x1
const GPIO_SIG6_IN_SEL_S = 7
const GPIO_FUNC6_IN_INV_SEL_V = 0x1
const GPIO_FUNC6_IN_INV_SEL_S = 6
const GPIO_FUNC6_IN_SEL = 0x0000003F
const GPIO_FUNC6_IN_SEL_V = 0x3F
const GPIO_FUNC6_IN_SEL_S = 0
const GPIO_SIG7_IN_SEL_V = 0x1
const GPIO_SIG7_IN_SEL_S = 7
const GPIO_FUNC7_IN_INV_SEL_V = 0x1
const GPIO_FUNC7_IN_INV_SEL_S = 6
const GPIO_FUNC7_IN_SEL = 0x0000003F
const GPIO_FUNC7_IN_SEL_V = 0x3F
const GPIO_FUNC7_IN_SEL_S = 0
const GPIO_SIG8_IN_SEL_V = 0x1
const GPIO_SIG8_IN_SEL_S = 7
const GPIO_FUNC8_IN_INV_SEL_V = 0x1
const GPIO_FUNC8_IN_INV_SEL_S = 6
const GPIO_FUNC8_IN_SEL = 0x0000003F
const GPIO_FUNC8_IN_SEL_V = 0x3F
const GPIO_FUNC8_IN_SEL_S = 0
const GPIO_SIG9_IN_SEL_V = 0x1
const GPIO_SIG9_IN_SEL_S = 7
const GPIO_FUNC9_IN_INV_SEL_V = 0x1
const GPIO_FUNC9_IN_INV_SEL_S = 6
const GPIO_FUNC9_IN_SEL = 0x0000003F
const GPIO_FUNC9_IN_SEL_V = 0x3F
const GPIO_FUNC9_IN_SEL_S = 0
const GPIO_SIG10_IN_SEL_V = 0x1
const GPIO_SIG10_IN_SEL_S = 7
const GPIO_FUNC10_IN_INV_SEL_V = 0x1
const GPIO_FUNC10_IN_INV_SEL_S = 6
const GPIO_FUNC10_IN_SEL = 0x0000003F
const GPIO_FUNC10_IN_SEL_V = 0x3F
const GPIO_FUNC10_IN_SEL_S = 0
const GPIO_SIG11_IN_SEL_V = 0x1
const GPIO_SIG11_IN_SEL_S = 7
const GPIO_FUNC11_IN_INV_SEL_V = 0x1
const GPIO_FUNC11_IN_INV_SEL_S = 6
const GPIO_FUNC11_IN_SEL = 0x0000003F
const GPIO_FUNC11_IN_SEL_V = 0x3F
const GPIO_FUNC11_IN_SEL_S = 0
const GPIO_SIG12_IN_SEL_V = 0x1
const GPIO_SIG12_IN_SEL_S = 7
const GPIO_FUNC12_IN_INV_SEL_V = 0x1
const GPIO_FUNC12_IN_INV_SEL_S = 6
const GPIO_FUNC12_IN_SEL = 0x0000003F
const GPIO_FUNC12_IN_SEL_V = 0x3F
const GPIO_FUNC12_IN_SEL_S = 0
const GPIO_SIG13_IN_SEL_V = 0x1
const GPIO_SIG13_IN_SEL_S = 7
const GPIO_FUNC13_IN_INV_SEL_V = 0x1
const GPIO_FUNC13_IN_INV_SEL_S = 6
const GPIO_FUNC13_IN_SEL = 0x0000003F
const GPIO_FUNC13_IN_SEL_V = 0x3F
const GPIO_FUNC13_IN_SEL_S = 0
const GPIO_SIG14_IN_SEL_V = 0x1
const GPIO_SIG14_IN_SEL_S = 7
const GPIO_FUNC14_IN_INV_SEL_V = 0x1
const GPIO_FUNC14_IN_INV_SEL_S = 6
const GPIO_FUNC14_IN_SEL = 0x0000003F
const GPIO_FUNC14_IN_SEL_V = 0x3F
const GPIO_FUNC14_IN_SEL_S = 0
const GPIO_SIG15_IN_SEL_V = 0x1
const GPIO_SIG15_IN_SEL_S = 7
const GPIO_FUNC15_IN_INV_SEL_V = 0x1
const GPIO_FUNC15_IN_INV_SEL_S = 6
const GPIO_FUNC15_IN_SEL = 0x0000003F
const GPIO_FUNC15_IN_SEL_V = 0x3F
const GPIO_FUNC15_IN_SEL_S = 0
const GPIO_SIG16_IN_SEL_V = 0x1
const GPIO_SIG16_IN_SEL_S = 7
const GPIO_FUNC16_IN_INV_SEL_V = 0x1
const GPIO_FUNC16_IN_INV_SEL_S = 6
const GPIO_FUNC16_IN_SEL = 0x0000003F
const GPIO_FUNC16_IN_SEL_V = 0x3F
const GPIO_FUNC16_IN_SEL_S = 0
const GPIO_SIG17_IN_SEL_V = 0x1
const GPIO_SIG17_IN_SEL_S = 7
const GPIO_FUNC17_IN_INV_SEL_V = 0x1
const GPIO_FUNC17_IN_INV_SEL_S = 6
const GPIO_FUNC17_IN_SEL = 0x0000003F
const GPIO_FUNC17_IN_SEL_V = 0x3F
const GPIO_FUNC17_IN_SEL_S = 0
const GPIO_SIG18_IN_SEL_V = 0x1
const GPIO_SIG18_IN_SEL_S = 7
const GPIO_FUNC18_IN_INV_SEL_V = 0x1
const GPIO_FUNC18_IN_INV_SEL_S = 6
const GPIO_FUNC18_IN_SEL = 0x0000003F
const GPIO_FUNC18_IN_SEL_V = 0x3F
const GPIO_FUNC18_IN_SEL_S = 0
const GPIO_SIG19_IN_SEL_V = 0x1
const GPIO_SIG19_IN_SEL_S = 7
const GPIO_FUNC19_IN_INV_SEL_V = 0x1
const GPIO_FUNC19_IN_INV_SEL_S = 6
const GPIO_FUNC19_IN_SEL = 0x0000003F
const GPIO_FUNC19_IN_SEL_V = 0x3F
const GPIO_FUNC19_IN_SEL_S = 0
const GPIO_SIG20_IN_SEL_V = 0x1
const GPIO_SIG20_IN_SEL_S = 7
const GPIO_FUNC20_IN_INV_SEL_V = 0x1
const GPIO_FUNC20_IN_INV_SEL_S = 6
const GPIO_FUNC20_IN_SEL = 0x0000003F
const GPIO_FUNC20_IN_SEL_V = 0x3F
const GPIO_FUNC20_IN_SEL_S = 0
const GPIO_SIG21_IN_SEL_V = 0x1
const GPIO_SIG21_IN_SEL_S = 7
const GPIO_FUNC21_IN_INV_SEL_V = 0x1
const GPIO_FUNC21_IN_INV_SEL_S = 6
const GPIO_FUNC21_IN_SEL = 0x0000003F
const GPIO_FUNC21_IN_SEL_V = 0x3F
const GPIO_FUNC21_IN_SEL_S = 0
const GPIO_SIG22_IN_SEL_V = 0x1
const GPIO_SIG22_IN_SEL_S = 7
const GPIO_FUNC22_IN_INV_SEL_V = 0x1
const GPIO_FUNC22_IN_INV_SEL_S = 6
const GPIO_FUNC22_IN_SEL = 0x0000003F
const GPIO_FUNC22_IN_SEL_V = 0x3F
const GPIO_FUNC22_IN_SEL_S = 0
const GPIO_SIG23_IN_SEL_V = 0x1
const GPIO_SIG23_IN_SEL_S = 7
const GPIO_FUNC23_IN_INV_SEL_V = 0x1
const GPIO_FUNC23_IN_INV_SEL_S = 6
const GPIO_FUNC23_IN_SEL = 0x0000003F
const GPIO_FUNC23_IN_SEL_V = 0x3F
const GPIO_FUNC23_IN_SEL_S = 0
const GPIO_SIG24_IN_SEL_V = 0x1
const GPIO_SIG24_IN_SEL_S = 7
const GPIO_FUNC24_IN_INV_SEL_V = 0x1
const GPIO_FUNC24_IN_INV_SEL_S = 6
const GPIO_FUNC24_IN_SEL = 0x0000003F
const GPIO_FUNC24_IN_SEL_V = 0x3F
const GPIO_FUNC24_IN_SEL_S = 0
const GPIO_SIG25_IN_SEL_V = 0x1
const GPIO_SIG25_IN_SEL_S = 7
const GPIO_FUNC25_IN_INV_SEL_V = 0x1
const GPIO_FUNC25_IN_INV_SEL_S = 6
const GPIO_FUNC25_IN_SEL = 0x0000003F
const GPIO_FUNC25_IN_SEL_V = 0x3F
const GPIO_FUNC25_IN_SEL_S = 0
const GPIO_SIG26_IN_SEL_V = 0x1
const GPIO_SIG26_IN_SEL_S = 7
const GPIO_FUNC26_IN_INV_SEL_V = 0x1
const GPIO_FUNC26_IN_INV_SEL_S = 6
const GPIO_FUNC26_IN_SEL = 0x0000003F
const GPIO_FUNC26_IN_SEL_V = 0x3F
const GPIO_FUNC26_IN_SEL_S = 0
const GPIO_SIG27_IN_SEL_V = 0x1
const GPIO_SIG27_IN_SEL_S = 7
const GPIO_FUNC27_IN_INV_SEL_V = 0x1
const GPIO_FUNC27_IN_INV_SEL_S = 6
const GPIO_FUNC27_IN_SEL = 0x0000003F
const GPIO_FUNC27_IN_SEL_V = 0x3F
const GPIO_FUNC27_IN_SEL_S = 0
const GPIO_SIG28_IN_SEL_V = 0x1
const GPIO_SIG28_IN_SEL_S = 7
const GPIO_FUNC28_IN_INV_SEL_V = 0x1
const GPIO_FUNC28_IN_INV_SEL_S = 6
const GPIO_FUNC28_IN_SEL = 0x0000003F
const GPIO_FUNC28_IN_SEL_V = 0x3F
const GPIO_FUNC28_IN_SEL_S = 0
const GPIO_SIG29_IN_SEL_V = 0x1
const GPIO_SIG29_IN_SEL_S = 7
const GPIO_FUNC29_IN_INV_SEL_V = 0x1
const GPIO_FUNC29_IN_INV_SEL_S = 6
const GPIO_FUNC29_IN_SEL = 0x0000003F
const GPIO_FUNC29_IN_SEL_V = 0x3F
const GPIO_FUNC29_IN_SEL_S = 0
const GPIO_SIG30_IN_SEL_V = 0x1
const GPIO_SIG30_IN_SEL_S = 7
const GPIO_FUNC30_IN_INV_SEL_V = 0x1
const GPIO_FUNC30_IN_INV_SEL_S = 6
const GPIO_FUNC30_IN_SEL = 0x0000003F
const GPIO_FUNC30_IN_SEL_V = 0x3F
const GPIO_FUNC30_IN_SEL_S = 0
const GPIO_SIG31_IN_SEL_V = 0x1
const GPIO_SIG31_IN_SEL_S = 7
const GPIO_FUNC31_IN_INV_SEL_V = 0x1
const GPIO_FUNC31_IN_INV_SEL_S = 6
const GPIO_FUNC31_IN_SEL = 0x0000003F
const GPIO_FUNC31_IN_SEL_V = 0x3F
const GPIO_FUNC31_IN_SEL_S = 0
const GPIO_SIG32_IN_SEL_V = 0x1
const GPIO_SIG32_IN_SEL_S = 7
const GPIO_FUNC32_IN_INV_SEL_V = 0x1
const GPIO_FUNC32_IN_INV_SEL_S = 6
const GPIO_FUNC32_IN_SEL = 0x0000003F
const GPIO_FUNC32_IN_SEL_V = 0x3F
const GPIO_FUNC32_IN_SEL_S = 0
const GPIO_SIG33_IN_SEL_V = 0x1
const GPIO_SIG33_IN_SEL_S = 7
const GPIO_FUNC33_IN_INV_SEL_V = 0x1
const GPIO_FUNC33_IN_INV_SEL_S = 6
const GPIO_FUNC33_IN_SEL = 0x0000003F
const GPIO_FUNC33_IN_SEL_V = 0x3F
const GPIO_FUNC33_IN_SEL_S = 0
const GPIO_SIG34_IN_SEL_V = 0x1
const GPIO_SIG34_IN_SEL_S = 7
const GPIO_FUNC34_IN_INV_SEL_V = 0x1
const GPIO_FUNC34_IN_INV_SEL_S = 6
const GPIO_FUNC34_IN_SEL = 0x0000003F
const GPIO_FUNC34_IN_SEL_V = 0x3F
const GPIO_FUNC34_IN_SEL_S = 0
const GPIO_SIG35_IN_SEL_V = 0x1
const GPIO_SIG35_IN_SEL_S = 7
const GPIO_FUNC35_IN_INV_SEL_V = 0x1
const GPIO_FUNC35_IN_INV_SEL_S = 6
const GPIO_FUNC35_IN_SEL = 0x0000003F
const GPIO_FUNC35_IN_SEL_V = 0x3F
const GPIO_FUNC35_IN_SEL_S = 0
const GPIO_SIG36_IN_SEL_V = 0x1
const GPIO_SIG36_IN_SEL_S = 7
const GPIO_FUNC36_IN_INV_SEL_V = 0x1
const GPIO_FUNC36_IN_INV_SEL_S = 6
const GPIO_FUNC36_IN_SEL = 0x0000003F
const GPIO_FUNC36_IN_SEL_V = 0x3F
const GPIO_FUNC36_IN_SEL_S = 0
const GPIO_SIG37_IN_SEL_V = 0x1
const GPIO_SIG37_IN_SEL_S = 7
const GPIO_FUNC37_IN_INV_SEL_V = 0x1
const GPIO_FUNC37_IN_INV_SEL_S = 6
const GPIO_FUNC37_IN_SEL = 0x0000003F
const GPIO_FUNC37_IN_SEL_V = 0x3F
const GPIO_FUNC37_IN_SEL_S = 0
const GPIO_SIG38_IN_SEL_V = 0x1
const GPIO_SIG38_IN_SEL_S = 7
const GPIO_FUNC38_IN_INV_SEL_V = 0x1
const GPIO_FUNC38_IN_INV_SEL_S = 6
const GPIO_FUNC38_IN_SEL = 0x0000003F
const GPIO_FUNC38_IN_SEL_V = 0x3F
const GPIO_FUNC38_IN_SEL_S = 0
const GPIO_SIG39_IN_SEL_V = 0x1
const GPIO_SIG39_IN_SEL_S = 7
const GPIO_FUNC39_IN_INV_SEL_V = 0x1
const GPIO_FUNC39_IN_INV_SEL_S = 6
const GPIO_FUNC39_IN_SEL = 0x0000003F
const GPIO_FUNC39_IN_SEL_V = 0x3F
const GPIO_FUNC39_IN_SEL_S = 0
const GPIO_SIG40_IN_SEL_V = 0x1
const GPIO_SIG40_IN_SEL_S = 7
const GPIO_FUNC40_IN_INV_SEL_V = 0x1
const GPIO_FUNC40_IN_INV_SEL_S = 6
const GPIO_FUNC40_IN_SEL = 0x0000003F
const GPIO_FUNC40_IN_SEL_V = 0x3F
const GPIO_FUNC40_IN_SEL_S = 0
const GPIO_SIG41_IN_SEL_V = 0x1
const GPIO_SIG41_IN_SEL_S = 7
const GPIO_FUNC41_IN_INV_SEL_V = 0x1
const GPIO_FUNC41_IN_INV_SEL_S = 6
const GPIO_FUNC41_IN_SEL = 0x0000003F
const GPIO_FUNC41_IN_SEL_V = 0x3F
const GPIO_FUNC41_IN_SEL_S = 0
const GPIO_SIG42_IN_SEL_V = 0x1
const GPIO_SIG42_IN_SEL_S = 7
const GPIO_FUNC42_IN_INV_SEL_V = 0x1
const GPIO_FUNC42_IN_INV_SEL_S = 6
const GPIO_FUNC42_IN_SEL = 0x0000003F
const GPIO_FUNC42_IN_SEL_V = 0x3F
const GPIO_FUNC42_IN_SEL_S = 0
const GPIO_SIG43_IN_SEL_V = 0x1
const GPIO_SIG43_IN_SEL_S = 7
const GPIO_FUNC43_IN_INV_SEL_V = 0x1
const GPIO_FUNC43_IN_INV_SEL_S = 6
const GPIO_FUNC43_IN_SEL = 0x0000003F
const GPIO_FUNC43_IN_SEL_V = 0x3F
const GPIO_FUNC43_IN_SEL_S = 0
const GPIO_SIG44_IN_SEL_V = 0x1
const GPIO_SIG44_IN_SEL_S = 7
const GPIO_FUNC44_IN_INV_SEL_V = 0x1
const GPIO_FUNC44_IN_INV_SEL_S = 6
const GPIO_FUNC44_IN_SEL = 0x0000003F
const GPIO_FUNC44_IN_SEL_V = 0x3F
const GPIO_FUNC44_IN_SEL_S = 0
const GPIO_SIG45_IN_SEL_V = 0x1
const GPIO_SIG45_IN_SEL_S = 7
const GPIO_FUNC45_IN_INV_SEL_V = 0x1
const GPIO_FUNC45_IN_INV_SEL_S = 6
const GPIO_FUNC45_IN_SEL = 0x0000003F
const GPIO_FUNC45_IN_SEL_V = 0x3F
const GPIO_FUNC45_IN_SEL_S = 0
const GPIO_SIG46_IN_SEL_V = 0x1
const GPIO_SIG46_IN_SEL_S = 7
const GPIO_FUNC46_IN_INV_SEL_V = 0x1
const GPIO_FUNC46_IN_INV_SEL_S = 6
const GPIO_FUNC46_IN_SEL = 0x0000003F
const GPIO_FUNC46_IN_SEL_V = 0x3F
const GPIO_FUNC46_IN_SEL_S = 0
const GPIO_SIG47_IN_SEL_V = 0x1
const GPIO_SIG47_IN_SEL_S = 7
const GPIO_FUNC47_IN_INV_SEL_V = 0x1
const GPIO_FUNC47_IN_INV_SEL_S = 6
const GPIO_FUNC47_IN_SEL = 0x0000003F
const GPIO_FUNC47_IN_SEL_V = 0x3F
const GPIO_FUNC47_IN_SEL_S = 0
const GPIO_SIG48_IN_SEL_V = 0x1
const GPIO_SIG48_IN_SEL_S = 7
const GPIO_FUNC48_IN_INV_SEL_V = 0x1
const GPIO_FUNC48_IN_INV_SEL_S = 6
const GPIO_FUNC48_IN_SEL = 0x0000003F
const GPIO_FUNC48_IN_SEL_V = 0x3F
const GPIO_FUNC48_IN_SEL_S = 0
const GPIO_SIG49_IN_SEL_V = 0x1
const GPIO_SIG49_IN_SEL_S = 7
const GPIO_FUNC49_IN_INV_SEL_V = 0x1
const GPIO_FUNC49_IN_INV_SEL_S = 6
const GPIO_FUNC49_IN_SEL = 0x0000003F
const GPIO_FUNC49_IN_SEL_V = 0x3F
const GPIO_FUNC49_IN_SEL_S = 0
const GPIO_SIG50_IN_SEL_V = 0x1
const GPIO_SIG50_IN_SEL_S = 7
const GPIO_FUNC50_IN_INV_SEL_V = 0x1
const GPIO_FUNC50_IN_INV_SEL_S = 6
const GPIO_FUNC50_IN_SEL = 0x0000003F
const GPIO_FUNC50_IN_SEL_V = 0x3F
const GPIO_FUNC50_IN_SEL_S = 0
const GPIO_SIG51_IN_SEL_V = 0x1
const GPIO_SIG51_IN_SEL_S = 7
const GPIO_FUNC51_IN_INV_SEL_V = 0x1
const GPIO_FUNC51_IN_INV_SEL_S = 6
const GPIO_FUNC51_IN_SEL = 0x0000003F
const GPIO_FUNC51_IN_SEL_V = 0x3F
const GPIO_FUNC51_IN_SEL_S = 0
const GPIO_SIG52_IN_SEL_V = 0x1
const GPIO_SIG52_IN_SEL_S = 7
const GPIO_FUNC52_IN_INV_SEL_V = 0x1
const GPIO_FUNC52_IN_INV_SEL_S = 6
const GPIO_FUNC52_IN_SEL = 0x0000003F
const GPIO_FUNC52_IN_SEL_V = 0x3F
const GPIO_FUNC52_IN_SEL_S = 0
const GPIO_SIG53_IN_SEL_V = 0x1
const GPIO_SIG53_IN_SEL_S = 7
const GPIO_FUNC53_IN_INV_SEL_V = 0x1
const GPIO_FUNC53_IN_INV_SEL_S = 6
const GPIO_FUNC53_IN_SEL = 0x0000003F
const GPIO_FUNC53_IN_SEL_V = 0x3F
const GPIO_FUNC53_IN_SEL_S = 0
const GPIO_SIG54_IN_SEL_V = 0x1
const GPIO_SIG54_IN_SEL_S = 7
const GPIO_FUNC54_IN_INV_SEL_V = 0x1
const GPIO_FUNC54_IN_INV_SEL_S = 6
const GPIO_FUNC54_IN_SEL = 0x0000003F
const GPIO_FUNC54_IN_SEL_V = 0x3F
const GPIO_FUNC54_IN_SEL_S = 0
const GPIO_SIG55_IN_SEL_V = 0x1
const GPIO_SIG55_IN_SEL_S = 7
const GPIO_FUNC55_IN_INV_SEL_V = 0x1
const GPIO_FUNC55_IN_INV_SEL_S = 6
const GPIO_FUNC55_IN_SEL = 0x0000003F
const GPIO_FUNC55_IN_SEL_V = 0x3F
const GPIO_FUNC55_IN_SEL_S = 0
const GPIO_SIG56_IN_SEL_V = 0x1
const GPIO_SIG56_IN_SEL_S = 7
const GPIO_FUNC56_IN_INV_SEL_V = 0x1
const GPIO_FUNC56_IN_INV_SEL_S = 6
const GPIO_FUNC56_IN_SEL = 0x0000003F
const GPIO_FUNC56_IN_SEL_V = 0x3F
const GPIO_FUNC56_IN_SEL_S = 0
const GPIO_SIG57_IN_SEL_V = 0x1
const GPIO_SIG57_IN_SEL_S = 7
const GPIO_FUNC57_IN_INV_SEL_V = 0x1
const GPIO_FUNC57_IN_INV_SEL_S = 6
const GPIO_FUNC57_IN_SEL = 0x0000003F
const GPIO_FUNC57_IN_SEL_V = 0x3F
const GPIO_FUNC57_IN_SEL_S = 0
const GPIO_SIG58_IN_SEL_V = 0x1
const GPIO_SIG58_IN_SEL_S = 7
const GPIO_FUNC58_IN_INV_SEL_V = 0x1
const GPIO_FUNC58_IN_INV_SEL_S = 6
const GPIO_FUNC58_IN_SEL = 0x0000003F
const GPIO_FUNC58_IN_SEL_V = 0x3F
const GPIO_FUNC58_IN_SEL_S = 0
const GPIO_SIG59_IN_SEL_V = 0x1
const GPIO_SIG59_IN_SEL_S = 7
const GPIO_FUNC59_IN_INV_SEL_V = 0x1
const GPIO_FUNC59_IN_INV_SEL_S = 6
const GPIO_FUNC59_IN_SEL = 0x0000003F
const GPIO_FUNC59_IN_SEL_V = 0x3F
const GPIO_FUNC59_IN_SEL_S = 0
const GPIO_SIG60_IN_SEL_V = 0x1
const GPIO_SIG60_IN_SEL_S = 7
const GPIO_FUNC60_IN_INV_SEL_V = 0x1
const GPIO_FUNC60_IN_INV_SEL_S = 6
const GPIO_FUNC60_IN_SEL = 0x0000003F
const GPIO_FUNC60_IN_SEL_V = 0x3F
const GPIO_FUNC60_IN_SEL_S = 0
const GPIO_SIG61_IN_SEL_V = 0x1
const GPIO_SIG61_IN_SEL_S = 7
const GPIO_FUNC61_IN_INV_SEL_V = 0x1
const GPIO_FUNC61_IN_INV_SEL_S = 6
const GPIO_FUNC61_IN_SEL = 0x0000003F
const GPIO_FUNC61_IN_SEL_V = 0x3F
const GPIO_FUNC61_IN_SEL_S = 0
const GPIO_SIG62_IN_SEL_V = 0x1
const GPIO_SIG62_IN_SEL_S = 7
const GPIO_FUNC62_IN_INV_SEL_V = 0x1
const GPIO_FUNC62_IN_INV_SEL_S = 6
const GPIO_FUNC62_IN_SEL = 0x0000003F
const GPIO_FUNC62_IN_SEL_V = 0x3F
const GPIO_FUNC62_IN_SEL_S = 0
const GPIO_SIG63_IN_SEL_V = 0x1
const GPIO_SIG63_IN_SEL_S = 7
const GPIO_FUNC63_IN_INV_SEL_V = 0x1
const GPIO_FUNC63_IN_INV_SEL_S = 6
const GPIO_FUNC63_IN_SEL = 0x0000003F
const GPIO_FUNC63_IN_SEL_V = 0x3F
const GPIO_FUNC63_IN_SEL_S = 0
const GPIO_SIG64_IN_SEL_V = 0x1
const GPIO_SIG64_IN_SEL_S = 7
const GPIO_FUNC64_IN_INV_SEL_V = 0x1
const GPIO_FUNC64_IN_INV_SEL_S = 6
const GPIO_FUNC64_IN_SEL = 0x0000003F
const GPIO_FUNC64_IN_SEL_V = 0x3F
const GPIO_FUNC64_IN_SEL_S = 0
const GPIO_SIG65_IN_SEL_V = 0x1
const GPIO_SIG65_IN_SEL_S = 7
const GPIO_FUNC65_IN_INV_SEL_V = 0x1
const GPIO_FUNC65_IN_INV_SEL_S = 6
const GPIO_FUNC65_IN_SEL = 0x0000003F
const GPIO_FUNC65_IN_SEL_V = 0x3F
const GPIO_FUNC65_IN_SEL_S = 0
const GPIO_SIG66_IN_SEL_V = 0x1
const GPIO_SIG66_IN_SEL_S = 7
const GPIO_FUNC66_IN_INV_SEL_V = 0x1
const GPIO_FUNC66_IN_INV_SEL_S = 6
const GPIO_FUNC66_IN_SEL = 0x0000003F
const GPIO_FUNC66_IN_SEL_V = 0x3F
const GPIO_FUNC66_IN_SEL_S = 0
const GPIO_SIG67_IN_SEL_V = 0x1
const GPIO_SIG67_IN_SEL_S = 7
const GPIO_FUNC67_IN_INV_SEL_V = 0x1
const GPIO_FUNC67_IN_INV_SEL_S = 6
const GPIO_FUNC67_IN_SEL = 0x0000003F
const GPIO_FUNC67_IN_SEL_V = 0x3F
const GPIO_FUNC67_IN_SEL_S = 0
const GPIO_SIG68_IN_SEL_V = 0x1
const GPIO_SIG68_IN_SEL_S = 7
const GPIO_FUNC68_IN_INV_SEL_V = 0x1
const GPIO_FUNC68_IN_INV_SEL_S = 6
const GPIO_FUNC68_IN_SEL = 0x0000003F
const GPIO_FUNC68_IN_SEL_V = 0x3F
const GPIO_FUNC68_IN_SEL_S = 0
const GPIO_SIG69_IN_SEL_V = 0x1
const GPIO_SIG69_IN_SEL_S = 7
const GPIO_FUNC69_IN_INV_SEL_V = 0x1
const GPIO_FUNC69_IN_INV_SEL_S = 6
const GPIO_FUNC69_IN_SEL = 0x0000003F
const GPIO_FUNC69_IN_SEL_V = 0x3F
const GPIO_FUNC69_IN_SEL_S = 0
const GPIO_SIG70_IN_SEL_V = 0x1
const GPIO_SIG70_IN_SEL_S = 7
const GPIO_FUNC70_IN_INV_SEL_V = 0x1
const GPIO_FUNC70_IN_INV_SEL_S = 6
const GPIO_FUNC70_IN_SEL = 0x0000003F
const GPIO_FUNC70_IN_SEL_V = 0x3F
const GPIO_FUNC70_IN_SEL_S = 0
const GPIO_SIG71_IN_SEL_V = 0x1
const GPIO_SIG71_IN_SEL_S = 7
const GPIO_FUNC71_IN_INV_SEL_V = 0x1
const GPIO_FUNC71_IN_INV_SEL_S = 6
const GPIO_FUNC71_IN_SEL = 0x0000003F
const GPIO_FUNC71_IN_SEL_V = 0x3F
const GPIO_FUNC71_IN_SEL_S = 0
const GPIO_SIG72_IN_SEL_V = 0x1
const GPIO_SIG72_IN_SEL_S = 7
const GPIO_FUNC72_IN_INV_SEL_V = 0x1
const GPIO_FUNC72_IN_INV_SEL_S = 6
const GPIO_FUNC72_IN_SEL = 0x0000003F
const GPIO_FUNC72_IN_SEL_V = 0x3F
const GPIO_FUNC72_IN_SEL_S = 0
const GPIO_SIG73_IN_SEL_V = 0x1
const GPIO_SIG73_IN_SEL_S = 7
const GPIO_FUNC73_IN_INV_SEL_V = 0x1
const GPIO_FUNC73_IN_INV_SEL_S = 6
const GPIO_FUNC73_IN_SEL = 0x0000003F
const GPIO_FUNC73_IN_SEL_V = 0x3F
const GPIO_FUNC73_IN_SEL_S = 0
const GPIO_SIG74_IN_SEL_V = 0x1
const GPIO_SIG74_IN_SEL_S = 7
const GPIO_FUNC74_IN_INV_SEL_V = 0x1
const GPIO_FUNC74_IN_INV_SEL_S = 6
const GPIO_FUNC74_IN_SEL = 0x0000003F
const GPIO_FUNC74_IN_SEL_V = 0x3F
const GPIO_FUNC74_IN_SEL_S = 0
const GPIO_SIG75_IN_SEL_V = 0x1
const GPIO_SIG75_IN_SEL_S = 7
const GPIO_FUNC75_IN_INV_SEL_V = 0x1
const GPIO_FUNC75_IN_INV_SEL_S = 6
const GPIO_FUNC75_IN_SEL = 0x0000003F
const GPIO_FUNC75_IN_SEL_V = 0x3F
const GPIO_FUNC75_IN_SEL_S = 0
const GPIO_SIG76_IN_SEL_V = 0x1
const GPIO_SIG76_IN_SEL_S = 7
const GPIO_FUNC76_IN_INV_SEL_V = 0x1
const GPIO_FUNC76_IN_INV_SEL_S = 6
const GPIO_FUNC76_IN_SEL = 0x0000003F
const GPIO_FUNC76_IN_SEL_V = 0x3F
const GPIO_FUNC76_IN_SEL_S = 0
const GPIO_SIG77_IN_SEL_V = 0x1
const GPIO_SIG77_IN_SEL_S = 7
const GPIO_FUNC77_IN_INV_SEL_V = 0x1
const GPIO_FUNC77_IN_INV_SEL_S = 6
const GPIO_FUNC77_IN_SEL = 0x0000003F
const GPIO_FUNC77_IN_SEL_V = 0x3F
const GPIO_FUNC77_IN_SEL_S = 0
const GPIO_SIG78_IN_SEL_V = 0x1
const GPIO_SIG78_IN_SEL_S = 7
const GPIO_FUNC78_IN_INV_SEL_V = 0x1
const GPIO_FUNC78_IN_INV_SEL_S = 6
const GPIO_FUNC78_IN_SEL = 0x0000003F
const GPIO_FUNC78_IN_SEL_V = 0x3F
const GPIO_FUNC78_IN_SEL_S = 0
const GPIO_SIG79_IN_SEL_V = 0x1
const GPIO_SIG79_IN_SEL_S = 7
const GPIO_FUNC79_IN_INV_SEL_V = 0x1
const GPIO_FUNC79_IN_INV_SEL_S = 6
const GPIO_FUNC79_IN_SEL = 0x0000003F
const GPIO_FUNC79_IN_SEL_V = 0x3F
const GPIO_FUNC79_IN_SEL_S = 0
const GPIO_SIG80_IN_SEL_V = 0x1
const GPIO_SIG80_IN_SEL_S = 7
const GPIO_FUNC80_IN_INV_SEL_V = 0x1
const GPIO_FUNC80_IN_INV_SEL_S = 6
const GPIO_FUNC80_IN_SEL = 0x0000003F
const GPIO_FUNC80_IN_SEL_V = 0x3F
const GPIO_FUNC80_IN_SEL_S = 0
const GPIO_SIG81_IN_SEL_V = 0x1
const GPIO_SIG81_IN_SEL_S = 7
const GPIO_FUNC81_IN_INV_SEL_V = 0x1
const GPIO_FUNC81_IN_INV_SEL_S = 6
const GPIO_FUNC81_IN_SEL = 0x0000003F
const GPIO_FUNC81_IN_SEL_V = 0x3F
const GPIO_FUNC81_IN_SEL_S = 0
const GPIO_SIG82_IN_SEL_V = 0x1
const GPIO_SIG82_IN_SEL_S = 7
const GPIO_FUNC82_IN_INV_SEL_V = 0x1
const GPIO_FUNC82_IN_INV_SEL_S = 6
const GPIO_FUNC82_IN_SEL = 0x0000003F
const GPIO_FUNC82_IN_SEL_V = 0x3F
const GPIO_FUNC82_IN_SEL_S = 0
const GPIO_SIG83_IN_SEL_V = 0x1
const GPIO_SIG83_IN_SEL_S = 7
const GPIO_FUNC83_IN_INV_SEL_V = 0x1
const GPIO_FUNC83_IN_INV_SEL_S = 6
const GPIO_FUNC83_IN_SEL = 0x0000003F
const GPIO_FUNC83_IN_SEL_V = 0x3F
const GPIO_FUNC83_IN_SEL_S = 0
const GPIO_SIG84_IN_SEL_V = 0x1
const GPIO_SIG84_IN_SEL_S = 7
const GPIO_FUNC84_IN_INV_SEL_V = 0x1
const GPIO_FUNC84_IN_INV_SEL_S = 6
const GPIO_FUNC84_IN_SEL = 0x0000003F
const GPIO_FUNC84_IN_SEL_V = 0x3F
const GPIO_FUNC84_IN_SEL_S = 0
const GPIO_SIG85_IN_SEL_V = 0x1
const GPIO_SIG85_IN_SEL_S = 7
const GPIO_FUNC85_IN_INV_SEL_V = 0x1
const GPIO_FUNC85_IN_INV_SEL_S = 6
const GPIO_FUNC85_IN_SEL = 0x0000003F
const GPIO_FUNC85_IN_SEL_V = 0x3F
const GPIO_FUNC85_IN_SEL_S = 0
const GPIO_SIG86_IN_SEL_V = 0x1
const GPIO_SIG86_IN_SEL_S = 7
const GPIO_FUNC86_IN_INV_SEL_V = 0x1
const GPIO_FUNC86_IN_INV_SEL_S = 6
const GPIO_FUNC86_IN_SEL = 0x0000003F
const GPIO_FUNC86_IN_SEL_V = 0x3F
const GPIO_FUNC86_IN_SEL_S = 0
const GPIO_SIG87_IN_SEL_V = 0x1
const GPIO_SIG87_IN_SEL_S = 7
const GPIO_FUNC87_IN_INV_SEL_V = 0x1
const GPIO_FUNC87_IN_INV_SEL_S = 6
const GPIO_FUNC87_IN_SEL = 0x0000003F
const GPIO_FUNC87_IN_SEL_V = 0x3F
const GPIO_FUNC87_IN_SEL_S = 0
const GPIO_SIG88_IN_SEL_V = 0x1
const GPIO_SIG88_IN_SEL_S = 7
const GPIO_FUNC88_IN_INV_SEL_V = 0x1
const GPIO_FUNC88_IN_INV_SEL_S = 6
const GPIO_FUNC88_IN_SEL = 0x0000003F
const GPIO_FUNC88_IN_SEL_V = 0x3F
const GPIO_FUNC88_IN_SEL_S = 0
const GPIO_SIG89_IN_SEL_V = 0x1
const GPIO_SIG89_IN_SEL_S = 7
const GPIO_FUNC89_IN_INV_SEL_V = 0x1
const GPIO_FUNC89_IN_INV_SEL_S = 6
const GPIO_FUNC89_IN_SEL = 0x0000003F
const GPIO_FUNC89_IN_SEL_V = 0x3F
const GPIO_FUNC89_IN_SEL_S = 0
const GPIO_SIG90_IN_SEL_V = 0x1
const GPIO_SIG90_IN_SEL_S = 7
const GPIO_FUNC90_IN_INV_SEL_V = 0x1
const GPIO_FUNC90_IN_INV_SEL_S = 6
const GPIO_FUNC90_IN_SEL = 0x0000003F
const GPIO_FUNC90_IN_SEL_V = 0x3F
const GPIO_FUNC90_IN_SEL_S = 0
const GPIO_SIG91_IN_SEL_V = 0x1
const GPIO_SIG91_IN_SEL_S = 7
const GPIO_FUNC91_IN_INV_SEL_V = 0x1
const GPIO_FUNC91_IN_INV_SEL_S = 6
const GPIO_FUNC91_IN_SEL = 0x0000003F
const GPIO_FUNC91_IN_SEL_V = 0x3F
const GPIO_FUNC91_IN_SEL_S = 0
const GPIO_SIG92_IN_SEL_V = 0x1
const GPIO_SIG92_IN_SEL_S = 7
const GPIO_FUNC92_IN_INV_SEL_V = 0x1
const GPIO_FUNC92_IN_INV_SEL_S = 6
const GPIO_FUNC92_IN_SEL = 0x0000003F
const GPIO_FUNC92_IN_SEL_V = 0x3F
const GPIO_FUNC92_IN_SEL_S = 0
const GPIO_SIG93_IN_SEL_V = 0x1
const GPIO_SIG93_IN_SEL_S = 7
const GPIO_FUNC93_IN_INV_SEL_V = 0x1
const GPIO_FUNC93_IN_INV_SEL_S = 6
const GPIO_FUNC93_IN_SEL = 0x0000003F
const GPIO_FUNC93_IN_SEL_V = 0x3F
const GPIO_FUNC93_IN_SEL_S = 0
const GPIO_SIG94_IN_SEL_V = 0x1
const GPIO_SIG94_IN_SEL_S = 7
const GPIO_FUNC94_IN_INV_SEL_V = 0x1
const GPIO_FUNC94_IN_INV_SEL_S = 6
const GPIO_FUNC94_IN_SEL = 0x0000003F
const GPIO_FUNC94_IN_SEL_V = 0x3F
const GPIO_FUNC94_IN_SEL_S = 0
const GPIO_SIG95_IN_SEL_V = 0x1
const GPIO_SIG95_IN_SEL_S = 7
const GPIO_FUNC95_IN_INV_SEL_V = 0x1
const GPIO_FUNC95_IN_INV_SEL_S = 6
const GPIO_FUNC95_IN_SEL = 0x0000003F
const GPIO_FUNC95_IN_SEL_V = 0x3F
const GPIO_FUNC95_IN_SEL_S = 0
const GPIO_SIG96_IN_SEL_V = 0x1
const GPIO_SIG96_IN_SEL_S = 7
const GPIO_FUNC96_IN_INV_SEL_V = 0x1
const GPIO_FUNC96_IN_INV_SEL_S = 6
const GPIO_FUNC96_IN_SEL = 0x0000003F
const GPIO_FUNC96_IN_SEL_V = 0x3F
const GPIO_FUNC96_IN_SEL_S = 0
const GPIO_SIG97_IN_SEL_V = 0x1
const GPIO_SIG97_IN_SEL_S = 7
const GPIO_FUNC97_IN_INV_SEL_V = 0x1
const GPIO_FUNC97_IN_INV_SEL_S = 6
const GPIO_FUNC97_IN_SEL = 0x0000003F
const GPIO_FUNC97_IN_SEL_V = 0x3F
const GPIO_FUNC97_IN_SEL_S = 0
const GPIO_SIG98_IN_SEL_V = 0x1
const GPIO_SIG98_IN_SEL_S = 7
const GPIO_FUNC98_IN_INV_SEL_V = 0x1
const GPIO_FUNC98_IN_INV_SEL_S = 6
const GPIO_FUNC98_IN_SEL = 0x0000003F
const GPIO_FUNC98_IN_SEL_V = 0x3F
const GPIO_FUNC98_IN_SEL_S = 0
const GPIO_SIG99_IN_SEL_V = 0x1
const GPIO_SIG99_IN_SEL_S = 7
const GPIO_FUNC99_IN_INV_SEL_V = 0x1
const GPIO_FUNC99_IN_INV_SEL_S = 6
const GPIO_FUNC99_IN_SEL = 0x0000003F
const GPIO_FUNC99_IN_SEL_V = 0x3F
const GPIO_FUNC99_IN_SEL_S = 0
const GPIO_SIG100_IN_SEL_V = 0x1
const GPIO_SIG100_IN_SEL_S = 7
const GPIO_FUNC100_IN_INV_SEL_V = 0x1
const GPIO_FUNC100_IN_INV_SEL_S = 6
const GPIO_FUNC100_IN_SEL = 0x0000003F
const GPIO_FUNC100_IN_SEL_V = 0x3F
const GPIO_FUNC100_IN_SEL_S = 0
const GPIO_SIG101_IN_SEL_V = 0x1
const GPIO_SIG101_IN_SEL_S = 7
const GPIO_FUNC101_IN_INV_SEL_V = 0x1
const GPIO_FUNC101_IN_INV_SEL_S = 6
const GPIO_FUNC101_IN_SEL = 0x0000003F
const GPIO_FUNC101_IN_SEL_V = 0x3F
const GPIO_FUNC101_IN_SEL_S = 0
const GPIO_SIG102_IN_SEL_V = 0x1
const GPIO_SIG102_IN_SEL_S = 7
const GPIO_FUNC102_IN_INV_SEL_V = 0x1
const GPIO_FUNC102_IN_INV_SEL_S = 6
const GPIO_FUNC102_IN_SEL = 0x0000003F
const GPIO_FUNC102_IN_SEL_V = 0x3F
const GPIO_FUNC102_IN_SEL_S = 0
const GPIO_SIG103_IN_SEL_V = 0x1
const GPIO_SIG103_IN_SEL_S = 7
const GPIO_FUNC103_IN_INV_SEL_V = 0x1
const GPIO_FUNC103_IN_INV_SEL_S = 6
const GPIO_FUNC103_IN_SEL = 0x0000003F
const GPIO_FUNC103_IN_SEL_V = 0x3F
const GPIO_FUNC103_IN_SEL_S = 0
const GPIO_SIG104_IN_SEL_V = 0x1
const GPIO_SIG104_IN_SEL_S = 7
const GPIO_FUNC104_IN_INV_SEL_V = 0x1
const GPIO_FUNC104_IN_INV_SEL_S = 6
const GPIO_FUNC104_IN_SEL = 0x0000003F
const GPIO_FUNC104_IN_SEL_V = 0x3F
const GPIO_FUNC104_IN_SEL_S = 0
const GPIO_SIG105_IN_SEL_V = 0x1
const GPIO_SIG105_IN_SEL_S = 7
const GPIO_FUNC105_IN_INV_SEL_V = 0x1
const GPIO_FUNC105_IN_INV_SEL_S = 6
const GPIO_FUNC105_IN_SEL = 0x0000003F
const GPIO_FUNC105_IN_SEL_V = 0x3F
const GPIO_FUNC105_IN_SEL_S = 0
const GPIO_SIG106_IN_SEL_V = 0x1
const GPIO_SIG106_IN_SEL_S = 7
const GPIO_FUNC106_IN_INV_SEL_V = 0x1
const GPIO_FUNC106_IN_INV_SEL_S = 6
const GPIO_FUNC106_IN_SEL = 0x0000003F
const GPIO_FUNC106_IN_SEL_V = 0x3F
const GPIO_FUNC106_IN_SEL_S = 0
const GPIO_SIG107_IN_SEL_V = 0x1
const GPIO_SIG107_IN_SEL_S = 7
const GPIO_FUNC107_IN_INV_SEL_V = 0x1
const GPIO_FUNC107_IN_INV_SEL_S = 6
const GPIO_FUNC107_IN_SEL = 0x0000003F
const GPIO_FUNC107_IN_SEL_V = 0x3F
const GPIO_FUNC107_IN_SEL_S = 0
const GPIO_SIG108_IN_SEL_V = 0x1
const GPIO_SIG108_IN_SEL_S = 7
const GPIO_FUNC108_IN_INV_SEL_V = 0x1
const GPIO_FUNC108_IN_INV_SEL_S = 6
const GPIO_FUNC108_IN_SEL = 0x0000003F
const GPIO_FUNC108_IN_SEL_V = 0x3F
const GPIO_FUNC108_IN_SEL_S = 0
const GPIO_SIG109_IN_SEL_V = 0x1
const GPIO_SIG109_IN_SEL_S = 7
const GPIO_FUNC109_IN_INV_SEL_V = 0x1
const GPIO_FUNC109_IN_INV_SEL_S = 6
const GPIO_FUNC109_IN_SEL = 0x0000003F
const GPIO_FUNC109_IN_SEL_V = 0x3F
const GPIO_FUNC109_IN_SEL_S = 0
const GPIO_SIG110_IN_SEL_V = 0x1
const GPIO_SIG110_IN_SEL_S = 7
const GPIO_FUNC110_IN_INV_SEL_V = 0x1
const GPIO_FUNC110_IN_INV_SEL_S = 6
const GPIO_FUNC110_IN_SEL = 0x0000003F
const GPIO_FUNC110_IN_SEL_V = 0x3F
const GPIO_FUNC110_IN_SEL_S = 0
const GPIO_SIG111_IN_SEL_V = 0x1
const GPIO_SIG111_IN_SEL_S = 7
const GPIO_FUNC111_IN_INV_SEL_V = 0x1
const GPIO_FUNC111_IN_INV_SEL_S = 6
const GPIO_FUNC111_IN_SEL = 0x0000003F
const GPIO_FUNC111_IN_SEL_V = 0x3F
const GPIO_FUNC111_IN_SEL_S = 0
const GPIO_SIG112_IN_SEL_V = 0x1
const GPIO_SIG112_IN_SEL_S = 7
const GPIO_FUNC112_IN_INV_SEL_V = 0x1
const GPIO_FUNC112_IN_INV_SEL_S = 6
const GPIO_FUNC112_IN_SEL = 0x0000003F
const GPIO_FUNC112_IN_SEL_V = 0x3F
const GPIO_FUNC112_IN_SEL_S = 0
const GPIO_SIG113_IN_SEL_V = 0x1
const GPIO_SIG113_IN_SEL_S = 7
const GPIO_FUNC113_IN_INV_SEL_V = 0x1
const GPIO_FUNC113_IN_INV_SEL_S = 6
const GPIO_FUNC113_IN_SEL = 0x0000003F
const GPIO_FUNC113_IN_SEL_V = 0x3F
const GPIO_FUNC113_IN_SEL_S = 0
const GPIO_SIG114_IN_SEL_V = 0x1
const GPIO_SIG114_IN_SEL_S = 7
const GPIO_FUNC114_IN_INV_SEL_V = 0x1
const GPIO_FUNC114_IN_INV_SEL_S = 6
const GPIO_FUNC114_IN_SEL = 0x0000003F
const GPIO_FUNC114_IN_SEL_V = 0x3F
const GPIO_FUNC114_IN_SEL_S = 0
const GPIO_SIG115_IN_SEL_V = 0x1
const GPIO_SIG115_IN_SEL_S = 7
const GPIO_FUNC115_IN_INV_SEL_V = 0x1
const GPIO_FUNC115_IN_INV_SEL_S = 6
const GPIO_FUNC115_IN_SEL = 0x0000003F
const GPIO_FUNC115_IN_SEL_V = 0x3F
const GPIO_FUNC115_IN_SEL_S = 0
const GPIO_SIG116_IN_SEL_V = 0x1
const GPIO_SIG116_IN_SEL_S = 7
const GPIO_FUNC116_IN_INV_SEL_V = 0x1
const GPIO_FUNC116_IN_INV_SEL_S = 6
const GPIO_FUNC116_IN_SEL = 0x0000003F
const GPIO_FUNC116_IN_SEL_V = 0x3F
const GPIO_FUNC116_IN_SEL_S = 0
const GPIO_SIG117_IN_SEL_V = 0x1
const GPIO_SIG117_IN_SEL_S = 7
const GPIO_FUNC117_IN_INV_SEL_V = 0x1
const GPIO_FUNC117_IN_INV_SEL_S = 6
const GPIO_FUNC117_IN_SEL = 0x0000003F
const GPIO_FUNC117_IN_SEL_V = 0x3F
const GPIO_FUNC117_IN_SEL_S = 0
const GPIO_SIG118_IN_SEL_V = 0x1
const GPIO_SIG118_IN_SEL_S = 7
const GPIO_FUNC118_IN_INV_SEL_V = 0x1
const GPIO_FUNC118_IN_INV_SEL_S = 6
const GPIO_FUNC118_IN_SEL = 0x0000003F
const GPIO_FUNC118_IN_SEL_V = 0x3F
const GPIO_FUNC118_IN_SEL_S = 0
const GPIO_SIG119_IN_SEL_V = 0x1
const GPIO_SIG119_IN_SEL_S = 7
const GPIO_FUNC119_IN_INV_SEL_V = 0x1
const GPIO_FUNC119_IN_INV_SEL_S = 6
const GPIO_FUNC119_IN_SEL = 0x0000003F
const GPIO_FUNC119_IN_SEL_V = 0x3F
const GPIO_FUNC119_IN_SEL_S = 0
const GPIO_SIG120_IN_SEL_V = 0x1
const GPIO_SIG120_IN_SEL_S = 7
const GPIO_FUNC120_IN_INV_SEL_V = 0x1
const GPIO_FUNC120_IN_INV_SEL_S = 6
const GPIO_FUNC120_IN_SEL = 0x0000003F
const GPIO_FUNC120_IN_SEL_V = 0x3F
const GPIO_FUNC120_IN_SEL_S = 0
const GPIO_SIG121_IN_SEL_V = 0x1
const GPIO_SIG121_IN_SEL_S = 7
const GPIO_FUNC121_IN_INV_SEL_V = 0x1
const GPIO_FUNC121_IN_INV_SEL_S = 6
const GPIO_FUNC121_IN_SEL = 0x0000003F
const GPIO_FUNC121_IN_SEL_V = 0x3F
const GPIO_FUNC121_IN_SEL_S = 0
const GPIO_SIG122_IN_SEL_V = 0x1
const GPIO_SIG122_IN_SEL_S = 7
const GPIO_FUNC122_IN_INV_SEL_V = 0x1
const GPIO_FUNC122_IN_INV_SEL_S = 6
const GPIO_FUNC122_IN_SEL = 0x0000003F
const GPIO_FUNC122_IN_SEL_V = 0x3F
const GPIO_FUNC122_IN_SEL_S = 0
const GPIO_SIG123_IN_SEL_V = 0x1
const GPIO_SIG123_IN_SEL_S = 7
const GPIO_FUNC123_IN_INV_SEL_V = 0x1
const GPIO_FUNC123_IN_INV_SEL_S = 6
const GPIO_FUNC123_IN_SEL = 0x0000003F
const GPIO_FUNC123_IN_SEL_V = 0x3F
const GPIO_FUNC123_IN_SEL_S = 0
const GPIO_SIG124_IN_SEL_V = 0x1
const GPIO_SIG124_IN_SEL_S = 7
const GPIO_FUNC124_IN_INV_SEL_V = 0x1
const GPIO_FUNC124_IN_INV_SEL_S = 6
const GPIO_FUNC124_IN_SEL = 0x0000003F
const GPIO_FUNC124_IN_SEL_V = 0x3F
const GPIO_FUNC124_IN_SEL_S = 0
const GPIO_SIG125_IN_SEL_V = 0x1
const GPIO_SIG125_IN_SEL_S = 7
const GPIO_FUNC125_IN_INV_SEL_V = 0x1
const GPIO_FUNC125_IN_INV_SEL_S = 6
const GPIO_FUNC125_IN_SEL = 0x0000003F
const GPIO_FUNC125_IN_SEL_V = 0x3F
const GPIO_FUNC125_IN_SEL_S = 0
const GPIO_SIG126_IN_SEL_V = 0x1
const GPIO_SIG126_IN_SEL_S = 7
const GPIO_FUNC126_IN_INV_SEL_V = 0x1
const GPIO_FUNC126_IN_INV_SEL_S = 6
const GPIO_FUNC126_IN_SEL = 0x0000003F
const GPIO_FUNC126_IN_SEL_V = 0x3F
const GPIO_FUNC126_IN_SEL_S = 0
const GPIO_SIG127_IN_SEL_V = 0x1
const GPIO_SIG127_IN_SEL_S = 7
const GPIO_FUNC127_IN_INV_SEL_V = 0x1
const GPIO_FUNC127_IN_INV_SEL_S = 6
const GPIO_FUNC127_IN_SEL = 0x0000003F
const GPIO_FUNC127_IN_SEL_V = 0x3F
const GPIO_FUNC127_IN_SEL_S = 0
const GPIO_SIG128_IN_SEL_V = 0x1
const GPIO_SIG128_IN_SEL_S = 7
const GPIO_FUNC128_IN_INV_SEL_V = 0x1
const GPIO_FUNC128_IN_INV_SEL_S = 6
const GPIO_FUNC128_IN_SEL = 0x0000003F
const GPIO_FUNC128_IN_SEL_V = 0x3F
const GPIO_FUNC128_IN_SEL_S = 0
const GPIO_SIG129_IN_SEL_V = 0x1
const GPIO_SIG129_IN_SEL_S = 7
const GPIO_FUNC129_IN_INV_SEL_V = 0x1
const GPIO_FUNC129_IN_INV_SEL_S = 6
const GPIO_FUNC129_IN_SEL = 0x0000003F
const GPIO_FUNC129_IN_SEL_V = 0x3F
const GPIO_FUNC129_IN_SEL_S = 0
const GPIO_SIG130_IN_SEL_V = 0x1
const GPIO_SIG130_IN_SEL_S = 7
const GPIO_FUNC130_IN_INV_SEL_V = 0x1
const GPIO_FUNC130_IN_INV_SEL_S = 6
const GPIO_FUNC130_IN_SEL = 0x0000003F
const GPIO_FUNC130_IN_SEL_V = 0x3F
const GPIO_FUNC130_IN_SEL_S = 0
const GPIO_SIG131_IN_SEL_V = 0x1
const GPIO_SIG131_IN_SEL_S = 7
const GPIO_FUNC131_IN_INV_SEL_V = 0x1
const GPIO_FUNC131_IN_INV_SEL_S = 6
const GPIO_FUNC131_IN_SEL = 0x0000003F
const GPIO_FUNC131_IN_SEL_V = 0x3F
const GPIO_FUNC131_IN_SEL_S = 0
const GPIO_SIG132_IN_SEL_V = 0x1
const GPIO_SIG132_IN_SEL_S = 7
const GPIO_FUNC132_IN_INV_SEL_V = 0x1
const GPIO_FUNC132_IN_INV_SEL_S = 6
const GPIO_FUNC132_IN_SEL = 0x0000003F
const GPIO_FUNC132_IN_SEL_V = 0x3F
const GPIO_FUNC132_IN_SEL_S = 0
const GPIO_SIG133_IN_SEL_V = 0x1
const GPIO_SIG133_IN_SEL_S = 7
const GPIO_FUNC133_IN_INV_SEL_V = 0x1
const GPIO_FUNC133_IN_INV_SEL_S = 6
const GPIO_FUNC133_IN_SEL = 0x0000003F
const GPIO_FUNC133_IN_SEL_V = 0x3F
const GPIO_FUNC133_IN_SEL_S = 0
const GPIO_SIG134_IN_SEL_V = 0x1
const GPIO_SIG134_IN_SEL_S = 7
const GPIO_FUNC134_IN_INV_SEL_V = 0x1
const GPIO_FUNC134_IN_INV_SEL_S = 6
const GPIO_FUNC134_IN_SEL = 0x0000003F
const GPIO_FUNC134_IN_SEL_V = 0x3F
const GPIO_FUNC134_IN_SEL_S = 0
const GPIO_SIG135_IN_SEL_V = 0x1
const GPIO_SIG135_IN_SEL_S = 7
const GPIO_FUNC135_IN_INV_SEL_V = 0x1
const GPIO_FUNC135_IN_INV_SEL_S = 6
const GPIO_FUNC135_IN_SEL = 0x0000003F
const GPIO_FUNC135_IN_SEL_V = 0x3F
const GPIO_FUNC135_IN_SEL_S = 0
const GPIO_SIG136_IN_SEL_V = 0x1
const GPIO_SIG136_IN_SEL_S = 7
const GPIO_FUNC136_IN_INV_SEL_V = 0x1
const GPIO_FUNC136_IN_INV_SEL_S = 6
const GPIO_FUNC136_IN_SEL = 0x0000003F
const GPIO_FUNC136_IN_SEL_V = 0x3F
const GPIO_FUNC136_IN_SEL_S = 0
const GPIO_SIG137_IN_SEL_V = 0x1
const GPIO_SIG137_IN_SEL_S = 7
const GPIO_FUNC137_IN_INV_SEL_V = 0x1
const GPIO_FUNC137_IN_INV_SEL_S = 6
const GPIO_FUNC137_IN_SEL = 0x0000003F
const GPIO_FUNC137_IN_SEL_V = 0x3F
const GPIO_FUNC137_IN_SEL_S = 0
const GPIO_SIG138_IN_SEL_V = 0x1
const GPIO_SIG138_IN_SEL_S = 7
const GPIO_FUNC138_IN_INV_SEL_V = 0x1
const GPIO_FUNC138_IN_INV_SEL_S = 6
const GPIO_FUNC138_IN_SEL = 0x0000003F
const GPIO_FUNC138_IN_SEL_V = 0x3F
const GPIO_FUNC138_IN_SEL_S = 0
const GPIO_SIG139_IN_SEL_V = 0x1
const GPIO_SIG139_IN_SEL_S = 7
const GPIO_FUNC139_IN_INV_SEL_V = 0x1
const GPIO_FUNC139_IN_INV_SEL_S = 6
const GPIO_FUNC139_IN_SEL = 0x0000003F
const GPIO_FUNC139_IN_SEL_V = 0x3F
const GPIO_FUNC139_IN_SEL_S = 0
const GPIO_SIG140_IN_SEL_V = 0x1
const GPIO_SIG140_IN_SEL_S = 7
const GPIO_FUNC140_IN_INV_SEL_V = 0x1
const GPIO_FUNC140_IN_INV_SEL_S = 6
const GPIO_FUNC140_IN_SEL = 0x0000003F
const GPIO_FUNC140_IN_SEL_V = 0x3F
const GPIO_FUNC140_IN_SEL_S = 0
const GPIO_SIG141_IN_SEL_V = 0x1
const GPIO_SIG141_IN_SEL_S = 7
const GPIO_FUNC141_IN_INV_SEL_V = 0x1
const GPIO_FUNC141_IN_INV_SEL_S = 6
const GPIO_FUNC141_IN_SEL = 0x0000003F
const GPIO_FUNC141_IN_SEL_V = 0x3F
const GPIO_FUNC141_IN_SEL_S = 0
const GPIO_SIG142_IN_SEL_V = 0x1
const GPIO_SIG142_IN_SEL_S = 7
const GPIO_FUNC142_IN_INV_SEL_V = 0x1
const GPIO_FUNC142_IN_INV_SEL_S = 6
const GPIO_FUNC142_IN_SEL = 0x0000003F
const GPIO_FUNC142_IN_SEL_V = 0x3F
const GPIO_FUNC142_IN_SEL_S = 0
const GPIO_SIG143_IN_SEL_V = 0x1
const GPIO_SIG143_IN_SEL_S = 7
const GPIO_FUNC143_IN_INV_SEL_V = 0x1
const GPIO_FUNC143_IN_INV_SEL_S = 6
const GPIO_FUNC143_IN_SEL = 0x0000003F
const GPIO_FUNC143_IN_SEL_V = 0x3F
const GPIO_FUNC143_IN_SEL_S = 0
const GPIO_SIG144_IN_SEL_V = 0x1
const GPIO_SIG144_IN_SEL_S = 7
const GPIO_FUNC144_IN_INV_SEL_V = 0x1
const GPIO_FUNC144_IN_INV_SEL_S = 6
const GPIO_FUNC144_IN_SEL = 0x0000003F
const GPIO_FUNC144_IN_SEL_V = 0x3F
const GPIO_FUNC144_IN_SEL_S = 0
const GPIO_SIG145_IN_SEL_V = 0x1
const GPIO_SIG145_IN_SEL_S = 7
const GPIO_FUNC145_IN_INV_SEL_V = 0x1
const GPIO_FUNC145_IN_INV_SEL_S = 6
const GPIO_FUNC145_IN_SEL = 0x0000003F
const GPIO_FUNC145_IN_SEL_V = 0x3F
const GPIO_FUNC145_IN_SEL_S = 0
const GPIO_SIG146_IN_SEL_V = 0x1
const GPIO_SIG146_IN_SEL_S = 7
const GPIO_FUNC146_IN_INV_SEL_V = 0x1
const GPIO_FUNC146_IN_INV_SEL_S = 6
const GPIO_FUNC146_IN_SEL = 0x0000003F
const GPIO_FUNC146_IN_SEL_V = 0x3F
const GPIO_FUNC146_IN_SEL_S = 0
const GPIO_SIG147_IN_SEL_V = 0x1
const GPIO_SIG147_IN_SEL_S = 7
const GPIO_FUNC147_IN_INV_SEL_V = 0x1
const GPIO_FUNC147_IN_INV_SEL_S = 6
const GPIO_FUNC147_IN_SEL = 0x0000003F
const GPIO_FUNC147_IN_SEL_V = 0x3F
const GPIO_FUNC147_IN_SEL_S = 0
const GPIO_SIG148_IN_SEL_V = 0x1
const GPIO_SIG148_IN_SEL_S = 7
const GPIO_FUNC148_IN_INV_SEL_V = 0x1
const GPIO_FUNC148_IN_INV_SEL_S = 6
const GPIO_FUNC148_IN_SEL = 0x0000003F
const GPIO_FUNC148_IN_SEL_V = 0x3F
const GPIO_FUNC148_IN_SEL_S = 0
const GPIO_SIG149_IN_SEL_V = 0x1
const GPIO_SIG149_IN_SEL_S = 7
const GPIO_FUNC149_IN_INV_SEL_V = 0x1
const GPIO_FUNC149_IN_INV_SEL_S = 6
const GPIO_FUNC149_IN_SEL = 0x0000003F
const GPIO_FUNC149_IN_SEL_V = 0x3F
const GPIO_FUNC149_IN_SEL_S = 0
const GPIO_SIG150_IN_SEL_V = 0x1
const GPIO_SIG150_IN_SEL_S = 7
const GPIO_FUNC150_IN_INV_SEL_V = 0x1
const GPIO_FUNC150_IN_INV_SEL_S = 6
const GPIO_FUNC150_IN_SEL = 0x0000003F
const GPIO_FUNC150_IN_SEL_V = 0x3F
const GPIO_FUNC150_IN_SEL_S = 0
const GPIO_SIG151_IN_SEL_V = 0x1
const GPIO_SIG151_IN_SEL_S = 7
const GPIO_FUNC151_IN_INV_SEL_V = 0x1
const GPIO_FUNC151_IN_INV_SEL_S = 6
const GPIO_FUNC151_IN_SEL = 0x0000003F
const GPIO_FUNC151_IN_SEL_V = 0x3F
const GPIO_FUNC151_IN_SEL_S = 0
const GPIO_SIG152_IN_SEL_V = 0x1
const GPIO_SIG152_IN_SEL_S = 7
const GPIO_FUNC152_IN_INV_SEL_V = 0x1
const GPIO_FUNC152_IN_INV_SEL_S = 6
const GPIO_FUNC152_IN_SEL = 0x0000003F
const GPIO_FUNC152_IN_SEL_V = 0x3F
const GPIO_FUNC152_IN_SEL_S = 0
const GPIO_SIG153_IN_SEL_V = 0x1
const GPIO_SIG153_IN_SEL_S = 7
const GPIO_FUNC153_IN_INV_SEL_V = 0x1
const GPIO_FUNC153_IN_INV_SEL_S = 6
const GPIO_FUNC153_IN_SEL = 0x0000003F
const GPIO_FUNC153_IN_SEL_V = 0x3F
const GPIO_FUNC153_IN_SEL_S = 0
const GPIO_SIG154_IN_SEL_V = 0x1
const GPIO_SIG154_IN_SEL_S = 7
const GPIO_FUNC154_IN_INV_SEL_V = 0x1
const GPIO_FUNC154_IN_INV_SEL_S = 6
const GPIO_FUNC154_IN_SEL = 0x0000003F
const GPIO_FUNC154_IN_SEL_V = 0x3F
const GPIO_FUNC154_IN_SEL_S = 0
const GPIO_SIG155_IN_SEL_V = 0x1
const GPIO_SIG155_IN_SEL_S = 7
const GPIO_FUNC155_IN_INV_SEL_V = 0x1
const GPIO_FUNC155_IN_INV_SEL_S = 6
const GPIO_FUNC155_IN_SEL = 0x0000003F
const GPIO_FUNC155_IN_SEL_V = 0x3F
const GPIO_FUNC155_IN_SEL_S = 0
const GPIO_SIG156_IN_SEL_V = 0x1
const GPIO_SIG156_IN_SEL_S = 7
const GPIO_FUNC156_IN_INV_SEL_V = 0x1
const GPIO_FUNC156_IN_INV_SEL_S = 6
const GPIO_FUNC156_IN_SEL = 0x0000003F
const GPIO_FUNC156_IN_SEL_V = 0x3F
const GPIO_FUNC156_IN_SEL_S = 0
const GPIO_SIG157_IN_SEL_V = 0x1
const GPIO_SIG157_IN_SEL_S = 7
const GPIO_FUNC157_IN_INV_SEL_V = 0x1
const GPIO_FUNC157_IN_INV_SEL_S = 6
const GPIO_FUNC157_IN_SEL = 0x0000003F
const GPIO_FUNC157_IN_SEL_V = 0x3F
const GPIO_FUNC157_IN_SEL_S = 0
const GPIO_SIG158_IN_SEL_V = 0x1
const GPIO_SIG158_IN_SEL_S = 7
const GPIO_FUNC158_IN_INV_SEL_V = 0x1
const GPIO_FUNC158_IN_INV_SEL_S = 6
const GPIO_FUNC158_IN_SEL = 0x0000003F
const GPIO_FUNC158_IN_SEL_V = 0x3F
const GPIO_FUNC158_IN_SEL_S = 0
const GPIO_SIG159_IN_SEL_V = 0x1
const GPIO_SIG159_IN_SEL_S = 7
const GPIO_FUNC159_IN_INV_SEL_V = 0x1
const GPIO_FUNC159_IN_INV_SEL_S = 6
const GPIO_FUNC159_IN_SEL = 0x0000003F
const GPIO_FUNC159_IN_SEL_V = 0x3F
const GPIO_FUNC159_IN_SEL_S = 0
const GPIO_SIG160_IN_SEL_V = 0x1
const GPIO_SIG160_IN_SEL_S = 7
const GPIO_FUNC160_IN_INV_SEL_V = 0x1
const GPIO_FUNC160_IN_INV_SEL_S = 6
const GPIO_FUNC160_IN_SEL = 0x0000003F
const GPIO_FUNC160_IN_SEL_V = 0x3F
const GPIO_FUNC160_IN_SEL_S = 0
const GPIO_SIG161_IN_SEL_V = 0x1
const GPIO_SIG161_IN_SEL_S = 7
const GPIO_FUNC161_IN_INV_SEL_V = 0x1
const GPIO_FUNC161_IN_INV_SEL_S = 6
const GPIO_FUNC161_IN_SEL = 0x0000003F
const GPIO_FUNC161_IN_SEL_V = 0x3F
const GPIO_FUNC161_IN_SEL_S = 0
const GPIO_SIG162_IN_SEL_V = 0x1
const GPIO_SIG162_IN_SEL_S = 7
const GPIO_FUNC162_IN_INV_SEL_V = 0x1
const GPIO_FUNC162_IN_INV_SEL_S = 6
const GPIO_FUNC162_IN_SEL = 0x0000003F
const GPIO_FUNC162_IN_SEL_V = 0x3F
const GPIO_FUNC162_IN_SEL_S = 0
const GPIO_SIG163_IN_SEL_V = 0x1
const GPIO_SIG163_IN_SEL_S = 7
const GPIO_FUNC163_IN_INV_SEL_V = 0x1
const GPIO_FUNC163_IN_INV_SEL_S = 6
const GPIO_FUNC163_IN_SEL = 0x0000003F
const GPIO_FUNC163_IN_SEL_V = 0x3F
const GPIO_FUNC163_IN_SEL_S = 0
const GPIO_SIG164_IN_SEL_V = 0x1
const GPIO_SIG164_IN_SEL_S = 7
const GPIO_FUNC164_IN_INV_SEL_V = 0x1
const GPIO_FUNC164_IN_INV_SEL_S = 6
const GPIO_FUNC164_IN_SEL = 0x0000003F
const GPIO_FUNC164_IN_SEL_V = 0x3F
const GPIO_FUNC164_IN_SEL_S = 0
const GPIO_SIG165_IN_SEL_V = 0x1
const GPIO_SIG165_IN_SEL_S = 7
const GPIO_FUNC165_IN_INV_SEL_V = 0x1
const GPIO_FUNC165_IN_INV_SEL_S = 6
const GPIO_FUNC165_IN_SEL = 0x0000003F
const GPIO_FUNC165_IN_SEL_V = 0x3F
const GPIO_FUNC165_IN_SEL_S = 0
const GPIO_SIG166_IN_SEL_V = 0x1
const GPIO_SIG166_IN_SEL_S = 7
const GPIO_FUNC166_IN_INV_SEL_V = 0x1
const GPIO_FUNC166_IN_INV_SEL_S = 6
const GPIO_FUNC166_IN_SEL = 0x0000003F
const GPIO_FUNC166_IN_SEL_V = 0x3F
const GPIO_FUNC166_IN_SEL_S = 0
const GPIO_SIG167_IN_SEL_V = 0x1
const GPIO_SIG167_IN_SEL_S = 7
const GPIO_FUNC167_IN_INV_SEL_V = 0x1
const GPIO_FUNC167_IN_INV_SEL_S = 6
const GPIO_FUNC167_IN_SEL = 0x0000003F
const GPIO_FUNC167_IN_SEL_V = 0x3F
const GPIO_FUNC167_IN_SEL_S = 0
const GPIO_SIG168_IN_SEL_V = 0x1
const GPIO_SIG168_IN_SEL_S = 7
const GPIO_FUNC168_IN_INV_SEL_V = 0x1
const GPIO_FUNC168_IN_INV_SEL_S = 6
const GPIO_FUNC168_IN_SEL = 0x0000003F
const GPIO_FUNC168_IN_SEL_V = 0x3F
const GPIO_FUNC168_IN_SEL_S = 0
const GPIO_SIG169_IN_SEL_V = 0x1
const GPIO_SIG169_IN_SEL_S = 7
const GPIO_FUNC169_IN_INV_SEL_V = 0x1
const GPIO_FUNC169_IN_INV_SEL_S = 6
const GPIO_FUNC169_IN_SEL = 0x0000003F
const GPIO_FUNC169_IN_SEL_V = 0x3F
const GPIO_FUNC169_IN_SEL_S = 0
const GPIO_SIG170_IN_SEL_V = 0x1
const GPIO_SIG170_IN_SEL_S = 7
const GPIO_FUNC170_IN_INV_SEL_V = 0x1
const GPIO_FUNC170_IN_INV_SEL_S = 6
const GPIO_FUNC170_IN_SEL = 0x0000003F
const GPIO_FUNC170_IN_SEL_V = 0x3F
const GPIO_FUNC170_IN_SEL_S = 0
const GPIO_SIG171_IN_SEL_V = 0x1
const GPIO_SIG171_IN_SEL_S = 7
const GPIO_FUNC171_IN_INV_SEL_V = 0x1
const GPIO_FUNC171_IN_INV_SEL_S = 6
const GPIO_FUNC171_IN_SEL = 0x0000003F
const GPIO_FUNC171_IN_SEL_V = 0x3F
const GPIO_FUNC171_IN_SEL_S = 0
const GPIO_SIG172_IN_SEL_V = 0x1
const GPIO_SIG172_IN_SEL_S = 7
const GPIO_FUNC172_IN_INV_SEL_V = 0x1
const GPIO_FUNC172_IN_INV_SEL_S = 6
const GPIO_FUNC172_IN_SEL = 0x0000003F
const GPIO_FUNC172_IN_SEL_V = 0x3F
const GPIO_FUNC172_IN_SEL_S = 0
const GPIO_SIG173_IN_SEL_V = 0x1
const GPIO_SIG173_IN_SEL_S = 7
const GPIO_FUNC173_IN_INV_SEL_V = 0x1
const GPIO_FUNC173_IN_INV_SEL_S = 6
const GPIO_FUNC173_IN_SEL = 0x0000003F
const GPIO_FUNC173_IN_SEL_V = 0x3F
const GPIO_FUNC173_IN_SEL_S = 0
const GPIO_SIG174_IN_SEL_V = 0x1
const GPIO_SIG174_IN_SEL_S = 7
const GPIO_FUNC174_IN_INV_SEL_V = 0x1
const GPIO_FUNC174_IN_INV_SEL_S = 6
const GPIO_FUNC174_IN_SEL = 0x0000003F
const GPIO_FUNC174_IN_SEL_V = 0x3F
const GPIO_FUNC174_IN_SEL_S = 0
const GPIO_SIG175_IN_SEL_V = 0x1
const GPIO_SIG175_IN_SEL_S = 7
const GPIO_FUNC175_IN_INV_SEL_V = 0x1
const GPIO_FUNC175_IN_INV_SEL_S = 6
const GPIO_FUNC175_IN_SEL = 0x0000003F
const GPIO_FUNC175_IN_SEL_V = 0x3F
const GPIO_FUNC175_IN_SEL_S = 0
const GPIO_SIG176_IN_SEL_V = 0x1
const GPIO_SIG176_IN_SEL_S = 7
const GPIO_FUNC176_IN_INV_SEL_V = 0x1
const GPIO_FUNC176_IN_INV_SEL_S = 6
const GPIO_FUNC176_IN_SEL = 0x0000003F
const GPIO_FUNC176_IN_SEL_V = 0x3F
const GPIO_FUNC176_IN_SEL_S = 0
const GPIO_SIG177_IN_SEL_V = 0x1
const GPIO_SIG177_IN_SEL_S = 7
const GPIO_FUNC177_IN_INV_SEL_V = 0x1
const GPIO_FUNC177_IN_INV_SEL_S = 6
const GPIO_FUNC177_IN_SEL = 0x0000003F
const GPIO_FUNC177_IN_SEL_V = 0x3F
const GPIO_FUNC177_IN_SEL_S = 0
const GPIO_SIG178_IN_SEL_V = 0x1
const GPIO_SIG178_IN_SEL_S = 7
const GPIO_FUNC178_IN_INV_SEL_V = 0x1
const GPIO_FUNC178_IN_INV_SEL_S = 6
const GPIO_FUNC178_IN_SEL = 0x0000003F
const GPIO_FUNC178_IN_SEL_V = 0x3F
const GPIO_FUNC178_IN_SEL_S = 0
const GPIO_SIG179_IN_SEL_V = 0x1
const GPIO_SIG179_IN_SEL_S = 7
const GPIO_FUNC179_IN_INV_SEL_V = 0x1
const GPIO_FUNC179_IN_INV_SEL_S = 6
const GPIO_FUNC179_IN_SEL = 0x0000003F
const GPIO_FUNC179_IN_SEL_V = 0x3F
const GPIO_FUNC179_IN_SEL_S = 0
const GPIO_SIG180_IN_SEL_V = 0x1
const GPIO_SIG180_IN_SEL_S = 7
const GPIO_FUNC180_IN_INV_SEL_V = 0x1
const GPIO_FUNC180_IN_INV_SEL_S = 6
const GPIO_FUNC180_IN_SEL = 0x0000003F
const GPIO_FUNC180_IN_SEL_V = 0x3F
const GPIO_FUNC180_IN_SEL_S = 0
const GPIO_SIG181_IN_SEL_V = 0x1
const GPIO_SIG181_IN_SEL_S = 7
const GPIO_FUNC181_IN_INV_SEL_V = 0x1
const GPIO_FUNC181_IN_INV_SEL_S = 6
const GPIO_FUNC181_IN_SEL = 0x0000003F
const GPIO_FUNC181_IN_SEL_V = 0x3F
const GPIO_FUNC181_IN_SEL_S = 0
const GPIO_SIG182_IN_SEL_V = 0x1
const GPIO_SIG182_IN_SEL_S = 7
const GPIO_FUNC182_IN_INV_SEL_V = 0x1
const GPIO_FUNC182_IN_INV_SEL_S = 6
const GPIO_FUNC182_IN_SEL = 0x0000003F
const GPIO_FUNC182_IN_SEL_V = 0x3F
const GPIO_FUNC182_IN_SEL_S = 0
const GPIO_SIG183_IN_SEL_V = 0x1
const GPIO_SIG183_IN_SEL_S = 7
const GPIO_FUNC183_IN_INV_SEL_V = 0x1
const GPIO_FUNC183_IN_INV_SEL_S = 6
const GPIO_FUNC183_IN_SEL = 0x0000003F
const GPIO_FUNC183_IN_SEL_V = 0x3F
const GPIO_FUNC183_IN_SEL_S = 0
const GPIO_SIG184_IN_SEL_V = 0x1
const GPIO_SIG184_IN_SEL_S = 7
const GPIO_FUNC184_IN_INV_SEL_V = 0x1
const GPIO_FUNC184_IN_INV_SEL_S = 6
const GPIO_FUNC184_IN_SEL = 0x0000003F
const GPIO_FUNC184_IN_SEL_V = 0x3F
const GPIO_FUNC184_IN_SEL_S = 0
const GPIO_SIG185_IN_SEL_V = 0x1
const GPIO_SIG185_IN_SEL_S = 7
const GPIO_FUNC185_IN_INV_SEL_V = 0x1
const GPIO_FUNC185_IN_INV_SEL_S = 6
const GPIO_FUNC185_IN_SEL = 0x0000003F
const GPIO_FUNC185_IN_SEL_V = 0x3F
const GPIO_FUNC185_IN_SEL_S = 0
const GPIO_SIG186_IN_SEL_V = 0x1
const GPIO_SIG186_IN_SEL_S = 7
const GPIO_FUNC186_IN_INV_SEL_V = 0x1
const GPIO_FUNC186_IN_INV_SEL_S = 6
const GPIO_FUNC186_IN_SEL = 0x0000003F
const GPIO_FUNC186_IN_SEL_V = 0x3F
const GPIO_FUNC186_IN_SEL_S = 0
const GPIO_SIG187_IN_SEL_V = 0x1
const GPIO_SIG187_IN_SEL_S = 7
const GPIO_FUNC187_IN_INV_SEL_V = 0x1
const GPIO_FUNC187_IN_INV_SEL_S = 6
const GPIO_FUNC187_IN_SEL = 0x0000003F
const GPIO_FUNC187_IN_SEL_V = 0x3F
const GPIO_FUNC187_IN_SEL_S = 0
const GPIO_SIG188_IN_SEL_V = 0x1
const GPIO_SIG188_IN_SEL_S = 7
const GPIO_FUNC188_IN_INV_SEL_V = 0x1
const GPIO_FUNC188_IN_INV_SEL_S = 6
const GPIO_FUNC188_IN_SEL = 0x0000003F
const GPIO_FUNC188_IN_SEL_V = 0x3F
const GPIO_FUNC188_IN_SEL_S = 0
const GPIO_SIG189_IN_SEL_V = 0x1
const GPIO_SIG189_IN_SEL_S = 7
const GPIO_FUNC189_IN_INV_SEL_V = 0x1
const GPIO_FUNC189_IN_INV_SEL_S = 6
const GPIO_FUNC189_IN_SEL = 0x0000003F
const GPIO_FUNC189_IN_SEL_V = 0x3F
const GPIO_FUNC189_IN_SEL_S = 0
const GPIO_SIG190_IN_SEL_V = 0x1
const GPIO_SIG190_IN_SEL_S = 7
const GPIO_FUNC190_IN_INV_SEL_V = 0x1
const GPIO_FUNC190_IN_INV_SEL_S = 6
const GPIO_FUNC190_IN_SEL = 0x0000003F
const GPIO_FUNC190_IN_SEL_V = 0x3F
const GPIO_FUNC190_IN_SEL_S = 0
const GPIO_SIG191_IN_SEL_V = 0x1
const GPIO_SIG191_IN_SEL_S = 7
const GPIO_FUNC191_IN_INV_SEL_V = 0x1
const GPIO_FUNC191_IN_INV_SEL_S = 6
const GPIO_FUNC191_IN_SEL = 0x0000003F
const GPIO_FUNC191_IN_SEL_V = 0x3F
const GPIO_FUNC191_IN_SEL_S = 0
const GPIO_SIG192_IN_SEL_V = 0x1
const GPIO_SIG192_IN_SEL_S = 7
const GPIO_FUNC192_IN_INV_SEL_V = 0x1
const GPIO_FUNC192_IN_INV_SEL_S = 6
const GPIO_FUNC192_IN_SEL = 0x0000003F
const GPIO_FUNC192_IN_SEL_V = 0x3F
const GPIO_FUNC192_IN_SEL_S = 0
const GPIO_SIG193_IN_SEL_V = 0x1
const GPIO_SIG193_IN_SEL_S = 7
const GPIO_FUNC193_IN_INV_SEL_V = 0x1
const GPIO_FUNC193_IN_INV_SEL_S = 6
const GPIO_FUNC193_IN_SEL = 0x0000003F
const GPIO_FUNC193_IN_SEL_V = 0x3F
const GPIO_FUNC193_IN_SEL_S = 0
const GPIO_SIG194_IN_SEL_V = 0x1
const GPIO_SIG194_IN_SEL_S = 7
const GPIO_FUNC194_IN_INV_SEL_V = 0x1
const GPIO_FUNC194_IN_INV_SEL_S = 6
const GPIO_FUNC194_IN_SEL = 0x0000003F
const GPIO_FUNC194_IN_SEL_V = 0x3F
const GPIO_FUNC194_IN_SEL_S = 0
const GPIO_SIG195_IN_SEL_V = 0x1
const GPIO_SIG195_IN_SEL_S = 7
const GPIO_FUNC195_IN_INV_SEL_V = 0x1
const GPIO_FUNC195_IN_INV_SEL_S = 6
const GPIO_FUNC195_IN_SEL = 0x0000003F
const GPIO_FUNC195_IN_SEL_V = 0x3F
const GPIO_FUNC195_IN_SEL_S = 0
const GPIO_SIG196_IN_SEL_V = 0x1
const GPIO_SIG196_IN_SEL_S = 7
const GPIO_FUNC196_IN_INV_SEL_V = 0x1
const GPIO_FUNC196_IN_INV_SEL_S = 6
const GPIO_FUNC196_IN_SEL = 0x0000003F
const GPIO_FUNC196_IN_SEL_V = 0x3F
const GPIO_FUNC196_IN_SEL_S = 0
const GPIO_SIG197_IN_SEL_V = 0x1
const GPIO_SIG197_IN_SEL_S = 7
const GPIO_FUNC197_IN_INV_SEL_V = 0x1
const GPIO_FUNC197_IN_INV_SEL_S = 6
const GPIO_FUNC197_IN_SEL = 0x0000003F
const GPIO_FUNC197_IN_SEL_V = 0x3F
const GPIO_FUNC197_IN_SEL_S = 0
const GPIO_SIG198_IN_SEL_V = 0x1
const GPIO_SIG198_IN_SEL_S = 7
const GPIO_FUNC198_IN_INV_SEL_V = 0x1
const GPIO_FUNC198_IN_INV_SEL_S = 6
const GPIO_FUNC198_IN_SEL = 0x0000003F
const GPIO_FUNC198_IN_SEL_V = 0x3F
const GPIO_FUNC198_IN_SEL_S = 0
const GPIO_SIG199_IN_SEL_V = 0x1
const GPIO_SIG199_IN_SEL_S = 7
const GPIO_FUNC199_IN_INV_SEL_V = 0x1
const GPIO_FUNC199_IN_INV_SEL_S = 6
const GPIO_FUNC199_IN_SEL = 0x0000003F
const GPIO_FUNC199_IN_SEL_V = 0x3F
const GPIO_FUNC199_IN_SEL_S = 0
const GPIO_SIG200_IN_SEL_V = 0x1
const GPIO_SIG200_IN_SEL_S = 7
const GPIO_FUNC200_IN_INV_SEL_V = 0x1
const GPIO_FUNC200_IN_INV_SEL_S = 6
const GPIO_FUNC200_IN_SEL = 0x0000003F
const GPIO_FUNC200_IN_SEL_V = 0x3F
const GPIO_FUNC200_IN_SEL_S = 0
const GPIO_SIG201_IN_SEL_V = 0x1
const GPIO_SIG201_IN_SEL_S = 7
const GPIO_FUNC201_IN_INV_SEL_V = 0x1
const GPIO_FUNC201_IN_INV_SEL_S = 6
const GPIO_FUNC201_IN_SEL = 0x0000003F
const GPIO_FUNC201_IN_SEL_V = 0x3F
const GPIO_FUNC201_IN_SEL_S = 0
const GPIO_SIG202_IN_SEL_V = 0x1
const GPIO_SIG202_IN_SEL_S = 7
const GPIO_FUNC202_IN_INV_SEL_V = 0x1
const GPIO_FUNC202_IN_INV_SEL_S = 6
const GPIO_FUNC202_IN_SEL = 0x0000003F
const GPIO_FUNC202_IN_SEL_V = 0x3F
const GPIO_FUNC202_IN_SEL_S = 0
const GPIO_SIG203_IN_SEL_V = 0x1
const GPIO_SIG203_IN_SEL_S = 7
const GPIO_FUNC203_IN_INV_SEL_V = 0x1
const GPIO_FUNC203_IN_INV_SEL_S = 6
const GPIO_FUNC203_IN_SEL = 0x0000003F
const GPIO_FUNC203_IN_SEL_V = 0x3F
const GPIO_FUNC203_IN_SEL_S = 0
const GPIO_SIG204_IN_SEL_V = 0x1
const GPIO_SIG204_IN_SEL_S = 7
const GPIO_FUNC204_IN_INV_SEL_V = 0x1
const GPIO_FUNC204_IN_INV_SEL_S = 6
const GPIO_FUNC204_IN_SEL = 0x0000003F
const GPIO_FUNC204_IN_SEL_V = 0x3F
const GPIO_FUNC204_IN_SEL_S = 0
const GPIO_SIG205_IN_SEL_V = 0x1
const GPIO_SIG205_IN_SEL_S = 7
const GPIO_FUNC205_IN_INV_SEL_V = 0x1
const GPIO_FUNC205_IN_INV_SEL_S = 6
const GPIO_FUNC205_IN_SEL = 0x0000003F
const GPIO_FUNC205_IN_SEL_V = 0x3F
const GPIO_FUNC205_IN_SEL_S = 0
const GPIO_SIG206_IN_SEL_V = 0x1
const GPIO_SIG206_IN_SEL_S = 7
const GPIO_FUNC206_IN_INV_SEL_V = 0x1
const GPIO_FUNC206_IN_INV_SEL_S = 6
const GPIO_FUNC206_IN_SEL = 0x0000003F
const GPIO_FUNC206_IN_SEL_V = 0x3F
const GPIO_FUNC206_IN_SEL_S = 0
const GPIO_SIG207_IN_SEL_V = 0x1
const GPIO_SIG207_IN_SEL_S = 7
const GPIO_FUNC207_IN_INV_SEL_V = 0x1
const GPIO_FUNC207_IN_INV_SEL_S = 6
const GPIO_FUNC207_IN_SEL = 0x0000003F
const GPIO_FUNC207_IN_SEL_V = 0x3F
const GPIO_FUNC207_IN_SEL_S = 0
const GPIO_SIG208_IN_SEL_V = 0x1
const GPIO_SIG208_IN_SEL_S = 7
const GPIO_FUNC208_IN_INV_SEL_V = 0x1
const GPIO_FUNC208_IN_INV_SEL_S = 6
const GPIO_FUNC208_IN_SEL = 0x0000003F
const GPIO_FUNC208_IN_SEL_V = 0x3F
const GPIO_FUNC208_IN_SEL_S = 0
const GPIO_SIG209_IN_SEL_V = 0x1
const GPIO_SIG209_IN_SEL_S = 7
const GPIO_FUNC209_IN_INV_SEL_V = 0x1
const GPIO_FUNC209_IN_INV_SEL_S = 6
const GPIO_FUNC209_IN_SEL = 0x0000003F
const GPIO_FUNC209_IN_SEL_V = 0x3F
const GPIO_FUNC209_IN_SEL_S = 0
const GPIO_SIG210_IN_SEL_V = 0x1
const GPIO_SIG210_IN_SEL_S = 7
const GPIO_FUNC210_IN_INV_SEL_V = 0x1
const GPIO_FUNC210_IN_INV_SEL_S = 6
const GPIO_FUNC210_IN_SEL = 0x0000003F
const GPIO_FUNC210_IN_SEL_V = 0x3F
const GPIO_FUNC210_IN_SEL_S = 0
const GPIO_SIG211_IN_SEL_V = 0x1
const GPIO_SIG211_IN_SEL_S = 7
const GPIO_FUNC211_IN_INV_SEL_V = 0x1
const GPIO_FUNC211_IN_INV_SEL_S = 6
const GPIO_FUNC211_IN_SEL = 0x0000003F
const GPIO_FUNC211_IN_SEL_V = 0x3F
const GPIO_FUNC211_IN_SEL_S = 0
const GPIO_SIG212_IN_SEL_V = 0x1
const GPIO_SIG212_IN_SEL_S = 7
const GPIO_FUNC212_IN_INV_SEL_V = 0x1
const GPIO_FUNC212_IN_INV_SEL_S = 6
const GPIO_FUNC212_IN_SEL = 0x0000003F
const GPIO_FUNC212_IN_SEL_V = 0x3F
const GPIO_FUNC212_IN_SEL_S = 0
const GPIO_SIG213_IN_SEL_V = 0x1
const GPIO_SIG213_IN_SEL_S = 7
const GPIO_FUNC213_IN_INV_SEL_V = 0x1
const GPIO_FUNC213_IN_INV_SEL_S = 6
const GPIO_FUNC213_IN_SEL = 0x0000003F
const GPIO_FUNC213_IN_SEL_V = 0x3F
const GPIO_FUNC213_IN_SEL_S = 0
const GPIO_SIG214_IN_SEL_V = 0x1
const GPIO_SIG214_IN_SEL_S = 7
const GPIO_FUNC214_IN_INV_SEL_V = 0x1
const GPIO_FUNC214_IN_INV_SEL_S = 6
const GPIO_FUNC214_IN_SEL = 0x0000003F
const GPIO_FUNC214_IN_SEL_V = 0x3F
const GPIO_FUNC214_IN_SEL_S = 0
const GPIO_SIG215_IN_SEL_V = 0x1
const GPIO_SIG215_IN_SEL_S = 7
const GPIO_FUNC215_IN_INV_SEL_V = 0x1
const GPIO_FUNC215_IN_INV_SEL_S = 6
const GPIO_FUNC215_IN_SEL = 0x0000003F
const GPIO_FUNC215_IN_SEL_V = 0x3F
const GPIO_FUNC215_IN_SEL_S = 0
const GPIO_SIG216_IN_SEL_V = 0x1
const GPIO_SIG216_IN_SEL_S = 7
const GPIO_FUNC216_IN_INV_SEL_V = 0x1
const GPIO_FUNC216_IN_INV_SEL_S = 6
const GPIO_FUNC216_IN_SEL = 0x0000003F
const GPIO_FUNC216_IN_SEL_V = 0x3F
const GPIO_FUNC216_IN_SEL_S = 0
const GPIO_SIG217_IN_SEL_V = 0x1
const GPIO_SIG217_IN_SEL_S = 7
const GPIO_FUNC217_IN_INV_SEL_V = 0x1
const GPIO_FUNC217_IN_INV_SEL_S = 6
const GPIO_FUNC217_IN_SEL = 0x0000003F
const GPIO_FUNC217_IN_SEL_V = 0x3F
const GPIO_FUNC217_IN_SEL_S = 0
const GPIO_SIG218_IN_SEL_V = 0x1
const GPIO_SIG218_IN_SEL_S = 7
const GPIO_FUNC218_IN_INV_SEL_V = 0x1
const GPIO_FUNC218_IN_INV_SEL_S = 6
const GPIO_FUNC218_IN_SEL = 0x0000003F
const GPIO_FUNC218_IN_SEL_V = 0x3F
const GPIO_FUNC218_IN_SEL_S = 0
const GPIO_SIG219_IN_SEL_V = 0x1
const GPIO_SIG219_IN_SEL_S = 7
const GPIO_FUNC219_IN_INV_SEL_V = 0x1
const GPIO_FUNC219_IN_INV_SEL_S = 6
const GPIO_FUNC219_IN_SEL = 0x0000003F
const GPIO_FUNC219_IN_SEL_V = 0x3F
const GPIO_FUNC219_IN_SEL_S = 0
const GPIO_SIG220_IN_SEL_V = 0x1
const GPIO_SIG220_IN_SEL_S = 7
const GPIO_FUNC220_IN_INV_SEL_V = 0x1
const GPIO_FUNC220_IN_INV_SEL_S = 6
const GPIO_FUNC220_IN_SEL = 0x0000003F
const GPIO_FUNC220_IN_SEL_V = 0x3F
const GPIO_FUNC220_IN_SEL_S = 0
const GPIO_SIG221_IN_SEL_V = 0x1
const GPIO_SIG221_IN_SEL_S = 7
const GPIO_FUNC221_IN_INV_SEL_V = 0x1
const GPIO_FUNC221_IN_INV_SEL_S = 6
const GPIO_FUNC221_IN_SEL = 0x0000003F
const GPIO_FUNC221_IN_SEL_V = 0x3F
const GPIO_FUNC221_IN_SEL_S = 0
const GPIO_SIG222_IN_SEL_V = 0x1
const GPIO_SIG222_IN_SEL_S = 7
const GPIO_FUNC222_IN_INV_SEL_V = 0x1
const GPIO_FUNC222_IN_INV_SEL_S = 6
const GPIO_FUNC222_IN_SEL = 0x0000003F
const GPIO_FUNC222_IN_SEL_V = 0x3F
const GPIO_FUNC222_IN_SEL_S = 0
const GPIO_SIG223_IN_SEL_V = 0x1
const GPIO_SIG223_IN_SEL_S = 7
const GPIO_FUNC223_IN_INV_SEL_V = 0x1
const GPIO_FUNC223_IN_INV_SEL_S = 6
const GPIO_FUNC223_IN_SEL = 0x0000003F
const GPIO_FUNC223_IN_SEL_V = 0x3F
const GPIO_FUNC223_IN_SEL_S = 0
const GPIO_SIG224_IN_SEL_V = 0x1
const GPIO_SIG224_IN_SEL_S = 7
const GPIO_FUNC224_IN_INV_SEL_V = 0x1
const GPIO_FUNC224_IN_INV_SEL_S = 6
const GPIO_FUNC224_IN_SEL = 0x0000003F
const GPIO_FUNC224_IN_SEL_V = 0x3F
const GPIO_FUNC224_IN_SEL_S = 0
const GPIO_SIG225_IN_SEL_V = 0x1
const GPIO_SIG225_IN_SEL_S = 7
const GPIO_FUNC225_IN_INV_SEL_V = 0x1
const GPIO_FUNC225_IN_INV_SEL_S = 6
const GPIO_FUNC225_IN_SEL = 0x0000003F
const GPIO_FUNC225_IN_SEL_V = 0x3F
const GPIO_FUNC225_IN_SEL_S = 0
const GPIO_SIG226_IN_SEL_V = 0x1
const GPIO_SIG226_IN_SEL_S = 7
const GPIO_FUNC226_IN_INV_SEL_V = 0x1
const GPIO_FUNC226_IN_INV_SEL_S = 6
const GPIO_FUNC226_IN_SEL = 0x0000003F
const GPIO_FUNC226_IN_SEL_V = 0x3F
const GPIO_FUNC226_IN_SEL_S = 0
const GPIO_SIG227_IN_SEL_V = 0x1
const GPIO_SIG227_IN_SEL_S = 7
const GPIO_FUNC227_IN_INV_SEL_V = 0x1
const GPIO_FUNC227_IN_INV_SEL_S = 6
const GPIO_FUNC227_IN_SEL = 0x0000003F
const GPIO_FUNC227_IN_SEL_V = 0x3F
const GPIO_FUNC227_IN_SEL_S = 0
const GPIO_SIG228_IN_SEL_V = 0x1
const GPIO_SIG228_IN_SEL_S = 7
const GPIO_FUNC228_IN_INV_SEL_V = 0x1
const GPIO_FUNC228_IN_INV_SEL_S = 6
const GPIO_FUNC228_IN_SEL = 0x0000003F
const GPIO_FUNC228_IN_SEL_V = 0x3F
const GPIO_FUNC228_IN_SEL_S = 0
const GPIO_SIG229_IN_SEL_V = 0x1
const GPIO_SIG229_IN_SEL_S = 7
const GPIO_FUNC229_IN_INV_SEL_V = 0x1
const GPIO_FUNC229_IN_INV_SEL_S = 6
const GPIO_FUNC229_IN_SEL = 0x0000003F
const GPIO_FUNC229_IN_SEL_V = 0x3F
const GPIO_FUNC229_IN_SEL_S = 0
const GPIO_SIG230_IN_SEL_V = 0x1
const GPIO_SIG230_IN_SEL_S = 7
const GPIO_FUNC230_IN_INV_SEL_V = 0x1
const GPIO_FUNC230_IN_INV_SEL_S = 6
const GPIO_FUNC230_IN_SEL = 0x0000003F
const GPIO_FUNC230_IN_SEL_V = 0x3F
const GPIO_FUNC230_IN_SEL_S = 0
const GPIO_SIG231_IN_SEL_V = 0x1
const GPIO_SIG231_IN_SEL_S = 7
const GPIO_FUNC231_IN_INV_SEL_V = 0x1
const GPIO_FUNC231_IN_INV_SEL_S = 6
const GPIO_FUNC231_IN_SEL = 0x0000003F
const GPIO_FUNC231_IN_SEL_V = 0x3F
const GPIO_FUNC231_IN_SEL_S = 0
const GPIO_SIG232_IN_SEL_V = 0x1
const GPIO_SIG232_IN_SEL_S = 7
const GPIO_FUNC232_IN_INV_SEL_V = 0x1
const GPIO_FUNC232_IN_INV_SEL_S = 6
const GPIO_FUNC232_IN_SEL = 0x0000003F
const GPIO_FUNC232_IN_SEL_V = 0x3F
const GPIO_FUNC232_IN_SEL_S = 0
const GPIO_SIG233_IN_SEL_V = 0x1
const GPIO_SIG233_IN_SEL_S = 7
const GPIO_FUNC233_IN_INV_SEL_V = 0x1
const GPIO_FUNC233_IN_INV_SEL_S = 6
const GPIO_FUNC233_IN_SEL = 0x0000003F
const GPIO_FUNC233_IN_SEL_V = 0x3F
const GPIO_FUNC233_IN_SEL_S = 0
const GPIO_SIG234_IN_SEL_V = 0x1
const GPIO_SIG234_IN_SEL_S = 7
const GPIO_FUNC234_IN_INV_SEL_V = 0x1
const GPIO_FUNC234_IN_INV_SEL_S = 6
const GPIO_FUNC234_IN_SEL = 0x0000003F
const GPIO_FUNC234_IN_SEL_V = 0x3F
const GPIO_FUNC234_IN_SEL_S = 0
const GPIO_SIG235_IN_SEL_V = 0x1
const GPIO_SIG235_IN_SEL_S = 7
const GPIO_FUNC235_IN_INV_SEL_V = 0x1
const GPIO_FUNC235_IN_INV_SEL_S = 6
const GPIO_FUNC235_IN_SEL = 0x0000003F
const GPIO_FUNC235_IN_SEL_V = 0x3F
const GPIO_FUNC235_IN_SEL_S = 0
const GPIO_SIG236_IN_SEL_V = 0x1
const GPIO_SIG236_IN_SEL_S = 7
const GPIO_FUNC236_IN_INV_SEL_V = 0x1
const GPIO_FUNC236_IN_INV_SEL_S = 6
const GPIO_FUNC236_IN_SEL = 0x0000003F
const GPIO_FUNC236_IN_SEL_V = 0x3F
const GPIO_FUNC236_IN_SEL_S = 0
const GPIO_SIG237_IN_SEL_V = 0x1
const GPIO_SIG237_IN_SEL_S = 7
const GPIO_FUNC237_IN_INV_SEL_V = 0x1
const GPIO_FUNC237_IN_INV_SEL_S = 6
const GPIO_FUNC237_IN_SEL = 0x0000003F
const GPIO_FUNC237_IN_SEL_V = 0x3F
const GPIO_FUNC237_IN_SEL_S = 0
const GPIO_SIG238_IN_SEL_V = 0x1
const GPIO_SIG238_IN_SEL_S = 7
const GPIO_FUNC238_IN_INV_SEL_V = 0x1
const GPIO_FUNC238_IN_INV_SEL_S = 6
const GPIO_FUNC238_IN_SEL = 0x0000003F
const GPIO_FUNC238_IN_SEL_V = 0x3F
const GPIO_FUNC238_IN_SEL_S = 0
const GPIO_SIG239_IN_SEL_V = 0x1
const GPIO_SIG239_IN_SEL_S = 7
const GPIO_FUNC239_IN_INV_SEL_V = 0x1
const GPIO_FUNC239_IN_INV_SEL_S = 6
const GPIO_FUNC239_IN_SEL = 0x0000003F
const GPIO_FUNC239_IN_SEL_V = 0x3F
const GPIO_FUNC239_IN_SEL_S = 0
const GPIO_SIG240_IN_SEL_V = 0x1
const GPIO_SIG240_IN_SEL_S = 7
const GPIO_FUNC240_IN_INV_SEL_V = 0x1
const GPIO_FUNC240_IN_INV_SEL_S = 6
const GPIO_FUNC240_IN_SEL = 0x0000003F
const GPIO_FUNC240_IN_SEL_V = 0x3F
const GPIO_FUNC240_IN_SEL_S = 0
const GPIO_SIG241_IN_SEL_V = 0x1
const GPIO_SIG241_IN_SEL_S = 7
const GPIO_FUNC241_IN_INV_SEL_V = 0x1
const GPIO_FUNC241_IN_INV_SEL_S = 6
const GPIO_FUNC241_IN_SEL = 0x0000003F
const GPIO_FUNC241_IN_SEL_V = 0x3F
const GPIO_FUNC241_IN_SEL_S = 0
const GPIO_SIG242_IN_SEL_V = 0x1
const GPIO_SIG242_IN_SEL_S = 7
const GPIO_FUNC242_IN_INV_SEL_V = 0x1
const GPIO_FUNC242_IN_INV_SEL_S = 6
const GPIO_FUNC242_IN_SEL = 0x0000003F
const GPIO_FUNC242_IN_SEL_V = 0x3F
const GPIO_FUNC242_IN_SEL_S = 0
const GPIO_SIG243_IN_SEL_V = 0x1
const GPIO_SIG243_IN_SEL_S = 7
const GPIO_FUNC243_IN_INV_SEL_V = 0x1
const GPIO_FUNC243_IN_INV_SEL_S = 6
const GPIO_FUNC243_IN_SEL = 0x0000003F
const GPIO_FUNC243_IN_SEL_V = 0x3F
const GPIO_FUNC243_IN_SEL_S = 0
const GPIO_SIG244_IN_SEL_V = 0x1
const GPIO_SIG244_IN_SEL_S = 7
const GPIO_FUNC244_IN_INV_SEL_V = 0x1
const GPIO_FUNC244_IN_INV_SEL_S = 6
const GPIO_FUNC244_IN_SEL = 0x0000003F
const GPIO_FUNC244_IN_SEL_V = 0x3F
const GPIO_FUNC244_IN_SEL_S = 0
const GPIO_SIG245_IN_SEL_V = 0x1
const GPIO_SIG245_IN_SEL_S = 7
const GPIO_FUNC245_IN_INV_SEL_V = 0x1
const GPIO_FUNC245_IN_INV_SEL_S = 6
const GPIO_FUNC245_IN_SEL = 0x0000003F
const GPIO_FUNC245_IN_SEL_V = 0x3F
const GPIO_FUNC245_IN_SEL_S = 0
const GPIO_SIG246_IN_SEL_V = 0x1
const GPIO_SIG246_IN_SEL_S = 7
const GPIO_FUNC246_IN_INV_SEL_V = 0x1
const GPIO_FUNC246_IN_INV_SEL_S = 6
const GPIO_FUNC246_IN_SEL = 0x0000003F
const GPIO_FUNC246_IN_SEL_V = 0x3F
const GPIO_FUNC246_IN_SEL_S = 0
const GPIO_SIG247_IN_SEL_V = 0x1
const GPIO_SIG247_IN_SEL_S = 7
const GPIO_FUNC247_IN_INV_SEL_V = 0x1
const GPIO_FUNC247_IN_INV_SEL_S = 6
const GPIO_FUNC247_IN_SEL = 0x0000003F
const GPIO_FUNC247_IN_SEL_V = 0x3F
const GPIO_FUNC247_IN_SEL_S = 0
const GPIO_SIG248_IN_SEL_V = 0x1
const GPIO_SIG248_IN_SEL_S = 7
const GPIO_FUNC248_IN_INV_SEL_V = 0x1
const GPIO_FUNC248_IN_INV_SEL_S = 6
const GPIO_FUNC248_IN_SEL = 0x0000003F
const GPIO_FUNC248_IN_SEL_V = 0x3F
const GPIO_FUNC248_IN_SEL_S = 0
const GPIO_SIG249_IN_SEL_V = 0x1
const GPIO_SIG249_IN_SEL_S = 7
const GPIO_FUNC249_IN_INV_SEL_V = 0x1
const GPIO_FUNC249_IN_INV_SEL_S = 6
const GPIO_FUNC249_IN_SEL = 0x0000003F
const GPIO_FUNC249_IN_SEL_V = 0x3F
const GPIO_FUNC249_IN_SEL_S = 0
const GPIO_SIG250_IN_SEL_V = 0x1
const GPIO_SIG250_IN_SEL_S = 7
const GPIO_FUNC250_IN_INV_SEL_V = 0x1
const GPIO_FUNC250_IN_INV_SEL_S = 6
const GPIO_FUNC250_IN_SEL = 0x0000003F
const GPIO_FUNC250_IN_SEL_V = 0x3F
const GPIO_FUNC250_IN_SEL_S = 0
const GPIO_SIG251_IN_SEL_V = 0x1
const GPIO_SIG251_IN_SEL_S = 7
const GPIO_FUNC251_IN_INV_SEL_V = 0x1
const GPIO_FUNC251_IN_INV_SEL_S = 6
const GPIO_FUNC251_IN_SEL = 0x0000003F
const GPIO_FUNC251_IN_SEL_V = 0x3F
const GPIO_FUNC251_IN_SEL_S = 0
const GPIO_SIG252_IN_SEL_V = 0x1
const GPIO_SIG252_IN_SEL_S = 7
const GPIO_FUNC252_IN_INV_SEL_V = 0x1
const GPIO_FUNC252_IN_INV_SEL_S = 6
const GPIO_FUNC252_IN_SEL = 0x0000003F
const GPIO_FUNC252_IN_SEL_V = 0x3F
const GPIO_FUNC252_IN_SEL_S = 0
const GPIO_SIG253_IN_SEL_V = 0x1
const GPIO_SIG253_IN_SEL_S = 7
const GPIO_FUNC253_IN_INV_SEL_V = 0x1
const GPIO_FUNC253_IN_INV_SEL_S = 6
const GPIO_FUNC253_IN_SEL = 0x0000003F
const GPIO_FUNC253_IN_SEL_V = 0x3F
const GPIO_FUNC253_IN_SEL_S = 0
const GPIO_SIG254_IN_SEL_V = 0x1
const GPIO_SIG254_IN_SEL_S = 7
const GPIO_FUNC254_IN_INV_SEL_V = 0x1
const GPIO_FUNC254_IN_INV_SEL_S = 6
const GPIO_FUNC254_IN_SEL = 0x0000003F
const GPIO_FUNC254_IN_SEL_V = 0x3F
const GPIO_FUNC254_IN_SEL_S = 0
const GPIO_SIG255_IN_SEL_V = 0x1
const GPIO_SIG255_IN_SEL_S = 7
const GPIO_FUNC255_IN_INV_SEL_V = 0x1
const GPIO_FUNC255_IN_INV_SEL_S = 6
const GPIO_FUNC255_IN_SEL = 0x0000003F
const GPIO_FUNC255_IN_SEL_V = 0x3F
const GPIO_FUNC255_IN_SEL_S = 0
const GPIO_FUNC0_OEN_INV_SEL_V = 0x1
const GPIO_FUNC0_OEN_INV_SEL_S = 11
const GPIO_FUNC0_OEN_SEL_V = 0x1
const GPIO_FUNC0_OEN_SEL_S = 10
const GPIO_FUNC0_OUT_INV_SEL_V = 0x1
const GPIO_FUNC0_OUT_INV_SEL_S = 9
const GPIO_FUNC0_OUT_SEL = 0x000001FF
const GPIO_FUNC0_OUT_SEL_V = 0x1FF
const GPIO_FUNC0_OUT_SEL_S = 0
const GPIO_FUNC1_OEN_INV_SEL_V = 0x1
const GPIO_FUNC1_OEN_INV_SEL_S = 11
const GPIO_FUNC1_OEN_SEL_V = 0x1
const GPIO_FUNC1_OEN_SEL_S = 10
const GPIO_FUNC1_OUT_INV_SEL_V = 0x1
const GPIO_FUNC1_OUT_INV_SEL_S = 9
const GPIO_FUNC1_OUT_SEL = 0x000001FF
const GPIO_FUNC1_OUT_SEL_V = 0x1FF
const GPIO_FUNC1_OUT_SEL_S = 0
const GPIO_FUNC2_OEN_INV_SEL_V = 0x1
const GPIO_FUNC2_OEN_INV_SEL_S = 11
const GPIO_FUNC2_OEN_SEL_V = 0x1
const GPIO_FUNC2_OEN_SEL_S = 10
const GPIO_FUNC2_OUT_INV_SEL_V = 0x1
const GPIO_FUNC2_OUT_INV_SEL_S = 9
const GPIO_FUNC2_OUT_SEL = 0x000001FF
const GPIO_FUNC2_OUT_SEL_V = 0x1FF
const GPIO_FUNC2_OUT_SEL_S = 0
const GPIO_FUNC3_OEN_INV_SEL_V = 0x1
const GPIO_FUNC3_OEN_INV_SEL_S = 11
const GPIO_FUNC3_OEN_SEL_V = 0x1
const GPIO_FUNC3_OEN_SEL_S = 10
const GPIO_FUNC3_OUT_INV_SEL_V = 0x1
const GPIO_FUNC3_OUT_INV_SEL_S = 9
const GPIO_FUNC3_OUT_SEL = 0x000001FF
const GPIO_FUNC3_OUT_SEL_V = 0x1FF
const GPIO_FUNC3_OUT_SEL_S = 0
const GPIO_FUNC4_OEN_INV_SEL_V = 0x1
const GPIO_FUNC4_OEN_INV_SEL_S = 11
const GPIO_FUNC4_OEN_SEL_V = 0x1
const GPIO_FUNC4_OEN_SEL_S = 10
const GPIO_FUNC4_OUT_INV_SEL_V = 0x1
const GPIO_FUNC4_OUT_INV_SEL_S = 9
const GPIO_FUNC4_OUT_SEL = 0x000001FF
const GPIO_FUNC4_OUT_SEL_V = 0x1FF
const GPIO_FUNC4_OUT_SEL_S = 0
const GPIO_FUNC5_OEN_INV_SEL_V = 0x1
const GPIO_FUNC5_OEN_INV_SEL_S = 11
const GPIO_FUNC5_OEN_SEL_V = 0x1
const GPIO_FUNC5_OEN_SEL_S = 10
const GPIO_FUNC5_OUT_INV_SEL_V = 0x1
const GPIO_FUNC5_OUT_INV_SEL_S = 9
const GPIO_FUNC5_OUT_SEL = 0x000001FF
const GPIO_FUNC5_OUT_SEL_V = 0x1FF
const GPIO_FUNC5_OUT_SEL_S = 0
const GPIO_FUNC6_OEN_INV_SEL_V = 0x1
const GPIO_FUNC6_OEN_INV_SEL_S = 11
const GPIO_FUNC6_OEN_SEL_V = 0x1
const GPIO_FUNC6_OEN_SEL_S = 10
const GPIO_FUNC6_OUT_INV_SEL_V = 0x1
const GPIO_FUNC6_OUT_INV_SEL_S = 9
const GPIO_FUNC6_OUT_SEL = 0x000001FF
const GPIO_FUNC6_OUT_SEL_V = 0x1FF
const GPIO_FUNC6_OUT_SEL_S = 0
const GPIO_FUNC7_OEN_INV_SEL_V = 0x1
const GPIO_FUNC7_OEN_INV_SEL_S = 11
const GPIO_FUNC7_OEN_SEL_V = 0x1
const GPIO_FUNC7_OEN_SEL_S = 10
const GPIO_FUNC7_OUT_INV_SEL_V = 0x1
const GPIO_FUNC7_OUT_INV_SEL_S = 9
const GPIO_FUNC7_OUT_SEL = 0x000001FF
const GPIO_FUNC7_OUT_SEL_V = 0x1FF
const GPIO_FUNC7_OUT_SEL_S = 0
const GPIO_FUNC8_OEN_INV_SEL_V = 0x1
const GPIO_FUNC8_OEN_INV_SEL_S = 11
const GPIO_FUNC8_OEN_SEL_V = 0x1
const GPIO_FUNC8_OEN_SEL_S = 10
const GPIO_FUNC8_OUT_INV_SEL_V = 0x1
const GPIO_FUNC8_OUT_INV_SEL_S = 9
const GPIO_FUNC8_OUT_SEL = 0x000001FF
const GPIO_FUNC8_OUT_SEL_V = 0x1FF
const GPIO_FUNC8_OUT_SEL_S = 0
const GPIO_FUNC9_OEN_INV_SEL_V = 0x1
const GPIO_FUNC9_OEN_INV_SEL_S = 11
const GPIO_FUNC9_OEN_SEL_V = 0x1
const GPIO_FUNC9_OEN_SEL_S = 10
const GPIO_FUNC9_OUT_INV_SEL_V = 0x1
const GPIO_FUNC9_OUT_INV_SEL_S = 9
const GPIO_FUNC9_OUT_SEL = 0x000001FF
const GPIO_FUNC9_OUT_SEL_V = 0x1FF
const GPIO_FUNC9_OUT_SEL_S = 0
const GPIO_FUNC10_OEN_INV_SEL_V = 0x1
const GPIO_FUNC10_OEN_INV_SEL_S = 11
const GPIO_FUNC10_OEN_SEL_V = 0x1
const GPIO_FUNC10_OEN_SEL_S = 10
const GPIO_FUNC10_OUT_INV_SEL_V = 0x1
const GPIO_FUNC10_OUT_INV_SEL_S = 9
const GPIO_FUNC10_OUT_SEL = 0x000001FF
const GPIO_FUNC10_OUT_SEL_V = 0x1FF
const GPIO_FUNC10_OUT_SEL_S = 0
const GPIO_FUNC11_OEN_INV_SEL_V = 0x1
const GPIO_FUNC11_OEN_INV_SEL_S = 11
const GPIO_FUNC11_OEN_SEL_V = 0x1
const GPIO_FUNC11_OEN_SEL_S = 10
const GPIO_FUNC11_OUT_INV_SEL_V = 0x1
const GPIO_FUNC11_OUT_INV_SEL_S = 9
const GPIO_FUNC11_OUT_SEL = 0x000001FF
const GPIO_FUNC11_OUT_SEL_V = 0x1FF
const GPIO_FUNC11_OUT_SEL_S = 0
const GPIO_FUNC12_OEN_INV_SEL_V = 0x1
const GPIO_FUNC12_OEN_INV_SEL_S = 11
const GPIO_FUNC12_OEN_SEL_V = 0x1
const GPIO_FUNC12_OEN_SEL_S = 10
const GPIO_FUNC12_OUT_INV_SEL_V = 0x1
const GPIO_FUNC12_OUT_INV_SEL_S = 9
const GPIO_FUNC12_OUT_SEL = 0x000001FF
const GPIO_FUNC12_OUT_SEL_V = 0x1FF
const GPIO_FUNC12_OUT_SEL_S = 0
const GPIO_FUNC13_OEN_INV_SEL_V = 0x1
const GPIO_FUNC13_OEN_INV_SEL_S = 11
const GPIO_FUNC13_OEN_SEL_V = 0x1
const GPIO_FUNC13_OEN_SEL_S = 10
const GPIO_FUNC13_OUT_INV_SEL_V = 0x1
const GPIO_FUNC13_OUT_INV_SEL_S = 9
const GPIO_FUNC13_OUT_SEL = 0x000001FF
const GPIO_FUNC13_OUT_SEL_V = 0x1FF
const GPIO_FUNC13_OUT_SEL_S = 0
const GPIO_FUNC14_OEN_INV_SEL_V = 0x1
const GPIO_FUNC14_OEN_INV_SEL_S = 11
const GPIO_FUNC14_OEN_SEL_V = 0x1
const GPIO_FUNC14_OEN_SEL_S = 10
const GPIO_FUNC14_OUT_INV_SEL_V = 0x1
const GPIO_FUNC14_OUT_INV_SEL_S = 9
const GPIO_FUNC14_OUT_SEL = 0x000001FF
const GPIO_FUNC14_OUT_SEL_V = 0x1FF
const GPIO_FUNC14_OUT_SEL_S = 0
const GPIO_FUNC15_OEN_INV_SEL_V = 0x1
const GPIO_FUNC15_OEN_INV_SEL_S = 11
const GPIO_FUNC15_OEN_SEL_V = 0x1
const GPIO_FUNC15_OEN_SEL_S = 10
const GPIO_FUNC15_OUT_INV_SEL_V = 0x1
const GPIO_FUNC15_OUT_INV_SEL_S = 9
const GPIO_FUNC15_OUT_SEL = 0x000001FF
const GPIO_FUNC15_OUT_SEL_V = 0x1FF
const GPIO_FUNC15_OUT_SEL_S = 0
const GPIO_FUNC16_OEN_INV_SEL_V = 0x1
const GPIO_FUNC16_OEN_INV_SEL_S = 11
const GPIO_FUNC16_OEN_SEL_V = 0x1
const GPIO_FUNC16_OEN_SEL_S = 10
const GPIO_FUNC16_OUT_INV_SEL_V = 0x1
const GPIO_FUNC16_OUT_INV_SEL_S = 9
const GPIO_FUNC16_OUT_SEL = 0x000001FF
const GPIO_FUNC16_OUT_SEL_V = 0x1FF
const GPIO_FUNC16_OUT_SEL_S = 0
const GPIO_FUNC17_OEN_INV_SEL_V = 0x1
const GPIO_FUNC17_OEN_INV_SEL_S = 11
const GPIO_FUNC17_OEN_SEL_V = 0x1
const GPIO_FUNC17_OEN_SEL_S = 10
const GPIO_FUNC17_OUT_INV_SEL_V = 0x1
const GPIO_FUNC17_OUT_INV_SEL_S = 9
const GPIO_FUNC17_OUT_SEL = 0x000001FF
const GPIO_FUNC17_OUT_SEL_V = 0x1FF
const GPIO_FUNC17_OUT_SEL_S = 0
const GPIO_FUNC18_OEN_INV_SEL_V = 0x1
const GPIO_FUNC18_OEN_INV_SEL_S = 11
const GPIO_FUNC18_OEN_SEL_V = 0x1
const GPIO_FUNC18_OEN_SEL_S = 10
const GPIO_FUNC18_OUT_INV_SEL_V = 0x1
const GPIO_FUNC18_OUT_INV_SEL_S = 9
const GPIO_FUNC18_OUT_SEL = 0x000001FF
const GPIO_FUNC18_OUT_SEL_V = 0x1FF
const GPIO_FUNC18_OUT_SEL_S = 0
const GPIO_FUNC19_OEN_INV_SEL_V = 0x1
const GPIO_FUNC19_OEN_INV_SEL_S = 11
const GPIO_FUNC19_OEN_SEL_V = 0x1
const GPIO_FUNC19_OEN_SEL_S = 10
const GPIO_FUNC19_OUT_INV_SEL_V = 0x1
const GPIO_FUNC19_OUT_INV_SEL_S = 9
const GPIO_FUNC19_OUT_SEL = 0x000001FF
const GPIO_FUNC19_OUT_SEL_V = 0x1FF
const GPIO_FUNC19_OUT_SEL_S = 0
const GPIO_FUNC20_OEN_INV_SEL_V = 0x1
const GPIO_FUNC20_OEN_INV_SEL_S = 11
const GPIO_FUNC20_OEN_SEL_V = 0x1
const GPIO_FUNC20_OEN_SEL_S = 10
const GPIO_FUNC20_OUT_INV_SEL_V = 0x1
const GPIO_FUNC20_OUT_INV_SEL_S = 9
const GPIO_FUNC20_OUT_SEL = 0x000001FF
const GPIO_FUNC20_OUT_SEL_V = 0x1FF
const GPIO_FUNC20_OUT_SEL_S = 0
const GPIO_FUNC21_OEN_INV_SEL_V = 0x1
const GPIO_FUNC21_OEN_INV_SEL_S = 11
const GPIO_FUNC21_OEN_SEL_V = 0x1
const GPIO_FUNC21_OEN_SEL_S = 10
const GPIO_FUNC21_OUT_INV_SEL_V = 0x1
const GPIO_FUNC21_OUT_INV_SEL_S = 9
const GPIO_FUNC21_OUT_SEL = 0x000001FF
const GPIO_FUNC21_OUT_SEL_V = 0x1FF
const GPIO_FUNC21_OUT_SEL_S = 0
const GPIO_FUNC22_OEN_INV_SEL_V = 0x1
const GPIO_FUNC22_OEN_INV_SEL_S = 11
const GPIO_FUNC22_OEN_SEL_V = 0x1
const GPIO_FUNC22_OEN_SEL_S = 10
const GPIO_FUNC22_OUT_INV_SEL_V = 0x1
const GPIO_FUNC22_OUT_INV_SEL_S = 9
const GPIO_FUNC22_OUT_SEL = 0x000001FF
const GPIO_FUNC22_OUT_SEL_V = 0x1FF
const GPIO_FUNC22_OUT_SEL_S = 0
const GPIO_FUNC23_OEN_INV_SEL_V = 0x1
const GPIO_FUNC23_OEN_INV_SEL_S = 11
const GPIO_FUNC23_OEN_SEL_V = 0x1
const GPIO_FUNC23_OEN_SEL_S = 10
const GPIO_FUNC23_OUT_INV_SEL_V = 0x1
const GPIO_FUNC23_OUT_INV_SEL_S = 9
const GPIO_FUNC23_OUT_SEL = 0x000001FF
const GPIO_FUNC23_OUT_SEL_V = 0x1FF
const GPIO_FUNC23_OUT_SEL_S = 0
const GPIO_FUNC24_OEN_INV_SEL_V = 0x1
const GPIO_FUNC24_OEN_INV_SEL_S = 11
const GPIO_FUNC24_OEN_SEL_V = 0x1
const GPIO_FUNC24_OEN_SEL_S = 10
const GPIO_FUNC24_OUT_INV_SEL_V = 0x1
const GPIO_FUNC24_OUT_INV_SEL_S = 9
const GPIO_FUNC24_OUT_SEL = 0x000001FF
const GPIO_FUNC24_OUT_SEL_V = 0x1FF
const GPIO_FUNC24_OUT_SEL_S = 0
const GPIO_FUNC25_OEN_INV_SEL_V = 0x1
const GPIO_FUNC25_OEN_INV_SEL_S = 11
const GPIO_FUNC25_OEN_SEL_V = 0x1
const GPIO_FUNC25_OEN_SEL_S = 10
const GPIO_FUNC25_OUT_INV_SEL_V = 0x1
const GPIO_FUNC25_OUT_INV_SEL_S = 9
const GPIO_FUNC25_OUT_SEL = 0x000001FF
const GPIO_FUNC25_OUT_SEL_V = 0x1FF
const GPIO_FUNC25_OUT_SEL_S = 0
const GPIO_FUNC26_OEN_INV_SEL_V = 0x1
const GPIO_FUNC26_OEN_INV_SEL_S = 11
const GPIO_FUNC26_OEN_SEL_V = 0x1
const GPIO_FUNC26_OEN_SEL_S = 10
const GPIO_FUNC26_OUT_INV_SEL_V = 0x1
const GPIO_FUNC26_OUT_INV_SEL_S = 9
const GPIO_FUNC26_OUT_SEL = 0x000001FF
const GPIO_FUNC26_OUT_SEL_V = 0x1FF
const GPIO_FUNC26_OUT_SEL_S = 0
const GPIO_FUNC27_OEN_INV_SEL_V = 0x1
const GPIO_FUNC27_OEN_INV_SEL_S = 11
const GPIO_FUNC27_OEN_SEL_V = 0x1
const GPIO_FUNC27_OEN_SEL_S = 10
const GPIO_FUNC27_OUT_INV_SEL_V = 0x1
const GPIO_FUNC27_OUT_INV_SEL_S = 9
const GPIO_FUNC27_OUT_SEL = 0x000001FF
const GPIO_FUNC27_OUT_SEL_V = 0x1FF
const GPIO_FUNC27_OUT_SEL_S = 0
const GPIO_FUNC28_OEN_INV_SEL_V = 0x1
const GPIO_FUNC28_OEN_INV_SEL_S = 11
const GPIO_FUNC28_OEN_SEL_V = 0x1
const GPIO_FUNC28_OEN_SEL_S = 10
const GPIO_FUNC28_OUT_INV_SEL_V = 0x1
const GPIO_FUNC28_OUT_INV_SEL_S = 9
const GPIO_FUNC28_OUT_SEL = 0x000001FF
const GPIO_FUNC28_OUT_SEL_V = 0x1FF
const GPIO_FUNC28_OUT_SEL_S = 0
const GPIO_FUNC29_OEN_INV_SEL_V = 0x1
const GPIO_FUNC29_OEN_INV_SEL_S = 11
const GPIO_FUNC29_OEN_SEL_V = 0x1
const GPIO_FUNC29_OEN_SEL_S = 10
const GPIO_FUNC29_OUT_INV_SEL_V = 0x1
const GPIO_FUNC29_OUT_INV_SEL_S = 9
const GPIO_FUNC29_OUT_SEL = 0x000001FF
const GPIO_FUNC29_OUT_SEL_V = 0x1FF
const GPIO_FUNC29_OUT_SEL_S = 0
const GPIO_FUNC30_OEN_INV_SEL_V = 0x1
const GPIO_FUNC30_OEN_INV_SEL_S = 11
const GPIO_FUNC30_OEN_SEL_V = 0x1
const GPIO_FUNC30_OEN_SEL_S = 10
const GPIO_FUNC30_OUT_INV_SEL_V = 0x1
const GPIO_FUNC30_OUT_INV_SEL_S = 9
const GPIO_FUNC30_OUT_SEL = 0x000001FF
const GPIO_FUNC30_OUT_SEL_V = 0x1FF
const GPIO_FUNC30_OUT_SEL_S = 0
const GPIO_FUNC31_OEN_INV_SEL_V = 0x1
const GPIO_FUNC31_OEN_INV_SEL_S = 11
const GPIO_FUNC31_OEN_SEL_V = 0x1
const GPIO_FUNC31_OEN_SEL_S = 10
const GPIO_FUNC31_OUT_INV_SEL_V = 0x1
const GPIO_FUNC31_OUT_INV_SEL_S = 9
const GPIO_FUNC31_OUT_SEL = 0x000001FF
const GPIO_FUNC31_OUT_SEL_V = 0x1FF
const GPIO_FUNC31_OUT_SEL_S = 0
const GPIO_FUNC32_OEN_INV_SEL_V = 0x1
const GPIO_FUNC32_OEN_INV_SEL_S = 11
const GPIO_FUNC32_OEN_SEL_V = 0x1
const GPIO_FUNC32_OEN_SEL_S = 10
const GPIO_FUNC32_OUT_INV_SEL_V = 0x1
const GPIO_FUNC32_OUT_INV_SEL_S = 9
const GPIO_FUNC32_OUT_SEL = 0x000001FF
const GPIO_FUNC32_OUT_SEL_V = 0x1FF
const GPIO_FUNC32_OUT_SEL_S = 0
const GPIO_FUNC33_OEN_INV_SEL_V = 0x1
const GPIO_FUNC33_OEN_INV_SEL_S = 11
const GPIO_FUNC33_OEN_SEL_V = 0x1
const GPIO_FUNC33_OEN_SEL_S = 10
const GPIO_FUNC33_OUT_INV_SEL_V = 0x1
const GPIO_FUNC33_OUT_INV_SEL_S = 9
const GPIO_FUNC33_OUT_SEL = 0x000001FF
const GPIO_FUNC33_OUT_SEL_V = 0x1FF
const GPIO_FUNC33_OUT_SEL_S = 0
const GPIO_FUNC34_OEN_INV_SEL_V = 0x1
const GPIO_FUNC34_OEN_INV_SEL_S = 11
const GPIO_FUNC34_OEN_SEL_V = 0x1
const GPIO_FUNC34_OEN_SEL_S = 10
const GPIO_FUNC34_OUT_INV_SEL_V = 0x1
const GPIO_FUNC34_OUT_INV_SEL_S = 9
const GPIO_FUNC34_OUT_SEL = 0x000001FF
const GPIO_FUNC34_OUT_SEL_V = 0x1FF
const GPIO_FUNC34_OUT_SEL_S = 0
const GPIO_FUNC35_OEN_INV_SEL_V = 0x1
const GPIO_FUNC35_OEN_INV_SEL_S = 11
const GPIO_FUNC35_OEN_SEL_V = 0x1
const GPIO_FUNC35_OEN_SEL_S = 10
const GPIO_FUNC35_OUT_INV_SEL_V = 0x1
const GPIO_FUNC35_OUT_INV_SEL_S = 9
const GPIO_FUNC35_OUT_SEL = 0x000001FF
const GPIO_FUNC35_OUT_SEL_V = 0x1FF
const GPIO_FUNC35_OUT_SEL_S = 0
const GPIO_FUNC36_OEN_INV_SEL_V = 0x1
const GPIO_FUNC36_OEN_INV_SEL_S = 11
const GPIO_FUNC36_OEN_SEL_V = 0x1
const GPIO_FUNC36_OEN_SEL_S = 10
const GPIO_FUNC36_OUT_INV_SEL_V = 0x1
const GPIO_FUNC36_OUT_INV_SEL_S = 9
const GPIO_FUNC36_OUT_SEL = 0x000001FF
const GPIO_FUNC36_OUT_SEL_V = 0x1FF
const GPIO_FUNC36_OUT_SEL_S = 0
const GPIO_FUNC37_OEN_INV_SEL_V = 0x1
const GPIO_FUNC37_OEN_INV_SEL_S = 11
const GPIO_FUNC37_OEN_SEL_V = 0x1
const GPIO_FUNC37_OEN_SEL_S = 10
const GPIO_FUNC37_OUT_INV_SEL_V = 0x1
const GPIO_FUNC37_OUT_INV_SEL_S = 9
const GPIO_FUNC37_OUT_SEL = 0x000001FF
const GPIO_FUNC37_OUT_SEL_V = 0x1FF
const GPIO_FUNC37_OUT_SEL_S = 0
const GPIO_FUNC38_OEN_INV_SEL_V = 0x1
const GPIO_FUNC38_OEN_INV_SEL_S = 11
const GPIO_FUNC38_OEN_SEL_V = 0x1
const GPIO_FUNC38_OEN_SEL_S = 10
const GPIO_FUNC38_OUT_INV_SEL_V = 0x1
const GPIO_FUNC38_OUT_INV_SEL_S = 9
const GPIO_FUNC38_OUT_SEL = 0x000001FF
const GPIO_FUNC38_OUT_SEL_V = 0x1FF
const GPIO_FUNC38_OUT_SEL_S = 0
const GPIO_FUNC39_OEN_INV_SEL_V = 0x1
const GPIO_FUNC39_OEN_INV_SEL_S = 11
const GPIO_FUNC39_OEN_SEL_V = 0x1
const GPIO_FUNC39_OEN_SEL_S = 10
const GPIO_FUNC39_OUT_INV_SEL_V = 0x1
const GPIO_FUNC39_OUT_INV_SEL_S = 9
const GPIO_FUNC39_OUT_SEL = 0x000001FF
const GPIO_FUNC39_OUT_SEL_V = 0x1FF
const GPIO_FUNC39_OUT_SEL_S = 0
const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_PLL_FORCE_NOISO_V = 0x1
const RTC_CNTL_PLL_FORCE_NOISO_S = 27
const RTC_CNTL_XTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_XTL_FORCE_NOISO_S = 26
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_PLL_FORCE_ISO_V = 0x1
const RTC_CNTL_PLL_FORCE_ISO_S = 24
const RTC_CNTL_XTL_FORCE_ISO_V = 0x1
const RTC_CNTL_XTL_FORCE_ISO_S = 23
const RTC_CNTL_BIAS_CORE_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PU_S = 22
const RTC_CNTL_BIAS_CORE_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_CORE_FORCE_PD_S = 21
const RTC_CNTL_BIAS_CORE_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_CORE_FOLW_8M_S = 20
const RTC_CNTL_BIAS_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PU_S = 19
const RTC_CNTL_BIAS_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BIAS_I2C_FORCE_PD_S = 18
const RTC_CNTL_BIAS_I2C_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_I2C_FOLW_8M_S = 17
const RTC_CNTL_BIAS_FORCE_NOSLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_NOSLEEP_S = 16
const RTC_CNTL_BIAS_FORCE_SLEEP_V = 0x1
const RTC_CNTL_BIAS_FORCE_SLEEP_S = 15
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_V = 0x1
const RTC_CNTL_BIAS_SLEEP_FOLW_8M_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_APPCPU_RST_V = 0x1
const RTC_CNTL_SW_APPCPU_RST_S = 4
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SW_STALL_APPCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_APPCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_APPCPU_C0_S = 0
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIME_VALID_V = 0x1
const RTC_CNTL_TIME_VALID_S = 30
const RTC_CNTL_TIME_LO = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_V = 0xFFFFFFFF
const RTC_CNTL_TIME_LO_S = 0
const RTC_CNTL_TIME_HI = 0x0000FFFF
const RTC_CNTL_TIME_HI_V = 0xFFFF
const RTC_CNTL_TIME_HI_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_ULP_CP_SLP_TIMER_EN_S = 24
const RTC_CNTL_TOUCH_SLP_TIMER_EN_V = 0x1
const RTC_CNTL_TOUCH_SLP_TIMER_EN_S = 23
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN_S = 21
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_V = 0x1
const RTC_CNTL_TOUCH_WAKEUP_FORCE_EN_S = 20
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_PLL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_XTL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_ULPCP_TOUCH_START_WAIT = 0x000001FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_V = 0x1FF
const RTC_CNTL_ULPCP_TOUCH_START_WAIT_S = 15
const RTC_CNTL_ROM_RAM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_ROM_RAM_POWERUP_TIMER_S = 25
const RTC_CNTL_ROM_RAM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_ROM_RAM_WAIT_TIMER_S = 16
const RTC_CNTL_WIFI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_WIFI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_WIFI_POWERUP_TIMER_S = 9
const RTC_CNTL_WIFI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WIFI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WIFI_WAIT_TIMER_S = 0
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_POWERUP_TIMER_S = 9
const RTC_CNTL_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WAIT_TIMER_S = 0
const RTC_CNTL_RTCMEM_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_RTCMEM_POWERUP_TIMER_S = 25
const RTC_CNTL_RTCMEM_WAIT_TIMER = 0x000001FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_RTCMEM_WAIT_TIMER_S = 16
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV = 0x000000FF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_V = 0xFF
const RTC_CNTL_ULP_CP_SUBTIMER_PREDIV_S = 0
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_PVTMON_PU_V = 0x1
const RTC_CNTL_PVTMON_PU_S = 26
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_PLLA_FORCE_PU_V = 0x1
const RTC_CNTL_PLLA_FORCE_PU_S = 24
const RTC_CNTL_PLLA_FORCE_PD_V = 0x1
const RTC_CNTL_PLLA_FORCE_PD_S = 23
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_PROCPU_STAT_VECTOR_SEL_S = 13
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_V = 0x1
const RTC_CNTL_APPCPU_STAT_VECTOR_SEL_S = 12
const RTC_CNTL_RESET_CAUSE_APPCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_APPCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_APPCPU_S = 6
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 22
const RTC_CNTL_WAKEUP_ENA = 0x000007FF
const RTC_CNTL_WAKEUP_ENA_V = 0x7FF
const RTC_CNTL_WAKEUP_ENA_S = 11
const RTC_CNTL_WAKEUP_CAUSE = 0x000007FF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x7FF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 8
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 7
const RTC_CNTL_TOUCH_INT_ENA_V = 0x1
const RTC_CNTL_TOUCH_INT_ENA_S = 6
const RTC_CNTL_ULP_CP_INT_ENA_V = 0x1
const RTC_CNTL_ULP_CP_INT_ENA_S = 5
const RTC_CNTL_TIME_VALID_INT_ENA_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ENA_S = 4
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ENA_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ENA_S = 2
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 8
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 7
const RTC_CNTL_TOUCH_INT_RAW_V = 0x1
const RTC_CNTL_TOUCH_INT_RAW_S = 6
const RTC_CNTL_ULP_CP_INT_RAW_V = 0x1
const RTC_CNTL_ULP_CP_INT_RAW_S = 5
const RTC_CNTL_TIME_VALID_INT_RAW_V = 0x1
const RTC_CNTL_TIME_VALID_INT_RAW_S = 4
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SDIO_IDLE_INT_RAW_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_RAW_S = 2
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 8
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 7
const RTC_CNTL_TOUCH_INT_ST_V = 0x1
const RTC_CNTL_TOUCH_INT_ST_S = 6
const RTC_CNTL_SAR_INT_ST_V = 0x1
const RTC_CNTL_SAR_INT_ST_S = 5
const RTC_CNTL_TIME_VALID_INT_ST_V = 0x1
const RTC_CNTL_TIME_VALID_INT_ST_S = 4
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SDIO_IDLE_INT_ST_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_ST_S = 2
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 8
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 7
const RTC_CNTL_TOUCH_INT_CLR_V = 0x1
const RTC_CNTL_TOUCH_INT_CLR_S = 6
const RTC_CNTL_SAR_INT_CLR_V = 0x1
const RTC_CNTL_SAR_INT_CLR_S = 5
const RTC_CNTL_TIME_VALID_INT_CLR_V = 0x1
const RTC_CNTL_TIME_VALID_INT_CLR_S = 4
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SDIO_IDLE_INT_CLR_V = 0x1
const RTC_CNTL_SDIO_IDLE_INT_CLR_S = 2
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_EXT_WAKEUP1_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_LV_S = 31
const RTC_CNTL_EXT_WAKEUP0_LV_V = 0x1
const RTC_CNTL_EXT_WAKEUP0_LV_S = 30
const RTC_CNTL_REJECT_CAUSE = 0x0000000F
const RTC_CNTL_REJECT_CAUSE_V = 0xF
const RTC_CNTL_REJECT_CAUSE_S = 28
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 27
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 26
const RTC_CNTL_SDIO_REJECT_EN_V = 0x1
const RTC_CNTL_SDIO_REJECT_EN_S = 25
const RTC_CNTL_GPIO_REJECT_EN_V = 0x1
const RTC_CNTL_GPIO_REJECT_EN_S = 24
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_SDIO_ACT_DNUM = 0x000003FF
const RTC_CNTL_SDIO_ACT_DNUM_V = 0x3FF
const RTC_CNTL_SDIO_ACT_DNUM_S = 22
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_SOC_CLK_SEL = 0x00000003
const RTC_CNTL_SOC_CLK_SEL_V = 0x3
const RTC_CNTL_SOC_CLK_SEL_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_DFREQ_DEFAULT = 172
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_CK8M_DFREQ_FORCE_V = 0x1
const RTC_CNTL_CK8M_DFREQ_FORCE_S = 11
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_XPD_SDIO_REG_V = 0x1
const RTC_CNTL_XPD_SDIO_REG_S = 31
const RTC_CNTL_DREFH_SDIO = 0x00000003
const RTC_CNTL_DREFH_SDIO_V = 0x3
const RTC_CNTL_DREFH_SDIO_S = 29
const RTC_CNTL_DREFM_SDIO = 0x00000003
const RTC_CNTL_DREFM_SDIO_V = 0x3
const RTC_CNTL_DREFM_SDIO_S = 27
const RTC_CNTL_DREFL_SDIO = 0x00000003
const RTC_CNTL_DREFL_SDIO_V = 0x3
const RTC_CNTL_DREFL_SDIO_S = 25
const RTC_CNTL_REG1P8_READY_V = 0x1
const RTC_CNTL_REG1P8_READY_S = 24
const RTC_CNTL_SDIO_TIEH_V = 0x1
const RTC_CNTL_SDIO_TIEH_S = 23
const RTC_CNTL_SDIO_FORCE_V = 0x1
const RTC_CNTL_SDIO_FORCE_S = 22
const RTC_CNTL_SDIO_PD_EN_V = 0x1
const RTC_CNTL_SDIO_PD_EN_S = 21
const RTC_CNTL_RST_BIAS_I2C_V = 0x1
const RTC_CNTL_RST_BIAS_I2C_S = 31
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_WIDTH_S = 30
const RTC_CNTL_INC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_PERIOD_S = 29
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_V = 0x1
const RTC_CNTL_DEC_HEARTBEAT_PERIOD_S = 28
const RTC_CNTL_INC_HEARTBEAT_REFRESH_V = 0x1
const RTC_CNTL_INC_HEARTBEAT_REFRESH_S = 27
const RTC_CNTL_ENB_SCK_XTAL_V = 0x1
const RTC_CNTL_ENB_SCK_XTAL_S = 26
const RTC_CNTL_DBG_ATTEN = 0x00000003
const RTC_CNTL_DBG_ATTEN_V = 0x3
const RTC_CNTL_DBG_ATTEN_S = 24
const RTC_CNTL_DBG_ATTEN_DEFAULT = 3
const RTC_CNTL_DBG_ATTEN_NODROP = 0
const RTC_CNTL_FORCE_PU_V = 0x1
const RTC_CNTL_FORCE_PU_S = 31
const RTC_CNTL_FORCE_PD_V = 0x1
const RTC_CNTL_FORCE_PD_S = 30
const RTC_CNTL_DBOOST_FORCE_PU_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PU_S = 29
const RTC_CNTL_DBOOST_FORCE_PD_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PD_S = 28
const RTC_CNTL_DBIAS_WAK = 0x00000007
const RTC_CNTL_DBIAS_WAK_V = 0x7
const RTC_CNTL_DBIAS_WAK_S = 25
const RTC_CNTL_DBIAS_SLP = 0x00000007
const RTC_CNTL_DBIAS_SLP_V = 0x7
const RTC_CNTL_DBIAS_SLP_S = 22
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_SCK_DCAP_DEFAULT = 255
const RTC_CNTL_DIG_DBIAS_WAK = 0x00000007
const RTC_CNTL_DIG_DBIAS_WAK_V = 0x7
const RTC_CNTL_DIG_DBIAS_WAK_S = 11
const RTC_CNTL_DIG_DBIAS_SLP = 0x00000007
const RTC_CNTL_DIG_DBIAS_SLP_V = 0x7
const RTC_CNTL_DIG_DBIAS_SLP_S = 8
const RTC_CNTL_SCK_DCAP_FORCE_V = 0x1
const RTC_CNTL_SCK_DCAP_FORCE_S = 7
const RTC_CNTL_DBIAS_0V90 = 0
const RTC_CNTL_DBIAS_0V95 = 1
const RTC_CNTL_DBIAS_1V00 = 2
const RTC_CNTL_DBIAS_1V05 = 3
const RTC_CNTL_DBIAS_1V10 = 4
const RTC_CNTL_DBIAS_1V15 = 5
const RTC_CNTL_DBIAS_1V20 = 6
const RTC_CNTL_DBIAS_1V25 = 7
const RTC_CNTL_PD_EN_V = 0x1
const RTC_CNTL_PD_EN_S = 20
const RTC_CNTL_PWC_FORCE_PU_V = 0x1
const RTC_CNTL_PWC_FORCE_PU_S = 19
const RTC_CNTL_PWC_FORCE_PD_V = 0x1
const RTC_CNTL_PWC_FORCE_PD_S = 18
const RTC_CNTL_SLOWMEM_PD_EN_V = 0x1
const RTC_CNTL_SLOWMEM_PD_EN_S = 17
const RTC_CNTL_SLOWMEM_FORCE_PU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PU_S = 16
const RTC_CNTL_SLOWMEM_FORCE_PD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_PD_S = 15
const RTC_CNTL_FASTMEM_PD_EN_V = 0x1
const RTC_CNTL_FASTMEM_PD_EN_S = 14
const RTC_CNTL_FASTMEM_FORCE_PU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PU_S = 13
const RTC_CNTL_FASTMEM_FORCE_PD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_PD_S = 12
const RTC_CNTL_SLOWMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPU_S = 11
const RTC_CNTL_SLOWMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_LPD_S = 10
const RTC_CNTL_SLOWMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_SLOWMEM_FOLW_CPU_S = 9
const RTC_CNTL_FASTMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPU_S = 8
const RTC_CNTL_FASTMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPD_S = 7
const RTC_CNTL_FASTMEM_FOLW_CPU_V = 0x1
const RTC_CNTL_FASTMEM_FOLW_CPU_S = 6
const RTC_CNTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_FORCE_NOISO_S = 5
const RTC_CNTL_FORCE_ISO_V = 0x1
const RTC_CNTL_FORCE_ISO_S = 4
const RTC_CNTL_SLOWMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_ISO_S = 3
const RTC_CNTL_SLOWMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_SLOWMEM_FORCE_NOISO_S = 2
const RTC_CNTL_FASTMEM_FORCE_ISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_ISO_S = 1
const RTC_CNTL_FASTMEM_FORCE_NOISO_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_NOISO_S = 0
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_WIFI_PD_EN_V = 0x1
const RTC_CNTL_WIFI_PD_EN_S = 30
const RTC_CNTL_INTER_RAM4_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM4_PD_EN_S = 29
const RTC_CNTL_INTER_RAM3_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM3_PD_EN_S = 28
const RTC_CNTL_INTER_RAM2_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM2_PD_EN_S = 27
const RTC_CNTL_INTER_RAM1_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM1_PD_EN_S = 26
const RTC_CNTL_INTER_RAM0_PD_EN_V = 0x1
const RTC_CNTL_INTER_RAM0_PD_EN_S = 25
const RTC_CNTL_ROM0_PD_EN_V = 0x1
const RTC_CNTL_ROM0_PD_EN_S = 24
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_WIFI_FORCE_PU_V = 0x1
const RTC_CNTL_WIFI_FORCE_PU_S = 18
const RTC_CNTL_WIFI_FORCE_PD_V = 0x1
const RTC_CNTL_WIFI_FORCE_PD_S = 17
const RTC_CNTL_INTER_RAM4_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PU_S = 16
const RTC_CNTL_INTER_RAM4_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_PD_S = 15
const RTC_CNTL_INTER_RAM3_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PU_S = 14
const RTC_CNTL_INTER_RAM3_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_PD_S = 13
const RTC_CNTL_INTER_RAM2_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PU_S = 12
const RTC_CNTL_INTER_RAM2_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_PD_S = 11
const RTC_CNTL_INTER_RAM1_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PU_S = 10
const RTC_CNTL_INTER_RAM1_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_PD_S = 9
const RTC_CNTL_INTER_RAM0_FORCE_PU_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PU_S = 8
const RTC_CNTL_INTER_RAM0_FORCE_PD_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_PD_S = 7
const RTC_CNTL_ROM0_FORCE_PU_V = 0x1
const RTC_CNTL_ROM0_FORCE_PU_S = 6
const RTC_CNTL_ROM0_FORCE_PD_V = 0x1
const RTC_CNTL_ROM0_FORCE_PD_S = 5
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 4
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 3
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_WIFI_FORCE_NOISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_NOISO_S = 29
const RTC_CNTL_WIFI_FORCE_ISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_ISO_S = 28
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_NOISO_S = 27
const RTC_CNTL_INTER_RAM4_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM4_FORCE_ISO_S = 26
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_NOISO_S = 25
const RTC_CNTL_INTER_RAM3_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM3_FORCE_ISO_S = 24
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_NOISO_S = 23
const RTC_CNTL_INTER_RAM2_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM2_FORCE_ISO_S = 22
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_NOISO_S = 21
const RTC_CNTL_INTER_RAM1_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM1_FORCE_ISO_S = 20
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_NOISO_S = 19
const RTC_CNTL_INTER_RAM0_FORCE_ISO_V = 0x1
const RTC_CNTL_INTER_RAM0_FORCE_ISO_S = 18
const RTC_CNTL_ROM0_FORCE_NOISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_NOISO_S = 17
const RTC_CNTL_ROM0_FORCE_ISO_V = 0x1
const RTC_CNTL_ROM0_FORCE_ISO_S = 16
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_CNTL_WDT_EDGE_INT_EN_V = 0x1
const RTC_CNTL_WDT_EDGE_INT_EN_S = 18
const RTC_CNTL_WDT_LEVEL_INT_EN_V = 0x1
const RTC_CNTL_WDT_LEVEL_INT_EN_S = 17
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 14
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 11
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 10
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 9
const RTC_CNTL_WDT_APPCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_APPCPU_RESET_EN_S = 8
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 7
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_DTEST_RTC = 0x00000003
const RTC_CNTL_DTEST_RTC_V = 0x3
const RTC_CNTL_DTEST_RTC_S = 30
const RTC_CNTL_ENT_RTC_V = 0x1
const RTC_CNTL_ENT_RTC_S = 29
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SW_STALL_APPCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_APPCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_APPCPU_C1_S = 20
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_LOW_POWER_DIAG0 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG0_S = 0
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_X32N_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32N_HOLD_FORCE_S = 17
const RTC_CNTL_X32P_HOLD_FORCE_V = 0x1
const RTC_CNTL_X32P_HOLD_FORCE_S = 16
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD7_HOLD_FORCE_S = 15
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD6_HOLD_FORCE_S = 14
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD5_HOLD_FORCE_S = 13
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD4_HOLD_FORCE_S = 12
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD3_HOLD_FORCE_S = 11
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD2_HOLD_FORCE_S = 10
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD1_HOLD_FORCE_S = 9
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_V = 0x1
const RTC_CNTL_TOUCH_PAD0_HOLD_FORCE_S = 8
const RTC_CNTL_SENSE4_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE4_HOLD_FORCE_S = 7
const RTC_CNTL_SENSE3_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE3_HOLD_FORCE_S = 6
const RTC_CNTL_SENSE2_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE2_HOLD_FORCE_S = 5
const RTC_CNTL_SENSE1_HOLD_FORCE_V = 0x1
const RTC_CNTL_SENSE1_HOLD_FORCE_S = 4
const RTC_CNTL_PDAC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC2_HOLD_FORCE_S = 3
const RTC_CNTL_PDAC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_PDAC1_HOLD_FORCE_S = 2
const RTC_CNTL_ADC2_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC2_HOLD_FORCE_S = 1
const RTC_CNTL_ADC1_HOLD_FORCE_V = 0x1
const RTC_CNTL_ADC1_HOLD_FORCE_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_V = 0x1
const RTC_CNTL_EXT_WAKEUP1_STATUS_CLR_S = 18
const RTC_CNTL_EXT_WAKEUP1_SEL = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_SEL_S = 0
const RTC_CNTL_EXT_WAKEUP1_STATUS = 0x0003FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_V = 0x3FFFF
const RTC_CNTL_EXT_WAKEUP1_STATUS_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_DBROWN_OUT_THRES = 0x00000007
const RTC_CNTL_DBROWN_OUT_THRES_V = 0x7
const RTC_CNTL_DBROWN_OUT_THRES_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_MEM_CRC_FINISH_V = 0x1
const RTC_MEM_CRC_FINISH_S = 31
const RTC_MEM_CRC_LEN_V = 0x7ff
const RTC_MEM_CRC_LEN_S = 20
const RTC_MEM_CRC_ADDR = 0x7ff
const RTC_MEM_CRC_ADDR_V = 0x7ff
const RTC_MEM_CRC_ADDR_S = 9
const RTC_MEM_CRC_START_V = 0x1
const RTC_MEM_CRC_START_S = 8
const RTC_MEM_PID_CONF = 0xff
const RTC_MEM_PID_CONF_M = 0xff
const RTC_MEM_PID_CONF_V = 0xff
const RTC_MEM_PID_CONF_S = 0
const RTC_CNTL_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_CNTL_DATE_S = 0
const RTC_CNTL_RTC_CNTL_DATE_VERSION = 0x1604280
const SPICLK_IN_IDX = 0
const SPICLK_OUT_IDX = 0
const SPIQ_IN_IDX = 1
const SPIQ_OUT_IDX = 1
const SPID_IN_IDX = 2
const SPID_OUT_IDX = 2
const SPIHD_IN_IDX = 3
const SPIHD_OUT_IDX = 3
const SPIWP_IN_IDX = 4
const SPIWP_OUT_IDX = 4
const SPICS0_IN_IDX = 5
const SPICS0_OUT_IDX = 5
const SPICS1_IN_IDX = 6
const SPICS1_OUT_IDX = 6
const SPICS2_IN_IDX = 7
const SPICS2_OUT_IDX = 7
const HSPICLK_IN_IDX = 8
const HSPICLK_OUT_IDX = 8
const HSPIQ_IN_IDX = 9
const HSPIQ_OUT_IDX = 9
const HSPID_IN_IDX = 10
const HSPID_OUT_IDX = 10
const HSPICS0_IN_IDX = 11
const HSPICS0_OUT_IDX = 11
const HSPIHD_IN_IDX = 12
const HSPIHD_OUT_IDX = 12
const HSPIWP_IN_IDX = 13
const HSPIWP_OUT_IDX = 13
const U0RXD_IN_IDX = 14
const U0TXD_OUT_IDX = 14
const U0CTS_IN_IDX = 15
const U0RTS_OUT_IDX = 15
const U0DSR_IN_IDX = 16
const U0DTR_OUT_IDX = 16
const U1RXD_IN_IDX = 17
const U1TXD_OUT_IDX = 17
const U1CTS_IN_IDX = 18
const U1RTS_OUT_IDX = 18
const I2CM_SCL_O_IDX = 19
const I2CM_SDA_I_IDX = 20
const I2CM_SDA_O_IDX = 20
const EXT_I2C_SCL_O_IDX = 21
const EXT_I2C_SDA_O_IDX = 22
const EXT_I2C_SDA_I_IDX = 22
const I2S0O_BCK_IN_IDX = 23
const I2S0O_BCK_OUT_IDX = 23
const I2S1O_BCK_IN_IDX = 24
const I2S1O_BCK_OUT_IDX = 24
const I2S0O_WS_IN_IDX = 25
const I2S0O_WS_OUT_IDX = 25
const I2S1O_WS_IN_IDX = 26
const I2S1O_WS_OUT_IDX = 26
const I2S0I_BCK_IN_IDX = 27
const I2S0I_BCK_OUT_IDX = 27
const I2S0I_WS_IN_IDX = 28
const I2S0I_WS_OUT_IDX = 28
const I2CEXT0_SCL_IN_IDX = 29
const I2CEXT0_SCL_OUT_IDX = 29
const I2CEXT0_SDA_IN_IDX = 30
const I2CEXT0_SDA_OUT_IDX = 30
const PWM0_SYNC0_IN_IDX = 31
const SDIO_TOHOST_INT_OUT_IDX = 31
const PWM0_SYNC1_IN_IDX = 32
const PWM0_OUT0A_IDX = 32
const PWM0_SYNC2_IN_IDX = 33
const PWM0_OUT0B_IDX = 33
const PWM0_F0_IN_IDX = 34
const PWM0_OUT1A_IDX = 34
const PWM0_F1_IN_IDX = 35
const PWM0_OUT1B_IDX = 35
const PWM0_F2_IN_IDX = 36
const PWM0_OUT2A_IDX = 36
const GPIO_BT_ACTIVE_IDX = 37
const PWM0_OUT2B_IDX = 37
const GPIO_BT_PRIORITY_IDX = 38
const PCNT_SIG_CH0_IN0_IDX = 39
const PCNT_SIG_CH1_IN0_IDX = 40
const GPIO_WLAN_ACTIVE_IDX = 40
const PCNT_CTRL_CH0_IN0_IDX = 41
const BB_DIAG0_IDX = 41
const PCNT_CTRL_CH1_IN0_IDX = 42
const BB_DIAG1_IDX = 42
const PCNT_SIG_CH0_IN1_IDX = 43
const BB_DIAG2_IDX = 43
const PCNT_SIG_CH1_IN1_IDX = 44
const BB_DIAG3_IDX = 44
const PCNT_CTRL_CH0_IN1_IDX = 45
const BB_DIAG4_IDX = 45
const PCNT_CTRL_CH1_IN1_IDX = 46
const BB_DIAG5_IDX = 46
const PCNT_SIG_CH0_IN2_IDX = 47
const BB_DIAG6_IDX = 47
const PCNT_SIG_CH1_IN2_IDX = 48
const BB_DIAG7_IDX = 48
const PCNT_CTRL_CH0_IN2_IDX = 49
const BB_DIAG8_IDX = 49
const PCNT_CTRL_CH1_IN2_IDX = 50
const BB_DIAG9_IDX = 50
const PCNT_SIG_CH0_IN3_IDX = 51
const BB_DIAG10_IDX = 51
const PCNT_SIG_CH1_IN3_IDX = 52
const BB_DIAG11_IDX = 52
const PCNT_CTRL_CH0_IN3_IDX = 53
const BB_DIAG12_IDX = 53
const PCNT_CTRL_CH1_IN3_IDX = 54
const BB_DIAG13_IDX = 54
const PCNT_SIG_CH0_IN4_IDX = 55
const BB_DIAG14_IDX = 55
const PCNT_SIG_CH1_IN4_IDX = 56
const BB_DIAG15_IDX = 56
const PCNT_CTRL_CH0_IN4_IDX = 57
const BB_DIAG16_IDX = 57
const PCNT_CTRL_CH1_IN4_IDX = 58
const BB_DIAG17_IDX = 58
const BB_DIAG18_IDX = 59
const BB_DIAG19_IDX = 60
const HSPICS1_IN_IDX = 61
const HSPICS1_OUT_IDX = 61
const HSPICS2_IN_IDX = 62
const HSPICS2_OUT_IDX = 62
const VSPICLK_IN_IDX = 63
const VSPICLK_OUT_IDX = 63
const VSPIQ_IN_IDX = 64
const VSPIQ_OUT_IDX = 64
const VSPID_IN_IDX = 65
const VSPID_OUT_IDX = 65
const VSPIHD_IN_IDX = 66
const VSPIHD_OUT_IDX = 66
const VSPIWP_IN_IDX = 67
const VSPIWP_OUT_IDX = 67
const VSPICS0_IN_IDX = 68
const VSPICS0_OUT_IDX = 68
const VSPICS1_IN_IDX = 69
const VSPICS1_OUT_IDX = 69
const VSPICS2_IN_IDX = 70
const VSPICS2_OUT_IDX = 70
const PCNT_SIG_CH0_IN5_IDX = 71
const LEDC_HS_SIG_OUT0_IDX = 71
const PCNT_SIG_CH1_IN5_IDX = 72
const LEDC_HS_SIG_OUT1_IDX = 72
const PCNT_CTRL_CH0_IN5_IDX = 73
const LEDC_HS_SIG_OUT2_IDX = 73
const PCNT_CTRL_CH1_IN5_IDX = 74
const LEDC_HS_SIG_OUT3_IDX = 74
const PCNT_SIG_CH0_IN6_IDX = 75
const LEDC_HS_SIG_OUT4_IDX = 75
const PCNT_SIG_CH1_IN6_IDX = 76
const LEDC_HS_SIG_OUT5_IDX = 76
const PCNT_CTRL_CH0_IN6_IDX = 77
const LEDC_HS_SIG_OUT6_IDX = 77
const PCNT_CTRL_CH1_IN6_IDX = 78
const LEDC_HS_SIG_OUT7_IDX = 78
const PCNT_SIG_CH0_IN7_IDX = 79
const LEDC_LS_SIG_OUT0_IDX = 79
const PCNT_SIG_CH1_IN7_IDX = 80
const LEDC_LS_SIG_OUT1_IDX = 80
const PCNT_CTRL_CH0_IN7_IDX = 81
const LEDC_LS_SIG_OUT2_IDX = 81
const PCNT_CTRL_CH1_IN7_IDX = 82
const LEDC_LS_SIG_OUT3_IDX = 82
const RMT_SIG_IN0_IDX = 83
const LEDC_LS_SIG_OUT4_IDX = 83
const RMT_SIG_IN1_IDX = 84
const LEDC_LS_SIG_OUT5_IDX = 84
const RMT_SIG_IN2_IDX = 85
const LEDC_LS_SIG_OUT6_IDX = 85
const RMT_SIG_IN3_IDX = 86
const LEDC_LS_SIG_OUT7_IDX = 86
const RMT_SIG_IN4_IDX = 87
const RMT_SIG_OUT0_IDX = 87
const RMT_SIG_IN5_IDX = 88
const RMT_SIG_OUT1_IDX = 88
const RMT_SIG_IN6_IDX = 89
const RMT_SIG_OUT2_IDX = 89
const RMT_SIG_IN7_IDX = 90
const RMT_SIG_OUT3_IDX = 90
const RMT_SIG_OUT4_IDX = 91
const RMT_SIG_OUT5_IDX = 92
const EXT_ADC_START_IDX = 93
const RMT_SIG_OUT6_IDX = 93
const TWAI_RX_IDX = 94
const RMT_SIG_OUT7_IDX = 94
const I2CEXT1_SCL_IN_IDX = 95
const I2CEXT1_SCL_OUT_IDX = 95
const I2CEXT1_SDA_IN_IDX = 96
const I2CEXT1_SDA_OUT_IDX = 96
const HOST_CARD_DETECT_N_1_IDX = 97
const HOST_CCMD_OD_PULLUP_EN_N_IDX = 97
const HOST_CARD_DETECT_N_2_IDX = 98
const HOST_RST_N_1_IDX = 98
const HOST_CARD_WRITE_PRT_1_IDX = 99
const HOST_RST_N_2_IDX = 99
const HOST_CARD_WRITE_PRT_2_IDX = 100
const GPIO_SD0_OUT_IDX = 100
const HOST_CARD_INT_N_1_IDX = 101
const GPIO_SD1_OUT_IDX = 101
const HOST_CARD_INT_N_2_IDX = 102
const GPIO_SD2_OUT_IDX = 102
const PWM1_SYNC0_IN_IDX = 103
const GPIO_SD3_OUT_IDX = 103
const PWM1_SYNC1_IN_IDX = 104
const GPIO_SD4_OUT_IDX = 104
const PWM1_SYNC2_IN_IDX = 105
const GPIO_SD5_OUT_IDX = 105
const PWM1_F0_IN_IDX = 106
const GPIO_SD6_OUT_IDX = 106
const PWM1_F1_IN_IDX = 107
const GPIO_SD7_OUT_IDX = 107
const PWM1_F2_IN_IDX = 108
const PWM1_OUT0A_IDX = 108
const PWM0_CAP0_IN_IDX = 109
const PWM1_OUT0B_IDX = 109
const PWM0_CAP1_IN_IDX = 110
const PWM1_OUT1A_IDX = 110
const PWM0_CAP2_IN_IDX = 111
const PWM1_OUT1B_IDX = 111
const PWM1_CAP0_IN_IDX = 112
const PWM1_OUT2A_IDX = 112
const PWM1_CAP1_IN_IDX = 113
const PWM1_OUT2B_IDX = 113
const PWM1_CAP2_IN_IDX = 114
const TWAI_TX_IDX = 123
const TWAI_BUS_OFF_ON_IDX = 124
const TWAI_CLKOUT_IDX = 125
const SPID4_IN_IDX = 128
const SPID4_OUT_IDX = 128
const SPID5_IN_IDX = 129
const SPID5_OUT_IDX = 129
const SPID6_IN_IDX = 130
const SPID6_OUT_IDX = 130
const SPID7_IN_IDX = 131
const SPID7_OUT_IDX = 131
const HSPID4_IN_IDX = 132
const HSPID4_OUT_IDX = 132
const HSPID5_IN_IDX = 133
const HSPID5_OUT_IDX = 133
const HSPID6_IN_IDX = 134
const HSPID6_OUT_IDX = 134
const HSPID7_IN_IDX = 135
const HSPID7_OUT_IDX = 135
const VSPID4_IN_IDX = 136
const VSPID4_OUT_IDX = 136
const VSPID5_IN_IDX = 137
const VSPID5_OUT_IDX = 137
const VSPID6_IN_IDX = 138
const VSPID6_OUT_IDX = 138
const VSPID7_IN_IDX = 139
const VSPID7_OUT_IDX = 139
const I2S0I_DATA_IN0_IDX = 140
const I2S0O_DATA_OUT0_IDX = 140
const I2S0I_DATA_IN1_IDX = 141
const I2S0O_DATA_OUT1_IDX = 141
const I2S0I_DATA_IN2_IDX = 142
const I2S0O_DATA_OUT2_IDX = 142
const I2S0I_DATA_IN3_IDX = 143
const I2S0O_DATA_OUT3_IDX = 143
const I2S0I_DATA_IN4_IDX = 144
const I2S0O_DATA_OUT4_IDX = 144
const I2S0I_DATA_IN5_IDX = 145
const I2S0O_DATA_OUT5_IDX = 145
const I2S0I_DATA_IN6_IDX = 146
const I2S0O_DATA_OUT6_IDX = 146
const I2S0I_DATA_IN7_IDX = 147
const I2S0O_DATA_OUT7_IDX = 147
const I2S0I_DATA_IN8_IDX = 148
const I2S0O_DATA_OUT8_IDX = 148
const I2S0I_DATA_IN9_IDX = 149
const I2S0O_DATA_OUT9_IDX = 149
const I2S0I_DATA_IN10_IDX = 150
const I2S0O_DATA_OUT10_IDX = 150
const I2S0I_DATA_IN11_IDX = 151
const I2S0O_DATA_OUT11_IDX = 151
const I2S0I_DATA_IN12_IDX = 152
const I2S0O_DATA_OUT12_IDX = 152
const I2S0I_DATA_IN13_IDX = 153
const I2S0O_DATA_OUT13_IDX = 153
const I2S0I_DATA_IN14_IDX = 154
const I2S0O_DATA_OUT14_IDX = 154
const I2S0I_DATA_IN15_IDX = 155
const I2S0O_DATA_OUT15_IDX = 155
const I2S0O_DATA_OUT16_IDX = 156
const I2S0O_DATA_OUT17_IDX = 157
const I2S0O_DATA_OUT18_IDX = 158
const I2S0O_DATA_OUT19_IDX = 159
const I2S0O_DATA_OUT20_IDX = 160
const I2S0O_DATA_OUT21_IDX = 161
const I2S0O_DATA_OUT22_IDX = 162
const I2S0O_DATA_OUT23_IDX = 163
const I2S1I_BCK_IN_IDX = 164
const I2S1I_BCK_OUT_IDX = 164
const I2S1I_WS_IN_IDX = 165
const I2S1I_WS_OUT_IDX = 165
const I2S1I_DATA_IN0_IDX = 166
const I2S1O_DATA_OUT0_IDX = 166
const I2S1I_DATA_IN1_IDX = 167
const I2S1O_DATA_OUT1_IDX = 167
const I2S1I_DATA_IN2_IDX = 168
const I2S1O_DATA_OUT2_IDX = 168
const I2S1I_DATA_IN3_IDX = 169
const I2S1O_DATA_OUT3_IDX = 169
const I2S1I_DATA_IN4_IDX = 170
const I2S1O_DATA_OUT4_IDX = 170
const I2S1I_DATA_IN5_IDX = 171
const I2S1O_DATA_OUT5_IDX = 171
const I2S1I_DATA_IN6_IDX = 172
const I2S1O_DATA_OUT6_IDX = 172
const I2S1I_DATA_IN7_IDX = 173
const I2S1O_DATA_OUT7_IDX = 173
const I2S1I_DATA_IN8_IDX = 174
const I2S1O_DATA_OUT8_IDX = 174
const I2S1I_DATA_IN9_IDX = 175
const I2S1O_DATA_OUT9_IDX = 175
const I2S1I_DATA_IN10_IDX = 176
const I2S1O_DATA_OUT10_IDX = 176
const I2S1I_DATA_IN11_IDX = 177
const I2S1O_DATA_OUT11_IDX = 177
const I2S1I_DATA_IN12_IDX = 178
const I2S1O_DATA_OUT12_IDX = 178
const I2S1I_DATA_IN13_IDX = 179
const I2S1O_DATA_OUT13_IDX = 179
const I2S1I_DATA_IN14_IDX = 180
const I2S1O_DATA_OUT14_IDX = 180
const I2S1I_DATA_IN15_IDX = 181
const I2S1O_DATA_OUT15_IDX = 181
const I2S1O_DATA_OUT16_IDX = 182
const I2S1O_DATA_OUT17_IDX = 183
const I2S1O_DATA_OUT18_IDX = 184
const I2S1O_DATA_OUT19_IDX = 185
const I2S1O_DATA_OUT20_IDX = 186
const I2S1O_DATA_OUT21_IDX = 187
const I2S1O_DATA_OUT22_IDX = 188
const I2S1O_DATA_OUT23_IDX = 189
const I2S0I_H_SYNC_IDX = 190
const I2S0I_V_SYNC_IDX = 191
const I2S0I_H_ENABLE_IDX = 192
const I2S1I_H_SYNC_IDX = 193
const I2S1I_V_SYNC_IDX = 194
const I2S1I_H_ENABLE_IDX = 195
const U2RXD_IN_IDX = 198
const U2TXD_OUT_IDX = 198
const U2CTS_IN_IDX = 199
const U2RTS_OUT_IDX = 199
const EMAC_MDC_I_IDX = 200
const EMAC_MDC_O_IDX = 200
const EMAC_MDI_I_IDX = 201
const EMAC_MDO_O_IDX = 201
const EMAC_CRS_I_IDX = 202
const EMAC_CRS_O_IDX = 202
const EMAC_COL_I_IDX = 203
const EMAC_COL_O_IDX = 203
const PCMFSYNC_IN_IDX = 204
const BT_AUDIO0_IRQ_IDX = 204
const PCMCLK_IN_IDX = 205
const BT_AUDIO1_IRQ_IDX = 205
const PCMDIN_IDX = 206
const BT_AUDIO2_IRQ_IDX = 206
const BLE_AUDIO0_IRQ_IDX = 207
const BLE_AUDIO1_IRQ_IDX = 208
const BLE_AUDIO2_IRQ_IDX = 209
const PCMFSYNC_OUT_IDX = 210
const PCMCLK_OUT_IDX = 211
const PCMDOUT_IDX = 212
const BLE_AUDIO_SYNC0_P_IDX = 213
const BLE_AUDIO_SYNC1_P_IDX = 214
const BLE_AUDIO_SYNC2_P_IDX = 215
const ANT_SEL0_IDX = 216
const ANT_SEL1_IDX = 217
const ANT_SEL2_IDX = 218
const ANT_SEL3_IDX = 219
const ANT_SEL4_IDX = 220
const ANT_SEL5_IDX = 221
const ANT_SEL6_IDX = 222
const ANT_SEL7_IDX = 223
const SIG_IN_FUNC224_IDX = 224
const SIG_IN_FUNC225_IDX = 225
const SIG_IN_FUNC226_IDX = 226
const SIG_IN_FUNC227_IDX = 227
const SIG_IN_FUNC228_IDX = 228
const SIG_GPIO_OUT_IDX = 256
const SLP_OE_V = 1
const SLP_OE_S = 0
const SLP_SEL_V = 1
const SLP_SEL_S = 1
const SLP_PD_V = 1
const SLP_PD_S = 2
const SLP_PU_V = 1
const SLP_PU_S = 3
const SLP_IE_V = 1
const SLP_IE_S = 4
const SLP_DRV = 0x3
const SLP_DRV_V = 0x3
const SLP_DRV_S = 5
const FUN_PD_V = 1
const FUN_PD_S = 7
const FUN_PU_V = 1
const FUN_PU_S = 8
const FUN_IE_V = 1
const FUN_IE_S = 9
const FUN_DRV = 0x3
const FUN_DRV_V = 0x3
const FUN_DRV_S = 10
const MCU_SEL = 0x7
const MCU_SEL_V = 0x7
const MCU_SEL_S = 12
const PIN_FUNC_GPIO = 2
const SPI_CLK_GPIO_NUM = 6
const SPI_CS0_GPIO_NUM = 11
const SPI_Q_GPIO_NUM = 7
const SPI_D_GPIO_NUM = 8
const SPI_WP_GPIO_NUM = 10
const SPI_HD_GPIO_NUM = 9
const XTAL32K_P_GPIO_NUM = 32
const XTAL32K_N_GPIO_NUM = 33
const CLK_OUT3 = 0xf
const CLK_OUT3_S = 8
const CLK_OUT2 = 0xf
const CLK_OUT2_S = 4
const CLK_OUT1 = 0xf
const CLK_OUT1_S = 0
const FUNC_GPIO0_EMAC_TX_CLK = 5
const FUNC_GPIO0_GPIO0 = 2
const FUNC_GPIO0_CLK_OUT1 = 1
const FUNC_GPIO0_GPIO0_0 = 0
const FUNC_U0TXD_EMAC_RXD2 = 5
const FUNC_U0TXD_GPIO1 = 2
const FUNC_U0TXD_CLK_OUT3 = 1
const FUNC_U0TXD_U0TXD = 0
const FUNC_GPIO2_SD_DATA0 = 4
const FUNC_GPIO2_HS2_DATA0 = 3
const FUNC_GPIO2_GPIO2 = 2
const FUNC_GPIO2_HSPIWP = 1
const FUNC_GPIO2_GPIO2_0 = 0
const FUNC_U0RXD_GPIO3 = 2
const FUNC_U0RXD_CLK_OUT2 = 1
const FUNC_U0RXD_U0RXD = 0
const FUNC_GPIO4_EMAC_TX_ER = 5
const FUNC_GPIO4_SD_DATA1 = 4
const FUNC_GPIO4_HS2_DATA1 = 3
const FUNC_GPIO4_GPIO4 = 2
const FUNC_GPIO4_HSPIHD = 1
const FUNC_GPIO4_GPIO4_0 = 0
const FUNC_GPIO5_EMAC_RX_CLK = 5
const FUNC_GPIO5_HS1_DATA6 = 3
const FUNC_GPIO5_GPIO5 = 2
const FUNC_GPIO5_VSPICS0 = 1
const FUNC_GPIO5_GPIO5_0 = 0
const FUNC_SD_CLK_U1CTS = 4
const FUNC_SD_CLK_HS1_CLK = 3
const FUNC_SD_CLK_GPIO6 = 2
const FUNC_SD_CLK_SPICLK = 1
const FUNC_SD_CLK_SD_CLK = 0
const FUNC_SD_DATA0_U2RTS = 4
const FUNC_SD_DATA0_HS1_DATA0 = 3
const FUNC_SD_DATA0_GPIO7 = 2
const FUNC_SD_DATA0_SPIQ = 1
const FUNC_SD_DATA0_SD_DATA0 = 0
const FUNC_SD_DATA1_U2CTS = 4
const FUNC_SD_DATA1_HS1_DATA1 = 3
const FUNC_SD_DATA1_GPIO8 = 2
const FUNC_SD_DATA1_SPID = 1
const FUNC_SD_DATA1_SD_DATA1 = 0
const FUNC_SD_DATA2_U1RXD = 4
const FUNC_SD_DATA2_HS1_DATA2 = 3
const FUNC_SD_DATA2_GPIO9 = 2
const FUNC_SD_DATA2_SPIHD = 1
const FUNC_SD_DATA2_SD_DATA2 = 0
const FUNC_SD_DATA3_U1TXD = 4
const FUNC_SD_DATA3_HS1_DATA3 = 3
const FUNC_SD_DATA3_GPIO10 = 2
const FUNC_SD_DATA3_SPIWP = 1
const FUNC_SD_DATA3_SD_DATA3 = 0
const FUNC_SD_CMD_U1RTS = 4
const FUNC_SD_CMD_HS1_CMD = 3
const FUNC_SD_CMD_GPIO11 = 2
const FUNC_SD_CMD_SPICS0 = 1
const FUNC_SD_CMD_SD_CMD = 0
const FUNC_MTDI_EMAC_TXD3 = 5
const FUNC_MTDI_SD_DATA2 = 4
const FUNC_MTDI_HS2_DATA2 = 3
const FUNC_MTDI_GPIO12 = 2
const FUNC_MTDI_HSPIQ = 1
const FUNC_MTDI_MTDI = 0
const FUNC_MTCK_EMAC_RX_ER = 5
const FUNC_MTCK_SD_DATA3 = 4
const FUNC_MTCK_HS2_DATA3 = 3
const FUNC_MTCK_GPIO13 = 2
const FUNC_MTCK_HSPID = 1
const FUNC_MTCK_MTCK = 0
const FUNC_MTMS_EMAC_TXD2 = 5
const FUNC_MTMS_SD_CLK = 4
const FUNC_MTMS_HS2_CLK = 3
const FUNC_MTMS_GPIO14 = 2
const FUNC_MTMS_HSPICLK = 1
const FUNC_MTMS_MTMS = 0
const FUNC_MTDO_EMAC_RXD3 = 5
const FUNC_MTDO_SD_CMD = 4
const FUNC_MTDO_HS2_CMD = 3
const FUNC_MTDO_GPIO15 = 2
const FUNC_MTDO_HSPICS0 = 1
const FUNC_MTDO_MTDO = 0
const FUNC_GPIO16_EMAC_CLK_OUT = 5
const FUNC_GPIO16_U2RXD = 4
const FUNC_GPIO16_HS1_DATA4 = 3
const FUNC_GPIO16_GPIO16 = 2
const FUNC_GPIO16_GPIO16_0 = 0
const FUNC_GPIO17_EMAC_CLK_OUT_180 = 5
const FUNC_GPIO17_U2TXD = 4
const FUNC_GPIO17_HS1_DATA5 = 3
const FUNC_GPIO17_GPIO17 = 2
const FUNC_GPIO17_GPIO17_0 = 0
const FUNC_GPIO18_HS1_DATA7 = 3
const FUNC_GPIO18_GPIO18 = 2
const FUNC_GPIO18_VSPICLK = 1
const FUNC_GPIO18_GPIO18_0 = 0
const FUNC_GPIO19_EMAC_TXD0 = 5
const FUNC_GPIO19_U0CTS = 3
const FUNC_GPIO19_GPIO19 = 2
const FUNC_GPIO19_VSPIQ = 1
const FUNC_GPIO19_GPIO19_0 = 0
const FUNC_GPIO20_GPIO20 = 2
const FUNC_GPIO20_GPIO20_0 = 0
const FUNC_GPIO21_EMAC_TX_EN = 5
const FUNC_GPIO21_GPIO21 = 2
const FUNC_GPIO21_VSPIHD = 1
const FUNC_GPIO21_GPIO21_0 = 0
const FUNC_GPIO22_EMAC_TXD1 = 5
const FUNC_GPIO22_U0RTS = 3
const FUNC_GPIO22_GPIO22 = 2
const FUNC_GPIO22_VSPIWP = 1
const FUNC_GPIO22_GPIO22_0 = 0
const FUNC_GPIO23_HS1_STROBE = 3
const FUNC_GPIO23_GPIO23 = 2
const FUNC_GPIO23_VSPID = 1
const FUNC_GPIO23_GPIO23_0 = 0
const FUNC_GPIO24_GPIO24 = 2
const FUNC_GPIO24_GPIO24_0 = 0
const FUNC_GPIO25_EMAC_RXD0 = 5
const FUNC_GPIO25_GPIO25 = 2
const FUNC_GPIO25_GPIO25_0 = 0
const FUNC_GPIO26_EMAC_RXD1 = 5
const FUNC_GPIO26_GPIO26 = 2
const FUNC_GPIO26_GPIO26_0 = 0
const FUNC_GPIO27_EMAC_RX_DV = 5
const FUNC_GPIO27_GPIO27 = 2
const FUNC_GPIO27_GPIO27_0 = 0
const FUNC_GPIO32_GPIO32 = 2
const FUNC_GPIO32_GPIO32_0 = 0
const FUNC_GPIO33_GPIO33 = 2
const FUNC_GPIO33_GPIO33_0 = 0
const FUNC_GPIO34_GPIO34 = 2
const FUNC_GPIO34_GPIO34_0 = 0
const FUNC_GPIO35_GPIO35 = 2
const FUNC_GPIO35_GPIO35_0 = 0
const FUNC_GPIO36_GPIO36 = 2
const FUNC_GPIO36_GPIO36_0 = 0
const FUNC_GPIO37_GPIO37 = 2
const FUNC_GPIO37_GPIO37_0 = 0
const FUNC_GPIO38_GPIO38 = 2
const FUNC_GPIO38_GPIO38_0 = 0
const FUNC_GPIO39_GPIO39 = 2
const FUNC_GPIO39_GPIO39_0 = 0
const UART_RXFIFO_RD_BYTE = 0x000000FF
const UART_RXFIFO_RD_BYTE_V = 0xFF
const UART_RXFIFO_RD_BYTE_S = 0
const UART_AT_CMD_CHAR_DET_INT_RAW_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_RAW_S = 18
const UART_RS485_CLASH_INT_RAW_V = 0x1
const UART_RS485_CLASH_INT_RAW_S = 17
const UART_RS485_FRM_ERR_INT_RAW_V = 0x1
const UART_RS485_FRM_ERR_INT_RAW_S = 16
const UART_RS485_PARITY_ERR_INT_RAW_V = 0x1
const UART_RS485_PARITY_ERR_INT_RAW_S = 15
const UART_TX_DONE_INT_RAW_V = 0x1
const UART_TX_DONE_INT_RAW_S = 14
const UART_TX_BRK_IDLE_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_RAW_S = 13
const UART_TX_BRK_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_DONE_INT_RAW_S = 12
const UART_GLITCH_DET_INT_RAW_V = 0x1
const UART_GLITCH_DET_INT_RAW_S = 11
const UART_SW_XOFF_INT_RAW_V = 0x1
const UART_SW_XOFF_INT_RAW_S = 10
const UART_SW_XON_INT_RAW_V = 0x1
const UART_SW_XON_INT_RAW_S = 9
const UART_RXFIFO_TOUT_INT_RAW_V = 0x1
const UART_RXFIFO_TOUT_INT_RAW_S = 8
const UART_BRK_DET_INT_RAW_V = 0x1
const UART_BRK_DET_INT_RAW_S = 7
const UART_CTS_CHG_INT_RAW_V = 0x1
const UART_CTS_CHG_INT_RAW_S = 6
const UART_DSR_CHG_INT_RAW_V = 0x1
const UART_DSR_CHG_INT_RAW_S = 5
const UART_RXFIFO_OVF_INT_RAW_V = 0x1
const UART_RXFIFO_OVF_INT_RAW_S = 4
const UART_FRM_ERR_INT_RAW_V = 0x1
const UART_FRM_ERR_INT_RAW_S = 3
const UART_PARITY_ERR_INT_RAW_V = 0x1
const UART_PARITY_ERR_INT_RAW_S = 2
const UART_TXFIFO_EMPTY_INT_RAW_V = 0x1
const UART_TXFIFO_EMPTY_INT_RAW_S = 1
const UART_RXFIFO_FULL_INT_RAW_V = 0x1
const UART_RXFIFO_FULL_INT_RAW_S = 0
const UART_AT_CMD_CHAR_DET_INT_ST_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ST_S = 18
const UART_RS485_CLASH_INT_ST_V = 0x1
const UART_RS485_CLASH_INT_ST_S = 17
const UART_RS485_FRM_ERR_INT_ST_V = 0x1
const UART_RS485_FRM_ERR_INT_ST_S = 16
const UART_RS485_PARITY_ERR_INT_ST_V = 0x1
const UART_RS485_PARITY_ERR_INT_ST_S = 15
const UART_TX_DONE_INT_ST_V = 0x1
const UART_TX_DONE_INT_ST_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ST_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ST_S = 13
const UART_TX_BRK_DONE_INT_ST_V = 0x1
const UART_TX_BRK_DONE_INT_ST_S = 12
const UART_GLITCH_DET_INT_ST_V = 0x1
const UART_GLITCH_DET_INT_ST_S = 11
const UART_SW_XOFF_INT_ST_V = 0x1
const UART_SW_XOFF_INT_ST_S = 10
const UART_SW_XON_INT_ST_V = 0x1
const UART_SW_XON_INT_ST_S = 9
const UART_RXFIFO_TOUT_INT_ST_V = 0x1
const UART_RXFIFO_TOUT_INT_ST_S = 8
const UART_BRK_DET_INT_ST_V = 0x1
const UART_BRK_DET_INT_ST_S = 7
const UART_CTS_CHG_INT_ST_V = 0x1
const UART_CTS_CHG_INT_ST_S = 6
const UART_DSR_CHG_INT_ST_V = 0x1
const UART_DSR_CHG_INT_ST_S = 5
const UART_RXFIFO_OVF_INT_ST_V = 0x1
const UART_RXFIFO_OVF_INT_ST_S = 4
const UART_FRM_ERR_INT_ST_V = 0x1
const UART_FRM_ERR_INT_ST_S = 3
const UART_PARITY_ERR_INT_ST_V = 0x1
const UART_PARITY_ERR_INT_ST_S = 2
const UART_TXFIFO_EMPTY_INT_ST_V = 0x1
const UART_TXFIFO_EMPTY_INT_ST_S = 1
const UART_RXFIFO_FULL_INT_ST_V = 0x1
const UART_RXFIFO_FULL_INT_ST_S = 0
const UART_AT_CMD_CHAR_DET_INT_ENA_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ENA_S = 18
const UART_RS485_CLASH_INT_ENA_V = 0x1
const UART_RS485_CLASH_INT_ENA_S = 17
const UART_RS485_FRM_ERR_INT_ENA_V = 0x1
const UART_RS485_FRM_ERR_INT_ENA_S = 16
const UART_RS485_PARITY_ERR_INT_ENA_V = 0x1
const UART_RS485_PARITY_ERR_INT_ENA_S = 15
const UART_TX_DONE_INT_ENA_V = 0x1
const UART_TX_DONE_INT_ENA_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ENA_S = 13
const UART_TX_BRK_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_DONE_INT_ENA_S = 12
const UART_GLITCH_DET_INT_ENA_V = 0x1
const UART_GLITCH_DET_INT_ENA_S = 11
const UART_SW_XOFF_INT_ENA_V = 0x1
const UART_SW_XOFF_INT_ENA_S = 10
const UART_SW_XON_INT_ENA_V = 0x1
const UART_SW_XON_INT_ENA_S = 9
const UART_RXFIFO_TOUT_INT_ENA_V = 0x1
const UART_RXFIFO_TOUT_INT_ENA_S = 8
const UART_BRK_DET_INT_ENA_V = 0x1
const UART_BRK_DET_INT_ENA_S = 7
const UART_CTS_CHG_INT_ENA_V = 0x1
const UART_CTS_CHG_INT_ENA_S = 6
const UART_DSR_CHG_INT_ENA_V = 0x1
const UART_DSR_CHG_INT_ENA_S = 5
const UART_RXFIFO_OVF_INT_ENA_V = 0x1
const UART_RXFIFO_OVF_INT_ENA_S = 4
const UART_FRM_ERR_INT_ENA_V = 0x1
const UART_FRM_ERR_INT_ENA_S = 3
const UART_PARITY_ERR_INT_ENA_V = 0x1
const UART_PARITY_ERR_INT_ENA_S = 2
const UART_TXFIFO_EMPTY_INT_ENA_V = 0x1
const UART_TXFIFO_EMPTY_INT_ENA_S = 1
const UART_RXFIFO_FULL_INT_ENA_V = 0x1
const UART_RXFIFO_FULL_INT_ENA_S = 0
const UART_AT_CMD_CHAR_DET_INT_CLR_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_CLR_S = 18
const UART_RS485_CLASH_INT_CLR_V = 0x1
const UART_RS485_CLASH_INT_CLR_S = 17
const UART_RS485_FRM_ERR_INT_CLR_V = 0x1
const UART_RS485_FRM_ERR_INT_CLR_S = 16
const UART_RS485_PARITY_ERR_INT_CLR_V = 0x1
const UART_RS485_PARITY_ERR_INT_CLR_S = 15
const UART_TX_DONE_INT_CLR_V = 0x1
const UART_TX_DONE_INT_CLR_S = 14
const UART_TX_BRK_IDLE_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_CLR_S = 13
const UART_TX_BRK_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_DONE_INT_CLR_S = 12
const UART_GLITCH_DET_INT_CLR_V = 0x1
const UART_GLITCH_DET_INT_CLR_S = 11
const UART_SW_XOFF_INT_CLR_V = 0x1
const UART_SW_XOFF_INT_CLR_S = 10
const UART_SW_XON_INT_CLR_V = 0x1
const UART_SW_XON_INT_CLR_S = 9
const UART_RXFIFO_TOUT_INT_CLR_V = 0x1
const UART_RXFIFO_TOUT_INT_CLR_S = 8
const UART_BRK_DET_INT_CLR_V = 0x1
const UART_BRK_DET_INT_CLR_S = 7
const UART_CTS_CHG_INT_CLR_V = 0x1
const UART_CTS_CHG_INT_CLR_S = 6
const UART_DSR_CHG_INT_CLR_V = 0x1
const UART_DSR_CHG_INT_CLR_S = 5
const UART_RXFIFO_OVF_INT_CLR_V = 0x1
const UART_RXFIFO_OVF_INT_CLR_S = 4
const UART_FRM_ERR_INT_CLR_V = 0x1
const UART_FRM_ERR_INT_CLR_S = 3
const UART_PARITY_ERR_INT_CLR_V = 0x1
const UART_PARITY_ERR_INT_CLR_S = 2
const UART_TXFIFO_EMPTY_INT_CLR_V = 0x1
const UART_TXFIFO_EMPTY_INT_CLR_S = 1
const UART_RXFIFO_FULL_INT_CLR_V = 0x1
const UART_RXFIFO_FULL_INT_CLR_S = 0
const UART_CLKDIV_FRAG = 0x0000000F
const UART_CLKDIV_FRAG_V = 0xF
const UART_CLKDIV_FRAG_S = 20
const UART_CLKDIV = 0x000FFFFF
const UART_CLKDIV_V = 0xFFFFF
const UART_CLKDIV_S = 0
const UART_GLITCH_FILT = 0x000000FF
const UART_GLITCH_FILT_V = 0xFF
const UART_GLITCH_FILT_S = 8
const UART_AUTOBAUD_EN_V = 0x1
const UART_AUTOBAUD_EN_S = 0
const UART_TXD_V = 0x1
const UART_TXD_S = 31
const UART_RTSN_V = 0x1
const UART_RTSN_S = 30
const UART_DTRN_V = 0x1
const UART_DTRN_S = 29
const UART_ST_UTX_OUT = 0x0000000F
const UART_ST_UTX_OUT_V = 0xF
const UART_ST_UTX_OUT_S = 24
const UART_TXFIFO_CNT = 0x000000FF
const UART_TXFIFO_CNT_V = 0xFF
const UART_TXFIFO_CNT_S = 16
const UART_RXD_V = 0x1
const UART_RXD_S = 15
const UART_CTSN_V = 0x1
const UART_CTSN_S = 14
const UART_DSRN_V = 0x1
const UART_DSRN_S = 13
const UART_ST_URX_OUT = 0x0000000F
const UART_ST_URX_OUT_V = 0xF
const UART_ST_URX_OUT_S = 8
const UART_RXFIFO_CNT = 0x000000FF
const UART_RXFIFO_CNT_V = 0xFF
const UART_RXFIFO_CNT_S = 0
const UART_TICK_REF_ALWAYS_ON_V = 0x1
const UART_TICK_REF_ALWAYS_ON_S = 27
const UART_ERR_WR_MASK_V = 0x1
const UART_ERR_WR_MASK_S = 26
const UART_CLK_EN_V = 0x1
const UART_CLK_EN_S = 25
const UART_DTR_INV_V = 0x1
const UART_DTR_INV_S = 24
const UART_RTS_INV_V = 0x1
const UART_RTS_INV_S = 23
const UART_TXD_INV_V = 0x1
const UART_TXD_INV_S = 22
const UART_DSR_INV_V = 0x1
const UART_DSR_INV_S = 21
const UART_CTS_INV_V = 0x1
const UART_CTS_INV_S = 20
const UART_RXD_INV_V = 0x1
const UART_RXD_INV_S = 19
const UART_TXFIFO_RST_V = 0x1
const UART_TXFIFO_RST_S = 18
const UART_RXFIFO_RST_V = 0x1
const UART_RXFIFO_RST_S = 17
const UART_IRDA_EN_V = 0x1
const UART_IRDA_EN_S = 16
const UART_TX_FLOW_EN_V = 0x1
const UART_TX_FLOW_EN_S = 15
const UART_LOOPBACK_V = 0x1
const UART_LOOPBACK_S = 14
const UART_IRDA_RX_INV_V = 0x1
const UART_IRDA_RX_INV_S = 13
const UART_IRDA_TX_INV_V = 0x1
const UART_IRDA_TX_INV_S = 12
const UART_IRDA_WCTL_V = 0x1
const UART_IRDA_WCTL_S = 11
const UART_IRDA_TX_EN_V = 0x1
const UART_IRDA_TX_EN_S = 10
const UART_IRDA_DPLX_V = 0x1
const UART_IRDA_DPLX_S = 9
const UART_TXD_BRK_V = 0x1
const UART_TXD_BRK_S = 8
const UART_SW_DTR_V = 0x1
const UART_SW_DTR_S = 7
const UART_SW_RTS_V = 0x1
const UART_SW_RTS_S = 6
const UART_STOP_BIT_NUM = 0x00000003
const UART_STOP_BIT_NUM_V = 0x3
const UART_STOP_BIT_NUM_S = 4
const UART_BIT_NUM = 0x00000003
const UART_BIT_NUM_V = 0x3
const UART_BIT_NUM_S = 2
const UART_PARITY_EN_V = 0x1
const UART_PARITY_EN_S = 1
const UART_PARITY_V = 0x1
const UART_PARITY_S = 0
const UART_RX_TOUT_EN_V = 0x1
const UART_RX_TOUT_EN_S = 31
const UART_RX_TOUT_THRHD = 0x0000007F
const UART_RX_TOUT_THRHD_V = 0x7F
const UART_RX_TOUT_THRHD_S = 24
const UART_RX_FLOW_EN_V = 0x1
const UART_RX_FLOW_EN_S = 23
const UART_RX_FLOW_THRHD = 0x0000007F
const UART_RX_FLOW_THRHD_V = 0x7F
const UART_RX_FLOW_THRHD_S = 16
const UART_TXFIFO_EMPTY_THRHD = 0x0000007F
const UART_TXFIFO_EMPTY_THRHD_V = 0x7F
const UART_TXFIFO_EMPTY_THRHD_S = 8
const UART_RXFIFO_FULL_THRHD = 0x0000007F
const UART_RXFIFO_FULL_THRHD_V = 0x7F
const UART_RXFIFO_FULL_THRHD_S = 0
const UART_LOWPULSE_MIN_CNT = 0x000FFFFF
const UART_LOWPULSE_MIN_CNT_V = 0xFFFFF
const UART_LOWPULSE_MIN_CNT_S = 0
const UART_HIGHPULSE_MIN_CNT = 0x000FFFFF
const UART_HIGHPULSE_MIN_CNT_V = 0xFFFFF
const UART_HIGHPULSE_MIN_CNT_S = 0
const UART_RXD_EDGE_CNT = 0x000003FF
const UART_RXD_EDGE_CNT_V = 0x3FF
const UART_RXD_EDGE_CNT_S = 0
const UART_SEND_XOFF_V = 0x1
const UART_SEND_XOFF_S = 5
const UART_SEND_XON_V = 0x1
const UART_SEND_XON_S = 4
const UART_FORCE_XOFF_V = 0x1
const UART_FORCE_XOFF_S = 3
const UART_FORCE_XON_V = 0x1
const UART_FORCE_XON_S = 2
const UART_XONOFF_DEL_V = 0x1
const UART_XONOFF_DEL_S = 1
const UART_SW_FLOW_CON_EN_V = 0x1
const UART_SW_FLOW_CON_EN_S = 0
const UART_ACTIVE_THRESHOLD = 0x000003FF
const UART_ACTIVE_THRESHOLD_V = 0x3FF
const UART_ACTIVE_THRESHOLD_S = 0
const UART_XOFF_CHAR = 0x000000FF
const UART_XOFF_CHAR_V = 0xFF
const UART_XOFF_CHAR_S = 24
const UART_XON_CHAR = 0x000000FF
const UART_XON_CHAR_V = 0xFF
const UART_XON_CHAR_S = 16
const UART_XOFF_THRESHOLD = 0x000000FF
const UART_XOFF_THRESHOLD_V = 0xFF
const UART_XOFF_THRESHOLD_S = 8
const UART_XON_THRESHOLD = 0x000000FF
const UART_XON_THRESHOLD_V = 0xFF
const UART_XON_THRESHOLD_S = 0
const UART_TX_BRK_NUM = 0x000000FF
const UART_TX_BRK_NUM_V = 0xFF
const UART_TX_BRK_NUM_S = 20
const UART_TX_IDLE_NUM = 0x000003FF
const UART_TX_IDLE_NUM_V = 0x3FF
const UART_TX_IDLE_NUM_S = 10
const UART_RX_IDLE_THRHD = 0x000003FF
const UART_RX_IDLE_THRHD_V = 0x3FF
const UART_RX_IDLE_THRHD_S = 0
const UART_RS485_TX_DLY_NUM = 0x0000000F
const UART_RS485_TX_DLY_NUM_V = 0xF
const UART_RS485_TX_DLY_NUM_S = 6
const UART_RS485_RX_DLY_NUM_V = 0x1
const UART_RS485_RX_DLY_NUM_S = 5
const UART_RS485RXBY_TX_EN_V = 0x1
const UART_RS485RXBY_TX_EN_S = 4
const UART_RS485TX_RX_EN_V = 0x1
const UART_RS485TX_RX_EN_S = 3
const UART_DL1_EN_V = 0x1
const UART_DL1_EN_S = 2
const UART_DL0_EN_V = 0x1
const UART_DL0_EN_S = 1
const UART_RS485_EN_V = 0x1
const UART_RS485_EN_S = 0
const UART_PRE_IDLE_NUM = 0x00FFFFFF
const UART_PRE_IDLE_NUM_V = 0xFFFFFF
const UART_PRE_IDLE_NUM_S = 0
const UART_POST_IDLE_NUM = 0x00FFFFFF
const UART_POST_IDLE_NUM_V = 0xFFFFFF
const UART_POST_IDLE_NUM_S = 0
const UART_RX_GAP_TOUT = 0x00FFFFFF
const UART_RX_GAP_TOUT_V = 0xFFFFFF
const UART_RX_GAP_TOUT_S = 0
const UART_CHAR_NUM = 0x000000FF
const UART_CHAR_NUM_V = 0xFF
const UART_CHAR_NUM_S = 8
const UART_AT_CMD_CHAR = 0x000000FF
const UART_AT_CMD_CHAR_V = 0xFF
const UART_AT_CMD_CHAR_S = 0
const UART_TX_MEM_EMPTY_THRHD = 0x00000007
const UART_TX_MEM_EMPTY_THRHD_V = 0x7
const UART_TX_MEM_EMPTY_THRHD_S = 28
const UART_RX_MEM_FULL_THRHD = 0x00000007
const UART_RX_MEM_FULL_THRHD_V = 0x7
const UART_RX_MEM_FULL_THRHD_S = 25
const UART_XOFF_THRESHOLD_H2 = 0x00000003
const UART_XOFF_THRESHOLD_H2_V = 0x3
const UART_XOFF_THRESHOLD_H2_S = 23
const UART_XON_THRESHOLD_H2 = 0x00000003
const UART_XON_THRESHOLD_H2_V = 0x3
const UART_XON_THRESHOLD_H2_S = 21
const UART_RX_TOUT_THRHD_H3 = 0x00000007
const UART_RX_TOUT_THRHD_H3_V = 0x7
const UART_RX_TOUT_THRHD_H3_S = 18
const UART_RX_FLOW_THRHD_H3 = 0x00000007
const UART_RX_FLOW_THRHD_H3_V = 0x7
const UART_RX_FLOW_THRHD_H3_S = 15
const UART_TX_SIZE = 0x0000000F
const UART_TX_SIZE_V = 0xF
const UART_TX_SIZE_S = 7
const UART_RX_SIZE = 0x0000000F
const UART_RX_SIZE_V = 0xF
const UART_RX_SIZE_S = 3
const UART_MEM_PD_V = 0x1
const UART_MEM_PD_S = 0
const UART_MEM_TX_STATUS = 0x00FFFFFF
const UART_MEM_TX_STATUS_V = 0xFFFFFF
const UART_MEM_TX_STATUS_S = 0
const UART_MEM_RX_STATUS = 0x00FFFFFF
const UART_MEM_RX_STATUS_V = 0xFFFFFF
const UART_MEM_RX_STATUS_S = 0
const UART_MEM_RX_RD_ADDR = 0x000007FF
const UART_MEM_RX_WR_ADDR = 0x000007FF
const UART_TX_MEM_CNT = 0x00000007
const UART_TX_MEM_CNT_V = 0x7
const UART_TX_MEM_CNT_S = 3
const UART_RX_MEM_CNT = 0x00000007
const UART_RX_MEM_CNT_V = 0x7
const UART_RX_MEM_CNT_S = 0
const UART_POSEDGE_MIN_CNT = 0x000FFFFF
const UART_POSEDGE_MIN_CNT_V = 0xFFFFF
const UART_POSEDGE_MIN_CNT_S = 0
const UART_NEGEDGE_MIN_CNT = 0x000FFFFF
const UART_NEGEDGE_MIN_CNT_V = 0xFFFFF
const UART_NEGEDGE_MIN_CNT_S = 0
const UART_DATE = 0xFFFFFFFF
const UART_DATE_V = 0xFFFFFFFF
const UART_DATE_S = 0
const UART_ID = 0xFFFFFFFF
const UART_ID_V = 0xFFFFFFFF
const UART_ID_S = 0
const DPORT_PRO_BOOT_REMAP_V = 0x1
const DPORT_PRO_BOOT_REMAP_S = 0
const DPORT_APP_BOOT_REMAP_V = 0x1
const DPORT_APP_BOOT_REMAP_S = 0
const DPORT_ACCESS_CHECK_APP_V = 0x1
const DPORT_ACCESS_CHECK_APP_S = 8
const DPORT_ACCESS_CHECK_PRO_V = 0x1
const DPORT_ACCESS_CHECK_PRO_S = 0
const DPORT_PRODPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK0_S = 0
const DPORT_PRODPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_PRODPORT_APB_MASK1_S = 0
const DPORT_APPDPORT_APB_MASK0 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK0_S = 0
const DPORT_APPDPORT_APB_MASK1 = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_V = 0xFFFFFFFF
const DPORT_APPDPORT_APB_MASK1_S = 0
const DPORT_PERI_CLK_EN = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERI_CLK_EN_S = 0
const DPORT_PERI_RST_EN = 0xFFFFFFFF
const DPORT_PERI_RST_EN_V = 0xFFFFFFFF
const DPORT_PERI_RST_EN_S = 0
const DPORT_WIFI_BB_CFG = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_S = 0
const DPORT_WIFI_BB_CFG_2 = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_V = 0xFFFFFFFF
const DPORT_WIFI_BB_CFG_2_S = 0
const DPORT_APPCPU_RESETTING_V = 0x1
const DPORT_APPCPU_RESETTING_S = 0
const DPORT_APPCPU_CLKGATE_EN_V = 0x1
const DPORT_APPCPU_CLKGATE_EN_S = 0
const DPORT_APPCPU_RUNSTALL_V = 0x1
const DPORT_APPCPU_RUNSTALL_S = 0
const DPORT_APPCPU_BOOT_ADDR = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_V = 0xFFFFFFFF
const DPORT_APPCPU_BOOT_ADDR_S = 0
const DPORT_FAST_CLK_RTC_SEL_V = 0x1
const DPORT_FAST_CLK_RTC_SEL_S = 3
const DPORT_LOWSPEED_CLK_SEL_V = 0x1
const DPORT_LOWSPEED_CLK_SEL_S = 2
const DPORT_CPUPERIOD_SEL = 0x00000003
const DPORT_CPUPERIOD_SEL_V = 0x3
const DPORT_CPUPERIOD_SEL_S = 0
const DPORT_PRO_DRAM_HL_V = 0x1
const DPORT_PRO_DRAM_HL_S = 16
const DPORT_SLAVE_REQ_V = 0x1
const DPORT_SLAVE_REQ_S = 15
const DPORT_AHB_SPI_REQ_V = 0x1
const DPORT_AHB_SPI_REQ_S = 14
const DPORT_PRO_SLAVE_REQ_V = 0x1
const DPORT_PRO_SLAVE_REQ_S = 13
const DPORT_PRO_AHB_SPI_REQ_V = 0x1
const DPORT_PRO_AHB_SPI_REQ_S = 12
const DPORT_PRO_DRAM_SPLIT_V = 0x1
const DPORT_PRO_DRAM_SPLIT_S = 11
const DPORT_PRO_SINGLE_IRAM_ENA_V = 0x1
const DPORT_PRO_SINGLE_IRAM_ENA_S = 10
const DPORT_PRO_CACHE_LOCK_3_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_3_EN_S = 9
const DPORT_PRO_CACHE_LOCK_2_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_2_EN_S = 8
const DPORT_PRO_CACHE_LOCK_1_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_1_EN_S = 7
const DPORT_PRO_CACHE_LOCK_0_EN_V = 0x1
const DPORT_PRO_CACHE_LOCK_0_EN_S = 6
const DPORT_PRO_CACHE_FLUSH_DONE_V = 0x1
const DPORT_PRO_CACHE_FLUSH_DONE_S = 5
const DPORT_PRO_CACHE_FLUSH_ENA_V = 0x1
const DPORT_PRO_CACHE_FLUSH_ENA_S = 4
const DPORT_PRO_CACHE_ENABLE_V = 0x1
const DPORT_PRO_CACHE_ENABLE_S = 3
const DPORT_PRO_CACHE_MODE_V = 0x1
const DPORT_PRO_CACHE_MODE_S = 2
const DPORT_PRO_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_CLR_S = 13
const DPORT_PRO_CMMU_PD_V = 0x1
const DPORT_PRO_CMMU_PD_S = 12
const DPORT_PRO_CMMU_FORCE_ON_V = 0x1
const DPORT_PRO_CMMU_FORCE_ON_S = 11
const DPORT_PRO_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_PRO_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_PRO_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_PRO_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_PRO_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_PRO_CACHE_MASK_OPSDRAM_S = 5
const DPORT_PRO_CACHE_MASK_DROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_DROM0_S = 4
const DPORT_PRO_CACHE_MASK_DRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_DRAM1_S = 3
const DPORT_PRO_CACHE_MASK_IROM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IROM0_S = 2
const DPORT_PRO_CACHE_MASK_IRAM1_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM1_S = 1
const DPORT_PRO_CACHE_MASK_IRAM0_V = 0x1
const DPORT_PRO_CACHE_MASK_IRAM0_S = 0
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_PRO_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_PRO_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_APP_DRAM_HL_V = 0x1
const DPORT_APP_DRAM_HL_S = 14
const DPORT_APP_SLAVE_REQ_V = 0x1
const DPORT_APP_SLAVE_REQ_S = 13
const DPORT_APP_AHB_SPI_REQ_V = 0x1
const DPORT_APP_AHB_SPI_REQ_S = 12
const DPORT_APP_DRAM_SPLIT_V = 0x1
const DPORT_APP_DRAM_SPLIT_S = 11
const DPORT_APP_SINGLE_IRAM_ENA_V = 0x1
const DPORT_APP_SINGLE_IRAM_ENA_S = 10
const DPORT_APP_CACHE_LOCK_3_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_3_EN_S = 9
const DPORT_APP_CACHE_LOCK_2_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_2_EN_S = 8
const DPORT_APP_CACHE_LOCK_1_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_1_EN_S = 7
const DPORT_APP_CACHE_LOCK_0_EN_V = 0x1
const DPORT_APP_CACHE_LOCK_0_EN_S = 6
const DPORT_APP_CACHE_FLUSH_DONE_V = 0x1
const DPORT_APP_CACHE_FLUSH_DONE_S = 5
const DPORT_APP_CACHE_FLUSH_ENA_V = 0x1
const DPORT_APP_CACHE_FLUSH_ENA_S = 4
const DPORT_APP_CACHE_ENABLE_V = 0x1
const DPORT_APP_CACHE_ENABLE_S = 3
const DPORT_APP_CACHE_MODE_V = 0x1
const DPORT_APP_CACHE_MODE_S = 2
const DPORT_APP_CACHE_MMU_IA_CLR_V = 0x1
const DPORT_APP_CACHE_MMU_IA_CLR_S = 13
const DPORT_APP_CMMU_PD_V = 0x1
const DPORT_APP_CMMU_PD_S = 12
const DPORT_APP_CMMU_FORCE_ON_V = 0x1
const DPORT_APP_CMMU_FORCE_ON_S = 11
const DPORT_APP_CMMU_FLASH_PAGE_MODE = 0x00000003
const DPORT_APP_CMMU_FLASH_PAGE_MODE_V = 0x3
const DPORT_APP_CMMU_FLASH_PAGE_MODE_S = 9
const DPORT_APP_CMMU_SRAM_PAGE_MODE = 0x00000007
const DPORT_APP_CMMU_SRAM_PAGE_MODE_V = 0x7
const DPORT_APP_CMMU_SRAM_PAGE_MODE_S = 6
const DPORT_APP_CACHE_MASK_OPSDRAM_V = 0x1
const DPORT_APP_CACHE_MASK_OPSDRAM_S = 5
const DPORT_APP_CACHE_MASK_DROM0_V = 0x1
const DPORT_APP_CACHE_MASK_DROM0_S = 4
const DPORT_APP_CACHE_MASK_DRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_DRAM1_S = 3
const DPORT_APP_CACHE_MASK_IROM0_V = 0x1
const DPORT_APP_CACHE_MASK_IROM0_S = 2
const DPORT_APP_CACHE_MASK_IRAM1_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM1_S = 1
const DPORT_APP_CACHE_MASK_IRAM0_V = 0x1
const DPORT_APP_CACHE_MASK_IRAM0_S = 0
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_0_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_0_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_1_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_1_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_2_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_2_ADDR_PRE_S = 0
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MAX_S = 18
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN = 0x0000000F
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_V = 0xF
const DPORT_APP_CACHE_LOCK_3_ADDR_MIN_S = 14
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE = 0x00003FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_V = 0x3FFF
const DPORT_APP_CACHE_LOCK_3_ADDR_PRE_S = 0
const DPORT_TRACEMEM_MUX_MODE = 0x00000003
const DPORT_TRACEMEM_MUX_MODE_V = 0x3
const DPORT_TRACEMEM_MUX_MODE_S = 0
const DPORT_PRO_TRACEMEM_ENA_V = 0x1
const DPORT_PRO_TRACEMEM_ENA_S = 0
const DPORT_APP_TRACEMEM_ENA_V = 0x1
const DPORT_APP_TRACEMEM_ENA_S = 0
const DPORT_CACHE_MUX_MODE = 0x00000003
const DPORT_CACHE_MUX_MODE_V = 0x3
const DPORT_CACHE_MUX_MODE_S = 0
const DPORT_IMMU_PAGE_MODE = 0x00000003
const DPORT_IMMU_PAGE_MODE_V = 0x3
const DPORT_IMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_IMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_IMMU_ENA_S = 0
const DPORT_DMMU_PAGE_MODE = 0x00000003
const DPORT_DMMU_PAGE_MODE_V = 0x3
const DPORT_DMMU_PAGE_MODE_S = 1
const DPORT_INTERNAL_SRAM_DMMU_ENA_V = 0x1
const DPORT_INTERNAL_SRAM_DMMU_ENA_S = 0
const DPORT_APP_ROM_MPU_ENA_V = 0x1
const DPORT_APP_ROM_MPU_ENA_S = 2
const DPORT_PRO_ROM_MPU_ENA_V = 0x1
const DPORT_PRO_ROM_MPU_ENA_S = 1
const DPORT_SHARE_ROM_MPU_ENA_V = 0x1
const DPORT_SHARE_ROM_MPU_ENA_S = 0
const DPORT_LSLP_MEM_PD_MASK_V = 0x1
const DPORT_LSLP_MEM_PD_MASK_S = 0
const DPORT_SHARE_ROM_PD = 0x0000003F
const DPORT_SHARE_ROM_PD_V = 0x3F
const DPORT_SHARE_ROM_PD_S = 2
const DPORT_APP_ROM_PD_V = 0x1
const DPORT_APP_ROM_PD_S = 1
const DPORT_PRO_ROM_PD_V = 0x1
const DPORT_PRO_ROM_PD_S = 0
const DPORT_SHARE_ROM_FO = 0x0000003F
const DPORT_SHARE_ROM_FO_V = 0x3F
const DPORT_SHARE_ROM_FO_S = 2
const DPORT_APP_ROM_FO_V = 0x1
const DPORT_APP_ROM_FO_S = 1
const DPORT_PRO_ROM_FO_V = 0x1
const DPORT_PRO_ROM_FO_S = 0
const DPORT_SRAM_PD_0 = 0xFFFFFFFF
const DPORT_SRAM_PD_0_V = 0xFFFFFFFF
const DPORT_SRAM_PD_0_S = 0
const DPORT_SRAM_PD_1_V = 0x1
const DPORT_SRAM_PD_1_S = 0
const DPORT_SRAM_FO_0 = 0xFFFFFFFF
const DPORT_SRAM_FO_0_V = 0xFFFFFFFF
const DPORT_SRAM_FO_0_S = 0
const DPORT_SRAM_FO_1_V = 0x1
const DPORT_SRAM_FO_1_S = 0
const DPORT_MAC_DUMP_MODE = 0x00000003
const DPORT_MAC_DUMP_MODE_V = 0x3
const DPORT_MAC_DUMP_MODE_S = 5
const DPORT_MASK_AHB_V = 0x1
const DPORT_MASK_AHB_S = 4
const DPORT_MASK_APP_DRAM_V = 0x1
const DPORT_MASK_APP_DRAM_S = 3
const DPORT_MASK_PRO_DRAM_V = 0x1
const DPORT_MASK_PRO_DRAM_S = 2
const DPORT_MASK_APP_IRAM_V = 0x1
const DPORT_MASK_APP_IRAM_S = 1
const DPORT_MASK_PRO_IRAM_V = 0x1
const DPORT_MASK_PRO_IRAM_S = 0
const DPORT_APP_CACHE_TAG_PD_V = 0x1
const DPORT_APP_CACHE_TAG_PD_S = 9
const DPORT_APP_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_APP_CACHE_TAG_FORCE_ON_S = 8
const DPORT_PRO_CACHE_TAG_PD_V = 0x1
const DPORT_PRO_CACHE_TAG_PD_S = 1
const DPORT_PRO_CACHE_TAG_FORCE_ON_V = 0x1
const DPORT_PRO_CACHE_TAG_FORCE_ON_S = 0
const DPORT_AHB_LITE_SDHOST_PID_REG = 0x00000007
const DPORT_AHB_LITE_SDHOST_PID_REG_V = 0x7
const DPORT_AHB_LITE_SDHOST_PID_REG_S = 11
const DPORT_AHB_LITE_MASK_APPDPORT_V = 0x1
const DPORT_AHB_LITE_MASK_APPDPORT_S = 10
const DPORT_AHB_LITE_MASK_PRODPORT_V = 0x1
const DPORT_AHB_LITE_MASK_PRODPORT_S = 9
const DPORT_AHB_LITE_MASK_SDIO_V = 0x1
const DPORT_AHB_LITE_MASK_SDIO_S = 8
const DPORT_AHB_LITE_MASK_APP_V = 0x1
const DPORT_AHB_LITE_MASK_APP_S = 4
const DPORT_AHB_LITE_MASK_PRO_V = 0x1
const DPORT_AHB_LITE_MASK_PRO_S = 0
const DPORT_AHB_ACCESS_GRANT_0 = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_V = 0xFFFFFFFF
const DPORT_AHB_ACCESS_GRANT_0_S = 0
const DPORT_AHB_ACCESS_GRANT_1 = 0x000001FF
const DPORT_AHB_ACCESS_GRANT_1_V = 0x1FF
const DPORT_AHB_ACCESS_GRANT_1_S = 0
const DPORT_LINK_DEVICE_SEL = 0x000000FF
const DPORT_LINK_DEVICE_SEL_V = 0xFF
const DPORT_LINK_DEVICE_SEL_S = 8
const DPORT_PERI_IO_SWAP = 0x000000FF
const DPORT_PERI_IO_SWAP_V = 0xFF
const DPORT_PERI_IO_SWAP_S = 0
const DPORT_PERIP_CLK_EN = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_V = 0xFFFFFFFF
const DPORT_PERIP_CLK_EN_S = 0
const DPORT_PERIP_RST = 0xFFFFFFFF
const DPORT_PERIP_RST_V = 0xFFFFFFFF
const DPORT_PERIP_RST_S = 0
const DPORT_SPI_DECRYPT_ENABLE_V = 0x1
const DPORT_SPI_DECRYPT_ENABLE_S = 12
const DPORT_SPI_ENCRYPT_ENABLE_V = 0x1
const DPORT_SPI_ENCRYPT_ENABLE_S = 8
const DPORT_SLAVE_SPI_MASK_APP_V = 0x1
const DPORT_SLAVE_SPI_MASK_APP_S = 4
const DPORT_SLAVE_SPI_MASK_PRO_V = 0x1
const DPORT_SLAVE_SPI_MASK_PRO_S = 0
const DPORT_WIFI_CLK_EN = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_V = 0xFFFFFFFF
const DPORT_WIFI_CLK_EN_S = 0
const DPORT_WIFI_CLK_WIFI_EN = 0x00000406
const DPORT_WIFI_CLK_WIFI_EN_V = 0x406
const DPORT_WIFI_CLK_WIFI_EN_S = 0
const DPORT_WIFI_CLK_BT_EN = 0x61
const DPORT_WIFI_CLK_BT_EN_V = 0x61
const DPORT_WIFI_CLK_BT_EN_S = 11
const DPORT_WIFI_CLK_WIFI_BT_COMMON_M = 0x000003c9
const DPORT_BTEXTWAKEUP_REQ_V = 0x1
const DPORT_BTEXTWAKEUP_REQ_S = 12
const DPORT_BT_LPCK_DIV_NUM = 0x00000FFF
const DPORT_BT_LPCK_DIV_NUM_V = 0xFFF
const DPORT_BT_LPCK_DIV_NUM_S = 0
const DPORT_LPCLK_SEL_XTAL32K_V = 0x1
const DPORT_LPCLK_SEL_XTAL32K_S = 27
const DPORT_LPCLK_SEL_XTAL_V = 0x1
const DPORT_LPCLK_SEL_XTAL_S = 26
const DPORT_LPCLK_SEL_8M_V = 0x1
const DPORT_LPCLK_SEL_8M_S = 25
const DPORT_LPCLK_SEL_RTC_SLOW_V = 0x1
const DPORT_LPCLK_SEL_RTC_SLOW_S = 24
const DPORT_BT_LPCK_DIV_A = 0x00000FFF
const DPORT_BT_LPCK_DIV_A_V = 0xFFF
const DPORT_BT_LPCK_DIV_A_S = 12
const DPORT_BT_LPCK_DIV_B = 0x00000FFF
const DPORT_BT_LPCK_DIV_B_V = 0xFFF
const DPORT_BT_LPCK_DIV_B_S = 0
const DPORT_CPU_INTR_FROM_CPU_0_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_0_S = 0
const DPORT_CPU_INTR_FROM_CPU_1_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_1_S = 0
const DPORT_CPU_INTR_FROM_CPU_2_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_2_S = 0
const DPORT_CPU_INTR_FROM_CPU_3_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_3_S = 0
const DPORT_PRO_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_0_S = 0
const DPORT_PRO_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_1_S = 0
const DPORT_PRO_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_PRO_INTR_STATUS_2_S = 0
const DPORT_APP_INTR_STATUS_0 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_0_S = 0
const DPORT_APP_INTR_STATUS_1 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_1_S = 0
const DPORT_APP_INTR_STATUS_2 = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_V = 0xFFFFFFFF
const DPORT_APP_INTR_STATUS_2_S = 0
const DPORT_PRO_MAC_INTR_MAP = 0x0000001F
const DPORT_PRO_MAC_INTR_MAP_V = 0x1F
const DPORT_PRO_MAC_INTR_MAP_S = 0
const DPORT_PRO_MAC_NMI_MAP = 0x0000001F
const DPORT_PRO_MAC_NMI_MAP_V = 0x1F
const DPORT_PRO_MAC_NMI_MAP_S = 0
const DPORT_PRO_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BB_INT_MAP_S = 0
const DPORT_PRO_BT_MAC_INT_MAP = 0x0000001F
const DPORT_PRO_BT_MAC_INT_MAP_V = 0x1F
const DPORT_PRO_BT_MAC_INT_MAP_S = 0
const DPORT_PRO_BT_BB_INT_MAP = 0x0000001F
const DPORT_PRO_BT_BB_INT_MAP_V = 0x1F
const DPORT_PRO_BT_BB_INT_MAP_S = 0
const DPORT_PRO_BT_BB_NMI_MAP = 0x0000001F
const DPORT_PRO_BT_BB_NMI_MAP_V = 0x1F
const DPORT_PRO_BT_BB_NMI_MAP_S = 0
const DPORT_PRO_RWBT_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBT_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBT_IRQ_MAP_S = 0
const DPORT_PRO_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_PRO_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_PRO_RWBLE_IRQ_MAP_S = 0
const DPORT_PRO_RWBT_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBT_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBT_NMI_MAP_S = 0
const DPORT_PRO_RWBLE_NMI_MAP = 0x0000001F
const DPORT_PRO_RWBLE_NMI_MAP_V = 0x1F
const DPORT_PRO_RWBLE_NMI_MAP_S = 0
const DPORT_PRO_SLC0_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC0_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC0_INTR_MAP_S = 0
const DPORT_PRO_SLC1_INTR_MAP = 0x0000001F
const DPORT_PRO_SLC1_INTR_MAP_V = 0x1F
const DPORT_PRO_SLC1_INTR_MAP_S = 0
const DPORT_PRO_UHCI0_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI0_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI0_INTR_MAP_S = 0
const DPORT_PRO_UHCI1_INTR_MAP = 0x0000001F
const DPORT_PRO_UHCI1_INTR_MAP_V = 0x1F
const DPORT_PRO_UHCI1_INTR_MAP_S = 0
const DPORT_PRO_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_MAP_S = 0
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP = 0x0000001F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_V = 0x1F
const DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_PRO_SPI_INTR_0_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_0_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_0_MAP_S = 0
const DPORT_PRO_SPI_INTR_1_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_1_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_1_MAP_S = 0
const DPORT_PRO_SPI_INTR_2_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_2_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_2_MAP_S = 0
const DPORT_PRO_SPI_INTR_3_MAP = 0x0000001F
const DPORT_PRO_SPI_INTR_3_MAP_V = 0x1F
const DPORT_PRO_SPI_INTR_3_MAP_S = 0
const DPORT_PRO_I2S0_INT_MAP = 0x0000001F
const DPORT_PRO_I2S0_INT_MAP_V = 0x1F
const DPORT_PRO_I2S0_INT_MAP_S = 0
const DPORT_PRO_I2S1_INT_MAP = 0x0000001F
const DPORT_PRO_I2S1_INT_MAP_V = 0x1F
const DPORT_PRO_I2S1_INT_MAP_S = 0
const DPORT_PRO_UART_INTR_MAP = 0x0000001F
const DPORT_PRO_UART_INTR_MAP_V = 0x1F
const DPORT_PRO_UART_INTR_MAP_S = 0
const DPORT_PRO_UART1_INTR_MAP = 0x0000001F
const DPORT_PRO_UART1_INTR_MAP_V = 0x1F
const DPORT_PRO_UART1_INTR_MAP_S = 0
const DPORT_PRO_UART2_INTR_MAP = 0x0000001F
const DPORT_PRO_UART2_INTR_MAP_V = 0x1F
const DPORT_PRO_UART2_INTR_MAP_S = 0
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_PRO_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_PRO_EMAC_INT_MAP = 0x0000001F
const DPORT_PRO_EMAC_INT_MAP_V = 0x1F
const DPORT_PRO_EMAC_INT_MAP_S = 0
const DPORT_PRO_PWM0_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM0_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM0_INTR_MAP_S = 0
const DPORT_PRO_PWM1_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM1_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM1_INTR_MAP_S = 0
const DPORT_PRO_PWM2_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM2_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM2_INTR_MAP_S = 0
const DPORT_PRO_PWM3_INTR_MAP = 0x0000001F
const DPORT_PRO_PWM3_INTR_MAP_V = 0x1F
const DPORT_PRO_PWM3_INTR_MAP_S = 0
const DPORT_PRO_LEDC_INT_MAP = 0x0000001F
const DPORT_PRO_LEDC_INT_MAP_V = 0x1F
const DPORT_PRO_LEDC_INT_MAP_S = 0
const DPORT_PRO_EFUSE_INT_MAP = 0x0000001F
const DPORT_PRO_EFUSE_INT_MAP_V = 0x1F
const DPORT_PRO_EFUSE_INT_MAP_S = 0
const DPORT_PRO_CAN_INT_MAP = 0x0000001F
const DPORT_PRO_CAN_INT_MAP_V = 0x1F
const DPORT_PRO_CAN_INT_MAP_S = 0
const DPORT_PRO_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_PRO_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_PRO_RTC_CORE_INTR_MAP_S = 0
const DPORT_PRO_RMT_INTR_MAP = 0x0000001F
const DPORT_PRO_RMT_INTR_MAP_V = 0x1F
const DPORT_PRO_RMT_INTR_MAP_S = 0
const DPORT_PRO_PCNT_INTR_MAP = 0x0000001F
const DPORT_PRO_PCNT_INTR_MAP_V = 0x1F
const DPORT_PRO_PCNT_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT0_INTR_MAP_S = 0
const DPORT_PRO_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_PRO_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_PRO_I2C_EXT1_INTR_MAP_S = 0
const DPORT_PRO_RSA_INTR_MAP = 0x0000001F
const DPORT_PRO_RSA_INTR_MAP_V = 0x1F
const DPORT_PRO_RSA_INTR_MAP_S = 0
const DPORT_PRO_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI1_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI2_DMA_INT_MAP_S = 0
const DPORT_PRO_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_PRO_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_PRO_SPI3_DMA_INT_MAP_S = 0
const DPORT_PRO_WDG_INT_MAP = 0x0000001F
const DPORT_PRO_WDG_INT_MAP_V = 0x1F
const DPORT_PRO_WDG_INT_MAP_S = 0
const DPORT_PRO_TIMER_INT1_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT1_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT1_MAP_S = 0
const DPORT_PRO_TIMER_INT2_MAP = 0x0000001F
const DPORT_PRO_TIMER_INT2_MAP_V = 0x1F
const DPORT_PRO_TIMER_INT2_MAP_S = 0
const DPORT_PRO_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_PRO_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_PRO_MMU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MMU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MMU_IA_INT_MAP_S = 0
const DPORT_PRO_MPU_IA_INT_MAP = 0x0000001F
const DPORT_PRO_MPU_IA_INT_MAP_V = 0x1F
const DPORT_PRO_MPU_IA_INT_MAP_S = 0
const DPORT_PRO_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_PRO_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_PRO_CACHE_IA_INT_MAP_S = 0
const DPORT_APP_MAC_INTR_MAP = 0x0000001F
const DPORT_APP_MAC_INTR_MAP_V = 0x1F
const DPORT_APP_MAC_INTR_MAP_S = 0
const DPORT_APP_MAC_NMI_MAP = 0x0000001F
const DPORT_APP_MAC_NMI_MAP_V = 0x1F
const DPORT_APP_MAC_NMI_MAP_S = 0
const DPORT_APP_BB_INT_MAP = 0x0000001F
const DPORT_APP_BB_INT_MAP_V = 0x1F
const DPORT_APP_BB_INT_MAP_S = 0
const DPORT_APP_BT_MAC_INT_MAP = 0x0000001F
const DPORT_APP_BT_MAC_INT_MAP_V = 0x1F
const DPORT_APP_BT_MAC_INT_MAP_S = 0
const DPORT_APP_BT_BB_INT_MAP = 0x0000001F
const DPORT_APP_BT_BB_INT_MAP_V = 0x1F
const DPORT_APP_BT_BB_INT_MAP_S = 0
const DPORT_APP_BT_BB_NMI_MAP = 0x0000001F
const DPORT_APP_BT_BB_NMI_MAP_V = 0x1F
const DPORT_APP_BT_BB_NMI_MAP_S = 0
const DPORT_APP_RWBT_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBT_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBT_IRQ_MAP_S = 0
const DPORT_APP_RWBLE_IRQ_MAP = 0x0000001F
const DPORT_APP_RWBLE_IRQ_MAP_V = 0x1F
const DPORT_APP_RWBLE_IRQ_MAP_S = 0
const DPORT_APP_RWBT_NMI_MAP = 0x0000001F
const DPORT_APP_RWBT_NMI_MAP_V = 0x1F
const DPORT_APP_RWBT_NMI_MAP_S = 0
const DPORT_APP_RWBLE_NMI_MAP = 0x0000001F
const DPORT_APP_RWBLE_NMI_MAP_V = 0x1F
const DPORT_APP_RWBLE_NMI_MAP_S = 0
const DPORT_APP_SLC0_INTR_MAP = 0x0000001F
const DPORT_APP_SLC0_INTR_MAP_V = 0x1F
const DPORT_APP_SLC0_INTR_MAP_S = 0
const DPORT_APP_SLC1_INTR_MAP = 0x0000001F
const DPORT_APP_SLC1_INTR_MAP_V = 0x1F
const DPORT_APP_SLC1_INTR_MAP_S = 0
const DPORT_APP_UHCI0_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI0_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI0_INTR_MAP_S = 0
const DPORT_APP_UHCI1_INTR_MAP = 0x0000001F
const DPORT_APP_UHCI1_INTR_MAP_V = 0x1F
const DPORT_APP_UHCI1_INTR_MAP_S = 0
const DPORT_APP_TG_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T0_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_T1_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_LEVEL_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_LEVEL_INT_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_MAP_S = 0
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP = 0x0000001F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_V = 0x1F
const DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_0_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_1_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_2_MAP_S = 0
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const DPORT_APP_CPU_INTR_FROM_CPU_3_MAP_S = 0
const DPORT_APP_SPI_INTR_0_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_0_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_0_MAP_S = 0
const DPORT_APP_SPI_INTR_1_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_1_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_1_MAP_S = 0
const DPORT_APP_SPI_INTR_2_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_2_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_2_MAP_S = 0
const DPORT_APP_SPI_INTR_3_MAP = 0x0000001F
const DPORT_APP_SPI_INTR_3_MAP_V = 0x1F
const DPORT_APP_SPI_INTR_3_MAP_S = 0
const DPORT_APP_I2S0_INT_MAP = 0x0000001F
const DPORT_APP_I2S0_INT_MAP_V = 0x1F
const DPORT_APP_I2S0_INT_MAP_S = 0
const DPORT_APP_I2S1_INT_MAP = 0x0000001F
const DPORT_APP_I2S1_INT_MAP_V = 0x1F
const DPORT_APP_I2S1_INT_MAP_S = 0
const DPORT_APP_UART_INTR_MAP = 0x0000001F
const DPORT_APP_UART_INTR_MAP_V = 0x1F
const DPORT_APP_UART_INTR_MAP_S = 0
const DPORT_APP_UART1_INTR_MAP = 0x0000001F
const DPORT_APP_UART1_INTR_MAP_V = 0x1F
const DPORT_APP_UART1_INTR_MAP_S = 0
const DPORT_APP_UART2_INTR_MAP = 0x0000001F
const DPORT_APP_UART2_INTR_MAP_V = 0x1F
const DPORT_APP_UART2_INTR_MAP_S = 0
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP = 0x0000001F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_V = 0x1F
const DPORT_APP_SDIO_HOST_INTERRUPT_MAP_S = 0
const DPORT_APP_EMAC_INT_MAP = 0x0000001F
const DPORT_APP_EMAC_INT_MAP_V = 0x1F
const DPORT_APP_EMAC_INT_MAP_S = 0
const DPORT_APP_PWM0_INTR_MAP = 0x0000001F
const DPORT_APP_PWM0_INTR_MAP_V = 0x1F
const DPORT_APP_PWM0_INTR_MAP_S = 0
const DPORT_APP_PWM1_INTR_MAP = 0x0000001F
const DPORT_APP_PWM1_INTR_MAP_V = 0x1F
const DPORT_APP_PWM1_INTR_MAP_S = 0
const DPORT_APP_PWM2_INTR_MAP = 0x0000001F
const DPORT_APP_PWM2_INTR_MAP_V = 0x1F
const DPORT_APP_PWM2_INTR_MAP_S = 0
const DPORT_APP_PWM3_INTR_MAP = 0x0000001F
const DPORT_APP_PWM3_INTR_MAP_V = 0x1F
const DPORT_APP_PWM3_INTR_MAP_S = 0
const DPORT_APP_LEDC_INT_MAP = 0x0000001F
const DPORT_APP_LEDC_INT_MAP_V = 0x1F
const DPORT_APP_LEDC_INT_MAP_S = 0
const DPORT_APP_EFUSE_INT_MAP = 0x0000001F
const DPORT_APP_EFUSE_INT_MAP_V = 0x1F
const DPORT_APP_EFUSE_INT_MAP_S = 0
const DPORT_APP_CAN_INT_MAP = 0x0000001F
const DPORT_APP_CAN_INT_MAP_V = 0x1F
const DPORT_APP_CAN_INT_MAP_S = 0
const DPORT_APP_RTC_CORE_INTR_MAP = 0x0000001F
const DPORT_APP_RTC_CORE_INTR_MAP_V = 0x1F
const DPORT_APP_RTC_CORE_INTR_MAP_S = 0
const DPORT_APP_RMT_INTR_MAP = 0x0000001F
const DPORT_APP_RMT_INTR_MAP_V = 0x1F
const DPORT_APP_RMT_INTR_MAP_S = 0
const DPORT_APP_PCNT_INTR_MAP = 0x0000001F
const DPORT_APP_PCNT_INTR_MAP_V = 0x1F
const DPORT_APP_PCNT_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT0_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT0_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT0_INTR_MAP_S = 0
const DPORT_APP_I2C_EXT1_INTR_MAP = 0x0000001F
const DPORT_APP_I2C_EXT1_INTR_MAP_V = 0x1F
const DPORT_APP_I2C_EXT1_INTR_MAP_S = 0
const DPORT_APP_RSA_INTR_MAP = 0x0000001F
const DPORT_APP_RSA_INTR_MAP_V = 0x1F
const DPORT_APP_RSA_INTR_MAP_S = 0
const DPORT_APP_SPI1_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI1_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI1_DMA_INT_MAP_S = 0
const DPORT_APP_SPI2_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI2_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI2_DMA_INT_MAP_S = 0
const DPORT_APP_SPI3_DMA_INT_MAP = 0x0000001F
const DPORT_APP_SPI3_DMA_INT_MAP_V = 0x1F
const DPORT_APP_SPI3_DMA_INT_MAP_S = 0
const DPORT_APP_WDG_INT_MAP = 0x0000001F
const DPORT_APP_WDG_INT_MAP_V = 0x1F
const DPORT_APP_WDG_INT_MAP_S = 0
const DPORT_APP_TIMER_INT1_MAP = 0x0000001F
const DPORT_APP_TIMER_INT1_MAP_V = 0x1F
const DPORT_APP_TIMER_INT1_MAP_S = 0
const DPORT_APP_TIMER_INT2_MAP = 0x0000001F
const DPORT_APP_TIMER_INT2_MAP_V = 0x1F
const DPORT_APP_TIMER_INT2_MAP_S = 0
const DPORT_APP_TG_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T0_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T0_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_T1_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_T1_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_WDT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_WDT_EDGE_INT_MAP_S = 0
const DPORT_APP_TG1_LACT_EDGE_INT_MAP = 0x0000001F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_V = 0x1F
const DPORT_APP_TG1_LACT_EDGE_INT_MAP_S = 0
const DPORT_APP_MMU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MMU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MMU_IA_INT_MAP_S = 0
const DPORT_APP_MPU_IA_INT_MAP = 0x0000001F
const DPORT_APP_MPU_IA_INT_MAP_V = 0x1F
const DPORT_APP_MPU_IA_INT_MAP_S = 0
const DPORT_APP_CACHE_IA_INT_MAP = 0x0000001F
const DPORT_APP_CACHE_IA_INT_MAP_V = 0x1F
const DPORT_APP_CACHE_IA_INT_MAP_S = 0
const DPORT_UART_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_GPIO_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_GPIO_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_FE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_FE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_FE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RTC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RTC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RTC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_IOMUX_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_IOMUX_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WDG_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WDG_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WDG_ACCESS_GRANT_CONFIG_S = 0
const DPORT_HINF_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_HINF_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_HINF_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_MISC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_MISC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_MISC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2C_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2C_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2C_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTBUFFER_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UHCI0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UHCI0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLCHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RMT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RMT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RMT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PCNT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PCNT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SLC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SLC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SLC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_LEDC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_LEDC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EFUSE_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EFUSE_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BB_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BB_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BB_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM0_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM0_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG_S = 0
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SPI3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SPI3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_APBCTRL_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2CEXT1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_SDIOHOST_ACCESS_GRANT_CONFIG_S = 0
const DPORT_EMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_EMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_CAN_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_CAN_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_CAN_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_I2S1_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_I2S1_ACCESS_GRANT_CONFIG_S = 0
const DPORT_UART2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_UART2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_UART2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM2_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM2_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWM3_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWM3_ACCESS_GRANT_CONFIG_S = 0
const DPORT_RWBT_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_RWBT_ACCESS_GRANT_CONFIG_S = 0
const DPORT_BTMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_BTMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_WIFIMAC_ACCESS_GRANT_CONFIG_S = 0
const DPORT_PWR_ACCESS_GRANT_CONFIG = 0x0000003F
const DPORT_PWR_ACCESS_GRANT_CONFIG_V = 0x3F
const DPORT_PWR_ACCESS_GRANT_CONFIG_S = 0
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MULTI_HIT_S = 26
const DPORT_INTERNAL_SRAM_IA = 0x00000FFF
const DPORT_INTERNAL_SRAM_IA_V = 0xFFF
const DPORT_INTERNAL_SRAM_IA_S = 14
const DPORT_INTERNAL_SRAM_MMU_AD = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_AD_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_AD_S = 10
const DPORT_SHARE_ROM_IA = 0x0000000F
const DPORT_SHARE_ROM_IA_V = 0xF
const DPORT_SHARE_ROM_IA_S = 6
const DPORT_SHARE_ROM_MPU_AD = 0x00000003
const DPORT_SHARE_ROM_MPU_AD_V = 0x3
const DPORT_SHARE_ROM_MPU_AD_S = 4
const DPORT_APP_ROM_IA_V = 0x1
const DPORT_APP_ROM_IA_S = 3
const DPORT_APP_ROM_MPU_AD_V = 0x1
const DPORT_APP_ROM_MPU_AD_S = 2
const DPORT_PRO_ROM_IA_V = 0x1
const DPORT_PRO_ROM_IA_S = 1
const DPORT_PRO_ROM_MPU_AD_V = 0x1
const DPORT_PRO_ROM_MPU_AD_S = 0
const DPORT_AHBLITE_IA_V = 0x1
const DPORT_AHBLITE_IA_S = 10
const DPORT_AHBLITE_ACCESS_DENY_V = 0x1
const DPORT_AHBLITE_ACCESS_DENY_S = 9
const DPORT_AHB_ACCESS_DENY_V = 0x1
const DPORT_AHB_ACCESS_DENY_S = 8
const DPORT_PIDGEN_IA = 0x00000003
const DPORT_PIDGEN_IA_V = 0x3
const DPORT_PIDGEN_IA_S = 6
const DPORT_ARB_IA = 0x00000003
const DPORT_ARB_IA_V = 0x3
const DPORT_ARB_IA_S = 4
const DPORT_INTERNAL_SRAM_MMU_MISS = 0x0000000F
const DPORT_INTERNAL_SRAM_MMU_MISS_V = 0xF
const DPORT_INTERNAL_SRAM_MMU_MISS_S = 0
const DPORT_PRO_RX_END_V = 0x1
const DPORT_PRO_RX_END_S = 23
const DPORT_PRO_SLAVE_WDATA_V_V = 0x1
const DPORT_PRO_SLAVE_WDATA_V_S = 22
const DPORT_PRO_SLAVE_WR_V = 0x1
const DPORT_PRO_SLAVE_WR_S = 21
const DPORT_PRO_TX_END_V = 0x1
const DPORT_PRO_TX_END_S = 20
const DPORT_PRO_WR_BAK_TO_READ_V = 0x1
const DPORT_PRO_WR_BAK_TO_READ_S = 19
const DPORT_PRO_CACHE_STATE = 0x00000FFF
const DPORT_PRO_CACHE_STATE_V = 0xFFF
const DPORT_PRO_CACHE_STATE_S = 7
const DPORT_PRO_CACHE_IA = 0x0000003F
const DPORT_PRO_CACHE_IA_V = 0x3F
const DPORT_PRO_CACHE_IA_S = 1
const DPORT_PRO_CACHE_MMU_IA_V = 0x1
const DPORT_PRO_CACHE_MMU_IA_S = 0
const DPORT_PRO_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_PRO_CTAG_RAM_RDATA_S = 0
const DPORT_PRO_CACHE_VADDR = 0x07FFFFFF
const DPORT_PRO_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_PRO_CACHE_VADDR_S = 0
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_PRO_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_PRO_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_PRO_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_PRO_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_PRO_MMU_RDATA = 0x000001FF
const DPORT_PRO_MMU_RDATA_V = 0x1FF
const DPORT_PRO_MMU_RDATA_S = 0
const DPORT_PRO_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DRAM1ADDR0_IA_S = 0
const DPORT_PRO_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_PRO_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_PRO_DROM0ADDR0_IA_S = 0
const DPORT_PRO_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM0ADDR_IA_S = 0
const DPORT_PRO_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_PRO_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IRAM1ADDR_IA_S = 0
const DPORT_PRO_IROM0ADDR_IA = 0x000FFFFF
const DPORT_PRO_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_PRO_IROM0ADDR_IA_S = 0
const DPORT_PRO_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_PRO_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_PRO_OPSDRAMADDR_IA_S = 0
const DPORT_APP_RX_END_V = 0x1
const DPORT_APP_RX_END_S = 23
const DPORT_APP_SLAVE_WDATA_V_V = 0x1
const DPORT_APP_SLAVE_WDATA_V_S = 22
const DPORT_APP_SLAVE_WR_V = 0x1
const DPORT_APP_SLAVE_WR_S = 21
const DPORT_APP_TX_END_V = 0x1
const DPORT_APP_TX_END_S = 20
const DPORT_APP_WR_BAK_TO_READ_V = 0x1
const DPORT_APP_WR_BAK_TO_READ_S = 19
const DPORT_APP_CACHE_STATE = 0x00000FFF
const DPORT_APP_CACHE_STATE_V = 0xFFF
const DPORT_APP_CACHE_STATE_S = 7
const DPORT_APP_CACHE_IA = 0x0000003F
const DPORT_APP_CACHE_IA_V = 0x3F
const DPORT_APP_CACHE_IA_S = 1
const DPORT_APP_CACHE_MMU_IA_V = 0x1
const DPORT_APP_CACHE_MMU_IA_S = 0
const DPORT_APP_CTAG_RAM_RDATA = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_V = 0xFFFFFFFF
const DPORT_APP_CTAG_RAM_RDATA_S = 0
const DPORT_APP_CACHE_VADDR = 0x07FFFFFF
const DPORT_APP_CACHE_VADDR_V = 0x7FFFFFF
const DPORT_APP_CACHE_VADDR_S = 0
const DPORT_APP_CACHE_IRAM0_PID_ERROR_V = 0x1
const DPORT_APP_CACHE_IRAM0_PID_ERROR_S = 15
const DPORT_APP_CPU_DISABLED_CACHE_IA = 0x0000003F
const DPORT_APP_CPU_DISABLED_CACHE_IA_V = 0x3F
const DPORT_APP_CPU_DISABLED_CACHE_IA_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_OPPOSITE_S = 9
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DRAM1_S = 10
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IROM0_S = 11
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM1_S = 12
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_IRAM0_S = 13
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_V = 1
const DPORT_APP_CPU_DISABLED_CACHE_IA_DROM0_S = 14
const DPORT_APP_MMU_RDATA = 0x000001FF
const DPORT_APP_MMU_RDATA_V = 0x1FF
const DPORT_APP_MMU_RDATA_S = 0
const DPORT_APP_DRAM1ADDR0_IA = 0x000FFFFF
const DPORT_APP_DRAM1ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DRAM1ADDR0_IA_S = 0
const DPORT_APP_DROM0ADDR0_IA = 0x000FFFFF
const DPORT_APP_DROM0ADDR0_IA_V = 0xFFFFF
const DPORT_APP_DROM0ADDR0_IA_S = 0
const DPORT_APP_IRAM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM0ADDR_IA_S = 0
const DPORT_APP_IRAM1ADDR_IA = 0x000FFFFF
const DPORT_APP_IRAM1ADDR_IA_V = 0xFFFFF
const DPORT_APP_IRAM1ADDR_IA_S = 0
const DPORT_APP_IROM0ADDR_IA = 0x000FFFFF
const DPORT_APP_IROM0ADDR_IA_V = 0xFFFFF
const DPORT_APP_IROM0ADDR_IA_S = 0
const DPORT_APP_OPSDRAMADDR_IA = 0x000FFFFF
const DPORT_APP_OPSDRAMADDR_IA_V = 0xFFFFF
const DPORT_APP_OPSDRAMADDR_IA_S = 0
const DPORT_PRO_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_PRO_CPU_PDEBUG_ENABLE_S = 8
const DPORT_PRO_CPU_RECORD_DISABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_DISABLE_S = 4
const DPORT_PRO_CPU_RECORD_ENABLE_V = 0x1
const DPORT_PRO_CPU_RECORD_ENABLE_S = 0
const DPORT_PRO_CPU_RECORDING_V = 0x1
const DPORT_PRO_CPU_RECORDING_S = 0
const DPORT_RECORD_PRO_PID = 0x00000007
const DPORT_RECORD_PRO_PID_V = 0x7
const DPORT_RECORD_PRO_PID_S = 0
const DPORT_RECORD_PRO_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGINST_S = 0
const DPORT_RECORD_PDEBUGINST_SZ_V = 0xFF
const DPORT_RECORD_PDEBUGINST_SZ_S = 0
const DPORT_RECORD_PDEBUGINST_ISRC_V = 0x07
const DPORT_RECORD_PDEBUGINST_ISRC_S = 12
const DPORT_RECORD_PDEBUGINST_CINTL_V = 0x0F
const DPORT_RECORD_PDEBUGINST_CINTL_S = 24
const DPORT_RECORD_PRO_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_PRO_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_PRO_PDEBUGSTATUS_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_PSO = 0x00
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DEP = 0x02
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_CTL = 0x04
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ICM = 0x08
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DCM = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC0 = 0x10
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_EXC1 = 0x11
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_RPL = 0x14
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLB = 0x18
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_ITLBM = 0x1A
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLB = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_DTLBM = 0x1E
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_STALL = 0x20
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_HWMEC = 0x24
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_WAITI = 0x28
const DPORT_RECORD_PDEBUGSTATUS_BBCAUSE_OTHER = 0x3C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_V = 0x3F
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S = 0
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_JX = 0x00
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALLX = 0x04
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CRET = 0x08
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_ERET = 0x0C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_B = 0x10
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_J = 0x14
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_CALL = 0x18
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_BN = 0x1C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_LOOP = 0x20
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_S32C1I = 0x24
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WXSR2LB = 0x28
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_WSR2MMID = 0x2C
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWXSR = 0x30
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_RWER = 0x34
const DPORT_RECORD_PDEBUGSTATUS_INSNTYPE_DEF = 0x3C
const DPORT_RECORD_PRO_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGDATA_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_V = 0x3F
const DPORT_RECORD_PDEBUGDATA_EXCCAUSE_S = 16
const DPORT_RECORD_PDEBUGDATA_EXCVEC_V = 0x1F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_S = 0
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NONE = 0x00
const DPORT_RECORD_PDEBUGDATA_EXCVEC_RST = 0x01
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBG = 0x02
const DPORT_RECORD_PDEBUGDATA_EXCVEC_NMI = 0x03
const DPORT_RECORD_PDEBUGDATA_EXCVEC_USR = 0x04
const DPORT_RECORD_PDEBUGDATA_EXCVEC_KRNL = 0x05
const DPORT_RECORD_PDEBUGDATA_EXCVEC_DBL = 0x06
const DPORT_RECORD_PDEBUGDATA_EXCVEC_EMEM = 0x07
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF4 = 0x0A
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF4 = 0x0B
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF8 = 0x0C
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF8 = 0x0D
const DPORT_RECORD_PDEBUGDATA_EXCVEC_OVF12 = 0x0E
const DPORT_RECORD_PDEBUGDATA_EXCVEC_UNF12 = 0x0F
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT2 = 0x10
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT3 = 0x11
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT4 = 0x12
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT5 = 0x13
const DPORT_RECORD_PDEBUGDATA_EXCVEC_INT6 = 0x14
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_V = 0xFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_SR_S = 0
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_V = 0xFFF
const DPORT_RECORD_PDEBUGDATA_INSNTYPE_ER_S = 2
const DPORT_RECORD_PRO_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGPC_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S = 0
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_NONE = 0x00
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_ITLBR = 0x01
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_DTLBR = 0x02
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_LD = 0x05
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_STR = 0x06
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_L32R = 0x08
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_S32CLI1 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_CTI = 0x0C
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWXSR = 0x0E
const DPORT_RECORD_PDEBUGLS0STAT_TYPE_RWER = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_SZ_S = 4
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_V = 0x03
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_S = 17
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_NONE = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_SHARED = 0x1
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_EXCL = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_STCOH_MOD = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_V = 0x0F
const DPORT_RECORD_PDEBUGLS0STAT_TGT_S = 20
const DPORT_RECORD_PDEBUGLS0STAT_TGT_EXT = 0x0
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM0 = 0x2
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IRAM1 = 0x3
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM0 = 0x4
const DPORT_RECORD_PDEBUGLS0STAT_TGT_IROM1 = 0x5
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM0 = 0x0A
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DRAM1 = 0x0B
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM0 = 0xE
const DPORT_RECORD_PDEBUGLS0STAT_TGT_DROM1 = 0xF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_PRO_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_PRO_PDEBUGLS0DATA_S = 0
const DPORT_APP_CPU_PDEBUG_ENABLE_V = 0x1
const DPORT_APP_CPU_PDEBUG_ENABLE_S = 8
const DPORT_APP_CPU_RECORD_DISABLE_V = 0x1
const DPORT_APP_CPU_RECORD_DISABLE_S = 4
const DPORT_APP_CPU_RECORD_ENABLE_V = 0x1
const DPORT_APP_CPU_RECORD_ENABLE_S = 0
const DPORT_APP_CPU_RECORDING_V = 0x1
const DPORT_APP_CPU_RECORDING_S = 0
const DPORT_RECORD_APP_PID = 0x00000007
const DPORT_RECORD_APP_PID_V = 0x7
const DPORT_RECORD_APP_PID_S = 0
const DPORT_RECORD_APP_PDEBUGINST = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGINST_S = 0
const DPORT_RECORD_APP_PDEBUGSTATUS = 0x000000FF
const DPORT_RECORD_APP_PDEBUGSTATUS_V = 0xFF
const DPORT_RECORD_APP_PDEBUGSTATUS_S = 0
const DPORT_RECORD_APP_PDEBUGDATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGDATA_S = 0
const DPORT_RECORD_APP_PDEBUGPC = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGPC_S = 0
const DPORT_RECORD_APP_PDEBUGLS0STAT = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0STAT_S = 0
const DPORT_RECORD_APP_PDEBUGLS0ADDR = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0ADDR_S = 0
const DPORT_RECORD_APP_PDEBUGLS0DATA = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_V = 0xFFFFFFFF
const DPORT_RECORD_APP_PDEBUGLS0DATA_S = 0
const DPORT_RSA_PD_V = 0x1
const DPORT_RSA_PD_S = 0
const DPORT_ROM_MPU_TABLE0 = 0x00000003
const DPORT_ROM_MPU_TABLE0_V = 0x3
const DPORT_ROM_MPU_TABLE0_S = 0
const DPORT_ROM_MPU_TABLE1 = 0x00000003
const DPORT_ROM_MPU_TABLE1_V = 0x3
const DPORT_ROM_MPU_TABLE1_S = 0
const DPORT_ROM_MPU_TABLE2 = 0x00000003
const DPORT_ROM_MPU_TABLE2_V = 0x3
const DPORT_ROM_MPU_TABLE2_S = 0
const DPORT_ROM_MPU_TABLE3 = 0x00000003
const DPORT_ROM_MPU_TABLE3_V = 0x3
const DPORT_ROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE0 = 0x00000003
const DPORT_SHROM_MPU_TABLE0_V = 0x3
const DPORT_SHROM_MPU_TABLE0_S = 0
const DPORT_SHROM_MPU_TABLE1 = 0x00000003
const DPORT_SHROM_MPU_TABLE1_V = 0x3
const DPORT_SHROM_MPU_TABLE1_S = 0
const DPORT_SHROM_MPU_TABLE2 = 0x00000003
const DPORT_SHROM_MPU_TABLE2_V = 0x3
const DPORT_SHROM_MPU_TABLE2_S = 0
const DPORT_SHROM_MPU_TABLE3 = 0x00000003
const DPORT_SHROM_MPU_TABLE3_V = 0x3
const DPORT_SHROM_MPU_TABLE3_S = 0
const DPORT_SHROM_MPU_TABLE4 = 0x00000003
const DPORT_SHROM_MPU_TABLE4_V = 0x3
const DPORT_SHROM_MPU_TABLE4_S = 0
const DPORT_SHROM_MPU_TABLE5 = 0x00000003
const DPORT_SHROM_MPU_TABLE5_V = 0x3
const DPORT_SHROM_MPU_TABLE5_S = 0
const DPORT_SHROM_MPU_TABLE6 = 0x00000003
const DPORT_SHROM_MPU_TABLE6_V = 0x3
const DPORT_SHROM_MPU_TABLE6_S = 0
const DPORT_SHROM_MPU_TABLE7 = 0x00000003
const DPORT_SHROM_MPU_TABLE7_V = 0x3
const DPORT_SHROM_MPU_TABLE7_S = 0
const DPORT_SHROM_MPU_TABLE8 = 0x00000003
const DPORT_SHROM_MPU_TABLE8_V = 0x3
const DPORT_SHROM_MPU_TABLE8_S = 0
const DPORT_SHROM_MPU_TABLE9 = 0x00000003
const DPORT_SHROM_MPU_TABLE9_V = 0x3
const DPORT_SHROM_MPU_TABLE9_S = 0
const DPORT_SHROM_MPU_TABLE10 = 0x00000003
const DPORT_SHROM_MPU_TABLE10_V = 0x3
const DPORT_SHROM_MPU_TABLE10_S = 0
const DPORT_SHROM_MPU_TABLE11 = 0x00000003
const DPORT_SHROM_MPU_TABLE11_V = 0x3
const DPORT_SHROM_MPU_TABLE11_S = 0
const DPORT_SHROM_MPU_TABLE12 = 0x00000003
const DPORT_SHROM_MPU_TABLE12_V = 0x3
const DPORT_SHROM_MPU_TABLE12_S = 0
const DPORT_SHROM_MPU_TABLE13 = 0x00000003
const DPORT_SHROM_MPU_TABLE13_V = 0x3
const DPORT_SHROM_MPU_TABLE13_S = 0
const DPORT_SHROM_MPU_TABLE14 = 0x00000003
const DPORT_SHROM_MPU_TABLE14_V = 0x3
const DPORT_SHROM_MPU_TABLE14_S = 0
const DPORT_SHROM_MPU_TABLE15 = 0x00000003
const DPORT_SHROM_MPU_TABLE15_V = 0x3
const DPORT_SHROM_MPU_TABLE15_S = 0
const DPORT_SHROM_MPU_TABLE16 = 0x00000003
const DPORT_SHROM_MPU_TABLE16_V = 0x3
const DPORT_SHROM_MPU_TABLE16_S = 0
const DPORT_SHROM_MPU_TABLE17 = 0x00000003
const DPORT_SHROM_MPU_TABLE17_V = 0x3
const DPORT_SHROM_MPU_TABLE17_S = 0
const DPORT_SHROM_MPU_TABLE18 = 0x00000003
const DPORT_SHROM_MPU_TABLE18_V = 0x3
const DPORT_SHROM_MPU_TABLE18_S = 0
const DPORT_SHROM_MPU_TABLE19 = 0x00000003
const DPORT_SHROM_MPU_TABLE19_V = 0x3
const DPORT_SHROM_MPU_TABLE19_S = 0
const DPORT_SHROM_MPU_TABLE20 = 0x00000003
const DPORT_SHROM_MPU_TABLE20_V = 0x3
const DPORT_SHROM_MPU_TABLE20_S = 0
const DPORT_SHROM_MPU_TABLE21 = 0x00000003
const DPORT_SHROM_MPU_TABLE21_V = 0x3
const DPORT_SHROM_MPU_TABLE21_S = 0
const DPORT_SHROM_MPU_TABLE22 = 0x00000003
const DPORT_SHROM_MPU_TABLE22_V = 0x3
const DPORT_SHROM_MPU_TABLE22_S = 0
const DPORT_SHROM_MPU_TABLE23 = 0x00000003
const DPORT_SHROM_MPU_TABLE23_V = 0x3
const DPORT_SHROM_MPU_TABLE23_S = 0
const DPORT_IMMU_TABLE0 = 0x0000007F
const DPORT_IMMU_TABLE0_V = 0x7F
const DPORT_IMMU_TABLE0_S = 0
const DPORT_IMMU_TABLE1 = 0x0000007F
const DPORT_IMMU_TABLE1_V = 0x7F
const DPORT_IMMU_TABLE1_S = 0
const DPORT_IMMU_TABLE2 = 0x0000007F
const DPORT_IMMU_TABLE2_V = 0x7F
const DPORT_IMMU_TABLE2_S = 0
const DPORT_IMMU_TABLE3 = 0x0000007F
const DPORT_IMMU_TABLE3_V = 0x7F
const DPORT_IMMU_TABLE3_S = 0
const DPORT_IMMU_TABLE4 = 0x0000007F
const DPORT_IMMU_TABLE4_V = 0x7F
const DPORT_IMMU_TABLE4_S = 0
const DPORT_IMMU_TABLE5 = 0x0000007F
const DPORT_IMMU_TABLE5_V = 0x7F
const DPORT_IMMU_TABLE5_S = 0
const DPORT_IMMU_TABLE6 = 0x0000007F
const DPORT_IMMU_TABLE6_V = 0x7F
const DPORT_IMMU_TABLE6_S = 0
const DPORT_IMMU_TABLE7 = 0x0000007F
const DPORT_IMMU_TABLE7_V = 0x7F
const DPORT_IMMU_TABLE7_S = 0
const DPORT_IMMU_TABLE8 = 0x0000007F
const DPORT_IMMU_TABLE8_V = 0x7F
const DPORT_IMMU_TABLE8_S = 0
const DPORT_IMMU_TABLE9 = 0x0000007F
const DPORT_IMMU_TABLE9_V = 0x7F
const DPORT_IMMU_TABLE9_S = 0
const DPORT_IMMU_TABLE10 = 0x0000007F
const DPORT_IMMU_TABLE10_V = 0x7F
const DPORT_IMMU_TABLE10_S = 0
const DPORT_IMMU_TABLE11 = 0x0000007F
const DPORT_IMMU_TABLE11_V = 0x7F
const DPORT_IMMU_TABLE11_S = 0
const DPORT_IMMU_TABLE12 = 0x0000007F
const DPORT_IMMU_TABLE12_V = 0x7F
const DPORT_IMMU_TABLE12_S = 0
const DPORT_IMMU_TABLE13 = 0x0000007F
const DPORT_IMMU_TABLE13_V = 0x7F
const DPORT_IMMU_TABLE13_S = 0
const DPORT_IMMU_TABLE14 = 0x0000007F
const DPORT_IMMU_TABLE14_V = 0x7F
const DPORT_IMMU_TABLE14_S = 0
const DPORT_IMMU_TABLE15 = 0x0000007F
const DPORT_IMMU_TABLE15_V = 0x7F
const DPORT_IMMU_TABLE15_S = 0
const DPORT_DMMU_TABLE0 = 0x0000007F
const DPORT_DMMU_TABLE0_V = 0x7F
const DPORT_DMMU_TABLE0_S = 0
const DPORT_DMMU_TABLE1 = 0x0000007F
const DPORT_DMMU_TABLE1_V = 0x7F
const DPORT_DMMU_TABLE1_S = 0
const DPORT_DMMU_TABLE2 = 0x0000007F
const DPORT_DMMU_TABLE2_V = 0x7F
const DPORT_DMMU_TABLE2_S = 0
const DPORT_DMMU_TABLE3 = 0x0000007F
const DPORT_DMMU_TABLE3_V = 0x7F
const DPORT_DMMU_TABLE3_S = 0
const DPORT_DMMU_TABLE4 = 0x0000007F
const DPORT_DMMU_TABLE4_V = 0x7F
const DPORT_DMMU_TABLE4_S = 0
const DPORT_DMMU_TABLE5 = 0x0000007F
const DPORT_DMMU_TABLE5_V = 0x7F
const DPORT_DMMU_TABLE5_S = 0
const DPORT_DMMU_TABLE6 = 0x0000007F
const DPORT_DMMU_TABLE6_V = 0x7F
const DPORT_DMMU_TABLE6_S = 0
const DPORT_DMMU_TABLE7 = 0x0000007F
const DPORT_DMMU_TABLE7_V = 0x7F
const DPORT_DMMU_TABLE7_S = 0
const DPORT_DMMU_TABLE8 = 0x0000007F
const DPORT_DMMU_TABLE8_V = 0x7F
const DPORT_DMMU_TABLE8_S = 0
const DPORT_DMMU_TABLE9 = 0x0000007F
const DPORT_DMMU_TABLE9_V = 0x7F
const DPORT_DMMU_TABLE9_S = 0
const DPORT_DMMU_TABLE10 = 0x0000007F
const DPORT_DMMU_TABLE10_V = 0x7F
const DPORT_DMMU_TABLE10_S = 0
const DPORT_DMMU_TABLE11 = 0x0000007F
const DPORT_DMMU_TABLE11_V = 0x7F
const DPORT_DMMU_TABLE11_S = 0
const DPORT_DMMU_TABLE12 = 0x0000007F
const DPORT_DMMU_TABLE12_V = 0x7F
const DPORT_DMMU_TABLE12_S = 0
const DPORT_DMMU_TABLE13 = 0x0000007F
const DPORT_DMMU_TABLE13_V = 0x7F
const DPORT_DMMU_TABLE13_S = 0
const DPORT_DMMU_TABLE14 = 0x0000007F
const DPORT_DMMU_TABLE14_V = 0x7F
const DPORT_DMMU_TABLE14_S = 0
const DPORT_DMMU_TABLE15 = 0x0000007F
const DPORT_DMMU_TABLE15_V = 0x7F
const DPORT_DMMU_TABLE15_S = 0
const DPORT_PRO_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_PRO_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_PRO_INTRUSION_RECORD = 0x0000000F
const DPORT_PRO_INTRUSION_RECORD_V = 0xF
const DPORT_PRO_INTRUSION_RECORD_S = 0
const DPORT_APP_INTRUSION_RECORD_RESET_N_V = 0x1
const DPORT_APP_INTRUSION_RECORD_RESET_N_S = 0
const DPORT_APP_INTRUSION_RECORD = 0x0000000F
const DPORT_APP_INTRUSION_RECORD_V = 0xF
const DPORT_APP_INTRUSION_RECORD_S = 0
const DPORT_PBUS_MEM_FORCE_PD_V = 0x1
const DPORT_PBUS_MEM_FORCE_PD_S = 3
const DPORT_PBUS_MEM_FORCE_PU_V = 0x1
const DPORT_PBUS_MEM_FORCE_PU_S = 2
const DPORT_AGC_MEM_FORCE_PD_V = 0x1
const DPORT_AGC_MEM_FORCE_PD_S = 1
const DPORT_AGC_MEM_FORCE_PU_V = 0x1
const DPORT_AGC_MEM_FORCE_PU_S = 0
const DPORT_MMU_IA_INT_EN = 0x00FFFFFF
const DPORT_MMU_IA_INT_EN_V = 0xFFFFFF
const DPORT_MMU_IA_INT_EN_S = 0
const DPORT_MPU_IA_INT_EN = 0x0001FFFF
const DPORT_MPU_IA_INT_EN_V = 0x1FFFF
const DPORT_MPU_IA_INT_EN_S = 0
const DPORT_CACHE_IA_INT_EN = 0x0FFFFFFF
const DPORT_CACHE_IA_INT_EN_V = 0xFFFFFFF
const DPORT_CACHE_IA_INT_EN_S = 0
const DPORT_SW_BOOTLOADER_SEL_V = 0x1
const DPORT_SW_BOOTLOADER_SEL_S = 0
const DPORT_SPI3_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI3_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI3_DMA_CHAN_SEL_S = 4
const DPORT_SPI2_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI2_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI2_DMA_CHAN_SEL_S = 2
const DPORT_SPI1_DMA_CHAN_SEL = 0x00000003
const DPORT_SPI1_DMA_CHAN_SEL_V = 0x3
const DPORT_SPI1_DMA_CHAN_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_SEL = 0x00000003
const DPORT_PRO_OUT_VECBASE_SEL_V = 0x3
const DPORT_PRO_OUT_VECBASE_SEL_S = 0
const DPORT_PRO_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_PRO_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_PRO_OUT_VECBASE_REG_S = 0
const DPORT_APP_OUT_VECBASE_SEL = 0x00000003
const DPORT_APP_OUT_VECBASE_SEL_V = 0x3
const DPORT_APP_OUT_VECBASE_SEL_S = 0
const DPORT_APP_OUT_VECBASE_REG = 0x003FFFFF
const DPORT_APP_OUT_VECBASE_REG_V = 0x3FFFFF
const DPORT_APP_OUT_VECBASE_REG_S = 0
const DPORT_DATE = 0x0FFFFFFF
const DPORT_DATE_V = 0xFFFFFFF
const DPORT_DATE_S = 0
const DPORT_DPORT_DATE_VERSION = 0x1605190
const DPORT_FLASH_MMU_TABLE_SIZE = 0x100
const DPORT_FLASH_MMU_TABLE_INVALID_VAL = 0x100
const DPORT_MMU_ADDRESS_MASK = 0xff
const TRACEMEM_MUX_PROBLK0_APPBLK1 = 0
const TRACEMEM_MUX_BLK0_ONLY = 1
const TRACEMEM_MUX_BLK1_ONLY = 2
const TRACEMEM_MUX_PROBLK1_APPBLK0 = 3
const SOC_CLK_RC_FAST_FREQ_APPROX = 8500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 150000
const SOC_CLK_XTAL32K_FREQ_APPROX = 32768

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type PtrdiffT c.Int
type WcharT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int
type X__gnucVaList c.Pointer
type FposT X_fposT
type OffT X__offT
type UInt8T X__uint8T
type UInt16T X__uint16T
type UInt32T X__uint32T
type UInt64T X__uint64T
type RegisterT X__intptrT
type X__sigsetT c.Ulong
type SusecondsT X__susecondsT
type TimeT X__intLeast64T

type Timeval struct {
	TvSec  TimeT
	TvUsec SusecondsT
}

type Timespec struct {
	TvSec  TimeT
	TvNsec c.Long
}

type Itimerspec struct {
	ItInterval Timespec
	ItValue    Timespec
}
type SigsetT X__sigsetT
type X__fdMask c.Ulong
type FdMask X__fdMask

type FdSet struct {
	X__fdsBits [1]X__fdMask
}
type InAddrT X__uint32T
type InPortT X__uint16T
type URegisterT X__uintptrT
type UChar c.Char
type UShort uint16
type UInt c.Uint
type ULong c.Ulong
type Ushort uint16
type Uint c.Uint
type Ulong c.Ulong
type BlkcntT X__blkcntT
type BlksizeT X__blksizeT
type ClockT c.Ulong
type DaddrT X__daddrT
type CaddrT *c.Char
type FsblkcntT X__fsblkcntT
type FsfilcntT X__fsfilcntT
type IdT X__idT
type InoT X__inoT
type DevT X__devT
type UidT X__uidT
type GidT X__gidT
type PidT X__pidT
type KeyT X__keyT
type ModeT X__modeT
type NlinkT X__nlinkT
type ClockidT X__clockidT
type TimerT X__timerT
type UsecondsT X__usecondsT
type SbintimeT X__int64T

type SchedParam struct {
	SchedPriority c.Int
}
type PthreadT X__uint32T

type PthreadAttrT struct {
	IsInitialized   c.Int
	Stackaddr       c.Pointer
	Stacksize       c.Int
	Contentionscope c.Int
	Inheritsched    c.Int
	Schedpolicy     c.Int
	Schedparam      SchedParam
	Detachstate     c.Int
}
type PthreadMutexT X__uint32T

type PthreadMutexattrT struct {
	IsInitialized c.Int
	Type          c.Int
	Recursive     c.Int
}
type PthreadCondT X__uint32T

type PthreadCondattrT struct {
	IsInitialized c.Int
	Clock         ClockT
}
type PthreadKeyT X__uint32T

type PthreadOnceT struct {
	IsInitialized c.Int
	InitExecuted  c.Int
}
type PthreadRwlockT X__uint32T

type PthreadRwlockattrT struct {
	IsInitialized c.Int
}

type Tm struct {
	TmSec   c.Int
	TmMin   c.Int
	TmHour  c.Int
	TmMday  c.Int
	TmMon   c.Int
	TmYear  c.Int
	TmWday  c.Int
	TmYday  c.Int
	TmIsdst c.Int
}

type Sigval struct {
	SivalPtr c.Pointer
}

type Sigevent struct {
	SigevNotify           c.Int
	SigevSigno            c.Int
	SigevValue            Sigval
	SigevNotifyFunction   c.Pointer
	SigevNotifyAttributes *PthreadAttrT
}

type SiginfoT struct {
	SiSigno c.Int
	SiCode  c.Int
	SiValue Sigval
}

// llgo:type C
type X_sigFuncPtr func(c.Int)

type Sigaction struct {
	SaHandler X_sigFuncPtr
	SaMask    SigsetT
	SaFlags   c.Int
}

type Sigaltstack struct {
	SsSp    c.Pointer
	SsFlags c.Int
	SsSize  c.SizeT
}
type StackT Sigaltstack
type SigAtomicT c.Int
type SigT X_sigFuncPtr

type Stat struct {
	Unused [8]uint8
}

type Tms struct {
	Unused [8]uint8
}

type Timezone struct {
	Unused [8]uint8
}
type ErrorT c.Int

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_SDIO       SocResetReasonT = 6
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_MWDT1      SocResetReasonT = 8
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU1_MWDT1      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU1_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_CPU1_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_CPU1_CPU0       SocResetReasonT = 14
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
)

// llgo:type C
type EspIpcIsrFuncT func(c.Pointer)
type PeriphInterrputT c.Int

const (
	ETS_WIFI_MAC_INTR_SOURCE       PeriphInterrputT = 0
	ETS_WIFI_MAC_NMI_SOURCE        PeriphInterrputT = 1
	ETS_WIFI_BB_INTR_SOURCE        PeriphInterrputT = 2
	ETS_BT_MAC_INTR_SOURCE         PeriphInterrputT = 3
	ETS_BT_BB_INTR_SOURCE          PeriphInterrputT = 4
	ETS_BT_BB_NMI_SOURCE           PeriphInterrputT = 5
	ETS_RWBT_INTR_SOURCE           PeriphInterrputT = 6
	ETS_RWBLE_INTR_SOURCE          PeriphInterrputT = 7
	ETS_RWBT_NMI_SOURCE            PeriphInterrputT = 8
	ETS_RWBLE_NMI_SOURCE           PeriphInterrputT = 9
	ETS_SLC0_INTR_SOURCE           PeriphInterrputT = 10
	ETS_SLC1_INTR_SOURCE           PeriphInterrputT = 11
	ETS_UHCI0_INTR_SOURCE          PeriphInterrputT = 12
	ETS_UHCI1_INTR_SOURCE          PeriphInterrputT = 13
	ETS_TG0_T0_LEVEL_INTR_SOURCE   PeriphInterrputT = 14
	ETS_TG0_T1_LEVEL_INTR_SOURCE   PeriphInterrputT = 15
	ETS_TG0_WDT_LEVEL_INTR_SOURCE  PeriphInterrputT = 16
	ETS_TG0_LACT_LEVEL_INTR_SOURCE PeriphInterrputT = 17
	ETS_TG1_T0_LEVEL_INTR_SOURCE   PeriphInterrputT = 18
	ETS_TG1_T1_LEVEL_INTR_SOURCE   PeriphInterrputT = 19
	ETS_TG1_WDT_LEVEL_INTR_SOURCE  PeriphInterrputT = 20
	ETS_TG1_LACT_LEVEL_INTR_SOURCE PeriphInterrputT = 21
	ETS_GPIO_INTR_SOURCE           PeriphInterrputT = 22
	ETS_GPIO_NMI_SOURCE            PeriphInterrputT = 23
	ETS_FROM_CPU_INTR0_SOURCE      PeriphInterrputT = 24
	ETS_FROM_CPU_INTR1_SOURCE      PeriphInterrputT = 25
	ETS_FROM_CPU_INTR2_SOURCE      PeriphInterrputT = 26
	ETS_FROM_CPU_INTR3_SOURCE      PeriphInterrputT = 27
	ETS_SPI0_INTR_SOURCE           PeriphInterrputT = 28
	ETS_SPI1_INTR_SOURCE           PeriphInterrputT = 29
	ETS_SPI2_INTR_SOURCE           PeriphInterrputT = 30
	ETS_SPI3_INTR_SOURCE           PeriphInterrputT = 31
	ETS_I2S0_INTR_SOURCE           PeriphInterrputT = 32
	ETS_I2S1_INTR_SOURCE           PeriphInterrputT = 33
	ETS_UART0_INTR_SOURCE          PeriphInterrputT = 34
	ETS_UART1_INTR_SOURCE          PeriphInterrputT = 35
	ETS_UART2_INTR_SOURCE          PeriphInterrputT = 36
	ETS_SDIO_HOST_INTR_SOURCE      PeriphInterrputT = 37
	ETS_ETH_MAC_INTR_SOURCE        PeriphInterrputT = 38
	ETS_PWM0_INTR_SOURCE           PeriphInterrputT = 39
	ETS_PWM1_INTR_SOURCE           PeriphInterrputT = 40
	ETS_LEDC_INTR_SOURCE           PeriphInterrputT = 43
	ETS_EFUSE_INTR_SOURCE          PeriphInterrputT = 44
	ETS_TWAI_INTR_SOURCE           PeriphInterrputT = 45
	ETS_RTC_CORE_INTR_SOURCE       PeriphInterrputT = 46
	ETS_RMT_INTR_SOURCE            PeriphInterrputT = 47
	ETS_PCNT_INTR_SOURCE           PeriphInterrputT = 48
	ETS_I2C_EXT0_INTR_SOURCE       PeriphInterrputT = 49
	ETS_I2C_EXT1_INTR_SOURCE       PeriphInterrputT = 50
	ETS_RSA_INTR_SOURCE            PeriphInterrputT = 51
	ETS_SPI1_DMA_INTR_SOURCE       PeriphInterrputT = 52
	ETS_SPI2_DMA_INTR_SOURCE       PeriphInterrputT = 53
	ETS_SPI3_DMA_INTR_SOURCE       PeriphInterrputT = 54
	ETS_WDT_INTR_SOURCE            PeriphInterrputT = 55
	ETS_TIMER1_INTR_SOURCE         PeriphInterrputT = 56
	ETS_TIMER2_INTR_SOURCE         PeriphInterrputT = 57
	ETS_TG0_T0_EDGE_INTR_SOURCE    PeriphInterrputT = 58
	ETS_TG0_T1_EDGE_INTR_SOURCE    PeriphInterrputT = 59
	ETS_TG0_WDT_EDGE_INTR_SOURCE   PeriphInterrputT = 60
	ETS_TG0_LACT_EDGE_INTR_SOURCE  PeriphInterrputT = 61
	ETS_TG1_T0_EDGE_INTR_SOURCE    PeriphInterrputT = 62
	ETS_TG1_T1_EDGE_INTR_SOURCE    PeriphInterrputT = 63
	ETS_TG1_WDT_EDGE_INTR_SOURCE   PeriphInterrputT = 64
	ETS_TG1_LACT_EDGE_INTR_SOURCE  PeriphInterrputT = 65
	ETS_MMU_IA_INTR_SOURCE         PeriphInterrputT = 66
	ETS_MPU_IA_INTR_SOURCE         PeriphInterrputT = 67
	ETS_CACHE_IA_INTR_SOURCE       PeriphInterrputT = 68
	ETS_MAX_INTR_SOURCE            PeriphInterrputT = 69
)

type UartDevS struct {
	Fifo struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	ClkDiv struct {
		Val c.Uint32T
	}
	AutoBaud struct {
		Val c.Uint32T
	}
	Status struct {
		Val c.Uint32T
	}
	Conf0 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	Lowpulse struct {
		Val c.Uint32T
	}
	Highpulse struct {
		Val c.Uint32T
	}
	RxdCnt struct {
		Val c.Uint32T
	}
	FlowConf struct {
		Val c.Uint32T
	}
	SleepConf struct {
		Val c.Uint32T
	}
	SwfcConf struct {
		Val c.Uint32T
	}
	IdleConf struct {
		Val c.Uint32T
	}
	Rs485Conf struct {
		Val c.Uint32T
	}
	AtCmdPrecnt struct {
		Val c.Uint32T
	}
	AtCmdPostcnt struct {
		Val c.Uint32T
	}
	AtCmdGaptout struct {
		Val c.Uint32T
	}
	AtCmdChar struct {
		Val c.Uint32T
	}
	MemConf struct {
		Val c.Uint32T
	}
	MemTxStatus struct {
		Val c.Uint32T
	}
	MemRxStatus struct {
		Val c.Uint32T
	}
	MemCntStatus struct {
		Val c.Uint32T
	}
	Pospulse struct {
		Val c.Uint32T
	}
	Negpulse struct {
		Val c.Uint32T
	}
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Date       c.Uint32T
	Id         c.Uint32T
}
type UartDevT UartDevS

type UartPeriphSigT struct {
	DefaultGpio c.Int32T
	IomuxFunc   c.Int32T
	Input       c.Uint32T
	Signal      c.Uint32T
}

type UartSignalConnT struct {
	Pins [4]UartPeriphSigT
	Irq  c.Uint8T
}
type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL    SocRootClkT = 2
	SOC_ROOT_CLK_EXT_XTAL32K SocRootClkT = 3
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL    SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL     SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_APLL    SocCpuClkSrcT = 3
	SOC_CPU_CLK_SRC_INVALID SocCpuClkSrcT = 4
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW      SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_XTAL32K      SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_INVALID      SocRtcSlowClkSrcT = 3
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_XTAL_D4  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 2
)

type SocXtalFreqT c.Int

const (
	SOC_XTAL_FREQ_AUTO SocXtalFreqT = 0
	SOC_XTAL_FREQ_24M  SocXtalFreqT = 24
	SOC_XTAL_FREQ_26M  SocXtalFreqT = 26
	SOC_XTAL_FREQ_40M  SocXtalFreqT = 40
)

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU          SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST     SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW     SocModuleClkT = 3
	SOC_MOD_CLK_APB          SocModuleClkT = 4
	SOC_MOD_CLK_PLL_D2       SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F160M    SocModuleClkT = 6
	SOC_MOD_CLK_XTAL32K      SocModuleClkT = 7
	SOC_MOD_CLK_RC_FAST      SocModuleClkT = 8
	SOC_MOD_CLK_RC_FAST_D256 SocModuleClkT = 9
	SOC_MOD_CLK_XTAL         SocModuleClkT = 10
	SOC_MOD_CLK_REF_TICK     SocModuleClkT = 11
	SOC_MOD_CLK_APLL         SocModuleClkT = 12
	SOC_MOD_CLK_INVALID      SocModuleClkT = 13
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 10
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 10
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_APB     SocPeriphGptimerClkSrcT = 4
	GPTIMER_CLK_SRC_DEFAULT SocPeriphGptimerClkSrcT = 4
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_APB     SocPeriphTgClkSrcLegacyT = 4
	TIMER_SRC_CLK_DEFAULT SocPeriphTgClkSrcLegacyT = 4
)

type SocPeriphLcdClkSrcT c.Int

const (
	LCD_CLK_SRC_PLL160M SocPeriphLcdClkSrcT = 6
	LCD_CLK_SRC_DEFAULT SocPeriphLcdClkSrcT = 6
)

type SocPeriphRmtClkSrcT c.Int

const (
	RMT_CLK_SRC_APB      SocPeriphRmtClkSrcT = 4
	RMT_CLK_SRC_REF_TICK SocPeriphRmtClkSrcT = 11
	RMT_CLK_SRC_DEFAULT  SocPeriphRmtClkSrcT = 4
)

type SocPeriphRmtClkSrcLegacyT c.Int

const (
	RMT_BASECLK_APB     SocPeriphRmtClkSrcLegacyT = 4
	RMT_BASECLK_REF     SocPeriphRmtClkSrcLegacyT = 11
	RMT_BASECLK_DEFAULT SocPeriphRmtClkSrcLegacyT = 4
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_APB      SocPeriphUartClkSrcLegacyT = 4
	UART_SCLK_REF_TICK SocPeriphUartClkSrcLegacyT = 11
	UART_SCLK_DEFAULT  SocPeriphUartClkSrcLegacyT = 4
)

type SocPeriphMcpwmTimerClkSrcT c.Int

const (
	MCPWM_TIMER_CLK_SRC_PLL160M SocPeriphMcpwmTimerClkSrcT = 6
	MCPWM_TIMER_CLK_SRC_DEFAULT SocPeriphMcpwmTimerClkSrcT = 6
)

type SocPeriphMcpwmCaptureClkSrcT c.Int

const (
	MCPWM_CAPTURE_CLK_SRC_APB     SocPeriphMcpwmCaptureClkSrcT = 4
	MCPWM_CAPTURE_CLK_SRC_DEFAULT SocPeriphMcpwmCaptureClkSrcT = 4
)

type SocPeriphMcpwmCarrierClkSrcT c.Int

const (
	MCPWM_CARRIER_CLK_SRC_PLL160M SocPeriphMcpwmCarrierClkSrcT = 6
	MCPWM_CARRIER_CLK_SRC_DEFAULT SocPeriphMcpwmCarrierClkSrcT = 6
)

type SocPeriphI2sClkSrcT c.Int

const (
	I2S_CLK_SRC_DEFAULT  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_160M SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_APLL     SocPeriphI2sClkSrcT = 12
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_APB     SocPeriphI2cClkSrcT = 4
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 4
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_APB     SocPeriphSpiClkSrcT = 4
)

type SocPeriphSdmClkSrcT c.Int

const (
	SDM_CLK_SRC_APB     SocPeriphSdmClkSrcT = 4
	SDM_CLK_SRC_DEFAULT SocPeriphSdmClkSrcT = 4
)

type SocPeriphDacDigiClkSrcT c.Int

const (
	DAC_DIGI_CLK_SRC_PLLD2   SocPeriphDacDigiClkSrcT = 5
	DAC_DIGI_CLK_SRC_APLL    SocPeriphDacDigiClkSrcT = 12
	DAC_DIGI_CLK_SRC_DEFAULT SocPeriphDacDigiClkSrcT = 5
)

type SocPeriphDacCosineClkSrcT c.Int

const (
	DAC_COSINE_CLK_SRC_RTC_FAST SocPeriphDacCosineClkSrcT = 2
	DAC_COSINE_CLK_SRC_DEFAULT  SocPeriphDacCosineClkSrcT = 2
)

type SocPeriphTwaiClkSrcT c.Int

const (
	TWAI_CLK_SRC_APB     SocPeriphTwaiClkSrcT = 4
	TWAI_CLK_SRC_DEFAULT SocPeriphTwaiClkSrcT = 4
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_PLL_F160M SocPeriphAdcDigiClkSrcT = 6
	ADC_DIGI_CLK_SRC_APLL      SocPeriphAdcDigiClkSrcT = 12
	ADC_DIGI_CLK_SRC_DEFAULT   SocPeriphAdcDigiClkSrcT = 6
)

type SocPeriphAdcRtcClkSrcT c.Int

const (
	ADC_RTC_CLK_SRC_RC_FAST SocPeriphAdcRtcClkSrcT = 8
	ADC_RTC_CLK_SRC_DEFAULT SocPeriphAdcRtcClkSrcT = 8
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_APB     SocPeriphMwdtClkSrcT = 4
	MWDT_CLK_SRC_DEFAULT SocPeriphMwdtClkSrcT = 4
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_APB_CLK     SocPeriphLedcClkSrcLegacyT = 4
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 8
	LEDC_USE_REF_TICK    SocPeriphLedcClkSrcLegacyT = 11
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 8
)

type SocPeriphSdmmcClkSrcT c.Int

const (
	SDMMC_CLK_SRC_DEFAULT SocPeriphSdmmcClkSrcT = 6
	SDMMC_CLK_SRC_PLL160M SocPeriphSdmmcClkSrcT = 6
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_I2S0     SocClkoutSigIdT = 0
	CLKOUT_SIG_PLL      SocClkoutSigIdT = 1
	CLKOUT_SIG_RC_SLOW  SocClkoutSigIdT = 4
	CLKOUT_SIG_XTAL     SocClkoutSigIdT = 5
	CLKOUT_SIG_APLL     SocClkoutSigIdT = 6
	CLKOUT_SIG_REF_TICK SocClkoutSigIdT = 12
	CLKOUT_SIG_PLL_F80M SocClkoutSigIdT = 13
	CLKOUT_SIG_RC_FAST  SocClkoutSigIdT = 14
	CLKOUT_SIG_I2S1     SocClkoutSigIdT = 15
	CLKOUT_SIG_INVALID  SocClkoutSigIdT = 255
)

type UartPortT c.Int

const (
	UART_NUM_0   UartPortT = 0
	UART_NUM_1   UartPortT = 1
	UART_NUM_2   UartPortT = 2
	UART_NUM_MAX UartPortT = 3
)

type UartModeT c.Int

const (
	UART_MODE_UART                   UartModeT = 0
	UART_MODE_RS485_HALF_DUPLEX      UartModeT = 1
	UART_MODE_IRDA                   UartModeT = 2
	UART_MODE_RS485_COLLISION_DETECT UartModeT = 3
	UART_MODE_RS485_APP_CTRL         UartModeT = 4
)

type UartWordLengthT c.Int

const (
	UART_DATA_5_BITS   UartWordLengthT = 0
	UART_DATA_6_BITS   UartWordLengthT = 1
	UART_DATA_7_BITS   UartWordLengthT = 2
	UART_DATA_8_BITS   UartWordLengthT = 3
	UART_DATA_BITS_MAX UartWordLengthT = 4
)

type UartStopBitsT c.Int

const (
	UART_STOP_BITS_1   UartStopBitsT = 1
	UART_STOP_BITS_1_5 UartStopBitsT = 2
	UART_STOP_BITS_2   UartStopBitsT = 3
	UART_STOP_BITS_MAX UartStopBitsT = 4
)

type UartParityT c.Int

const (
	UART_PARITY_DISABLE UartParityT = 0
	UART_PARITY_EVEN    UartParityT = 2
	UART_PARITY_ODD     UartParityT = 3
)

type UartHwFlowcontrolT c.Int

const (
	UART_HW_FLOWCTRL_DISABLE UartHwFlowcontrolT = 0
	UART_HW_FLOWCTRL_RTS     UartHwFlowcontrolT = 1
	UART_HW_FLOWCTRL_CTS     UartHwFlowcontrolT = 2
	UART_HW_FLOWCTRL_CTS_RTS UartHwFlowcontrolT = 3
	UART_HW_FLOWCTRL_MAX     UartHwFlowcontrolT = 4
)

type UartSignalInvT c.Int

const (
	UART_SIGNAL_INV_DISABLE UartSignalInvT = 0
	UART_SIGNAL_IRDA_TX_INV UartSignalInvT = 1
	UART_SIGNAL_IRDA_RX_INV UartSignalInvT = 2
	UART_SIGNAL_RXD_INV     UartSignalInvT = 4
	UART_SIGNAL_CTS_INV     UartSignalInvT = 8
	UART_SIGNAL_DSR_INV     UartSignalInvT = 16
	UART_SIGNAL_TXD_INV     UartSignalInvT = 32
	UART_SIGNAL_RTS_INV     UartSignalInvT = 64
	UART_SIGNAL_DTR_INV     UartSignalInvT = 128
)

type UartSclkT SocPeriphUartClkSrcLegacyT

/**
 * @brief UART AT cmd char configuration parameters
 *        Note that this function may different on different chip. Please refer to the TRM at confirguration.
 */

type UartAtCmdT struct {
	CmdChar  c.Uint8T
	CharNum  c.Uint8T
	GapTout  c.Uint32T
	PreIdle  c.Uint32T
	PostIdle c.Uint32T
}

/**
 * @brief UART software flow control configuration parameters
 */

type UartSwFlowctrlT struct {
	XonChar  c.Uint8T
	XoffChar c.Uint8T
	XonThrd  c.Uint8T
	XoffThrd c.Uint8T
}
type UartIntrT c.Int

const (
	UART_INTR_RXFIFO_FULL      UartIntrT = 1
	UART_INTR_TXFIFO_EMPTY     UartIntrT = 2
	UART_INTR_PARITY_ERR       UartIntrT = 4
	UART_INTR_FRAM_ERR         UartIntrT = 8
	UART_INTR_RXFIFO_OVF       UartIntrT = 16
	UART_INTR_DSR_CHG          UartIntrT = 32
	UART_INTR_CTS_CHG          UartIntrT = 64
	UART_INTR_BRK_DET          UartIntrT = 128
	UART_INTR_RXFIFO_TOUT      UartIntrT = 256
	UART_INTR_SW_XON           UartIntrT = 512
	UART_INTR_SW_XOFF          UartIntrT = 1024
	UART_INTR_GLITCH_DET       UartIntrT = 2048
	UART_INTR_TX_BRK_DONE      UartIntrT = 4096
	UART_INTR_TX_BRK_IDLE      UartIntrT = 8192
	UART_INTR_TX_DONE          UartIntrT = 16384
	UART_INTR_RS485_PARITY_ERR UartIntrT = 32768
	UART_INTR_RS485_FRM_ERR    UartIntrT = 65536
	UART_INTR_RS485_CLASH      UartIntrT = 131072
	UART_INTR_CMD_CHAR_DET     UartIntrT = 262144
)
