
BeckerPioneerFW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800200  00000a62  00000af6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a62  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000071  00800262  00800262  00000b58  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b58  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b88  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00000bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000017db  00000000  00000000  00000eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000103f  00000000  00000000  0000268b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000123b  00000000  00000000  000036ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000874  00000000  00000000  00004908  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009d3  00000000  00000000  0000517c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f58  00000000  00000000  00005b4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000228  00000000  00000000  00006aa7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	65 c0       	rjmp	.+202    	; 0xcc <__ctors_end>
   2:	00 00       	nop
   4:	82 c0       	rjmp	.+260    	; 0x10a <__bad_interrupt>
   6:	00 00       	nop
   8:	80 c0       	rjmp	.+256    	; 0x10a <__bad_interrupt>
   a:	00 00       	nop
   c:	7e c0       	rjmp	.+252    	; 0x10a <__bad_interrupt>
   e:	00 00       	nop
  10:	7c c0       	rjmp	.+248    	; 0x10a <__bad_interrupt>
  12:	00 00       	nop
  14:	7a c0       	rjmp	.+244    	; 0x10a <__bad_interrupt>
  16:	00 00       	nop
  18:	78 c0       	rjmp	.+240    	; 0x10a <__bad_interrupt>
  1a:	00 00       	nop
  1c:	76 c0       	rjmp	.+236    	; 0x10a <__bad_interrupt>
  1e:	00 00       	nop
  20:	74 c0       	rjmp	.+232    	; 0x10a <__bad_interrupt>
  22:	00 00       	nop
  24:	72 c0       	rjmp	.+228    	; 0x10a <__bad_interrupt>
  26:	00 00       	nop
  28:	70 c0       	rjmp	.+224    	; 0x10a <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6e c0       	rjmp	.+220    	; 0x10a <__bad_interrupt>
  2e:	00 00       	nop
  30:	6c c0       	rjmp	.+216    	; 0x10a <__bad_interrupt>
  32:	00 00       	nop
  34:	6a c0       	rjmp	.+212    	; 0x10a <__bad_interrupt>
  36:	00 00       	nop
  38:	68 c0       	rjmp	.+208    	; 0x10a <__bad_interrupt>
  3a:	00 00       	nop
  3c:	66 c0       	rjmp	.+204    	; 0x10a <__bad_interrupt>
  3e:	00 00       	nop
  40:	64 c0       	rjmp	.+200    	; 0x10a <__bad_interrupt>
  42:	00 00       	nop
  44:	62 c0       	rjmp	.+196    	; 0x10a <__bad_interrupt>
  46:	00 00       	nop
  48:	60 c0       	rjmp	.+192    	; 0x10a <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5e c0       	rjmp	.+188    	; 0x10a <__bad_interrupt>
  4e:	00 00       	nop
  50:	5c c0       	rjmp	.+184    	; 0x10a <__bad_interrupt>
  52:	00 00       	nop
  54:	5a c0       	rjmp	.+180    	; 0x10a <__bad_interrupt>
  56:	00 00       	nop
  58:	58 c0       	rjmp	.+176    	; 0x10a <__bad_interrupt>
  5a:	00 00       	nop
  5c:	56 c0       	rjmp	.+172    	; 0x10a <__bad_interrupt>
  5e:	00 00       	nop
  60:	54 c0       	rjmp	.+168    	; 0x10a <__bad_interrupt>
  62:	00 00       	nop
  64:	7b c1       	rjmp	.+758    	; 0x35c <__vector_25>
  66:	00 00       	nop
  68:	50 c0       	rjmp	.+160    	; 0x10a <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4e c0       	rjmp	.+156    	; 0x10a <__bad_interrupt>
  6e:	00 00       	nop
  70:	4c c0       	rjmp	.+152    	; 0x10a <__bad_interrupt>
  72:	00 00       	nop
  74:	5d c0       	rjmp	.+186    	; 0x130 <__vector_29>
  76:	00 00       	nop
  78:	48 c0       	rjmp	.+144    	; 0x10a <__bad_interrupt>
  7a:	00 00       	nop
  7c:	46 c0       	rjmp	.+140    	; 0x10a <__bad_interrupt>
  7e:	00 00       	nop
  80:	44 c0       	rjmp	.+136    	; 0x10a <__bad_interrupt>
  82:	00 00       	nop
  84:	42 c0       	rjmp	.+132    	; 0x10a <__bad_interrupt>
  86:	00 00       	nop
  88:	40 c0       	rjmp	.+128    	; 0x10a <__bad_interrupt>
  8a:	00 00       	nop
  8c:	3e c0       	rjmp	.+124    	; 0x10a <__bad_interrupt>
  8e:	00 00       	nop
  90:	3c c0       	rjmp	.+120    	; 0x10a <__bad_interrupt>
  92:	00 00       	nop
  94:	3a c0       	rjmp	.+116    	; 0x10a <__bad_interrupt>
  96:	00 00       	nop
  98:	38 c0       	rjmp	.+112    	; 0x10a <__bad_interrupt>
  9a:	00 00       	nop
  9c:	36 c0       	rjmp	.+108    	; 0x10a <__bad_interrupt>
  9e:	00 00       	nop
  a0:	34 c0       	rjmp	.+104    	; 0x10a <__bad_interrupt>
  a2:	00 00       	nop
  a4:	32 c0       	rjmp	.+100    	; 0x10a <__bad_interrupt>
  a6:	00 00       	nop
  a8:	30 c0       	rjmp	.+96     	; 0x10a <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2e c0       	rjmp	.+92     	; 0x10a <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2c c0       	rjmp	.+88     	; 0x10a <__bad_interrupt>
  b2:	00 00       	nop
  b4:	2a c0       	rjmp	.+84     	; 0x10a <__bad_interrupt>
  b6:	00 00       	nop
  b8:	28 c0       	rjmp	.+80     	; 0x10a <__bad_interrupt>
  ba:	00 00       	nop
  bc:	26 c0       	rjmp	.+76     	; 0x10a <__bad_interrupt>
  be:	00 00       	nop
  c0:	24 c0       	rjmp	.+72     	; 0x10a <__bad_interrupt>
  c2:	00 00       	nop
  c4:	22 c0       	rjmp	.+68     	; 0x10a <__bad_interrupt>
  c6:	00 00       	nop
  c8:	20 c0       	rjmp	.+64     	; 0x10a <__bad_interrupt>
	...

000000cc <__ctors_end>:
  cc:	11 24       	eor	r1, r1
  ce:	1f be       	out	0x3f, r1	; 63
  d0:	cf ef       	ldi	r28, 0xFF	; 255
  d2:	d1 e2       	ldi	r29, 0x21	; 33
  d4:	de bf       	out	0x3e, r29	; 62
  d6:	cd bf       	out	0x3d, r28	; 61
  d8:	00 e0       	ldi	r16, 0x00	; 0
  da:	0c bf       	out	0x3c, r16	; 60

000000dc <__do_copy_data>:
  dc:	12 e0       	ldi	r17, 0x02	; 2
  de:	a0 e0       	ldi	r26, 0x00	; 0
  e0:	b2 e0       	ldi	r27, 0x02	; 2
  e2:	e2 e6       	ldi	r30, 0x62	; 98
  e4:	fa e0       	ldi	r31, 0x0A	; 10
  e6:	00 e0       	ldi	r16, 0x00	; 0
  e8:	0b bf       	out	0x3b, r16	; 59
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x14>
  ec:	07 90       	elpm	r0, Z+
  ee:	0d 92       	st	X+, r0
  f0:	a2 36       	cpi	r26, 0x62	; 98
  f2:	b1 07       	cpc	r27, r17
  f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0x10>

000000f6 <__do_clear_bss>:
  f6:	22 e0       	ldi	r18, 0x02	; 2
  f8:	a2 e6       	ldi	r26, 0x62	; 98
  fa:	b2 e0       	ldi	r27, 0x02	; 2
  fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
  fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
 100:	a3 3d       	cpi	r26, 0xD3	; 211
 102:	b2 07       	cpc	r27, r18
 104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
 106:	54 d2       	rcall	.+1192   	; 0x5b0 <main>
 108:	aa c4       	rjmp	.+2388   	; 0xa5e <_exit>

0000010a <__bad_interrupt>:
 10a:	7a cf       	rjmp	.-268    	; 0x0 <__vectors>

0000010c <adc_init>:
#include "adc.h"

uint8_t adc_value = 250;

void adc_init (void)
{
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	cd b7       	in	r28, 0x3d	; 61
 112:	de b7       	in	r29, 0x3e	; 62
	ADMUX = (1 << REFS0)|(1 << ADLAR);	// adc on, left justified, avcc reference, adc0 input
 114:	8c e7       	ldi	r24, 0x7C	; 124
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	20 e6       	ldi	r18, 0x60	; 96
 11a:	fc 01       	movw	r30, r24
 11c:	20 83       	st	Z, r18
	ADCSRA = (1<<ADEN)|(1<<ADSC)|(1<<ADIE)|(1<<ADATE)|(1<<ADPS2)|(1<<ADPS0); // ad enabled, interrupt enabled, prescaler = 128
 11e:	8a e7       	ldi	r24, 0x7A	; 122
 120:	90 e0       	ldi	r25, 0x00	; 0
 122:	2d ee       	ldi	r18, 0xED	; 237
 124:	fc 01       	movw	r30, r24
 126:	20 83       	st	Z, r18
	// adcsrb is not used because of free runnging mode
}
 128:	00 00       	nop
 12a:	df 91       	pop	r29
 12c:	cf 91       	pop	r28
 12e:	08 95       	ret

00000130 <__vector_29>:

ISR(ADC_vect)
{
 130:	1f 92       	push	r1
 132:	0f 92       	push	r0
 134:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 138:	0f 92       	push	r0
 13a:	11 24       	eor	r1, r1
 13c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 140:	0f 92       	push	r0
 142:	8f 93       	push	r24
 144:	9f 93       	push	r25
 146:	ef 93       	push	r30
 148:	ff 93       	push	r31
 14a:	cf 93       	push	r28
 14c:	df 93       	push	r29
 14e:	cd b7       	in	r28, 0x3d	; 61
 150:	de b7       	in	r29, 0x3e	; 62
	// If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH
	adc_value = ADCH;
 152:	89 e7       	ldi	r24, 0x79	; 121
 154:	90 e0       	ldi	r25, 0x00	; 0
 156:	fc 01       	movw	r30, r24
 158:	80 81       	ld	r24, Z
 15a:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
 15e:	00 00       	nop
 160:	df 91       	pop	r29
 162:	cf 91       	pop	r28
 164:	ff 91       	pop	r31
 166:	ef 91       	pop	r30
 168:	9f 91       	pop	r25
 16a:	8f 91       	pop	r24
 16c:	0f 90       	pop	r0
 16e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 172:	0f 90       	pop	r0
 174:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 178:	0f 90       	pop	r0
 17a:	1f 90       	pop	r1
 17c:	18 95       	reti

0000017e <init_buffer>:

uint8_t rx_buffer[RX_MESSAGE_COUNT][MESSAGE_LENGHT];
uint8_t rx_producer_ptr, rx_consumer_ptr;

void init_buffer (void)
{
 17e:	cf 93       	push	r28
 180:	df 93       	push	r29
 182:	cd b7       	in	r28, 0x3d	; 61
 184:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr = 0;
 186:	10 92 65 02 	sts	0x0265, r1	; 0x800265 <rx_producer_ptr>
	rx_consumer_ptr = 0;
 18a:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <rx_consumer_ptr>
}
 18e:	00 00       	nop
 190:	df 91       	pop	r29
 192:	cf 91       	pop	r28
 194:	08 95       	ret

00000196 <rx_buffer_write_entry>:

void rx_buffer_write_entry (uint8_t pos, uint8_t data)
{
 196:	cf 93       	push	r28
 198:	df 93       	push	r29
 19a:	1f 92       	push	r1
 19c:	1f 92       	push	r1
 19e:	cd b7       	in	r28, 0x3d	; 61
 1a0:	de b7       	in	r29, 0x3e	; 62
 1a2:	89 83       	std	Y+1, r24	; 0x01
 1a4:	6a 83       	std	Y+2, r22	; 0x02
	rx_buffer[rx_producer_ptr][pos] = data;
 1a6:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <rx_producer_ptr>
 1aa:	48 2f       	mov	r20, r24
 1ac:	50 e0       	ldi	r21, 0x00	; 0
 1ae:	89 81       	ldd	r24, Y+1	; 0x01
 1b0:	88 2f       	mov	r24, r24
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	64 e2       	ldi	r22, 0x24	; 36
 1b6:	64 9f       	mul	r22, r20
 1b8:	90 01       	movw	r18, r0
 1ba:	65 9f       	mul	r22, r21
 1bc:	30 0d       	add	r19, r0
 1be:	11 24       	eor	r1, r1
 1c0:	82 0f       	add	r24, r18
 1c2:	93 1f       	adc	r25, r19
 1c4:	8a 59       	subi	r24, 0x9A	; 154
 1c6:	9d 4f       	sbci	r25, 0xFD	; 253
 1c8:	2a 81       	ldd	r18, Y+2	; 0x02
 1ca:	fc 01       	movw	r30, r24
 1cc:	20 83       	st	Z, r18
}
 1ce:	00 00       	nop
 1d0:	0f 90       	pop	r0
 1d2:	0f 90       	pop	r0
 1d4:	df 91       	pop	r29
 1d6:	cf 91       	pop	r28
 1d8:	08 95       	ret

000001da <rx_buffer_insertEntry>:

void rx_buffer_insertEntry (void)
{
 1da:	cf 93       	push	r28
 1dc:	df 93       	push	r29
 1de:	cd b7       	in	r28, 0x3d	; 61
 1e0:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr++;
 1e2:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <rx_producer_ptr>
 1e6:	8f 5f       	subi	r24, 0xFF	; 255
 1e8:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <rx_producer_ptr>
	
	if (rx_producer_ptr == RX_MESSAGE_COUNT)
 1ec:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <rx_producer_ptr>
 1f0:	83 30       	cpi	r24, 0x03	; 3
 1f2:	11 f4       	brne	.+4      	; 0x1f8 <rx_buffer_insertEntry+0x1e>
	{
		rx_producer_ptr = 0;
 1f4:	10 92 65 02 	sts	0x0265, r1	; 0x800265 <rx_producer_ptr>
	}
}
 1f8:	00 00       	nop
 1fa:	df 91       	pop	r29
 1fc:	cf 91       	pop	r28
 1fe:	08 95       	ret

00000200 <rx_buffer_get_entry>:

uint8_t* rx_buffer_get_entry (void)
{
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
 204:	cd b7       	in	r28, 0x3d	; 61
 206:	de b7       	in	r29, 0x3e	; 62
	if(rx_producer_ptr == rx_consumer_ptr)
 208:	90 91 65 02 	lds	r25, 0x0265	; 0x800265 <rx_producer_ptr>
 20c:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <rx_consumer_ptr>
 210:	98 17       	cp	r25, r24
 212:	19 f4       	brne	.+6      	; 0x21a <rx_buffer_get_entry+0x1a>
	return NULL;
 214:	80 e0       	ldi	r24, 0x00	; 0
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	0c c0       	rjmp	.+24     	; 0x232 <rx_buffer_get_entry+0x32>
	else
	return rx_buffer[rx_consumer_ptr];
 21a:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <rx_consumer_ptr>
 21e:	28 2f       	mov	r18, r24
 220:	30 e0       	ldi	r19, 0x00	; 0
 222:	44 e2       	ldi	r20, 0x24	; 36
 224:	42 9f       	mul	r20, r18
 226:	c0 01       	movw	r24, r0
 228:	43 9f       	mul	r20, r19
 22a:	90 0d       	add	r25, r0
 22c:	11 24       	eor	r1, r1
 22e:	8a 59       	subi	r24, 0x9A	; 154
 230:	9d 4f       	sbci	r25, 0xFD	; 253
}
 232:	df 91       	pop	r29
 234:	cf 91       	pop	r28
 236:	08 95       	ret

00000238 <rx_buffer_get_depth>:

uint8_t rx_buffer_get_depth (void)
{
 238:	cf 93       	push	r28
 23a:	df 93       	push	r29
 23c:	cd b7       	in	r28, 0x3d	; 61
 23e:	de b7       	in	r29, 0x3e	; 62
	return (rx_producer_ptr - rx_consumer_ptr);
 240:	90 91 65 02 	lds	r25, 0x0265	; 0x800265 <rx_producer_ptr>
 244:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <rx_consumer_ptr>
 248:	29 2f       	mov	r18, r25
 24a:	28 1b       	sub	r18, r24
 24c:	82 2f       	mov	r24, r18
}
 24e:	df 91       	pop	r29
 250:	cf 91       	pop	r28
 252:	08 95       	ret

00000254 <rx_buffer_remove_entry>:

void rx_buffer_remove_entry (void)
{
 254:	cf 93       	push	r28
 256:	df 93       	push	r29
 258:	cd b7       	in	r28, 0x3d	; 61
 25a:	de b7       	in	r29, 0x3e	; 62
	rx_consumer_ptr++;
 25c:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <rx_consumer_ptr>
 260:	8f 5f       	subi	r24, 0xFF	; 255
 262:	80 93 d2 02 	sts	0x02D2, r24	; 0x8002d2 <rx_consumer_ptr>
	
	if (rx_consumer_ptr == RX_MESSAGE_COUNT)
 266:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <rx_consumer_ptr>
 26a:	83 30       	cpi	r24, 0x03	; 3
 26c:	11 f4       	brne	.+4      	; 0x272 <rx_buffer_remove_entry+0x1e>
	{
		rx_consumer_ptr = 0;
 26e:	10 92 d2 02 	sts	0x02D2, r1	; 0x8002d2 <rx_consumer_ptr>
	}
 272:	00 00       	nop
 274:	df 91       	pop	r29
 276:	cf 91       	pop	r28
 278:	08 95       	ret

0000027a <ibus_init>:
} eIrqStatus;

uint8_t irqStatus = standby;

void ibus_init (void)
{
 27a:	cf 93       	push	r28
 27c:	df 93       	push	r29
 27e:	cd b7       	in	r28, 0x3d	; 61
 280:	de b7       	in	r29, 0x3e	; 62
	uart0_init();
 282:	4d d3       	rcall	.+1690   	; 0x91e <uart0_init>
	sen_sta_init();
 284:	08 d0       	rcall	.+16     	; 0x296 <sen_sta_init>
	init_buffer();
 286:	7b df       	rcall	.-266    	; 0x17e <init_buffer>
	irqStatus = standby;
 288:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <__data_end>
	timer0_init();
 28c:	d8 d2       	rcall	.+1456   	; 0x83e <timer0_init>
 28e:	00 00       	nop
}
 290:	df 91       	pop	r29
 292:	cf 91       	pop	r28
 294:	08 95       	ret

00000296 <sen_sta_init>:
 296:	cf 93       	push	r28

void sen_sta_init (void)
{
 298:	df 93       	push	r29
 29a:	cd b7       	in	r28, 0x3d	; 61
 29c:	de b7       	in	r29, 0x3e	; 62
	// pe2 ist sen/sta pin des e910.15 und ist ein Eingang
	DDRE &= ~(1 << DDE2);
 29e:	8d e2       	ldi	r24, 0x2D	; 45
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	2d e2       	ldi	r18, 0x2D	; 45
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	f9 01       	movw	r30, r18
 2a8:	20 81       	ld	r18, Z
 2aa:	2b 7f       	andi	r18, 0xFB	; 251
 2ac:	fc 01       	movw	r30, r24
 2ae:	20 83       	st	Z, r18
	// pull up ist aktiv
	PORTE |= (1 << PE2);
 2b0:	8e e2       	ldi	r24, 0x2E	; 46
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	2e e2       	ldi	r18, 0x2E	; 46
 2b6:	30 e0       	ldi	r19, 0x00	; 0
 2b8:	f9 01       	movw	r30, r18
 2ba:	20 81       	ld	r18, Z
 2bc:	24 60       	ori	r18, 0x04	; 4
 2be:	fc 01       	movw	r30, r24
 2c0:	20 83       	st	Z, r18
}
 2c2:	00 00       	nop
 2c4:	df 91       	pop	r29
 2c6:	cf 91       	pop	r28
 2c8:	08 95       	ret

000002ca <send_ibus_message>:

void send_ibus_message (uint8_t *data)
{
 2ca:	cf 93       	push	r28
 2cc:	df 93       	push	r29
 2ce:	cd b7       	in	r28, 0x3d	; 61
 2d0:	de b7       	in	r29, 0x3e	; 62
 2d2:	27 97       	sbiw	r28, 0x07	; 7
 2d4:	0f b6       	in	r0, 0x3f	; 63
 2d6:	f8 94       	cli
 2d8:	de bf       	out	0x3e, r29	; 62
 2da:	0f be       	out	0x3f, r0	; 63
 2dc:	cd bf       	out	0x3d, r28	; 61
 2de:	9f 83       	std	Y+7, r25	; 0x07
 2e0:	8e 83       	std	Y+6, r24	; 0x06
	// sehr schmutzige Lösung um eine ibus botschaft zu senden....
	timer_delay_ms(10);
 2e2:	8a e0       	ldi	r24, 0x0A	; 10
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	e0 d2       	rcall	.+1472   	; 0x8a8 <timer_delay_ms>
	uint8_t crc = 0, len = 0, t = 0;
 2e8:	19 82       	std	Y+1, r1	; 0x01
 2ea:	1c 82       	std	Y+4, r1	; 0x04
 2ec:	1d 82       	std	Y+5, r1	; 0x05
	len = data[1];
 2ee:	8e 81       	ldd	r24, Y+6	; 0x06
 2f0:	9f 81       	ldd	r25, Y+7	; 0x07
 2f2:	fc 01       	movw	r30, r24
 2f4:	81 81       	ldd	r24, Z+1	; 0x01
// 		}
// 		
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
 2f6:	8c 83       	std	Y+4, r24	; 0x04
 2f8:	4e d3       	rcall	.+1692   	; 0x996 <uart0_tx>
		
	for (int i = 0; i <= len; i++)
 2fa:	1b 82       	std	Y+3, r1	; 0x03
 2fc:	1a 82       	std	Y+2, r1	; 0x02
 2fe:	19 c0       	rjmp	.+50     	; 0x332 <send_ibus_message+0x68>
	{
		crc ^= data[i];
 300:	8a 81       	ldd	r24, Y+2	; 0x02
 302:	9b 81       	ldd	r25, Y+3	; 0x03
 304:	2e 81       	ldd	r18, Y+6	; 0x06
 306:	3f 81       	ldd	r19, Y+7	; 0x07
 308:	82 0f       	add	r24, r18
 30a:	93 1f       	adc	r25, r19
 30c:	fc 01       	movw	r30, r24
 30e:	80 81       	ld	r24, Z
 310:	99 81       	ldd	r25, Y+1	; 0x01
 312:	89 27       	eor	r24, r25
 314:	89 83       	std	Y+1, r24	; 0x01
		uart0_sendChar(data[i]);
 316:	8a 81       	ldd	r24, Y+2	; 0x02
 318:	9b 81       	ldd	r25, Y+3	; 0x03
 31a:	2e 81       	ldd	r18, Y+6	; 0x06
 31c:	3f 81       	ldd	r19, Y+7	; 0x07
 31e:	82 0f       	add	r24, r18
 320:	93 1f       	adc	r25, r19
 322:	fc 01       	movw	r30, r24
 324:	80 81       	ld	r24, Z
 326:	1c d3       	rcall	.+1592   	; 0x960 <uart0_sendChar>
// 		t = timer0_getValue();		
// 	}
	
	uart0_tx();
		
	for (int i = 0; i <= len; i++)
 328:	8a 81       	ldd	r24, Y+2	; 0x02
 32a:	9b 81       	ldd	r25, Y+3	; 0x03
 32c:	01 96       	adiw	r24, 0x01	; 1
 32e:	9b 83       	std	Y+3, r25	; 0x03
 330:	8a 83       	std	Y+2, r24	; 0x02
 332:	8c 81       	ldd	r24, Y+4	; 0x04
 334:	28 2f       	mov	r18, r24
 336:	30 e0       	ldi	r19, 0x00	; 0
 338:	8a 81       	ldd	r24, Y+2	; 0x02
 33a:	9b 81       	ldd	r25, Y+3	; 0x03
 33c:	28 17       	cp	r18, r24
 33e:	39 07       	cpc	r19, r25
	{
		crc ^= data[i];
		uart0_sendChar(data[i]);
	}
	uart0_sendChar(crc);
 340:	fc f6       	brge	.-66     	; 0x300 <send_ibus_message+0x36>
 342:	89 81       	ldd	r24, Y+1	; 0x01
 344:	0d d3       	rcall	.+1562   	; 0x960 <uart0_sendChar>
		
	uart0_rtx();		
 346:	38 d3       	rcall	.+1648   	; 0x9b8 <uart0_rtx>
 348:	00 00       	nop
}
 34a:	27 96       	adiw	r28, 0x07	; 7
 34c:	0f b6       	in	r0, 0x3f	; 63
 34e:	f8 94       	cli
 350:	de bf       	out	0x3e, r29	; 62
 352:	0f be       	out	0x3f, r0	; 63
 354:	cd bf       	out	0x3d, r28	; 61
 356:	df 91       	pop	r29
 358:	cf 91       	pop	r28
 35a:	08 95       	ret

0000035c <__vector_25>:
 35c:	1f 92       	push	r1

ISR(USART0_RX_vect)
{
 35e:	0f 92       	push	r0
 360:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 364:	0f 92       	push	r0
 366:	11 24       	eor	r1, r1
 368:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 36c:	0f 92       	push	r0
 36e:	2f 93       	push	r18
 370:	3f 93       	push	r19
 372:	4f 93       	push	r20
 374:	5f 93       	push	r21
 376:	6f 93       	push	r22
 378:	7f 93       	push	r23
 37a:	8f 93       	push	r24
 37c:	9f 93       	push	r25
 37e:	af 93       	push	r26
 380:	bf 93       	push	r27
 382:	ef 93       	push	r30
 384:	ff 93       	push	r31
 386:	cf 93       	push	r28
 388:	df 93       	push	r29
 38a:	1f 92       	push	r1
 38c:	1f 92       	push	r1
 38e:	cd b7       	in	r28, 0x3d	; 61
 390:	de b7       	in	r29, 0x3e	; 62
	uint8_t byte, timer_value;
	static uint8_t rx_position, len;
		
	byte = UDR0;
 392:	86 ec       	ldi	r24, 0xC6	; 198
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	fc 01       	movw	r30, r24
 398:	80 81       	ld	r24, Z
 39a:	89 83       	std	Y+1, r24	; 0x01
	timer_value = timer0_getValue();
 39c:	5d d2       	rcall	.+1210   	; 0x858 <timer0_getValue>
 39e:	8a 83       	std	Y+2, r24	; 0x02
	
	if (timer_value > IBUS_PRIO1_DELAY)
 3a0:	8a 81       	ldd	r24, Y+2	; 0x02
 3a2:	8e 31       	cpi	r24, 0x1E	; 30
 3a4:	38 f0       	brcs	.+14     	; 0x3b4 <__vector_25+0x58>
	{
		// neue Botschaft fängt an
		rx_buffer_write_entry(0, byte);
 3a6:	69 81       	ldd	r22, Y+1	; 0x01
 3a8:	80 e0       	ldi	r24, 0x00	; 0
 3aa:	f5 de       	rcall	.-534    	; 0x196 <rx_buffer_write_entry>
		irqStatus = waitingForLen;
 3ac:	82 e0       	ldi	r24, 0x02	; 2
 3ae:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <__data_end>
 3b2:	43 c0       	rjmp	.+134    	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
	}
	else 
	{
		switch (irqStatus)
 3b4:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <__data_end>
 3b8:	88 2f       	mov	r24, r24
 3ba:	90 e0       	ldi	r25, 0x00	; 0
 3bc:	82 30       	cpi	r24, 0x02	; 2
 3be:	91 05       	cpc	r25, r1
 3c0:	19 f0       	breq	.+6      	; 0x3c8 <__vector_25+0x6c>
 3c2:	03 97       	sbiw	r24, 0x03	; 3
 3c4:	a9 f0       	breq	.+42     	; 0x3f0 <__vector_25+0x94>
 3c6:	39 c0       	rjmp	.+114    	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
		{
			case waitingForLen:
				if (byte < MESSAGE_LENGHT)
 3c8:	89 81       	ldd	r24, Y+1	; 0x01
 3ca:	84 32       	cpi	r24, 0x24	; 36
 3cc:	68 f4       	brcc	.+26     	; 0x3e8 <__vector_25+0x8c>
				{
					len = byte;
 3ce:	89 81       	ldd	r24, Y+1	; 0x01
 3d0:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <len.1678>
					rx_buffer_write_entry(1, byte);
 3d4:	69 81       	ldd	r22, Y+1	; 0x01
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	de de       	rcall	.-580    	; 0x196 <rx_buffer_write_entry>
					rx_position = 2;
 3da:	82 e0       	ldi	r24, 0x02	; 2
 3dc:	80 93 64 02 	sts	0x0264, r24	; 0x800264 <rx_position.1677>
					irqStatus = rxActive;
 3e0:	83 e0       	ldi	r24, 0x03	; 3
 3e2:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <__data_end>
				}
				else
				{
					irqStatus = standby_after_overflow;
				}
			break;
 3e6:	29 c0       	rjmp	.+82     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
					rx_position = 2;
					irqStatus = rxActive;
				}
				else
				{
					irqStatus = standby_after_overflow;
 3e8:	81 e0       	ldi	r24, 0x01	; 1
 3ea:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <__data_end>
				}
			break;
 3ee:	25 c0       	rjmp	.+74     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
			
			case rxActive:
				if (rx_position < len + 2)
 3f0:	80 91 64 02 	lds	r24, 0x0264	; 0x800264 <rx_position.1677>
 3f4:	28 2f       	mov	r18, r24
 3f6:	30 e0       	ldi	r19, 0x00	; 0
 3f8:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <len.1678>
 3fc:	88 2f       	mov	r24, r24
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	02 96       	adiw	r24, 0x02	; 2
 402:	28 17       	cp	r18, r24
 404:	39 07       	cpc	r19, r25
 406:	24 f4       	brge	.+8      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
				{
					rx_buffer_write_entry(rx_position, byte);
 408:	80 91 64 02 	lds	r24, 0x0264	; 0x800264 <rx_position.1677>
 40c:	69 81       	ldd	r22, Y+1	; 0x01
 40e:	c3 de       	rcall	.-634    	; 0x196 <rx_buffer_write_entry>
				}
				
				rx_position++;
 410:	80 91 64 02 	lds	r24, 0x0264	; 0x800264 <rx_position.1677>
 414:	8f 5f       	subi	r24, 0xFF	; 255
 416:	80 93 64 02 	sts	0x0264, r24	; 0x800264 <rx_position.1677>
				
				if (rx_position == len + 2) 
 41a:	80 91 64 02 	lds	r24, 0x0264	; 0x800264 <rx_position.1677>
 41e:	28 2f       	mov	r18, r24
 420:	30 e0       	ldi	r19, 0x00	; 0
 422:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <len.1678>
 426:	88 2f       	mov	r24, r24
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	02 96       	adiw	r24, 0x02	; 2
 42c:	28 17       	cp	r18, r24
 42e:	39 07       	cpc	r19, r25
				{
					rx_buffer_insertEntry();
 430:	19 f4       	brne	.+6      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
					irqStatus = standby;
 432:	d3 de       	rcall	.-602    	; 0x1da <rx_buffer_insertEntry>
 434:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <__data_end>
				}
			break;
		}
	}
	timer0_reset();
 438:	00 00       	nop
 43a:	25 d2       	rcall	.+1098   	; 0x886 <timer0_reset>
 43c:	00 00       	nop
 43e:	0f 90       	pop	r0
 440:	0f 90       	pop	r0
 442:	df 91       	pop	r29
 444:	cf 91       	pop	r28
 446:	ff 91       	pop	r31
 448:	ef 91       	pop	r30
 44a:	bf 91       	pop	r27
 44c:	af 91       	pop	r26
 44e:	9f 91       	pop	r25
 450:	8f 91       	pop	r24
 452:	7f 91       	pop	r23
 454:	6f 91       	pop	r22
 456:	5f 91       	pop	r21
 458:	4f 91       	pop	r20
 45a:	3f 91       	pop	r19
 45c:	2f 91       	pop	r18
 45e:	0f 90       	pop	r0
 460:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
 464:	0f 90       	pop	r0
 466:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
 46a:	0f 90       	pop	r0
 46c:	1f 90       	pop	r1
 46e:	18 95       	reti

00000470 <set_brightness>:
	msg[2] = DEV_LOC;
	msg[3] = 0x02;
	msg[4] = 0x00;
	
	send_ibus_message(msg);
}
 470:	cf 93       	push	r28
 472:	df 93       	push	r29
 474:	00 d0       	rcall	.+0      	; 0x476 <set_brightness+0x6>
 476:	1f 92       	push	r1
 478:	1f 92       	push	r1
 47a:	cd b7       	in	r28, 0x3d	; 61
 47c:	de b7       	in	r29, 0x3e	; 62
 47e:	80 ed       	ldi	r24, 0xD0	; 208
 480:	89 83       	std	Y+1, r24	; 0x01
 482:	85 e0       	ldi	r24, 0x05	; 5
 484:	8a 83       	std	Y+2, r24	; 0x02
 486:	8f eb       	ldi	r24, 0xBF	; 191
 488:	8b 83       	std	Y+3, r24	; 0x03
 48a:	8c e5       	ldi	r24, 0x5C	; 92
 48c:	8c 83       	std	Y+4, r24	; 0x04
 48e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
 492:	8d 83       	std	Y+5, r24	; 0x05
 494:	1e 82       	std	Y+6, r1	; 0x06
 496:	ce 01       	movw	r24, r28
 498:	01 96       	adiw	r24, 0x01	; 1
 49a:	17 df       	rcall	.-466    	; 0x2ca <send_ibus_message>
 49c:	00 00       	nop
 49e:	0f 90       	pop	r0
 4a0:	0f 90       	pop	r0
 4a2:	0f 90       	pop	r0
 4a4:	0f 90       	pop	r0
 4a6:	0f 90       	pop	r0
 4a8:	df 91       	pop	r29
 4aa:	cf 91       	pop	r28
 4ac:	08 95       	ret

000004ae <device_status_ready_after_reset>:

void device_status_ready_after_reset (uint8_t source)
{
 4ae:	cf 93       	push	r28
 4b0:	df 93       	push	r29
 4b2:	00 d0       	rcall	.+0      	; 0x4b4 <device_status_ready_after_reset+0x6>
 4b4:	00 d0       	rcall	.+0      	; 0x4b6 <device_status_ready_after_reset+0x8>
 4b6:	cd b7       	in	r28, 0x3d	; 61
 4b8:	de b7       	in	r29, 0x3e	; 62
 4ba:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t msg[5];
	
	msg[0] = source;
 4bc:	8e 81       	ldd	r24, Y+6	; 0x06
 4be:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 0x04;
 4c0:	84 e0       	ldi	r24, 0x04	; 4
 4c2:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_LOC;
 4c4:	8f ef       	ldi	r24, 0xFF	; 255
 4c6:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = 0x02;
 4c8:	82 e0       	ldi	r24, 0x02	; 2
 4ca:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x01;
 4cc:	81 e0       	ldi	r24, 0x01	; 1
 4ce:	8d 83       	std	Y+5, r24	; 0x05
	
	send_ibus_message(msg);
 4d0:	ce 01       	movw	r24, r28
 4d2:	01 96       	adiw	r24, 0x01	; 1
 4d4:	fa de       	rcall	.-524    	; 0x2ca <send_ibus_message>
}
 4d6:	00 00       	nop
 4d8:	26 96       	adiw	r28, 0x06	; 6
 4da:	0f b6       	in	r0, 0x3f	; 63
 4dc:	f8 94       	cli
 4de:	de bf       	out	0x3e, r29	; 62
 4e0:	0f be       	out	0x3f, r0	; 63
 4e2:	cd bf       	out	0x3d, r28	; 61
 4e4:	df 91       	pop	r29
 4e6:	cf 91       	pop	r28
 4e8:	08 95       	ret

000004ea <ibus_processor>:
// direkt nach dem einschalten sendet MFL zwei Botschaften (jeweils 3x):
// 0x50 0x3 0xd0 0x5d 0xde: MFL  --> LKM : Light dimmer status request, wird mit einem set_brightness() beantwortet
// 0x50 0x3 0xc8 0x01 0x9a: MFL  --> TEL : Device status request, wird mit einem TEL  --> LOC : Device status ready after Reset (C8 04 FF 02 01 30)

void ibus_processor (uint8_t *msg)
{
 4ea:	cf 93       	push	r28
 4ec:	df 93       	push	r29
 4ee:	1f 92       	push	r1
 4f0:	1f 92       	push	r1
 4f2:	cd b7       	in	r28, 0x3d	; 61
 4f4:	de b7       	in	r29, 0x3e	; 62
 4f6:	9a 83       	std	Y+2, r25	; 0x02
 4f8:	89 83       	std	Y+1, r24	; 0x01
	switch (msg[IBUS_SRC])
 4fa:	89 81       	ldd	r24, Y+1	; 0x01
 4fc:	9a 81       	ldd	r25, Y+2	; 0x02
 4fe:	fc 01       	movw	r30, r24
 500:	80 81       	ld	r24, Z
 502:	88 2f       	mov	r24, r24
 504:	90 e0       	ldi	r25, 0x00	; 0
 506:	80 35       	cpi	r24, 0x50	; 80
 508:	91 05       	cpc	r25, r1
 50a:	09 f0       	breq	.+2      	; 0x50e <ibus_processor+0x24>
					}
				break;
			}
		break;
	}
}
 50c:	4b c0       	rjmp	.+150    	; 0x5a4 <ibus_processor+0xba>
{
	switch (msg[IBUS_SRC])
	{
		// von wem kommt die Botschaft?
		case DEV_MFL:
			switch(msg[IBUS_DST])
 50e:	89 81       	ldd	r24, Y+1	; 0x01
 510:	9a 81       	ldd	r25, Y+2	; 0x02
 512:	02 96       	adiw	r24, 0x02	; 2
 514:	fc 01       	movw	r30, r24
 516:	80 81       	ld	r24, Z
 518:	88 2f       	mov	r24, r24
 51a:	90 e0       	ldi	r25, 0x00	; 0
 51c:	88 3c       	cpi	r24, 0xC8	; 200
 51e:	91 05       	cpc	r25, r1
 520:	91 f1       	breq	.+100    	; 0x586 <ibus_processor+0x9c>
 522:	80 3d       	cpi	r24, 0xD0	; 208
 524:	91 05       	cpc	r25, r1
 526:	09 f1       	breq	.+66     	; 0x56a <ibus_processor+0x80>
 528:	88 36       	cpi	r24, 0x68	; 104
 52a:	91 05       	cpc	r25, r1
 52c:	09 f0       	breq	.+2      	; 0x530 <ibus_processor+0x46>
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
			}
		break;
 52e:	39 c0       	rjmp	.+114    	; 0x5a2 <ibus_processor+0xb8>
		case DEV_MFL:
			switch(msg[IBUS_DST])
			{
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
 530:	89 81       	ldd	r24, Y+1	; 0x01
 532:	9a 81       	ldd	r25, Y+2	; 0x02
 534:	03 96       	adiw	r24, 0x03	; 3
 536:	fc 01       	movw	r30, r24
 538:	80 81       	ld	r24, Z
 53a:	88 2f       	mov	r24, r24
 53c:	90 e0       	ldi	r25, 0x00	; 0
 53e:	c2 97       	sbiw	r24, 0x32	; 50
 540:	09 f0       	breq	.+2      	; 0x544 <ibus_processor+0x5a>
									controller_decrease();
								break;
							}
						break;
					}
				break;
 542:	2f c0       	rjmp	.+94     	; 0x5a2 <ibus_processor+0xb8>
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
 544:	89 81       	ldd	r24, Y+1	; 0x01
 546:	9a 81       	ldd	r25, Y+2	; 0x02
 548:	04 96       	adiw	r24, 0x04	; 4
 54a:	fc 01       	movw	r30, r24
 54c:	80 81       	ld	r24, Z
 54e:	88 2f       	mov	r24, r24
 550:	90 e0       	ldi	r25, 0x00	; 0
 552:	81 30       	cpi	r24, 0x01	; 1
 554:	91 05       	cpc	r25, r1
 556:	29 f0       	breq	.+10     	; 0x562 <ibus_processor+0x78>
 558:	41 97       	sbiw	r24, 0x11	; 17
 55a:	09 f0       	breq	.+2      	; 0x55e <ibus_processor+0x74>
								
								case VOL_DEC:
									controller_decrease();
								break;
							}
						break;
 55c:	04 c0       	rjmp	.+8      	; 0x566 <ibus_processor+0x7c>
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
							{
								case VOL_INC:
									controller_increase();
 55e:	1f d1       	rcall	.+574    	; 0x79e <controller_increase>
								break;
								
								case VOL_DEC:
									controller_decrease();
 560:	02 c0       	rjmp	.+4      	; 0x566 <ibus_processor+0x7c>
 562:	28 d1       	rcall	.+592    	; 0x7b4 <controller_decrease>
								break;
 564:	00 00       	nop
							}
						break;
 566:	00 00       	nop
					}
				break;
 568:	1c c0       	rjmp	.+56     	; 0x5a2 <ibus_processor+0xb8>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
 56a:	89 81       	ldd	r24, Y+1	; 0x01
 56c:	9a 81       	ldd	r25, Y+2	; 0x02
 56e:	03 96       	adiw	r24, 0x03	; 3
 570:	fc 01       	movw	r30, r24
 572:	80 81       	ld	r24, Z
 574:	88 2f       	mov	r24, r24
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	8d 35       	cpi	r24, 0x5D	; 93
 57a:	91 05       	cpc	r25, r1
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
						break;
					}
				break;
 57c:	09 f0       	breq	.+2      	; 0x580 <ibus_processor+0x96>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
					{
						case LIGHT_DIMMER_STATUS:
							set_brightness();						
 57e:	11 c0       	rjmp	.+34     	; 0x5a2 <ibus_processor+0xb8>
 580:	77 df       	rcall	.-274    	; 0x470 <set_brightness>
						break;
 582:	00 00       	nop
					}
				break;
 584:	0e c0       	rjmp	.+28     	; 0x5a2 <ibus_processor+0xb8>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
 586:	89 81       	ldd	r24, Y+1	; 0x01
 588:	9a 81       	ldd	r25, Y+2	; 0x02
 58a:	03 96       	adiw	r24, 0x03	; 3
 58c:	fc 01       	movw	r30, r24
 58e:	80 81       	ld	r24, Z
 590:	88 2f       	mov	r24, r24
 592:	90 e0       	ldi	r25, 0x00	; 0
 594:	01 97       	sbiw	r24, 0x01	; 1
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
						break;
					}
				break;
 596:	09 f0       	breq	.+2      	; 0x59a <ibus_processor+0xb0>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
 598:	03 c0       	rjmp	.+6      	; 0x5a0 <ibus_processor+0xb6>
 59a:	88 ec       	ldi	r24, 0xC8	; 200
 59c:	88 df       	rcall	.-240    	; 0x4ae <device_status_ready_after_reset>
	...
					}
				break;
			}
		break;
	}
}
 5a6:	0f 90       	pop	r0
 5a8:	0f 90       	pop	r0
 5aa:	df 91       	pop	r29
 5ac:	cf 91       	pop	r28
 5ae:	08 95       	ret

000005b0 <main>:
#include "adc/adc.h"
#include "ibus_processor/ibus_processor.h"
#include "radio_control/radio_controller.h"

int main(void)
{
 5b0:	cf 93       	push	r28
 5b2:	df 93       	push	r29
 5b4:	00 d0       	rcall	.+0      	; 0x5b6 <main+0x6>
 5b6:	cd b7       	in	r28, 0x3d	; 61
 5b8:	de b7       	in	r29, 0x3e	; 62
	// uint8_t data[] = {0xD0, 0x05, 0xBF, 0x5C, 0xFE, 0x00};
	// send_ibus_message(data);
	
	uint8_t* msg;
	uint8_t depth = 0;
 5ba:	19 82       	std	Y+1, r1	; 0x01
	
	ibus_init();
 5bc:	5e de       	rcall	.-836    	; 0x27a <ibus_init>
	controller_init();
 5be:	e5 d0       	rcall	.+458    	; 0x78a <controller_init>
	adc_init();
 5c0:	a5 dd       	rcall	.-1206   	; 0x10c <adc_init>
	
	sei();
 5c2:	78 94       	sei
		
    while (1) 
    {
		depth = rx_buffer_get_depth();
 5c4:	39 de       	rcall	.-910    	; 0x238 <rx_buffer_get_depth>
 5c6:	89 83       	std	Y+1, r24	; 0x01
		
		if (depth > 0)
 5c8:	89 81       	ldd	r24, Y+1	; 0x01
 5ca:	88 23       	and	r24, r24
 5cc:	d9 f3       	breq	.-10     	; 0x5c4 <main+0x14>
		{
			msg = rx_buffer_get_entry();			
 5ce:	18 de       	rcall	.-976    	; 0x200 <rx_buffer_get_entry>
 5d0:	9b 83       	std	Y+3, r25	; 0x03
			ibus_processor(msg);
 5d2:	8a 83       	std	Y+2, r24	; 0x02
 5d4:	8a 81       	ldd	r24, Y+2	; 0x02
 5d6:	9b 81       	ldd	r25, Y+3	; 0x03
 5d8:	88 df       	rcall	.-240    	; 0x4ea <ibus_processor>
			rx_buffer_remove_entry();
 5da:	3c de       	rcall	.-904    	; 0x254 <rx_buffer_remove_entry>
 5dc:	f3 cf       	rjmp	.-26     	; 0x5c4 <main+0x14>

000005de <mcp42xxx_write>:
		}
    }
 5de:	cf 93       	push	r28
 */ 

#include "mcp42xxx.h"

void mcp42xxx_write (uint8_t channel, uint8_t value)
{
 5e0:	df 93       	push	r29
 5e2:	1f 92       	push	r1
 5e4:	1f 92       	push	r1
 5e6:	cd b7       	in	r28, 0x3d	; 61
 5e8:	de b7       	in	r29, 0x3e	; 62
 5ea:	89 83       	std	Y+1, r24	; 0x01
 5ec:	6a 83       	std	Y+2, r22	; 0x02
	DESELECT_CS();
 5ee:	85 e2       	ldi	r24, 0x25	; 37
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	25 e2       	ldi	r18, 0x25	; 37
 5f4:	30 e0       	ldi	r19, 0x00	; 0
 5f6:	f9 01       	movw	r30, r18
 5f8:	20 81       	ld	r18, Z
 5fa:	2e 7f       	andi	r18, 0xFE	; 254
 5fc:	fc 01       	movw	r30, r24
 5fe:	20 83       	st	Z, r18
	spi_write(OP_WRITE + channel);
 600:	89 81       	ldd	r24, Y+1	; 0x01
 602:	80 5f       	subi	r24, 0xF0	; 240
 604:	05 d1       	rcall	.+522    	; 0x810 <spi_write>
	spi_write(value);
 606:	8a 81       	ldd	r24, Y+2	; 0x02
 608:	03 d1       	rcall	.+518    	; 0x810 <spi_write>
	SELECT_CS();
 60a:	85 e2       	ldi	r24, 0x25	; 37
 60c:	90 e0       	ldi	r25, 0x00	; 0
 60e:	25 e2       	ldi	r18, 0x25	; 37
 610:	30 e0       	ldi	r19, 0x00	; 0
 612:	f9 01       	movw	r30, r18
 614:	20 81       	ld	r18, Z
 616:	21 60       	ori	r18, 0x01	; 1
 618:	fc 01       	movw	r30, r24
 61a:	20 83       	st	Z, r18
}
 61c:	00 00       	nop
 61e:	0f 90       	pop	r0
 620:	0f 90       	pop	r0
 622:	df 91       	pop	r29
 624:	cf 91       	pop	r28
 626:	08 95       	ret

00000628 <becker_init>:
void becker_back_long(void)
{
	// STX 0 B F 0 5 5 0 4 A A CR	
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x34, 0x41, 0x41, CR};
	uart1_sendCommand(msg);
}
 628:	cf 93       	push	r28
 62a:	df 93       	push	r29
 62c:	1f 92       	push	r1
 62e:	1f 92       	push	r1
 630:	cd b7       	in	r28, 0x3d	; 61
 632:	de b7       	in	r29, 0x3e	; 62
 634:	1a 82       	std	Y+2, r1	; 0x02
 636:	19 82       	std	Y+1, r1	; 0x01
 638:	0b c0       	rjmp	.+22     	; 0x650 <becker_init+0x28>
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	92 e0       	ldi	r25, 0x02	; 2
 63e:	e4 d1       	rcall	.+968    	; 0xa08 <uart1_sendCommand>
 640:	84 ef       	ldi	r24, 0xF4	; 244
 642:	91 e0       	ldi	r25, 0x01	; 1
 644:	31 d1       	rcall	.+610    	; 0x8a8 <timer_delay_ms>
 646:	89 81       	ldd	r24, Y+1	; 0x01
 648:	9a 81       	ldd	r25, Y+2	; 0x02
 64a:	01 96       	adiw	r24, 0x01	; 1
 64c:	9a 83       	std	Y+2, r25	; 0x02
 64e:	89 83       	std	Y+1, r24	; 0x01
 650:	89 81       	ldd	r24, Y+1	; 0x01
 652:	9a 81       	ldd	r25, Y+2	; 0x02
 654:	09 97       	sbiw	r24, 0x09	; 9
 656:	8c f3       	brlt	.-30     	; 0x63a <becker_init+0x12>
 658:	00 00       	nop
 65a:	0f 90       	pop	r0
 65c:	0f 90       	pop	r0
 65e:	df 91       	pop	r29
 660:	cf 91       	pop	r28
 662:	08 95       	ret

00000664 <becker_increase>:

void becker_increase(void)
{
 664:	cf 93       	push	r28
 666:	df 93       	push	r29
 668:	cd b7       	in	r28, 0x3d	; 61
 66a:	de b7       	in	r29, 0x3e	; 62
 66c:	2c 97       	sbiw	r28, 0x0c	; 12
 66e:	0f b6       	in	r0, 0x3f	; 63
 670:	f8 94       	cli
 672:	de bf       	out	0x3e, r29	; 62
 674:	0f be       	out	0x3f, r0	; 63
 676:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 2 A C CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x32, 0x41, 0x43, CR};
 678:	2c e0       	ldi	r18, 0x0C	; 12
 67a:	e9 e4       	ldi	r30, 0x49	; 73
 67c:	f2 e0       	ldi	r31, 0x02	; 2
 67e:	ce 01       	movw	r24, r28
 680:	01 96       	adiw	r24, 0x01	; 1
 682:	dc 01       	movw	r26, r24
 684:	01 90       	ld	r0, Z+
 686:	0d 92       	st	X+, r0
 688:	2a 95       	dec	r18
 68a:	e1 f7       	brne	.-8      	; 0x684 <becker_increase+0x20>
	uart1_sendCommand(msg);
 68c:	ce 01       	movw	r24, r28
 68e:	01 96       	adiw	r24, 0x01	; 1
 690:	bb d1       	rcall	.+886    	; 0xa08 <uart1_sendCommand>
}
 692:	00 00       	nop
 694:	2c 96       	adiw	r28, 0x0c	; 12
 696:	0f b6       	in	r0, 0x3f	; 63
 698:	f8 94       	cli
 69a:	de bf       	out	0x3e, r29	; 62
 69c:	0f be       	out	0x3f, r0	; 63
 69e:	cd bf       	out	0x3d, r28	; 61
 6a0:	df 91       	pop	r29
 6a2:	cf 91       	pop	r28
 6a4:	08 95       	ret

000006a6 <becker_decrease>:

void becker_decrease(void)
{
 6a6:	cf 93       	push	r28
 6a8:	df 93       	push	r29
 6aa:	cd b7       	in	r28, 0x3d	; 61
 6ac:	de b7       	in	r29, 0x3e	; 62
 6ae:	2c 97       	sbiw	r28, 0x0c	; 12
 6b0:	0f b6       	in	r0, 0x3f	; 63
 6b2:	f8 94       	cli
 6b4:	de bf       	out	0x3e, r29	; 62
 6b6:	0f be       	out	0x3f, r0	; 63
 6b8:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 1 A F CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x31, 0x41, 0x46, CR};
 6ba:	2c e0       	ldi	r18, 0x0C	; 12
 6bc:	e5 e5       	ldi	r30, 0x55	; 85
 6be:	f2 e0       	ldi	r31, 0x02	; 2
 6c0:	ce 01       	movw	r24, r28
 6c2:	01 96       	adiw	r24, 0x01	; 1
 6c4:	dc 01       	movw	r26, r24
 6c6:	01 90       	ld	r0, Z+
 6c8:	0d 92       	st	X+, r0
 6ca:	2a 95       	dec	r18
 6cc:	e1 f7       	brne	.-8      	; 0x6c6 <becker_decrease+0x20>
	uart1_sendCommand(msg);
 6ce:	ce 01       	movw	r24, r28
 6d0:	01 96       	adiw	r24, 0x01	; 1
 6d2:	9a d1       	rcall	.+820    	; 0xa08 <uart1_sendCommand>
}
 6d4:	00 00       	nop
 6d6:	2c 96       	adiw	r28, 0x0c	; 12
 6d8:	0f b6       	in	r0, 0x3f	; 63
 6da:	f8 94       	cli
 6dc:	de bf       	out	0x3e, r29	; 62
 6de:	0f be       	out	0x3f, r0	; 63
 6e0:	cd bf       	out	0x3d, r28	; 61
 6e2:	df 91       	pop	r29
 6e4:	cf 91       	pop	r28
 6e6:	08 95       	ret

000006e8 <becker_release>:

void becker_release (void)
{
 6e8:	cf 93       	push	r28
 6ea:	df 93       	push	r29
 6ec:	cd b7       	in	r28, 0x3d	; 61
 6ee:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(RELEASE);
 6f0:	8d e0       	ldi	r24, 0x0D	; 13
 6f2:	92 e0       	ldi	r25, 0x02	; 2
 6f4:	89 d1       	rcall	.+786    	; 0xa08 <uart1_sendCommand>
 6f6:	00 00       	nop
 6f8:	df 91       	pop	r29
 6fa:	cf 91       	pop	r28
 6fc:	08 95       	ret

000006fe <pioneer_init>:
void pioneer_mode(void)
{
	// 48k6
	mcp42xxx_write(FIRST_POT, 135);
	mcp42xxx_write(SECOND_POT, 135);
}
 6fe:	cf 93       	push	r28
 700:	df 93       	push	r29
 702:	cd b7       	in	r28, 0x3d	; 61
 704:	de b7       	in	r29, 0x3e	; 62
 706:	61 d0       	rcall	.+194    	; 0x7ca <spi_init>
 708:	61 e0       	ldi	r22, 0x01	; 1
 70a:	81 e0       	ldi	r24, 0x01	; 1
 70c:	68 df       	rcall	.-304    	; 0x5de <mcp42xxx_write>
 70e:	61 e0       	ldi	r22, 0x01	; 1
 710:	82 e0       	ldi	r24, 0x02	; 2
 712:	65 df       	rcall	.-310    	; 0x5de <mcp42xxx_write>
 714:	00 00       	nop
 716:	df 91       	pop	r29
 718:	cf 91       	pop	r28
 71a:	08 95       	ret

0000071c <pioneer_increase>:
 71c:	cf 93       	push	r28
 71e:	df 93       	push	r29
 720:	cd b7       	in	r28, 0x3d	; 61
 722:	de b7       	in	r29, 0x3e	; 62
 724:	66 ed       	ldi	r22, 0xD6	; 214
 726:	81 e0       	ldi	r24, 0x01	; 1
 728:	5a df       	rcall	.-332    	; 0x5de <mcp42xxx_write>
 72a:	66 ed       	ldi	r22, 0xD6	; 214
 72c:	82 e0       	ldi	r24, 0x02	; 2
 72e:	57 df       	rcall	.-338    	; 0x5de <mcp42xxx_write>
 730:	00 00       	nop
 732:	df 91       	pop	r29
 734:	cf 91       	pop	r28
 736:	08 95       	ret

00000738 <pioneer_decrease>:
 738:	cf 93       	push	r28
 73a:	df 93       	push	r29
 73c:	cd b7       	in	r28, 0x3d	; 61
 73e:	de b7       	in	r29, 0x3e	; 62
 740:	64 ec       	ldi	r22, 0xC4	; 196
 742:	81 e0       	ldi	r24, 0x01	; 1
 744:	4c df       	rcall	.-360    	; 0x5de <mcp42xxx_write>
 746:	64 ec       	ldi	r22, 0xC4	; 196
 748:	82 e0       	ldi	r24, 0x02	; 2
 74a:	49 df       	rcall	.-366    	; 0x5de <mcp42xxx_write>
 74c:	00 00       	nop
 74e:	df 91       	pop	r29
 750:	cf 91       	pop	r28
 752:	08 95       	ret

00000754 <pioneer_release>:

void pioneer_release(void)
{
 754:	cf 93       	push	r28
 756:	df 93       	push	r29
 758:	cd b7       	in	r28, 0x3d	; 61
 75a:	de b7       	in	r29, 0x3e	; 62
	mcp42xxx_write(FIRST_POT, 1);
 75c:	61 e0       	ldi	r22, 0x01	; 1
 75e:	81 e0       	ldi	r24, 0x01	; 1
 760:	3e df       	rcall	.-388    	; 0x5de <mcp42xxx_write>
	mcp42xxx_write(SECOND_POT, 1);
 762:	61 e0       	ldi	r22, 0x01	; 1
 764:	82 e0       	ldi	r24, 0x02	; 2
 766:	3b df       	rcall	.-394    	; 0x5de <mcp42xxx_write>
 768:	00 00       	nop
 76a:	df 91       	pop	r29
 76c:	cf 91       	pop	r28
 76e:	08 95       	ret

00000770 <controller_release>:
 */ 

#include "radio_controller.h"

void controller_release (void)
{
 770:	cf 93       	push	r28
 772:	df 93       	push	r29
 774:	cd b7       	in	r28, 0x3d	; 61
 776:	de b7       	in	r29, 0x3e	; 62
	timer_delay_ms(50);
 778:	82 e3       	ldi	r24, 0x32	; 50
 77a:	90 e0       	ldi	r25, 0x00	; 0
 77c:	95 d0       	rcall	.+298    	; 0x8a8 <timer_delay_ms>
	becker_release();
 77e:	b4 df       	rcall	.-152    	; 0x6e8 <becker_release>
	pioneer_release();
 780:	e9 df       	rcall	.-46     	; 0x754 <pioneer_release>
 782:	00 00       	nop
}
 784:	df 91       	pop	r29
 786:	cf 91       	pop	r28
 788:	08 95       	ret

0000078a <controller_init>:
 78a:	cf 93       	push	r28

void controller_init (void)
{
 78c:	df 93       	push	r29
 78e:	cd b7       	in	r28, 0x3d	; 61
 790:	de b7       	in	r29, 0x3e	; 62
	// connect to becker and shutdown both pots
	becker_init();
 792:	4a df       	rcall	.-364    	; 0x628 <becker_init>
	pioneer_init();	
 794:	b4 df       	rcall	.-152    	; 0x6fe <pioneer_init>
 796:	00 00       	nop
}
 798:	df 91       	pop	r29
 79a:	cf 91       	pop	r28
 79c:	08 95       	ret

0000079e <controller_increase>:
 79e:	cf 93       	push	r28

void controller_increase (void)
{
 7a0:	df 93       	push	r29
 7a2:	cd b7       	in	r28, 0x3d	; 61
 7a4:	de b7       	in	r29, 0x3e	; 62
	becker_increase();
 7a6:	5e df       	rcall	.-324    	; 0x664 <becker_increase>
	pioneer_increase();
 7a8:	b9 df       	rcall	.-142    	; 0x71c <pioneer_increase>
	controller_release();
 7aa:	e2 df       	rcall	.-60     	; 0x770 <controller_release>
 7ac:	00 00       	nop
}
 7ae:	df 91       	pop	r29
 7b0:	cf 91       	pop	r28
 7b2:	08 95       	ret

000007b4 <controller_decrease>:
 7b4:	cf 93       	push	r28

void controller_decrease (void)
{
 7b6:	df 93       	push	r29
 7b8:	cd b7       	in	r28, 0x3d	; 61
 7ba:	de b7       	in	r29, 0x3e	; 62
	becker_decrease();
 7bc:	74 df       	rcall	.-280    	; 0x6a6 <becker_decrease>
	pioneer_decrease();
 7be:	bc df       	rcall	.-136    	; 0x738 <pioneer_decrease>
	controller_release();
 7c0:	d7 df       	rcall	.-82     	; 0x770 <controller_release>
 7c2:	00 00       	nop
}
 7c4:	df 91       	pop	r29
 7c6:	cf 91       	pop	r28
 7c8:	08 95       	ret

000007ca <spi_init>:
 7ca:	cf 93       	push	r28
 */

#include "spi.h"

void spi_init(void)
{
 7cc:	df 93       	push	r29
 7ce:	cd b7       	in	r28, 0x3d	; 61
 7d0:	de b7       	in	r29, 0x3e	; 62
	// spi master, 16 divider = 921,6kHz spi freq
	DDR_SPI |= (1 << DD_MOSI)|(1 << DD_SCK)|(1 << DD_CS);
 7d2:	84 e2       	ldi	r24, 0x24	; 36
 7d4:	90 e0       	ldi	r25, 0x00	; 0
 7d6:	24 e2       	ldi	r18, 0x24	; 36
 7d8:	30 e0       	ldi	r19, 0x00	; 0
 7da:	f9 01       	movw	r30, r18
 7dc:	20 81       	ld	r18, Z
 7de:	27 60       	ori	r18, 0x07	; 7
 7e0:	fc 01       	movw	r30, r24
 7e2:	20 83       	st	Z, r18
	SELECT_CS();
 7e4:	85 e2       	ldi	r24, 0x25	; 37
 7e6:	90 e0       	ldi	r25, 0x00	; 0
 7e8:	25 e2       	ldi	r18, 0x25	; 37
 7ea:	30 e0       	ldi	r19, 0x00	; 0
 7ec:	f9 01       	movw	r30, r18
 7ee:	20 81       	ld	r18, Z
 7f0:	21 60       	ori	r18, 0x01	; 1
 7f2:	fc 01       	movw	r30, r24
 7f4:	20 83       	st	Z, r18
	SPCR |= (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 7f6:	8c e4       	ldi	r24, 0x4C	; 76
 7f8:	90 e0       	ldi	r25, 0x00	; 0
 7fa:	2c e4       	ldi	r18, 0x4C	; 76
 7fc:	30 e0       	ldi	r19, 0x00	; 0
 7fe:	f9 01       	movw	r30, r18
 800:	20 81       	ld	r18, Z
 802:	21 65       	ori	r18, 0x51	; 81
 804:	fc 01       	movw	r30, r24
 806:	20 83       	st	Z, r18
}
 808:	00 00       	nop
 80a:	df 91       	pop	r29
 80c:	cf 91       	pop	r28
 80e:	08 95       	ret

00000810 <spi_write>:

void spi_write (uint8_t data)
{
 810:	cf 93       	push	r28
 812:	df 93       	push	r29
 814:	1f 92       	push	r1
 816:	cd b7       	in	r28, 0x3d	; 61
 818:	de b7       	in	r29, 0x3e	; 62
 81a:	89 83       	std	Y+1, r24	; 0x01
	SPDR=data;
 81c:	8e e4       	ldi	r24, 0x4E	; 78
 81e:	90 e0       	ldi	r25, 0x00	; 0
 820:	29 81       	ldd	r18, Y+1	; 0x01
 822:	fc 01       	movw	r30, r24
 824:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
 826:	00 00       	nop
 828:	8d e4       	ldi	r24, 0x4D	; 77
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	fc 01       	movw	r30, r24
 82e:	80 81       	ld	r24, Z
 830:	88 23       	and	r24, r24
 832:	d4 f7       	brge	.-12     	; 0x828 <spi_write+0x18>
 834:	00 00       	nop
 836:	0f 90       	pop	r0
 838:	df 91       	pop	r29
 83a:	cf 91       	pop	r28
 83c:	08 95       	ret

0000083e <timer0_init>:
 */ 

#include "timer.h"

void timer0_init(void)
{
 83e:	cf 93       	push	r28
 840:	df 93       	push	r29
 842:	cd b7       	in	r28, 0x3d	; 61
 844:	de b7       	in	r29, 0x3e	; 62
	// 8-bit timer, prescale 1024, timer clock 15625hz, click every 0.064ms
	TCCR0B = (1 << CS00)|(1 << CS02);
 846:	85 e4       	ldi	r24, 0x45	; 69
 848:	90 e0       	ldi	r25, 0x00	; 0
 84a:	25 e0       	ldi	r18, 0x05	; 5
 84c:	fc 01       	movw	r30, r24
 84e:	20 83       	st	Z, r18
}
 850:	00 00       	nop
 852:	df 91       	pop	r29
 854:	cf 91       	pop	r28
 856:	08 95       	ret

00000858 <timer0_getValue>:

uint8_t timer0_getValue(void)
{
 858:	cf 93       	push	r28
 85a:	df 93       	push	r29
 85c:	cd b7       	in	r28, 0x3d	; 61
 85e:	de b7       	in	r29, 0x3e	; 62
	// overflow occured?
	if (TIFR0 & (1 << TOV0)) {
 860:	85 e3       	ldi	r24, 0x35	; 53
 862:	90 e0       	ldi	r25, 0x00	; 0
 864:	fc 01       	movw	r30, r24
 866:	80 81       	ld	r24, Z
 868:	88 2f       	mov	r24, r24
 86a:	90 e0       	ldi	r25, 0x00	; 0
 86c:	81 70       	andi	r24, 0x01	; 1
 86e:	99 27       	eor	r25, r25
 870:	89 2b       	or	r24, r25
 872:	11 f0       	breq	.+4      	; 0x878 <timer0_getValue+0x20>
		return 0xFF;
 874:	8f ef       	ldi	r24, 0xFF	; 255
 876:	04 c0       	rjmp	.+8      	; 0x880 <timer0_getValue+0x28>
	}
	
	return TCNT0;	
 878:	86 e4       	ldi	r24, 0x46	; 70
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	fc 01       	movw	r30, r24
 87e:	80 81       	ld	r24, Z
}
 880:	df 91       	pop	r29
 882:	cf 91       	pop	r28
 884:	08 95       	ret

00000886 <timer0_reset>:

void timer0_reset(void)
{
 886:	cf 93       	push	r28
 888:	df 93       	push	r29
 88a:	cd b7       	in	r28, 0x3d	; 61
 88c:	de b7       	in	r29, 0x3e	; 62
	// reset overflow
	TIFR0 = (1<<TOV0);
 88e:	85 e3       	ldi	r24, 0x35	; 53
 890:	90 e0       	ldi	r25, 0x00	; 0
 892:	21 e0       	ldi	r18, 0x01	; 1
 894:	fc 01       	movw	r30, r24
 896:	20 83       	st	Z, r18
	// reset value
	TCNT0 = 0;
 898:	86 e4       	ldi	r24, 0x46	; 70
 89a:	90 e0       	ldi	r25, 0x00	; 0
 89c:	fc 01       	movw	r30, r24
 89e:	10 82       	st	Z, r1
}
 8a0:	00 00       	nop
 8a2:	df 91       	pop	r29
 8a4:	cf 91       	pop	r28
 8a6:	08 95       	ret

000008a8 <timer_delay_ms>:

void timer_delay_ms (uint16_t delay)
{
 8a8:	cf 93       	push	r28
 8aa:	df 93       	push	r29
 8ac:	1f 92       	push	r1
 8ae:	1f 92       	push	r1
 8b0:	cd b7       	in	r28, 0x3d	; 61
 8b2:	de b7       	in	r29, 0x3e	; 62
 8b4:	9a 83       	std	Y+2, r25	; 0x02
 8b6:	89 83       	std	Y+1, r24	; 0x01
	do
	{
		// timer5, prescaler 1, preload 49536, delay 0.
		TCNT5 = 49536;
 8b8:	84 e2       	ldi	r24, 0x24	; 36
 8ba:	91 e0       	ldi	r25, 0x01	; 1
 8bc:	20 e8       	ldi	r18, 0x80	; 128
 8be:	31 ec       	ldi	r19, 0xC1	; 193
 8c0:	fc 01       	movw	r30, r24
 8c2:	31 83       	std	Z+1, r19	; 0x01
 8c4:	20 83       	st	Z, r18
		TCCR5B |= (1<<CS50);
 8c6:	81 e2       	ldi	r24, 0x21	; 33
 8c8:	91 e0       	ldi	r25, 0x01	; 1
 8ca:	21 e2       	ldi	r18, 0x21	; 33
 8cc:	31 e0       	ldi	r19, 0x01	; 1
 8ce:	f9 01       	movw	r30, r18
 8d0:	20 81       	ld	r18, Z
 8d2:	21 60       	ori	r18, 0x01	; 1
 8d4:	fc 01       	movw	r30, r24
 8d6:	20 83       	st	Z, r18
		while ((TIFR5 & (1 << TOV5)) == 0);
 8d8:	00 00       	nop
 8da:	8a e3       	ldi	r24, 0x3A	; 58
 8dc:	90 e0       	ldi	r25, 0x00	; 0
 8de:	fc 01       	movw	r30, r24
 8e0:	80 81       	ld	r24, Z
 8e2:	88 2f       	mov	r24, r24
 8e4:	90 e0       	ldi	r25, 0x00	; 0
 8e6:	81 70       	andi	r24, 0x01	; 1
 8e8:	99 27       	eor	r25, r25
 8ea:	89 2b       	or	r24, r25
 8ec:	b1 f3       	breq	.-20     	; 0x8da <timer_delay_ms+0x32>
		TIFR5 |= (1 << TOV5);
 8ee:	8a e3       	ldi	r24, 0x3A	; 58
 8f0:	90 e0       	ldi	r25, 0x00	; 0
 8f2:	2a e3       	ldi	r18, 0x3A	; 58
 8f4:	30 e0       	ldi	r19, 0x00	; 0
 8f6:	f9 01       	movw	r30, r18
 8f8:	20 81       	ld	r18, Z
 8fa:	21 60       	ori	r18, 0x01	; 1
 8fc:	fc 01       	movw	r30, r24
 8fe:	20 83       	st	Z, r18
		delay--;
 900:	89 81       	ldd	r24, Y+1	; 0x01
 902:	9a 81       	ldd	r25, Y+2	; 0x02
 904:	01 97       	sbiw	r24, 0x01	; 1
 906:	9a 83       	std	Y+2, r25	; 0x02
 908:	89 83       	std	Y+1, r24	; 0x01
	} while (delay > 0);
 90a:	89 81       	ldd	r24, Y+1	; 0x01
 90c:	9a 81       	ldd	r25, Y+2	; 0x02
 90e:	89 2b       	or	r24, r25
 910:	99 f6       	brne	.-90     	; 0x8b8 <timer_delay_ms+0x10>
 912:	00 00       	nop
 914:	0f 90       	pop	r0
 916:	0f 90       	pop	r0
 918:	df 91       	pop	r29
 91a:	cf 91       	pop	r28
 91c:	08 95       	ret

0000091e <uart0_init>:
	uint8_t dummy = 0;
	UBRR1 = UBRR0_REG;
	UCSR1B = (1 << TXEN0);	// receiver and transceiver enabled
	UCSR1C = (1 << UCSZ11)|(1 << UCSZ10);	// 8n1
	dummy = UDR0;	
}
 91e:	cf 93       	push	r28
 920:	df 93       	push	r29
 922:	1f 92       	push	r1
 924:	cd b7       	in	r28, 0x3d	; 61
 926:	de b7       	in	r29, 0x3e	; 62
 928:	19 82       	std	Y+1, r1	; 0x01
 92a:	84 ec       	ldi	r24, 0xC4	; 196
 92c:	90 e0       	ldi	r25, 0x00	; 0
 92e:	27 e6       	ldi	r18, 0x67	; 103
 930:	30 e0       	ldi	r19, 0x00	; 0
 932:	fc 01       	movw	r30, r24
 934:	31 83       	std	Z+1, r19	; 0x01
 936:	20 83       	st	Z, r18
 938:	81 ec       	ldi	r24, 0xC1	; 193
 93a:	90 e0       	ldi	r25, 0x00	; 0
 93c:	28 e9       	ldi	r18, 0x98	; 152
 93e:	fc 01       	movw	r30, r24
 940:	20 83       	st	Z, r18
 942:	82 ec       	ldi	r24, 0xC2	; 194
 944:	90 e0       	ldi	r25, 0x00	; 0
 946:	26 e2       	ldi	r18, 0x26	; 38
 948:	fc 01       	movw	r30, r24
 94a:	20 83       	st	Z, r18
 94c:	86 ec       	ldi	r24, 0xC6	; 198
 94e:	90 e0       	ldi	r25, 0x00	; 0
 950:	fc 01       	movw	r30, r24
 952:	80 81       	ld	r24, Z
 954:	89 83       	std	Y+1, r24	; 0x01
 956:	00 00       	nop
 958:	0f 90       	pop	r0
 95a:	df 91       	pop	r29
 95c:	cf 91       	pop	r28
 95e:	08 95       	ret

00000960 <uart0_sendChar>:
 960:	cf 93       	push	r28
 962:	df 93       	push	r29
 964:	1f 92       	push	r1
 966:	cd b7       	in	r28, 0x3d	; 61
 968:	de b7       	in	r29, 0x3e	; 62
 96a:	89 83       	std	Y+1, r24	; 0x01
 96c:	00 00       	nop
 96e:	80 ec       	ldi	r24, 0xC0	; 192
 970:	90 e0       	ldi	r25, 0x00	; 0
 972:	fc 01       	movw	r30, r24
 974:	80 81       	ld	r24, Z
 976:	88 2f       	mov	r24, r24
 978:	90 e0       	ldi	r25, 0x00	; 0
 97a:	80 72       	andi	r24, 0x20	; 32
 97c:	99 27       	eor	r25, r25
 97e:	89 2b       	or	r24, r25
 980:	b1 f3       	breq	.-20     	; 0x96e <uart0_sendChar+0xe>
 982:	86 ec       	ldi	r24, 0xC6	; 198
 984:	90 e0       	ldi	r25, 0x00	; 0
 986:	29 81       	ldd	r18, Y+1	; 0x01
 988:	fc 01       	movw	r30, r24
 98a:	20 83       	st	Z, r18
 98c:	00 00       	nop
 98e:	0f 90       	pop	r0
 990:	df 91       	pop	r29
 992:	cf 91       	pop	r28
 994:	08 95       	ret

00000996 <uart0_tx>:
 996:	cf 93       	push	r28
 998:	df 93       	push	r29
 99a:	cd b7       	in	r28, 0x3d	; 61
 99c:	de b7       	in	r29, 0x3e	; 62
 99e:	81 ec       	ldi	r24, 0xC1	; 193
 9a0:	90 e0       	ldi	r25, 0x00	; 0
 9a2:	21 ec       	ldi	r18, 0xC1	; 193
 9a4:	30 e0       	ldi	r19, 0x00	; 0
 9a6:	f9 01       	movw	r30, r18
 9a8:	20 81       	ld	r18, Z
 9aa:	2f 7e       	andi	r18, 0xEF	; 239
 9ac:	fc 01       	movw	r30, r24
 9ae:	20 83       	st	Z, r18
 9b0:	00 00       	nop
 9b2:	df 91       	pop	r29
 9b4:	cf 91       	pop	r28
 9b6:	08 95       	ret

000009b8 <uart0_rtx>:
 9b8:	cf 93       	push	r28
 9ba:	df 93       	push	r29
 9bc:	cd b7       	in	r28, 0x3d	; 61
 9be:	de b7       	in	r29, 0x3e	; 62
 9c0:	81 ec       	ldi	r24, 0xC1	; 193
 9c2:	90 e0       	ldi	r25, 0x00	; 0
 9c4:	28 e9       	ldi	r18, 0x98	; 152
 9c6:	fc 01       	movw	r30, r24
 9c8:	20 83       	st	Z, r18
 9ca:	00 00       	nop
 9cc:	df 91       	pop	r29
 9ce:	cf 91       	pop	r28
 9d0:	08 95       	ret

000009d2 <uart1_sendChar>:

void uart1_sendChar(uint8_t data)
{
 9d2:	cf 93       	push	r28
 9d4:	df 93       	push	r29
 9d6:	1f 92       	push	r1
 9d8:	cd b7       	in	r28, 0x3d	; 61
 9da:	de b7       	in	r29, 0x3e	; 62
 9dc:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR1A & (1<<UDRE1)));
 9de:	00 00       	nop
 9e0:	88 ec       	ldi	r24, 0xC8	; 200
 9e2:	90 e0       	ldi	r25, 0x00	; 0
 9e4:	fc 01       	movw	r30, r24
 9e6:	80 81       	ld	r24, Z
 9e8:	88 2f       	mov	r24, r24
 9ea:	90 e0       	ldi	r25, 0x00	; 0
 9ec:	80 72       	andi	r24, 0x20	; 32
 9ee:	99 27       	eor	r25, r25
 9f0:	89 2b       	or	r24, r25
 9f2:	b1 f3       	breq	.-20     	; 0x9e0 <uart1_sendChar+0xe>
	UDR1 = data;
 9f4:	8e ec       	ldi	r24, 0xCE	; 206
 9f6:	90 e0       	ldi	r25, 0x00	; 0
 9f8:	29 81       	ldd	r18, Y+1	; 0x01
 9fa:	fc 01       	movw	r30, r24
 9fc:	20 83       	st	Z, r18
}
 9fe:	00 00       	nop
 a00:	0f 90       	pop	r0
 a02:	df 91       	pop	r29
 a04:	cf 91       	pop	r28
 a06:	08 95       	ret

00000a08 <uart1_sendCommand>:

void uart1_sendCommand (uint8_t *data)
{
 a08:	cf 93       	push	r28
 a0a:	df 93       	push	r29
 a0c:	00 d0       	rcall	.+0      	; 0xa0e <uart1_sendCommand+0x6>
 a0e:	1f 92       	push	r1
 a10:	cd b7       	in	r28, 0x3d	; 61
 a12:	de b7       	in	r29, 0x3e	; 62
 a14:	9c 83       	std	Y+4, r25	; 0x04
 a16:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
 a18:	1a 82       	std	Y+2, r1	; 0x02
 a1a:	19 82       	std	Y+1, r1	; 0x01
	
	while(data[i] != CR)
 a1c:	0e c0       	rjmp	.+28     	; 0xa3a <uart1_sendCommand+0x32>
	{
		uart1_sendChar(data[i]);
 a1e:	89 81       	ldd	r24, Y+1	; 0x01
 a20:	9a 81       	ldd	r25, Y+2	; 0x02
 a22:	2b 81       	ldd	r18, Y+3	; 0x03
 a24:	3c 81       	ldd	r19, Y+4	; 0x04
 a26:	82 0f       	add	r24, r18
 a28:	93 1f       	adc	r25, r19
 a2a:	fc 01       	movw	r30, r24
 a2c:	80 81       	ld	r24, Z
 a2e:	d1 df       	rcall	.-94     	; 0x9d2 <uart1_sendChar>
		i++;
 a30:	89 81       	ldd	r24, Y+1	; 0x01
 a32:	9a 81       	ldd	r25, Y+2	; 0x02
 a34:	01 96       	adiw	r24, 0x01	; 1
 a36:	9a 83       	std	Y+2, r25	; 0x02
 a38:	89 83       	std	Y+1, r24	; 0x01

void uart1_sendCommand (uint8_t *data)
{
	int i = 0;
	
	while(data[i] != CR)
 a3a:	89 81       	ldd	r24, Y+1	; 0x01
 a3c:	9a 81       	ldd	r25, Y+2	; 0x02
 a3e:	2b 81       	ldd	r18, Y+3	; 0x03
 a40:	3c 81       	ldd	r19, Y+4	; 0x04
 a42:	82 0f       	add	r24, r18
 a44:	93 1f       	adc	r25, r19
 a46:	fc 01       	movw	r30, r24
 a48:	80 81       	ld	r24, Z
 a4a:	8d 30       	cpi	r24, 0x0D	; 13
 a4c:	41 f7       	brne	.-48     	; 0xa1e <uart1_sendCommand+0x16>
	{
		uart1_sendChar(data[i]);
		i++;
	}
 a4e:	00 00       	nop
 a50:	0f 90       	pop	r0
 a52:	0f 90       	pop	r0
 a54:	0f 90       	pop	r0
 a56:	0f 90       	pop	r0
 a58:	df 91       	pop	r29
 a5a:	cf 91       	pop	r28
 a5c:	08 95       	ret

00000a5e <_exit>:
 a5e:	f8 94       	cli

00000a60 <__stop_program>:
 a60:	ff cf       	rjmp	.-2      	; 0xa60 <__stop_program>
