<profile>

<section name = "Vivado HLS Report for 'transfer'" level="0">
<item name = "Date">Wed Mar 29 23:24:15 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 8, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 203</column>
<column name="Register">-, -, 20, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_sig_ioackin_m_axi_dma_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_dma_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_dma_WREADY">9, 2, 1, 2</column>
<column name="dma_blk_n_AR">9, 2, 1, 2</column>
<column name="dma_blk_n_AW">9, 2, 1, 2</column>
<column name="dma_blk_n_B">9, 2, 1, 2</column>
<column name="dma_blk_n_R">9, 2, 1, 2</column>
<column name="dma_blk_n_W">9, 2, 1, 2</column>
<column name="m_axi_dma_AWADDR">21, 4, 32, 128</column>
<column name="m_axi_dma_WDATA">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_reg_ioackin_m_axi_dma_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_dma_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_dma_WREADY">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, transfer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, transfer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, transfer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, transfer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, transfer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, transfer, return value</column>
<column name="m_axi_dma_AWVALID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWREADY">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWADDR">out, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWLEN">out, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWSIZE">out, 3, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWBURST">out, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWLOCK">out, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWCACHE">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWPROT">out, 3, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWQOS">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWREGION">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_AWUSER">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_WVALID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_WREADY">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_WDATA">out, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_WSTRB">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_WLAST">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_WID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_WUSER">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARVALID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARREADY">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARADDR">out, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARID">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARLEN">out, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARSIZE">out, 3, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARBURST">out, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARLOCK">out, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARCACHE">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARPROT">out, 3, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARQOS">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARREGION">out, 4, m_axi, dma, pointer</column>
<column name="m_axi_dma_ARUSER">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RVALID">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RREADY">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RDATA">in, 32, m_axi, dma, pointer</column>
<column name="m_axi_dma_RLAST">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RID">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RUSER">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_RRESP">in, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_BVALID">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_BREADY">out, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_BRESP">in, 2, m_axi, dma, pointer</column>
<column name="m_axi_dma_BID">in, 1, m_axi, dma, pointer</column>
<column name="m_axi_dma_BUSER">in, 1, m_axi, dma, pointer</column>
<column name="addr">in, 32, ap_none, addr, scalar</column>
</table>
</item>
</section>
</profile>
