{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128",
      "SVE256"
    ],
    "DisabledHostFeatures": [
      "AFP",
      "FLAGM",
      "FLAGM2",
      "RPRES"
    ]
  },
  "Instructions": {
    "fstp tword [rax]": {
      "ExpectedInstructionCount": 12,
      "Comment": "Single 80-bit store.",
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "ldr q2, [x21, #1056]",
        "st1h {z2.h}, p2, [x4]",
        "add w21, w20, #0x1 (1)",
        "and w21, w21, #0x7",
        "strb w21, [x28, #1051]",
        "ldrb w21, [x28, #1202]",
        "mov w22, #0x1",
        "lsl w20, w22, w20",
        "bic w20, w21, w20",
        "strb w20, [x28, #1202]"
      ]
    },
    "2-store 80bit": {
      "x86InstructionCount": 2,
      "ExpectedInstructionCount": 20,
      "x86Insts": [
        "fstp tword [rax]",
        "fstp tword [rax+10]"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "ldr q2, [x21, #1056]",
        "st1h {z2.h}, p2, [x4]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "add x21, x28, x20, lsl #4",
        "ldr q2, [x21, #1056]",
        "add x21, x4, #0xa (10)",
        "st1h {z2.h}, p2, [x21]",
        "add w20, w20, #0x1 (1)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1051]",
        "ldrb w21, [x28, #1202]",
        "mov w22, #0x8",
        "sub w20, w22, w20",
        "mov w22, #0xc0c0",
        "lsr w20, w22, w20",
        "bic w20, w21, w20",
        "strb w20, [x28, #1202]"
      ]
    },
    "8-store 80bit": {
      "x86InstructionCount": 8,
      "ExpectedInstructionCount": 48,
      "x86Insts": [
        "fstp tword [rax]",
        "fstp tword [rax+10]",
        "fstp tword [rax+20]",
        "fstp tword [rax+30]",
        "fstp tword [rax+40]",
        "fstp tword [rax+50]",
        "fstp tword [rax+60]",
        "fstp tword [rax+70]"
      ],
      "ExpectedArm64ASM": [
        "ldrb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "ldr q2, [x21, #1056]",
        "st1h {z2.h}, p2, [x4]",
        "add w21, w20, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0xa (10)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0x14 (20)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0x1e (30)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0x28 (40)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0x32 (50)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x22, x28, x21, lsl #4",
        "ldr q2, [x22, #1056]",
        "add x22, x4, #0x3c (60)",
        "st1h {z2.h}, p2, [x22]",
        "add w21, w21, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "ldr q2, [x21, #1056]",
        "add x21, x4, #0x46 (70)",
        "st1h {z2.h}, p2, [x21]",
        "strb w20, [x28, #1051]",
        "strb wzr, [x28, #1202]"
      ]
    },
    "fld tword [rax]": {
      "ExpectedInstructionCount": 12,
      "Comment": "Single 80-bit store.",
      "ExpectedArm64ASM": [
        "ld1h {z2.h}, p2/z, [x4]",
        "ldrb w20, [x28, #1051]",
        "add w20, w20, #0x7 (7)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "str q2, [x21, #1056]",
        "ldrb w21, [x28, #1202]",
        "mov w22, #0x1",
        "lsl w20, w22, w20",
        "orr w20, w21, w20",
        "strb w20, [x28, #1202]"
      ]
    },
    "2-load 80bit": {
      "x86InstructionCount": 2,
      "ExpectedInstructionCount": 20,
      "x86Insts": [
        "fld tword [rax]",
        "fld tword [rax+10]"
      ],
      "ExpectedArm64ASM": [
        "ld1h {z2.h}, p2/z, [x4]",
        "add x20, x4, #0xa (10)",
        "ld1h {z3.h}, p2/z, [x20]",
        "ldrb w20, [x28, #1051]",
        "add w20, w20, #0x6 (6)",
        "and w20, w20, #0x7",
        "strb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "str q3, [x21, #1056]",
        "add w21, w20, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q2, [x21, #1056]",
        "ldrb w21, [x28, #1202]",
        "mov w22, #0x8",
        "sub w20, w22, w20",
        "mov w22, #0x303",
        "lsr w20, w22, w20",
        "orr w20, w21, w20",
        "strb w20, [x28, #1202]"
      ]
    },
    "8-load 80bit": {
      "x86InstructionCount": 8,
      "ExpectedInstructionCount": 49,
      "x86Insts": [
        "fld tword [rax]",
        "fld tword [rax+10]",
        "fld tword [rax+20]",
        "fld tword [rax+30]",
        "fld tword [rax+40]",
        "fld tword [rax+50]",
        "fld tword [rax+60]",
        "fld tword [rax+70]"
      ],
      "ExpectedArm64ASM": [
        "ld1h {z2.h}, p2/z, [x4]",
        "add x20, x4, #0xa (10)",
        "ld1h {z3.h}, p2/z, [x20]",
        "add x20, x4, #0x14 (20)",
        "ld1h {z4.h}, p2/z, [x20]",
        "add x20, x4, #0x1e (30)",
        "ld1h {z5.h}, p2/z, [x20]",
        "add x20, x4, #0x28 (40)",
        "ld1h {z6.h}, p2/z, [x20]",
        "add x20, x4, #0x32 (50)",
        "ld1h {z7.h}, p2/z, [x20]",
        "add x20, x4, #0x3c (60)",
        "ld1h {z8.h}, p2/z, [x20]",
        "add x20, x4, #0x46 (70)",
        "ld1h {z9.h}, p2/z, [x20]",
        "ldrb w20, [x28, #1051]",
        "strb w20, [x28, #1051]",
        "add x21, x28, x20, lsl #4",
        "str q9, [x21, #1056]",
        "add w21, w20, #0x1 (1)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q8, [x21, #1056]",
        "add w21, w20, #0x2 (2)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q7, [x21, #1056]",
        "add w21, w20, #0x3 (3)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q6, [x21, #1056]",
        "add w21, w20, #0x4 (4)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q5, [x21, #1056]",
        "add w21, w20, #0x5 (5)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q4, [x21, #1056]",
        "add w21, w20, #0x6 (6)",
        "and w21, w21, #0x7",
        "add x21, x28, x21, lsl #4",
        "str q3, [x21, #1056]",
        "add w20, w20, #0x7 (7)",
        "and w20, w20, #0x7",
        "add x20, x28, x20, lsl #4",
        "str q2, [x20, #1056]",
        "mov w20, #0xff",
        "strb w20, [x28, #1202]"
      ]
    }
  }
}
