// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rngMT19937ICN_uniformRNG_x_k_p_0_V,
        rngMT19937ICN_uniformRNG_x_k_p_1_V,
        rngMT19937ICN_uniformRNG_x_k_p_m_V,
        rngMT19937ICN_uniformRNG_x_k_p_2_V,
        Hr_address0,
        Hr_ce0,
        Hr_we0,
        Hr_d0,
        Hi_address0,
        Hi_ce0,
        Hi_we0,
        Hi_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        grp_fu_118_p_din0,
        grp_fu_118_p_din1,
        grp_fu_118_p_dout0,
        grp_fu_118_p_ce,
        grp_fu_122_p_din0,
        grp_fu_122_p_din1,
        grp_fu_122_p_dout0,
        grp_fu_122_p_ce,
        grp_fu_126_p_din0,
        grp_fu_126_p_din1,
        grp_fu_126_p_dout0,
        grp_fu_126_p_ce,
        grp_fu_130_p_din0,
        grp_fu_130_p_din1,
        grp_fu_130_p_dout0,
        grp_fu_130_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V;
input  [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V;
output  [3:0] Hr_address0;
output   Hr_ce0;
output   Hr_we0;
output  [63:0] Hr_d0;
output  [3:0] Hi_address0;
output   Hi_ce0;
output   Hi_we0;
output  [63:0] Hi_d0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
input  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
output  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
input  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
output  [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
output   rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
input  [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
output  [63:0] grp_fu_118_p_din0;
output  [63:0] grp_fu_118_p_din1;
input  [63:0] grp_fu_118_p_dout0;
output   grp_fu_118_p_ce;
output  [63:0] grp_fu_122_p_din0;
output  [63:0] grp_fu_122_p_din1;
input  [63:0] grp_fu_122_p_dout0;
output   grp_fu_122_p_ce;
output  [63:0] grp_fu_126_p_din0;
output  [63:0] grp_fu_126_p_din1;
input  [63:0] grp_fu_126_p_dout0;
output   grp_fu_126_p_ce;
output  [63:0] grp_fu_130_p_din0;
output  [63:0] grp_fu_130_p_din1;
input  [63:0] grp_fu_130_p_dout0;
output   grp_fu_130_p_ce;

reg ap_idle;
reg Hr_ce0;
reg Hr_we0;
reg Hi_ce0;
reg Hi_we0;
reg[8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
reg[8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln28_fu_744_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_606;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] grp_fu_531_p2;
reg   [63:0] reg_611;
wire   [63:0] grp_fu_535_p2;
reg   [63:0] reg_616;
wire   [63:0] grp_fu_480_p2;
reg   [63:0] reg_621;
wire   [63:0] grp_fu_484_p2;
reg   [63:0] reg_626;
wire   [63:0] grp_fu_539_p2;
reg   [63:0] reg_631;
wire   [63:0] grp_fu_543_p2;
reg   [63:0] reg_636;
wire   [63:0] grp_fu_488_p2;
reg   [63:0] reg_641;
wire   [63:0] grp_fu_492_p2;
reg   [63:0] reg_646;
wire   [63:0] grp_fu_547_p2;
reg   [63:0] reg_651;
wire   [63:0] grp_fu_551_p2;
reg   [63:0] reg_656;
wire   [63:0] grp_fu_496_p2;
reg   [63:0] reg_661;
wire   [63:0] grp_fu_555_p2;
reg   [63:0] reg_666;
wire   [63:0] grp_fu_559_p2;
reg   [63:0] reg_671;
reg   [0:0] or_ln443_1_reg_2674;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter6_reg;
reg   [0:0] or_ln443_3_reg_2725;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter7_reg;
wire   [63:0] grp_fu_504_p2;
reg   [63:0] reg_676;
wire   [63:0] grp_fu_563_p2;
reg   [63:0] reg_681;
wire   [63:0] grp_fu_567_p2;
reg   [63:0] reg_686;
wire   [63:0] grp_fu_513_p2;
reg   [63:0] reg_691;
reg   [0:0] icmp_ln28_reg_2630;
reg   [31:0] p_Val2_4_load_reg_2634;
wire   [0:0] icmp_ln29_fu_780_p2;
reg   [0:0] icmp_ln29_reg_2639;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter1_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter2_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter3_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter4_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter5_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter6_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter7_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter8_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter9_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter10_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter11_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter12_reg;
reg   [0:0] icmp_ln29_reg_2639_pp0_iter13_reg;
wire   [2:0] select_ln739_fu_786_p3;
reg   [2:0] select_ln739_reg_2644;
reg   [2:0] select_ln739_reg_2644_pp0_iter1_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter2_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter3_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter4_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter5_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter6_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter7_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter8_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter9_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter10_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter11_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter12_reg;
reg   [2:0] select_ln739_reg_2644_pp0_iter13_reg;
wire   [5:0] select_ln739_1_fu_794_p3;
reg   [5:0] select_ln739_1_reg_2649;
wire   [31:0] ret_10_fu_874_p2;
reg   [31:0] ret_10_reg_2654;
wire   [0:0] and_ln443_fu_1444_p2;
reg   [0:0] and_ln443_reg_2669;
reg   [0:0] and_ln443_reg_2669_pp0_iter1_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter2_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter3_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter4_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter5_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter6_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter7_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter8_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter9_reg;
reg   [0:0] and_ln443_reg_2669_pp0_iter10_reg;
wire   [0:0] or_ln443_1_fu_1456_p2;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter1_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter2_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter3_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter4_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter5_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter7_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter8_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter9_reg;
reg   [0:0] or_ln443_1_reg_2674_pp0_iter10_reg;
wire   [63:0] grp_fu_470_p2;
reg   [63:0] z_reg_2693;
reg   [63:0] z_reg_2693_pp0_iter1_reg;
reg   [63:0] z_reg_2693_pp0_iter2_reg;
wire   [63:0] tmp_26_fu_1462_p3;
reg   [63:0] tmp_26_reg_2700;
wire   [63:0] grp_fu_522_p2;
reg   [63:0] r_5_reg_2715;
reg   [63:0] r_5_reg_2715_pp0_iter2_reg;
reg   [63:0] r_5_reg_2715_pp0_iter3_reg;
wire   [0:0] and_ln443_2_fu_2180_p2;
reg   [0:0] and_ln443_2_reg_2720;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter2_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter3_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter4_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter5_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter6_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter7_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter8_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter9_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter10_reg;
reg   [0:0] and_ln443_2_reg_2720_pp0_iter11_reg;
wire   [0:0] or_ln443_3_fu_2192_p2;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter2_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter3_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter4_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter5_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter6_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter8_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter9_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter10_reg;
reg   [0:0] or_ln443_3_reg_2725_pp0_iter11_reg;
reg   [63:0] z_3_reg_2744;
reg   [63:0] z_3_reg_2744_pp0_iter2_reg;
reg   [63:0] z_3_reg_2744_pp0_iter3_reg;
wire   [63:0] tmp_42_fu_2198_p3;
reg   [63:0] tmp_42_reg_2751;
reg   [63:0] r_10_reg_2756;
reg   [63:0] r_10_reg_2756_pp0_iter2_reg;
reg   [63:0] r_10_reg_2756_pp0_iter3_reg;
wire   [63:0] grp_fu_526_p2;
reg   [63:0] t2_reg_2761;
wire   [63:0] t3_fu_2235_p1;
wire   [63:0] xor_ln456_1_fu_2244_p2;
reg   [63:0] xor_ln456_1_reg_2771;
wire   [63:0] t3_1_fu_2250_p1;
wire   [63:0] z_2_fu_2254_p3;
reg   [63:0] z_2_reg_2781;
reg   [63:0] z_2_reg_2781_pp0_iter4_reg;
reg   [63:0] z_2_reg_2781_pp0_iter5_reg;
reg   [63:0] z_2_reg_2781_pp0_iter6_reg;
reg   [63:0] z_2_reg_2781_pp0_iter7_reg;
reg   [63:0] z_2_reg_2781_pp0_iter8_reg;
wire   [63:0] r_7_fu_2260_p3;
reg   [63:0] r_7_reg_2786;
reg   [63:0] r_7_reg_2786_pp0_iter4_reg;
reg   [63:0] r_7_reg_2786_pp0_iter5_reg;
reg   [63:0] r_7_reg_2786_pp0_iter6_reg;
reg   [63:0] r_7_reg_2786_pp0_iter7_reg;
wire   [63:0] z_5_fu_2282_p3;
reg   [63:0] z_5_reg_2800;
reg   [63:0] z_5_reg_2800_pp0_iter5_reg;
reg   [63:0] z_5_reg_2800_pp0_iter6_reg;
reg   [63:0] z_5_reg_2800_pp0_iter7_reg;
reg   [63:0] z_5_reg_2800_pp0_iter8_reg;
reg   [63:0] z_5_reg_2800_pp0_iter9_reg;
wire   [63:0] r_12_fu_2288_p3;
reg   [63:0] r_12_reg_2805;
reg   [63:0] r_12_reg_2805_pp0_iter5_reg;
reg   [63:0] r_12_reg_2805_pp0_iter6_reg;
reg   [63:0] r_12_reg_2805_pp0_iter7_reg;
reg   [63:0] r_12_reg_2805_pp0_iter8_reg;
wire   [63:0] grp_fu_500_p2;
reg   [63:0] f2_reg_2819;
reg   [63:0] f2_4_reg_2825;
wire   [63:0] f2_2_fu_2414_p3;
reg   [63:0] f2_2_reg_2831;
wire   [63:0] f2_6_fu_2428_p3;
reg   [63:0] f2_6_reg_2836;
wire   [63:0] grp_fu_517_p2;
reg   [63:0] f2_3_reg_2841;
wire   [63:0] f1_1_285_fu_2442_p3;
reg   [63:0] f1_1_285_reg_2846;
reg   [63:0] f2_7_reg_2851;
wire   [63:0] f1_3_fu_2457_p3;
reg   [63:0] f1_3_reg_2856;
wire   [63:0] result_fu_2485_p3;
reg   [63:0] result_reg_2861;
wire   [63:0] result_1_fu_2513_p3;
reg   [63:0] result_1_reg_2866;
wire   [63:0] zext_ln30_1_fu_2557_p1;
reg   [63:0] zext_ln30_1_reg_2871;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln587_fu_900_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln587_1_fu_909_p1;
wire   [63:0] zext_ln587_3_fu_1508_p1;
wire   [63:0] zext_ln587_4_fu_1517_p1;
wire   [63:0] zext_ln587_2_fu_1570_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln587_5_fu_1645_p1;
reg   [31:0] lhs_V_fu_318;
wire    ap_loop_init;
reg   [31:0] p_Val2_4_fu_322;
reg   [31:0] p_Val2_s_fu_326;
reg   [5:0] empty_fu_330;
wire   [5:0] add_ln885_1_fu_1482_p2;
reg   [2:0] j_fu_334;
wire   [2:0] add_ln29_fu_1522_p2;
reg   [5:0] p_lcssa11133_fu_338;
wire   [5:0] select_ln28_fu_802_p3;
reg   [2:0] i_fu_342;
wire   [2:0] select_ln739_2_fu_2529_p3;
reg   [4:0] indvar_flatten_fu_346;
wire   [4:0] add_ln28_1_fu_750_p2;
reg   [31:0] p_Val2_5_fu_350;
wire   [31:0] ret_11_fu_1628_p2;
reg   [63:0] grp_fu_470_p0;
wire   [63:0] tmp_uniform_fu_1396_p3;
wire   [63:0] tmp_uniform_1_fu_2132_p3;
reg   [63:0] grp_fu_475_p1;
reg   [63:0] grp_fu_480_p1;
wire   [63:0] p2_fu_2294_p3;
wire   [63:0] p2_1_fu_2326_p3;
reg   [63:0] grp_fu_484_p1;
wire   [63:0] q2_fu_2302_p3;
wire   [63:0] q2_1_fu_2334_p3;
reg   [63:0] grp_fu_488_p1;
wire   [63:0] p3_fu_2342_p3;
wire   [63:0] p3_1_fu_2358_p3;
reg   [63:0] grp_fu_492_p1;
wire   [63:0] q3_fu_2350_p3;
wire   [63:0] q3_1_fu_2366_p3;
reg   [63:0] grp_fu_496_p1;
wire   [63:0] p4_fu_2374_p3;
wire   [63:0] p4_1_fu_2390_p3;
reg   [63:0] grp_fu_500_p1;
wire   [63:0] q4_fu_2382_p3;
wire   [63:0] q4_1_fu_2398_p3;
reg   [63:0] grp_fu_504_p1;
wire   [63:0] p5_fu_2406_p3;
wire   [63:0] p5_1_fu_2420_p3;
reg   [63:0] grp_fu_513_p1;
wire   [63:0] p6_fu_2434_p3;
wire   [63:0] p6_1_fu_2449_p3;
reg   [63:0] grp_fu_522_p0;
reg   [63:0] grp_fu_522_p1;
reg   [63:0] grp_fu_531_p0;
wire   [63:0] p1_fu_2266_p3;
wire   [63:0] p1_1_fu_2310_p3;
reg   [63:0] grp_fu_531_p1;
reg   [63:0] grp_fu_535_p0;
wire   [63:0] q1_fu_2274_p3;
wire   [63:0] q1_1_fu_2318_p3;
reg   [63:0] grp_fu_535_p1;
reg   [63:0] grp_fu_539_p1;
reg   [63:0] grp_fu_543_p1;
reg   [63:0] grp_fu_547_p1;
reg   [63:0] grp_fu_551_p1;
reg   [63:0] grp_fu_555_p1;
reg   [63:0] grp_fu_559_p0;
reg   [63:0] grp_fu_559_p1;
reg   [63:0] grp_fu_563_p1;
reg   [63:0] grp_fu_567_p0;
reg   [63:0] grp_fu_567_p1;
reg   [63:0] grp_fu_571_p1;
reg   [63:0] grp_fu_575_p0;
reg   [63:0] grp_fu_575_p1;
reg   [63:0] grp_fu_579_p0;
reg   [63:0] grp_fu_586_p0;
reg   [63:0] grp_fu_591_p0;
reg   [63:0] grp_fu_596_p1;
reg   [63:0] grp_fu_601_p1;
wire   [5:0] add_ln885_fu_774_p2;
wire   [7:0] p_cast131_fu_810_p1;
wire   [0:0] tmp_10_fu_826_p3;
wire   [29:0] tmp_13_fu_838_p4;
wire   [30:0] tmp_V_fu_848_p3;
wire   [0:0] p_Result_14_fu_834_p1;
wire   [31:0] select_ln722_fu_860_p3;
wire   [31:0] xor_ln1544_fu_868_p2;
wire   [31:0] zext_ln1043_fu_856_p1;
wire   [5:0] addr_head_p_3_V_fu_814_p2;
wire   [7:0] addr_head_p_m_p_1_V_fu_820_p2;
wire   [4:0] r_s_fu_880_p4;
wire   [6:0] trunc_ln_fu_890_p4;
wire  signed [7:0] sext_ln587_fu_905_p1;
wire   [20:0] r_fu_914_p4;
wire   [31:0] zext_ln1691_fu_924_p1;
wire   [31:0] pre_result_V_2_fu_928_p2;
wire   [0:0] tmp_11_fu_934_p3;
wire   [2:0] tmp_14_fu_942_p4;
wire   [0:0] tmp_12_fu_952_p3;
wire   [0:0] tmp_15_fu_960_p3;
wire   [1:0] tmp_16_fu_968_p4;
wire   [0:0] tmp_17_fu_978_p3;
wire   [0:0] tmp_18_fu_986_p3;
wire   [1:0] tmp_19_fu_994_p4;
wire   [0:0] trunc_ln1542_fu_1004_p1;
wire   [31:0] ret_fu_1008_p19;
wire   [31:0] pre_result_V_3_fu_1048_p2;
wire   [2:0] tmp_20_fu_1054_p4;
wire   [5:0] tmp_21_fu_1064_p4;
wire   [1:0] tmp_22_fu_1074_p4;
wire   [31:0] ret_3_fu_1084_p7;
wire   [31:0] pre_result_V_4_fu_1100_p2;
wire   [13:0] r_4_fu_1106_p4;
wire   [31:0] zext_ln1691_1_fu_1116_p1;
wire   [31:0] pre_result_V_fu_1120_p2;
reg   [31:0] p_Result_15_fu_1132_p4;
reg   [31:0] l_fu_1142_p3;
wire   [31:0] sub_ln947_fu_1154_p2;
wire   [31:0] lsb_index_fu_1160_p2;
wire   [30:0] tmp_23_fu_1166_p4;
wire   [5:0] trunc_ln950_fu_1186_p1;
wire   [5:0] sub_ln950_fu_1190_p2;
wire   [31:0] zext_ln950_fu_1196_p1;
wire   [31:0] lshr_ln950_fu_1200_p2;
wire   [31:0] shl_ln952_fu_1206_p2;
wire   [31:0] or_ln952_2_fu_1212_p2;
wire   [31:0] and_ln952_fu_1218_p2;
wire   [0:0] tmp_24_fu_1230_p3;
wire   [0:0] p_Result_16_fu_1244_p3;
wire   [0:0] xor_ln952_fu_1238_p2;
wire   [31:0] sub_ln962_fu_1264_p2;
wire   [63:0] zext_ln960_fu_1182_p1;
wire   [63:0] zext_ln962_fu_1270_p1;
wire   [0:0] icmp_ln949_fu_1176_p2;
wire   [0:0] icmp_ln952_fu_1224_p2;
wire   [31:0] add_ln961_fu_1288_p2;
wire   [63:0] zext_ln961_fu_1294_p1;
wire   [0:0] icmp_ln961_fu_1252_p2;
wire   [0:0] select_ln949_fu_1280_p3;
wire   [0:0] and_ln952_1_fu_1258_p2;
wire   [63:0] lshr_ln961_fu_1298_p2;
wire   [63:0] shl_ln962_fu_1274_p2;
wire   [0:0] select_ln961_fu_1304_p3;
wire   [63:0] m_fu_1312_p3;
wire   [63:0] zext_ln964_fu_1320_p1;
wire   [63:0] m_2_fu_1324_p2;
wire   [62:0] m_10_fu_1330_p4;
wire   [10:0] trunc_ln946_fu_1150_p1;
wire   [10:0] sub_ln969_fu_1352_p2;
wire   [0:0] p_Result_s_fu_1344_p3;
wire   [10:0] add_ln968_fu_1358_p2;
wire   [10:0] select_ln968_fu_1364_p3;
wire   [63:0] zext_ln965_fu_1340_p1;
wire   [11:0] tmp_fu_1372_p3;
wire   [63:0] p_Result_17_fu_1380_p5;
wire   [0:0] icmp_ln938_fu_1126_p2;
wire   [63:0] bitcast_ln746_fu_1392_p1;
wire   [63:0] bitcast_ln443_fu_1408_p1;
wire   [10:0] tmp_2_fu_1412_p4;
wire   [51:0] trunc_ln443_fu_1422_p1;
wire   [0:0] icmp_ln443_1_fu_1432_p2;
wire   [0:0] icmp_ln443_fu_1426_p2;
wire   [0:0] or_ln443_fu_1438_p2;
wire   [0:0] grp_fu_586_p2;
wire   [0:0] grp_fu_591_p2;
wire   [0:0] and_ln443_1_fu_1450_p2;
wire   [63:0] grp_fu_475_p2;
wire   [5:0] addr_head_p_3_V_1_fu_1470_p2;
wire   [7:0] addr_head_p_m_p_1_V_1_fu_1476_p2;
wire   [4:0] r_2_fu_1488_p4;
wire   [6:0] trunc_ln1691_1_fu_1498_p4;
wire  signed [7:0] sext_ln587_1_fu_1513_p1;
wire   [9:0] p_cast130_fu_1551_p1;
wire   [9:0] addr_head_p_n_V_fu_1554_p2;
wire   [8:0] r_1_fu_1560_p4;
wire   [0:0] tmp_27_fu_1581_p3;
wire   [29:0] tmp_25_fu_1592_p4;
wire   [30:0] tmp_V_3_fu_1602_p3;
wire   [0:0] p_Result_18_fu_1588_p1;
wire   [31:0] zext_ln1043_1_fu_1610_p1;
wire   [31:0] select_ln722_1_fu_1614_p3;
wire   [31:0] xor_ln1544_2_fu_1622_p2;
wire   [9:0] addr_head_p_n_V_1_fu_1575_p2;
wire   [8:0] r_3_fu_1635_p4;
wire   [20:0] r_8_fu_1650_p4;
wire   [31:0] zext_ln1691_2_fu_1660_p1;
wire   [31:0] pre_result_V_10_fu_1664_p2;
wire   [0:0] tmp_28_fu_1670_p3;
wire   [2:0] tmp_29_fu_1678_p4;
wire   [0:0] tmp_30_fu_1688_p3;
wire   [0:0] tmp_31_fu_1696_p3;
wire   [1:0] tmp_32_fu_1704_p4;
wire   [0:0] tmp_33_fu_1714_p3;
wire   [0:0] tmp_34_fu_1722_p3;
wire   [1:0] tmp_35_fu_1730_p4;
wire   [0:0] trunc_ln1542_1_fu_1740_p1;
wire   [31:0] ret_6_fu_1744_p19;
wire   [31:0] pre_result_V_11_fu_1784_p2;
wire   [2:0] tmp_36_fu_1790_p4;
wire   [5:0] tmp_37_fu_1800_p4;
wire   [1:0] tmp_38_fu_1810_p4;
wire   [31:0] ret_7_fu_1820_p7;
wire   [31:0] pre_result_V_12_fu_1836_p2;
wire   [13:0] r_9_fu_1842_p4;
wire   [31:0] zext_ln1691_3_fu_1852_p1;
wire   [31:0] pre_result_V_13_fu_1856_p2;
reg   [31:0] p_Result_19_fu_1868_p4;
reg   [31:0] l_1_fu_1878_p3;
wire   [31:0] sub_ln947_1_fu_1890_p2;
wire   [31:0] lsb_index_1_fu_1896_p2;
wire   [30:0] tmp_39_fu_1902_p4;
wire   [5:0] trunc_ln950_1_fu_1922_p1;
wire   [5:0] sub_ln950_1_fu_1926_p2;
wire   [31:0] zext_ln950_1_fu_1932_p1;
wire   [31:0] lshr_ln950_1_fu_1936_p2;
wire   [31:0] shl_ln952_1_fu_1942_p2;
wire   [31:0] or_ln952_fu_1948_p2;
wire   [31:0] and_ln952_2_fu_1954_p2;
wire   [0:0] tmp_40_fu_1966_p3;
wire   [0:0] p_Result_20_fu_1980_p3;
wire   [0:0] xor_ln952_1_fu_1974_p2;
wire   [31:0] sub_ln962_1_fu_2000_p2;
wire   [63:0] zext_ln960_1_fu_1918_p1;
wire   [63:0] zext_ln962_1_fu_2006_p1;
wire   [0:0] icmp_ln949_1_fu_1912_p2;
wire   [0:0] icmp_ln952_1_fu_1960_p2;
wire   [31:0] add_ln961_1_fu_2024_p2;
wire   [63:0] zext_ln961_1_fu_2030_p1;
wire   [0:0] icmp_ln961_1_fu_1988_p2;
wire   [0:0] select_ln949_1_fu_2016_p3;
wire   [0:0] and_ln952_3_fu_1994_p2;
wire   [63:0] lshr_ln961_1_fu_2034_p2;
wire   [63:0] shl_ln962_1_fu_2010_p2;
wire   [0:0] select_ln961_2_fu_2040_p3;
wire   [63:0] m_6_fu_2048_p3;
wire   [63:0] zext_ln964_1_fu_2056_p1;
wire   [63:0] m_7_fu_2060_p2;
wire   [62:0] m_11_fu_2066_p4;
wire   [10:0] trunc_ln946_1_fu_1886_p1;
wire   [10:0] sub_ln969_1_fu_2088_p2;
wire   [0:0] p_Result_12_fu_2080_p3;
wire   [10:0] add_ln968_1_fu_2094_p2;
wire   [10:0] select_ln968_1_fu_2100_p3;
wire   [63:0] zext_ln965_1_fu_2076_p1;
wire   [11:0] tmp_8_fu_2108_p3;
wire   [63:0] p_Result_21_fu_2116_p5;
wire   [0:0] icmp_ln938_1_fu_1862_p2;
wire   [63:0] bitcast_ln746_1_fu_2128_p1;
wire   [63:0] bitcast_ln443_1_fu_2144_p1;
wire   [10:0] tmp_9_fu_2148_p4;
wire   [51:0] trunc_ln443_1_fu_2158_p1;
wire   [0:0] icmp_ln443_3_fu_2168_p2;
wire   [0:0] icmp_ln443_2_fu_2162_p2;
wire   [0:0] or_ln443_2_fu_2174_p2;
wire   [0:0] and_ln443_3_fu_2186_p2;
wire   [63:0] bitcast_ln456_fu_2226_p1;
wire   [63:0] xor_ln456_fu_2229_p2;
wire   [63:0] bitcast_ln456_2_fu_2240_p1;
wire   [63:0] grp_fu_508_p2;
wire   [63:0] grp_fu_571_p2;
wire   [63:0] bitcast_ln541_fu_2464_p1;
wire   [63:0] xor_ln541_fu_2468_p2;
wire   [63:0] bitcast_ln541_1_fu_2474_p1;
wire   [63:0] select_ln540_fu_2478_p3;
wire   [63:0] bitcast_ln541_2_fu_2492_p1;
wire   [63:0] xor_ln541_1_fu_2496_p2;
wire   [63:0] bitcast_ln541_3_fu_2502_p1;
wire   [63:0] select_ln540_1_fu_2506_p3;
wire   [2:0] add_ln28_fu_2523_p2;
wire   [1:0] trunc_ln30_fu_2536_p1;
wire   [3:0] tmp_14_cast_fu_2540_p3;
wire   [3:0] zext_ln30_fu_2548_p1;
wire   [3:0] add_ln30_fu_2551_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to14;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U18(
    .din0(grp_fu_470_p0),
    .din1(64'd13826050856027422720),
    .dout(grp_fu_470_p2)
);

TOP_dsub_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_1_no_dsp_1_U19(
    .din0(64'd4607182418800017408),
    .din1(grp_fu_475_p1),
    .dout(grp_fu_475_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U20(
    .din0(reg_611),
    .din1(grp_fu_480_p1),
    .dout(grp_fu_480_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U21(
    .din0(reg_616),
    .din1(grp_fu_484_p1),
    .dout(grp_fu_484_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U22(
    .din0(reg_631),
    .din1(grp_fu_488_p1),
    .dout(grp_fu_488_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U23(
    .din0(reg_636),
    .din1(grp_fu_492_p1),
    .dout(grp_fu_492_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U24(
    .din0(reg_651),
    .din1(grp_fu_496_p1),
    .dout(grp_fu_496_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U25(
    .din0(reg_656),
    .din1(grp_fu_500_p1),
    .dout(grp_fu_500_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U26(
    .din0(reg_666),
    .din1(grp_fu_504_p1),
    .dout(grp_fu_504_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U27(
    .din0(reg_671),
    .din1(64'd13847038013971134502),
    .dout(grp_fu_508_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U28(
    .din0(reg_681),
    .din1(grp_fu_513_p1),
    .dout(grp_fu_513_p2)
);

TOP_dadd_64ns_64ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_1_no_dsp_1_U29(
    .din0(reg_686),
    .din1(64'd4607182418800017408),
    .dout(grp_fu_517_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U30(
    .din0(grp_fu_522_p0),
    .din1(grp_fu_522_p1),
    .dout(grp_fu_522_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U31(
    .din0(reg_606),
    .din1(64'd4611686018427387904),
    .dout(grp_fu_526_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U32(
    .din0(grp_fu_531_p0),
    .din1(grp_fu_531_p1),
    .dout(grp_fu_531_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U33(
    .din0(grp_fu_535_p0),
    .din1(grp_fu_535_p1),
    .dout(grp_fu_535_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U34(
    .din0(reg_621),
    .din1(grp_fu_539_p1),
    .dout(grp_fu_539_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U35(
    .din0(reg_626),
    .din1(grp_fu_543_p1),
    .dout(grp_fu_543_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U36(
    .din0(reg_641),
    .din1(grp_fu_547_p1),
    .dout(grp_fu_547_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U37(
    .din0(reg_646),
    .din1(grp_fu_551_p1),
    .dout(grp_fu_551_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U38(
    .din0(reg_661),
    .din1(grp_fu_555_p1),
    .dout(grp_fu_555_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U39(
    .din0(grp_fu_559_p0),
    .din1(grp_fu_559_p1),
    .dout(grp_fu_559_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U40(
    .din0(reg_676),
    .din1(grp_fu_563_p1),
    .dout(grp_fu_563_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U41(
    .din0(grp_fu_567_p0),
    .din1(grp_fu_567_p1),
    .dout(grp_fu_567_p2)
);

TOP_dmul_64ns_64ns_64_1_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_1_med_dsp_1_U42(
    .din0(reg_691),
    .din1(grp_fu_571_p1),
    .dout(grp_fu_571_p2)
);

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U45(
    .din0(grp_fu_586_p0),
    .din1(64'd4582646808030102946),
    .opcode(5'd4),
    .dout(grp_fu_586_p2)
);

TOP_dcmp_64ns_64ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_1_no_dsp_1_U46(
    .din0(grp_fu_591_p0),
    .din1(64'd4606963994218089939),
    .opcode(5'd2),
    .dout(grp_fu_591_p2)
);

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_fu_330 <= 6'd0;
    end else if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_fu_330 <= add_ln885_1_fu_1482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_342 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter14 == 1'b1)) begin
            i_fu_342 <= select_ln739_2_fu_2529_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_346 <= 5'd0;
    end else if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_346 <= add_ln28_1_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_334 <= 3'd0;
    end else if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_334 <= add_ln29_fu_1522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_V_fu_318 <= rngMT19937ICN_uniformRNG_x_k_p_m_V;
        end else if (((icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            lhs_V_fu_318 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_4_fu_322 <= rngMT19937ICN_uniformRNG_x_k_p_1_V;
        end else if (((icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_4_fu_322 <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_5_fu_350 <= rngMT19937ICN_uniformRNG_x_k_p_2_V;
        end else if (((icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_5_fu_350 <= rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_Val2_s_fu_326 <= rngMT19937ICN_uniformRNG_x_k_p_0_V;
        end else if (((icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_Val2_s_fu_326 <= p_Val2_5_fu_350;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_lcssa11133_fu_338 <= 6'd0;
    end else if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_lcssa11133_fu_338 <= select_ln28_fu_802_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_2630 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln443_2_reg_2720 <= and_ln443_2_fu_2180_p2;
        or_ln443_3_reg_2725 <= or_ln443_3_fu_2192_p2;
        tmp_42_reg_2751 <= tmp_42_fu_2198_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln443_2_reg_2720_pp0_iter10_reg <= and_ln443_2_reg_2720_pp0_iter9_reg;
        and_ln443_2_reg_2720_pp0_iter11_reg <= and_ln443_2_reg_2720_pp0_iter10_reg;
        and_ln443_2_reg_2720_pp0_iter2_reg <= and_ln443_2_reg_2720;
        and_ln443_2_reg_2720_pp0_iter3_reg <= and_ln443_2_reg_2720_pp0_iter2_reg;
        and_ln443_2_reg_2720_pp0_iter4_reg <= and_ln443_2_reg_2720_pp0_iter3_reg;
        and_ln443_2_reg_2720_pp0_iter5_reg <= and_ln443_2_reg_2720_pp0_iter4_reg;
        and_ln443_2_reg_2720_pp0_iter6_reg <= and_ln443_2_reg_2720_pp0_iter5_reg;
        and_ln443_2_reg_2720_pp0_iter7_reg <= and_ln443_2_reg_2720_pp0_iter6_reg;
        and_ln443_2_reg_2720_pp0_iter8_reg <= and_ln443_2_reg_2720_pp0_iter7_reg;
        and_ln443_2_reg_2720_pp0_iter9_reg <= and_ln443_2_reg_2720_pp0_iter8_reg;
        f1_1_285_reg_2846 <= f1_1_285_fu_2442_p3;
        f2_6_reg_2836 <= f2_6_fu_2428_p3;
        or_ln443_3_reg_2725_pp0_iter10_reg <= or_ln443_3_reg_2725_pp0_iter9_reg;
        or_ln443_3_reg_2725_pp0_iter11_reg <= or_ln443_3_reg_2725_pp0_iter10_reg;
        or_ln443_3_reg_2725_pp0_iter2_reg <= or_ln443_3_reg_2725;
        or_ln443_3_reg_2725_pp0_iter3_reg <= or_ln443_3_reg_2725_pp0_iter2_reg;
        or_ln443_3_reg_2725_pp0_iter4_reg <= or_ln443_3_reg_2725_pp0_iter3_reg;
        or_ln443_3_reg_2725_pp0_iter5_reg <= or_ln443_3_reg_2725_pp0_iter4_reg;
        or_ln443_3_reg_2725_pp0_iter6_reg <= or_ln443_3_reg_2725_pp0_iter5_reg;
        or_ln443_3_reg_2725_pp0_iter7_reg <= or_ln443_3_reg_2725_pp0_iter6_reg;
        or_ln443_3_reg_2725_pp0_iter8_reg <= or_ln443_3_reg_2725_pp0_iter7_reg;
        or_ln443_3_reg_2725_pp0_iter9_reg <= or_ln443_3_reg_2725_pp0_iter8_reg;
        r_12_reg_2805 <= r_12_fu_2288_p3;
        r_12_reg_2805_pp0_iter5_reg <= r_12_reg_2805;
        r_12_reg_2805_pp0_iter6_reg <= r_12_reg_2805_pp0_iter5_reg;
        r_12_reg_2805_pp0_iter7_reg <= r_12_reg_2805_pp0_iter6_reg;
        r_12_reg_2805_pp0_iter8_reg <= r_12_reg_2805_pp0_iter7_reg;
        r_5_reg_2715_pp0_iter2_reg <= r_5_reg_2715;
        r_5_reg_2715_pp0_iter3_reg <= r_5_reg_2715_pp0_iter2_reg;
        result_1_reg_2866 <= result_1_fu_2513_p3;
        z_3_reg_2744_pp0_iter2_reg <= z_3_reg_2744;
        z_3_reg_2744_pp0_iter3_reg <= z_3_reg_2744_pp0_iter2_reg;
        z_5_reg_2800_pp0_iter5_reg <= z_5_reg_2800;
        z_5_reg_2800_pp0_iter6_reg <= z_5_reg_2800_pp0_iter5_reg;
        z_5_reg_2800_pp0_iter7_reg <= z_5_reg_2800_pp0_iter6_reg;
        z_5_reg_2800_pp0_iter8_reg <= z_5_reg_2800_pp0_iter7_reg;
        z_5_reg_2800_pp0_iter9_reg <= z_5_reg_2800_pp0_iter8_reg;
        zext_ln30_1_reg_2871[3 : 0] <= zext_ln30_1_fu_2557_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln443_reg_2669 <= and_ln443_fu_1444_p2;
        icmp_ln29_reg_2639 <= icmp_ln29_fu_780_p2;
        or_ln443_1_reg_2674 <= or_ln443_1_fu_1456_p2;
        p_Val2_4_load_reg_2634 <= p_Val2_4_fu_322;
        ret_10_reg_2654 <= ret_10_fu_874_p2;
        select_ln739_1_reg_2649 <= select_ln739_1_fu_794_p3;
        select_ln739_reg_2644 <= select_ln739_fu_786_p3;
        tmp_26_reg_2700 <= tmp_26_fu_1462_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln443_reg_2669_pp0_iter10_reg <= and_ln443_reg_2669_pp0_iter9_reg;
        and_ln443_reg_2669_pp0_iter1_reg <= and_ln443_reg_2669;
        and_ln443_reg_2669_pp0_iter2_reg <= and_ln443_reg_2669_pp0_iter1_reg;
        and_ln443_reg_2669_pp0_iter3_reg <= and_ln443_reg_2669_pp0_iter2_reg;
        and_ln443_reg_2669_pp0_iter4_reg <= and_ln443_reg_2669_pp0_iter3_reg;
        and_ln443_reg_2669_pp0_iter5_reg <= and_ln443_reg_2669_pp0_iter4_reg;
        and_ln443_reg_2669_pp0_iter6_reg <= and_ln443_reg_2669_pp0_iter5_reg;
        and_ln443_reg_2669_pp0_iter7_reg <= and_ln443_reg_2669_pp0_iter6_reg;
        and_ln443_reg_2669_pp0_iter8_reg <= and_ln443_reg_2669_pp0_iter7_reg;
        and_ln443_reg_2669_pp0_iter9_reg <= and_ln443_reg_2669_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        f1_3_reg_2856 <= f1_3_fu_2457_p3;
        f2_2_reg_2831 <= f2_2_fu_2414_p3;
        icmp_ln28_reg_2630 <= icmp_ln28_fu_744_p2;
        icmp_ln29_reg_2639_pp0_iter10_reg <= icmp_ln29_reg_2639_pp0_iter9_reg;
        icmp_ln29_reg_2639_pp0_iter11_reg <= icmp_ln29_reg_2639_pp0_iter10_reg;
        icmp_ln29_reg_2639_pp0_iter12_reg <= icmp_ln29_reg_2639_pp0_iter11_reg;
        icmp_ln29_reg_2639_pp0_iter13_reg <= icmp_ln29_reg_2639_pp0_iter12_reg;
        icmp_ln29_reg_2639_pp0_iter1_reg <= icmp_ln29_reg_2639;
        icmp_ln29_reg_2639_pp0_iter2_reg <= icmp_ln29_reg_2639_pp0_iter1_reg;
        icmp_ln29_reg_2639_pp0_iter3_reg <= icmp_ln29_reg_2639_pp0_iter2_reg;
        icmp_ln29_reg_2639_pp0_iter4_reg <= icmp_ln29_reg_2639_pp0_iter3_reg;
        icmp_ln29_reg_2639_pp0_iter5_reg <= icmp_ln29_reg_2639_pp0_iter4_reg;
        icmp_ln29_reg_2639_pp0_iter6_reg <= icmp_ln29_reg_2639_pp0_iter5_reg;
        icmp_ln29_reg_2639_pp0_iter7_reg <= icmp_ln29_reg_2639_pp0_iter6_reg;
        icmp_ln29_reg_2639_pp0_iter8_reg <= icmp_ln29_reg_2639_pp0_iter7_reg;
        icmp_ln29_reg_2639_pp0_iter9_reg <= icmp_ln29_reg_2639_pp0_iter8_reg;
        or_ln443_1_reg_2674_pp0_iter10_reg <= or_ln443_1_reg_2674_pp0_iter9_reg;
        or_ln443_1_reg_2674_pp0_iter1_reg <= or_ln443_1_reg_2674;
        or_ln443_1_reg_2674_pp0_iter2_reg <= or_ln443_1_reg_2674_pp0_iter1_reg;
        or_ln443_1_reg_2674_pp0_iter3_reg <= or_ln443_1_reg_2674_pp0_iter2_reg;
        or_ln443_1_reg_2674_pp0_iter4_reg <= or_ln443_1_reg_2674_pp0_iter3_reg;
        or_ln443_1_reg_2674_pp0_iter5_reg <= or_ln443_1_reg_2674_pp0_iter4_reg;
        or_ln443_1_reg_2674_pp0_iter6_reg <= or_ln443_1_reg_2674_pp0_iter5_reg;
        or_ln443_1_reg_2674_pp0_iter7_reg <= or_ln443_1_reg_2674_pp0_iter6_reg;
        or_ln443_1_reg_2674_pp0_iter8_reg <= or_ln443_1_reg_2674_pp0_iter7_reg;
        or_ln443_1_reg_2674_pp0_iter9_reg <= or_ln443_1_reg_2674_pp0_iter8_reg;
        r_10_reg_2756_pp0_iter2_reg <= r_10_reg_2756;
        r_10_reg_2756_pp0_iter3_reg <= r_10_reg_2756_pp0_iter2_reg;
        r_7_reg_2786 <= r_7_fu_2260_p3;
        r_7_reg_2786_pp0_iter4_reg <= r_7_reg_2786;
        r_7_reg_2786_pp0_iter5_reg <= r_7_reg_2786_pp0_iter4_reg;
        r_7_reg_2786_pp0_iter6_reg <= r_7_reg_2786_pp0_iter5_reg;
        r_7_reg_2786_pp0_iter7_reg <= r_7_reg_2786_pp0_iter6_reg;
        result_reg_2861 <= result_fu_2485_p3;
        select_ln739_reg_2644_pp0_iter10_reg <= select_ln739_reg_2644_pp0_iter9_reg;
        select_ln739_reg_2644_pp0_iter11_reg <= select_ln739_reg_2644_pp0_iter10_reg;
        select_ln739_reg_2644_pp0_iter12_reg <= select_ln739_reg_2644_pp0_iter11_reg;
        select_ln739_reg_2644_pp0_iter13_reg <= select_ln739_reg_2644_pp0_iter12_reg;
        select_ln739_reg_2644_pp0_iter1_reg <= select_ln739_reg_2644;
        select_ln739_reg_2644_pp0_iter2_reg <= select_ln739_reg_2644_pp0_iter1_reg;
        select_ln739_reg_2644_pp0_iter3_reg <= select_ln739_reg_2644_pp0_iter2_reg;
        select_ln739_reg_2644_pp0_iter4_reg <= select_ln739_reg_2644_pp0_iter3_reg;
        select_ln739_reg_2644_pp0_iter5_reg <= select_ln739_reg_2644_pp0_iter4_reg;
        select_ln739_reg_2644_pp0_iter6_reg <= select_ln739_reg_2644_pp0_iter5_reg;
        select_ln739_reg_2644_pp0_iter7_reg <= select_ln739_reg_2644_pp0_iter6_reg;
        select_ln739_reg_2644_pp0_iter8_reg <= select_ln739_reg_2644_pp0_iter7_reg;
        select_ln739_reg_2644_pp0_iter9_reg <= select_ln739_reg_2644_pp0_iter8_reg;
        xor_ln456_1_reg_2771 <= xor_ln456_1_fu_2244_p2;
        z_2_reg_2781_pp0_iter4_reg <= z_2_reg_2781;
        z_2_reg_2781_pp0_iter5_reg <= z_2_reg_2781_pp0_iter4_reg;
        z_2_reg_2781_pp0_iter6_reg <= z_2_reg_2781_pp0_iter5_reg;
        z_2_reg_2781_pp0_iter7_reg <= z_2_reg_2781_pp0_iter6_reg;
        z_2_reg_2781_pp0_iter8_reg <= z_2_reg_2781_pp0_iter7_reg;
        z_reg_2693_pp0_iter1_reg <= z_reg_2693;
        z_reg_2693_pp0_iter2_reg <= z_reg_2693_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        f2_3_reg_2841 <= grp_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f2_4_reg_2825 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f2_7_reg_2851 <= grp_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        f2_reg_2819 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln443_3_reg_2725 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_10_reg_2756 <= grp_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln443_1_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_5_reg_2715 <= grp_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_606 <= grp_fu_130_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_611 <= grp_fu_531_p2;
        reg_616 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_621 <= grp_fu_480_p2;
        reg_626 <= grp_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_631 <= grp_fu_539_p2;
        reg_636 <= grp_fu_543_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_641 <= grp_fu_488_p2;
        reg_646 <= grp_fu_492_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_651 <= grp_fu_547_p2;
        reg_656 <= grp_fu_551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_661 <= grp_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_666 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (or_ln443_1_reg_2674_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (or_ln443_3_reg_2725_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_671 <= grp_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_676 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_681 <= grp_fu_563_p2;
        reg_686 <= grp_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_691 <= grp_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t2_reg_2761 <= grp_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (or_ln443_1_reg_2674_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z_2_reg_2781 <= z_2_fu_2254_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_3_reg_2744 <= grp_fu_470_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln443_3_reg_2725_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_5_reg_2800 <= z_5_fu_2282_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_744_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z_reg_2693 <= grp_fu_470_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Hi_ce0 = 1'b1;
    end else begin
        Hi_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Hi_we0 = 1'b1;
    end else begin
        Hi_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Hr_ce0 = 1'b1;
    end else begin
        Hr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Hr_we0 = 1'b1;
    end else begin
        Hr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_fu_744_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln28_reg_2630 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to14 = 1'b1;
    end else begin
        ap_idle_pp0_1to14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_470_p0 = tmp_uniform_1_fu_2132_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_470_p0 = tmp_uniform_fu_1396_p3;
    end else begin
        grp_fu_470_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_475_p1 = tmp_uniform_1_fu_2132_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_475_p1 = tmp_uniform_fu_1396_p3;
    end else begin
        grp_fu_475_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_480_p1 = p2_1_fu_2326_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_480_p1 = p2_fu_2294_p3;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_484_p1 = q2_1_fu_2334_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_484_p1 = q2_fu_2302_p3;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_488_p1 = p3_1_fu_2358_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_488_p1 = p3_fu_2342_p3;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_492_p1 = q3_1_fu_2366_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_492_p1 = q3_fu_2350_p3;
    end else begin
        grp_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_496_p1 = p4_1_fu_2390_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_496_p1 = p4_fu_2374_p3;
    end else begin
        grp_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_500_p1 = q4_1_fu_2398_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_500_p1 = q4_fu_2382_p3;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_p1 = p5_1_fu_2420_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_504_p1 = p5_fu_2406_p3;
    end else begin
        grp_fu_504_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_513_p1 = p6_1_fu_2449_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_513_p1 = p6_fu_2434_p3;
    end else begin
        grp_fu_513_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_522_p0 = z_3_reg_2744;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_522_p0 = z_reg_2693;
        end else begin
            grp_fu_522_p0 = 'bx;
        end
    end else begin
        grp_fu_522_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_522_p1 = z_3_reg_2744;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_522_p1 = z_reg_2693;
        end else begin
            grp_fu_522_p1 = 'bx;
        end
    end else begin
        grp_fu_522_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_531_p0 = p1_1_fu_2310_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_531_p0 = p1_fu_2266_p3;
        end else begin
            grp_fu_531_p0 = 'bx;
        end
    end else begin
        grp_fu_531_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_531_p1 = r_12_reg_2805;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_531_p1 = r_7_reg_2786;
        end else begin
            grp_fu_531_p1 = 'bx;
        end
    end else begin
        grp_fu_531_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_535_p0 = q1_1_fu_2318_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_535_p0 = q1_fu_2274_p3;
        end else begin
            grp_fu_535_p0 = 'bx;
        end
    end else begin
        grp_fu_535_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_535_p1 = r_12_reg_2805;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_535_p1 = r_7_reg_2786;
        end else begin
            grp_fu_535_p1 = 'bx;
        end
    end else begin
        grp_fu_535_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_539_p1 = r_12_reg_2805_pp0_iter5_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_539_p1 = r_7_reg_2786_pp0_iter4_reg;
        end else begin
            grp_fu_539_p1 = 'bx;
        end
    end else begin
        grp_fu_539_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_543_p1 = r_12_reg_2805_pp0_iter5_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_543_p1 = r_7_reg_2786_pp0_iter4_reg;
        end else begin
            grp_fu_543_p1 = 'bx;
        end
    end else begin
        grp_fu_543_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_547_p1 = r_12_reg_2805_pp0_iter6_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_547_p1 = r_7_reg_2786_pp0_iter5_reg;
        end else begin
            grp_fu_547_p1 = 'bx;
        end
    end else begin
        grp_fu_547_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_551_p1 = r_12_reg_2805_pp0_iter6_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_551_p1 = r_7_reg_2786_pp0_iter5_reg;
        end else begin
            grp_fu_551_p1 = 'bx;
        end
    end else begin
        grp_fu_551_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_555_p1 = r_12_reg_2805_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_555_p1 = r_7_reg_2786_pp0_iter6_reg;
        end else begin
            grp_fu_555_p1 = 'bx;
        end
    end else begin
        grp_fu_555_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_559_p0 = f2_4_reg_2825;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_559_p0 = f2_reg_2819;
        end else begin
            grp_fu_559_p0 = 'bx;
        end
    end else begin
        grp_fu_559_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_559_p1 = r_12_reg_2805_pp0_iter7_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_559_p1 = r_7_reg_2786_pp0_iter6_reg;
        end else begin
            grp_fu_559_p1 = 'bx;
        end
    end else begin
        grp_fu_559_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_563_p1 = r_12_reg_2805_pp0_iter8_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_563_p1 = r_7_reg_2786_pp0_iter7_reg;
        end else begin
            grp_fu_563_p1 = 'bx;
        end
    end else begin
        grp_fu_563_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_567_p0 = f2_6_reg_2836;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_567_p0 = f2_2_reg_2831;
        end else begin
            grp_fu_567_p0 = 'bx;
        end
    end else begin
        grp_fu_567_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_567_p1 = r_12_reg_2805_pp0_iter8_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_567_p1 = r_7_reg_2786_pp0_iter7_reg;
        end else begin
            grp_fu_567_p1 = 'bx;
        end
    end else begin
        grp_fu_567_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_571_p1 = z_5_reg_2800_pp0_iter9_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_571_p1 = z_2_reg_2781_pp0_iter8_reg;
        end else begin
            grp_fu_571_p1 = 'bx;
        end
    end else begin
        grp_fu_571_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_575_p0 = f1_3_reg_2856;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_575_p0 = f1_1_285_reg_2846;
    end else begin
        grp_fu_575_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_575_p1 = f2_7_reg_2851;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_575_p1 = f2_3_reg_2841;
    end else begin
        grp_fu_575_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter12 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_579_p0 = result_1_reg_2866;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_579_p0 = result_reg_2861;
        end else begin
            grp_fu_579_p0 = 'bx;
        end
    end else begin
        grp_fu_579_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_586_p0 = tmp_uniform_1_fu_2132_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_586_p0 = tmp_uniform_fu_1396_p3;
    end else begin
        grp_fu_586_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_591_p0 = tmp_uniform_1_fu_2132_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_591_p0 = tmp_uniform_fu_1396_p3;
    end else begin
        grp_fu_591_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_596_p1 = t3_1_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_596_p1 = t3_fu_2235_p1;
    end else begin
        grp_fu_596_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_601_p1 = tmp_42_reg_2751;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_601_p1 = tmp_26_reg_2700;
        end else begin
            grp_fu_601_p1 = 'bx;
        end
    end else begin
        grp_fu_601_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln587_2_fu_1570_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln587_3_fu_1508_p1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln587_5_fu_1645_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln587_4_fu_1517_p1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln28_reg_2630 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to14 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_address0 = zext_ln30_1_reg_2871;

assign Hi_d0 = grp_fu_122_p_dout0;

assign Hr_address0 = zext_ln30_1_fu_2557_p1;

assign Hr_d0 = grp_fu_122_p_dout0;

assign add_ln28_1_fu_750_p2 = (indvar_flatten_fu_346 + 5'd1);

assign add_ln28_fu_2523_p2 = (i_fu_342 + 3'd1);

assign add_ln29_fu_1522_p2 = (select_ln739_fu_786_p3 + 3'd1);

assign add_ln30_fu_2551_p2 = (tmp_14_cast_fu_2540_p3 + zext_ln30_fu_2548_p1);

assign add_ln885_1_fu_1482_p2 = (select_ln739_1_fu_794_p3 + 6'd2);

assign add_ln885_fu_774_p2 = (p_lcssa11133_fu_338 + 6'd8);

assign add_ln961_1_fu_2024_p2 = ($signed(sub_ln947_1_fu_1890_p2) + $signed(32'd4294967242));

assign add_ln961_fu_1288_p2 = ($signed(sub_ln947_fu_1154_p2) + $signed(32'd4294967242));

assign add_ln968_1_fu_2094_p2 = (sub_ln969_1_fu_2088_p2 + 11'd1);

assign add_ln968_fu_1358_p2 = (sub_ln969_fu_1352_p2 + 11'd1);

assign addr_head_p_3_V_1_fu_1470_p2 = (select_ln739_1_fu_794_p3 + 6'd4);

assign addr_head_p_3_V_fu_814_p2 = (select_ln739_1_fu_794_p3 + 6'd3);

assign addr_head_p_m_p_1_V_1_fu_1476_p2 = ($signed(p_cast131_fu_810_p1) + $signed(8'd143));

assign addr_head_p_m_p_1_V_fu_820_p2 = ($signed(p_cast131_fu_810_p1) + $signed(8'd142));

assign addr_head_p_n_V_1_fu_1575_p2 = ($signed(p_cast130_fu_1551_p1) + $signed(10'd625));

assign addr_head_p_n_V_fu_1554_p2 = ($signed(p_cast130_fu_1551_p1) + $signed(10'd624));

assign and_ln443_1_fu_1450_p2 = (or_ln443_fu_1438_p2 & grp_fu_591_p2);

assign and_ln443_2_fu_2180_p2 = (or_ln443_2_fu_2174_p2 & grp_fu_586_p2);

assign and_ln443_3_fu_2186_p2 = (or_ln443_2_fu_2174_p2 & grp_fu_591_p2);

assign and_ln443_fu_1444_p2 = (or_ln443_fu_1438_p2 & grp_fu_586_p2);

assign and_ln952_1_fu_1258_p2 = (xor_ln952_fu_1238_p2 & p_Result_16_fu_1244_p3);

assign and_ln952_2_fu_1954_p2 = (pre_result_V_13_fu_1856_p2 & or_ln952_fu_1948_p2);

assign and_ln952_3_fu_1994_p2 = (xor_ln952_1_fu_1974_p2 & p_Result_20_fu_1980_p3);

assign and_ln952_fu_1218_p2 = (pre_result_V_fu_1120_p2 & or_ln952_2_fu_1212_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln443_1_fu_2144_p1 = tmp_uniform_1_fu_2132_p3;

assign bitcast_ln443_fu_1408_p1 = tmp_uniform_fu_1396_p3;

assign bitcast_ln456_2_fu_2240_p1 = grp_fu_526_p2;

assign bitcast_ln456_fu_2226_p1 = t2_reg_2761;

assign bitcast_ln541_1_fu_2474_p1 = xor_ln541_fu_2468_p2;

assign bitcast_ln541_2_fu_2492_p1 = grp_fu_118_p_dout0;

assign bitcast_ln541_3_fu_2502_p1 = xor_ln541_1_fu_2496_p2;

assign bitcast_ln541_fu_2464_p1 = grp_fu_118_p_dout0;

assign bitcast_ln746_1_fu_2128_p1 = p_Result_21_fu_2116_p5;

assign bitcast_ln746_fu_1392_p1 = p_Result_17_fu_1380_p5;

assign f1_1_285_fu_2442_p3 = ((or_ln443_1_reg_2674_pp0_iter8_reg[0:0] == 1'b1) ? reg_691 : grp_fu_571_p2);

assign f1_3_fu_2457_p3 = ((or_ln443_3_reg_2725_pp0_iter9_reg[0:0] == 1'b1) ? reg_691 : grp_fu_571_p2);

assign f2_2_fu_2414_p3 = ((or_ln443_1_reg_2674_pp0_iter6_reg[0:0] == 1'b1) ? f2_reg_2819 : grp_fu_508_p2);

assign f2_6_fu_2428_p3 = ((or_ln443_3_reg_2725_pp0_iter7_reg[0:0] == 1'b1) ? f2_4_reg_2825 : grp_fu_508_p2);

assign grp_fu_118_p_ce = 1'b1;

assign grp_fu_118_p_din0 = grp_fu_575_p0;

assign grp_fu_118_p_din1 = grp_fu_575_p1;

assign grp_fu_122_p_ce = 1'b1;

assign grp_fu_122_p_din0 = grp_fu_579_p0;

assign grp_fu_122_p_din1 = 64'd4609047870845172685;

assign grp_fu_126_p_ce = 1'b1;

assign grp_fu_126_p_din0 = 64'd0;

assign grp_fu_126_p_din1 = grp_fu_596_p1;

assign grp_fu_130_p_ce = 1'b1;

assign grp_fu_130_p_din0 = 64'd0;

assign grp_fu_130_p_din1 = grp_fu_601_p1;

assign icmp_ln28_fu_744_p2 = ((indvar_flatten_fu_346 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_780_p2 = ((j_fu_334 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_1432_p2 = ((trunc_ln443_fu_1422_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_2162_p2 = ((tmp_9_fu_2148_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_2168_p2 = ((trunc_ln443_1_fu_2158_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_1426_p2 = ((tmp_2_fu_1412_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln938_1_fu_1862_p2 = ((zext_ln1691_3_fu_1852_p1 == pre_result_V_12_fu_1836_p2) ? 1'b1 : 1'b0);

assign icmp_ln938_fu_1126_p2 = ((zext_ln1691_1_fu_1116_p1 == pre_result_V_4_fu_1100_p2) ? 1'b1 : 1'b0);

assign icmp_ln949_1_fu_1912_p2 = (($signed(tmp_39_fu_1902_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_1176_p2 = (($signed(tmp_23_fu_1166_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln952_1_fu_1960_p2 = ((and_ln952_2_fu_1954_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln952_fu_1224_p2 = ((and_ln952_fu_1218_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_1_fu_1988_p2 = (($signed(lsb_index_1_fu_1896_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_1252_p2 = (($signed(lsb_index_fu_1160_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);


always @ (p_Result_19_fu_1868_p4) begin
    if (p_Result_19_fu_1868_p4[0] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd0;
    end else if (p_Result_19_fu_1868_p4[1] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd1;
    end else if (p_Result_19_fu_1868_p4[2] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd2;
    end else if (p_Result_19_fu_1868_p4[3] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd3;
    end else if (p_Result_19_fu_1868_p4[4] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd4;
    end else if (p_Result_19_fu_1868_p4[5] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd5;
    end else if (p_Result_19_fu_1868_p4[6] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd6;
    end else if (p_Result_19_fu_1868_p4[7] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd7;
    end else if (p_Result_19_fu_1868_p4[8] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd8;
    end else if (p_Result_19_fu_1868_p4[9] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd9;
    end else if (p_Result_19_fu_1868_p4[10] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd10;
    end else if (p_Result_19_fu_1868_p4[11] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd11;
    end else if (p_Result_19_fu_1868_p4[12] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd12;
    end else if (p_Result_19_fu_1868_p4[13] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd13;
    end else if (p_Result_19_fu_1868_p4[14] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd14;
    end else if (p_Result_19_fu_1868_p4[15] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd15;
    end else if (p_Result_19_fu_1868_p4[16] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd16;
    end else if (p_Result_19_fu_1868_p4[17] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd17;
    end else if (p_Result_19_fu_1868_p4[18] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd18;
    end else if (p_Result_19_fu_1868_p4[19] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd19;
    end else if (p_Result_19_fu_1868_p4[20] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd20;
    end else if (p_Result_19_fu_1868_p4[21] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd21;
    end else if (p_Result_19_fu_1868_p4[22] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd22;
    end else if (p_Result_19_fu_1868_p4[23] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd23;
    end else if (p_Result_19_fu_1868_p4[24] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd24;
    end else if (p_Result_19_fu_1868_p4[25] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd25;
    end else if (p_Result_19_fu_1868_p4[26] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd26;
    end else if (p_Result_19_fu_1868_p4[27] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd27;
    end else if (p_Result_19_fu_1868_p4[28] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd28;
    end else if (p_Result_19_fu_1868_p4[29] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd29;
    end else if (p_Result_19_fu_1868_p4[30] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd30;
    end else if (p_Result_19_fu_1868_p4[31] == 1'b1) begin
        l_1_fu_1878_p3 = 32'd31;
    end else begin
        l_1_fu_1878_p3 = 32'd32;
    end
end


always @ (p_Result_15_fu_1132_p4) begin
    if (p_Result_15_fu_1132_p4[0] == 1'b1) begin
        l_fu_1142_p3 = 32'd0;
    end else if (p_Result_15_fu_1132_p4[1] == 1'b1) begin
        l_fu_1142_p3 = 32'd1;
    end else if (p_Result_15_fu_1132_p4[2] == 1'b1) begin
        l_fu_1142_p3 = 32'd2;
    end else if (p_Result_15_fu_1132_p4[3] == 1'b1) begin
        l_fu_1142_p3 = 32'd3;
    end else if (p_Result_15_fu_1132_p4[4] == 1'b1) begin
        l_fu_1142_p3 = 32'd4;
    end else if (p_Result_15_fu_1132_p4[5] == 1'b1) begin
        l_fu_1142_p3 = 32'd5;
    end else if (p_Result_15_fu_1132_p4[6] == 1'b1) begin
        l_fu_1142_p3 = 32'd6;
    end else if (p_Result_15_fu_1132_p4[7] == 1'b1) begin
        l_fu_1142_p3 = 32'd7;
    end else if (p_Result_15_fu_1132_p4[8] == 1'b1) begin
        l_fu_1142_p3 = 32'd8;
    end else if (p_Result_15_fu_1132_p4[9] == 1'b1) begin
        l_fu_1142_p3 = 32'd9;
    end else if (p_Result_15_fu_1132_p4[10] == 1'b1) begin
        l_fu_1142_p3 = 32'd10;
    end else if (p_Result_15_fu_1132_p4[11] == 1'b1) begin
        l_fu_1142_p3 = 32'd11;
    end else if (p_Result_15_fu_1132_p4[12] == 1'b1) begin
        l_fu_1142_p3 = 32'd12;
    end else if (p_Result_15_fu_1132_p4[13] == 1'b1) begin
        l_fu_1142_p3 = 32'd13;
    end else if (p_Result_15_fu_1132_p4[14] == 1'b1) begin
        l_fu_1142_p3 = 32'd14;
    end else if (p_Result_15_fu_1132_p4[15] == 1'b1) begin
        l_fu_1142_p3 = 32'd15;
    end else if (p_Result_15_fu_1132_p4[16] == 1'b1) begin
        l_fu_1142_p3 = 32'd16;
    end else if (p_Result_15_fu_1132_p4[17] == 1'b1) begin
        l_fu_1142_p3 = 32'd17;
    end else if (p_Result_15_fu_1132_p4[18] == 1'b1) begin
        l_fu_1142_p3 = 32'd18;
    end else if (p_Result_15_fu_1132_p4[19] == 1'b1) begin
        l_fu_1142_p3 = 32'd19;
    end else if (p_Result_15_fu_1132_p4[20] == 1'b1) begin
        l_fu_1142_p3 = 32'd20;
    end else if (p_Result_15_fu_1132_p4[21] == 1'b1) begin
        l_fu_1142_p3 = 32'd21;
    end else if (p_Result_15_fu_1132_p4[22] == 1'b1) begin
        l_fu_1142_p3 = 32'd22;
    end else if (p_Result_15_fu_1132_p4[23] == 1'b1) begin
        l_fu_1142_p3 = 32'd23;
    end else if (p_Result_15_fu_1132_p4[24] == 1'b1) begin
        l_fu_1142_p3 = 32'd24;
    end else if (p_Result_15_fu_1132_p4[25] == 1'b1) begin
        l_fu_1142_p3 = 32'd25;
    end else if (p_Result_15_fu_1132_p4[26] == 1'b1) begin
        l_fu_1142_p3 = 32'd26;
    end else if (p_Result_15_fu_1132_p4[27] == 1'b1) begin
        l_fu_1142_p3 = 32'd27;
    end else if (p_Result_15_fu_1132_p4[28] == 1'b1) begin
        l_fu_1142_p3 = 32'd28;
    end else if (p_Result_15_fu_1132_p4[29] == 1'b1) begin
        l_fu_1142_p3 = 32'd29;
    end else if (p_Result_15_fu_1132_p4[30] == 1'b1) begin
        l_fu_1142_p3 = 32'd30;
    end else if (p_Result_15_fu_1132_p4[31] == 1'b1) begin
        l_fu_1142_p3 = 32'd31;
    end else begin
        l_fu_1142_p3 = 32'd32;
    end
end

assign lsb_index_1_fu_1896_p2 = ($signed(sub_ln947_1_fu_1890_p2) + $signed(32'd4294967243));

assign lsb_index_fu_1160_p2 = ($signed(sub_ln947_fu_1154_p2) + $signed(32'd4294967243));

assign lshr_ln950_1_fu_1936_p2 = 32'd4294967295 >> zext_ln950_1_fu_1932_p1;

assign lshr_ln950_fu_1200_p2 = 32'd4294967295 >> zext_ln950_fu_1196_p1;

assign lshr_ln961_1_fu_2034_p2 = zext_ln960_1_fu_1918_p1 >> zext_ln961_1_fu_2030_p1;

assign lshr_ln961_fu_1298_p2 = zext_ln960_fu_1182_p1 >> zext_ln961_fu_1294_p1;

assign m_10_fu_1330_p4 = {{m_2_fu_1324_p2[63:1]}};

assign m_11_fu_2066_p4 = {{m_7_fu_2060_p2[63:1]}};

assign m_2_fu_1324_p2 = (m_fu_1312_p3 + zext_ln964_fu_1320_p1);

assign m_6_fu_2048_p3 = ((icmp_ln961_1_fu_1988_p2[0:0] == 1'b1) ? lshr_ln961_1_fu_2034_p2 : shl_ln962_1_fu_2010_p2);

assign m_7_fu_2060_p2 = (m_6_fu_2048_p3 + zext_ln964_1_fu_2056_p1);

assign m_fu_1312_p3 = ((icmp_ln961_fu_1252_p2[0:0] == 1'b1) ? lshr_ln961_fu_1298_p2 : shl_ln962_fu_1274_p2);

assign or_ln443_1_fu_1456_p2 = (and_ln443_fu_1444_p2 | and_ln443_1_fu_1450_p2);

assign or_ln443_2_fu_2174_p2 = (icmp_ln443_3_fu_2168_p2 | icmp_ln443_2_fu_2162_p2);

assign or_ln443_3_fu_2192_p2 = (and_ln443_3_fu_2186_p2 | and_ln443_2_fu_2180_p2);

assign or_ln443_fu_1438_p2 = (icmp_ln443_fu_1426_p2 | icmp_ln443_1_fu_1432_p2);

assign or_ln952_2_fu_1212_p2 = (shl_ln952_fu_1206_p2 | lshr_ln950_fu_1200_p2);

assign or_ln952_fu_1948_p2 = (shl_ln952_1_fu_1942_p2 | lshr_ln950_1_fu_1936_p2);

assign p1_1_fu_2310_p3 = ((or_ln443_3_reg_2725_pp0_iter4_reg[0:0] == 1'b1) ? 64'd13798997430714945504 : 64'd13854155686354486565);

assign p1_fu_2266_p3 = ((or_ln443_1_reg_2674_pp0_iter3_reg[0:0] == 1'b1) ? 64'd13798997430714945504 : 64'd13854155686354486565);

assign p2_1_fu_2326_p3 = ((or_ln443_3_reg_2725_pp0_iter4_reg[0:0] == 1'b1) ? 64'd13822851435045880248 : 64'd4641977866302784411);

assign p2_fu_2294_p3 = ((or_ln443_1_reg_2674_pp0_iter3_reg[0:0] == 1'b1) ? 64'd13822851435045880248 : 64'd4641977866302784411);

assign p3_1_fu_2358_p3 = ((or_ln443_3_reg_2725_pp0_iter5_reg[0:0] == 1'b1) ? 64'd13835960482696009560 : 64'd13866933838737128345);

assign p3_fu_2342_p3 = ((or_ln443_1_reg_2674_pp0_iter4_reg[0:0] == 1'b1) ? 64'd13835960482696009560 : 64'd13866933838737128345);

assign p4_1_fu_2390_p3 = ((or_ln443_3_reg_2725_pp0_iter6_reg[0:0] == 1'b1) ? 64'd13836295942911834650 : 64'd4639072047187312667);

assign p4_fu_2374_p3 = ((or_ln443_1_reg_2674_pp0_iter5_reg[0:0] == 1'b1) ? 64'd13836295942911834650 : 64'd4639072047187312667);

assign p5_1_fu_2420_p3 = ((or_ln443_3_reg_2725_pp0_iter7_reg[0:0] == 1'b1) ? 64'd4616611452376731079 : 64'd13852696627858410445);

assign p5_fu_2406_p3 = ((or_ln443_1_reg_2674_pp0_iter6_reg[0:0] == 1'b1) ? 64'd4616611452376731079 : 64'd13852696627858410445);

assign p6_1_fu_2449_p3 = ((or_ln443_3_reg_2725_pp0_iter8_reg[0:0] == 1'b1) ? 64'd4613798575908835234 : 64'd4612826843888178297);

assign p6_fu_2434_p3 = ((or_ln443_1_reg_2674_pp0_iter7_reg[0:0] == 1'b1) ? 64'd4613798575908835234 : 64'd4612826843888178297);

assign p_Result_12_fu_2080_p3 = m_7_fu_2060_p2[32'd54];

assign p_Result_14_fu_834_p1 = p_Val2_4_fu_322[0:0];

integer ap_tvar_int_0;

always @ (pre_result_V_fu_1120_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_15_fu_1132_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_15_fu_1132_p4[ap_tvar_int_0] = pre_result_V_fu_1120_p2[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_16_fu_1244_p3 = pre_result_V_fu_1120_p2[lsb_index_fu_1160_p2];

assign p_Result_17_fu_1380_p5 = {{tmp_fu_1372_p3}, {zext_ln965_fu_1340_p1[51:0]}};

assign p_Result_18_fu_1588_p1 = p_Val2_5_fu_350[0:0];

integer ap_tvar_int_1;

always @ (pre_result_V_13_fu_1856_p2) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_19_fu_1868_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_19_fu_1868_p4[ap_tvar_int_1] = pre_result_V_13_fu_1856_p2[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_20_fu_1980_p3 = pre_result_V_13_fu_1856_p2[lsb_index_1_fu_1896_p2];

assign p_Result_21_fu_2116_p5 = {{tmp_8_fu_2108_p3}, {zext_ln965_1_fu_2076_p1[51:0]}};

assign p_Result_s_fu_1344_p3 = m_2_fu_1324_p2[32'd54];

assign p_cast130_fu_1551_p1 = select_ln739_1_reg_2649;

assign p_cast131_fu_810_p1 = select_ln739_1_fu_794_p3;

assign pre_result_V_10_fu_1664_p2 = (zext_ln1691_2_fu_1660_p1 ^ ret_11_fu_1628_p2);

assign pre_result_V_11_fu_1784_p2 = (ret_6_fu_1744_p19 ^ pre_result_V_10_fu_1664_p2);

assign pre_result_V_12_fu_1836_p2 = (ret_7_fu_1820_p7 ^ pre_result_V_11_fu_1784_p2);

assign pre_result_V_13_fu_1856_p2 = (zext_ln1691_3_fu_1852_p1 ^ pre_result_V_12_fu_1836_p2);

assign pre_result_V_2_fu_928_p2 = (zext_ln1691_fu_924_p1 ^ ret_10_fu_874_p2);

assign pre_result_V_3_fu_1048_p2 = (ret_fu_1008_p19 ^ pre_result_V_2_fu_928_p2);

assign pre_result_V_4_fu_1100_p2 = (ret_3_fu_1084_p7 ^ pre_result_V_3_fu_1048_p2);

assign pre_result_V_fu_1120_p2 = (zext_ln1691_1_fu_1116_p1 ^ pre_result_V_4_fu_1100_p2);

assign q1_1_fu_2318_p3 = ((or_ln443_3_reg_2725_pp0_iter4_reg[0:0] == 1'b1) ? 64'd4575625165243457492 : 64'd13856235683484533956);

assign q1_fu_2274_p3 = ((or_ln443_1_reg_2674_pp0_iter3_reg[0:0] == 1'b1) ? 64'd4575625165243457492 : 64'd13856235683484533956);

assign q2_1_fu_2334_p3 = ((or_ln443_3_reg_2725_pp0_iter4_reg[0:0] == 1'b1) ? 64'd4599480671287182180 : 64'd4639889312772538999);

assign q2_fu_2302_p3 = ((or_ln443_1_reg_2674_pp0_iter3_reg[0:0] == 1'b1) ? 64'd4599480671287182180 : 64'd4639889312772538999);

assign q3_1_fu_2366_p3 = ((or_ln443_3_reg_2725_pp0_iter5_reg[0:0] == 1'b1) ? 64'd4612688371394471446 : 64'd13863054224260258002);

assign q3_fu_2350_p3 = ((or_ln443_1_reg_2674_pp0_iter4_reg[0:0] == 1'b1) ? 64'd4612688371394471446 : 64'd13863054224260258002);

assign q4_1_fu_2398_p3 = ((or_ln443_3_reg_2725_pp0_iter6_reg[0:0] == 1'b1) ? 64'd4615636595525398809 : 64'd4634401141363829182);

assign q4_fu_2382_p3 = ((or_ln443_1_reg_2674_pp0_iter5_reg[0:0] == 1'b1) ? 64'd4615636595525398809 : 64'd4634401141363829182);

assign r_12_fu_2288_p3 = ((or_ln443_3_reg_2725_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_126_p_dout0 : r_10_reg_2756_pp0_iter3_reg);

assign r_1_fu_1560_p4 = {{addr_head_p_n_V_fu_1554_p2[9:1]}};

assign r_2_fu_1488_p4 = {{addr_head_p_3_V_1_fu_1470_p2[5:1]}};

assign r_3_fu_1635_p4 = {{addr_head_p_n_V_1_fu_1575_p2[9:1]}};

assign r_4_fu_1106_p4 = {{pre_result_V_4_fu_1100_p2[31:18]}};

assign r_7_fu_2260_p3 = ((or_ln443_1_reg_2674_pp0_iter2_reg[0:0] == 1'b1) ? grp_fu_126_p_dout0 : r_5_reg_2715_pp0_iter3_reg);

assign r_8_fu_1650_p4 = {{ret_11_fu_1628_p2[31:11]}};

assign r_9_fu_1842_p4 = {{pre_result_V_12_fu_1836_p2[31:18]}};

assign r_fu_914_p4 = {{ret_10_fu_874_p2[31:11]}};

assign r_s_fu_880_p4 = {{addr_head_p_3_V_fu_814_p2[5:1]}};

assign result_1_fu_2513_p3 = ((or_ln443_3_reg_2725_pp0_iter11_reg[0:0] == 1'b1) ? select_ln540_1_fu_2506_p3 : grp_fu_118_p_dout0);

assign result_fu_2485_p3 = ((or_ln443_1_reg_2674_pp0_iter10_reg[0:0] == 1'b1) ? select_ln540_fu_2478_p3 : grp_fu_118_p_dout0);

assign ret_10_fu_874_p2 = (zext_ln1043_fu_856_p1 ^ xor_ln1544_fu_868_p2);

assign ret_11_fu_1628_p2 = (xor_ln1544_2_fu_1622_p2 ^ rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

assign ret_3_fu_1084_p7 = {{{{{{tmp_20_fu_1054_p4}, {1'd0}}, {tmp_21_fu_1064_p4}}, {3'd0}}, {tmp_22_fu_1074_p4}}, {17'd0}};

assign ret_6_fu_1744_p19 = {{{{{{{{{{{{{{{{{{tmp_28_fu_1670_p3}, {2'd0}}, {tmp_29_fu_1678_p4}}, {1'd0}}, {tmp_30_fu_1688_p3}}, {2'd0}}, {tmp_31_fu_1696_p3}}, {1'd0}}, {tmp_32_fu_1704_p4}}, {3'd0}}, {tmp_33_fu_1714_p3}}, {1'd0}}, {tmp_34_fu_1722_p3}}, {1'd0}}, {tmp_35_fu_1730_p4}}, {1'd0}}, {trunc_ln1542_1_fu_1740_p1}}, {7'd0}};

assign ret_7_fu_1820_p7 = {{{{{{tmp_36_fu_1790_p4}, {1'd0}}, {tmp_37_fu_1800_p4}}, {3'd0}}, {tmp_38_fu_1810_p4}}, {17'd0}};

assign ret_fu_1008_p19 = {{{{{{{{{{{{{{{{{{tmp_11_fu_934_p3}, {2'd0}}, {tmp_14_fu_942_p4}}, {1'd0}}, {tmp_12_fu_952_p3}}, {2'd0}}, {tmp_15_fu_960_p3}}, {1'd0}}, {tmp_16_fu_968_p4}}, {3'd0}}, {tmp_17_fu_978_p3}}, {1'd0}}, {tmp_18_fu_986_p3}}, {1'd0}}, {tmp_19_fu_994_p4}}, {1'd0}}, {trunc_ln1542_fu_1004_p1}}, {7'd0}};

assign rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln587_1_fu_909_p1;

assign rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = ret_10_reg_2654;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln587_fu_900_p1;

assign rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = ret_11_fu_1628_p2;

assign select_ln28_fu_802_p3 = ((icmp_ln29_fu_780_p2[0:0] == 1'b1) ? add_ln885_fu_774_p2 : p_lcssa11133_fu_338);

assign select_ln540_1_fu_2506_p3 = ((and_ln443_2_reg_2720_pp0_iter11_reg[0:0] == 1'b1) ? grp_fu_118_p_dout0 : bitcast_ln541_3_fu_2502_p1);

assign select_ln540_fu_2478_p3 = ((and_ln443_reg_2669_pp0_iter10_reg[0:0] == 1'b1) ? grp_fu_118_p_dout0 : bitcast_ln541_1_fu_2474_p1);

assign select_ln722_1_fu_1614_p3 = ((p_Result_18_fu_1588_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln722_fu_860_p3 = ((p_Result_14_fu_834_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln739_1_fu_794_p3 = ((icmp_ln29_fu_780_p2[0:0] == 1'b1) ? add_ln885_fu_774_p2 : empty_fu_330);

assign select_ln739_2_fu_2529_p3 = ((icmp_ln29_reg_2639_pp0_iter13_reg[0:0] == 1'b1) ? add_ln28_fu_2523_p2 : i_fu_342);

assign select_ln739_fu_786_p3 = ((icmp_ln29_fu_780_p2[0:0] == 1'b1) ? 3'd0 : j_fu_334);

assign select_ln949_1_fu_2016_p3 = ((icmp_ln949_1_fu_1912_p2[0:0] == 1'b1) ? icmp_ln952_1_fu_1960_p2 : p_Result_20_fu_1980_p3);

assign select_ln949_fu_1280_p3 = ((icmp_ln949_fu_1176_p2[0:0] == 1'b1) ? icmp_ln952_fu_1224_p2 : p_Result_16_fu_1244_p3);

assign select_ln961_2_fu_2040_p3 = ((icmp_ln961_1_fu_1988_p2[0:0] == 1'b1) ? select_ln949_1_fu_2016_p3 : and_ln952_3_fu_1994_p2);

assign select_ln961_fu_1304_p3 = ((icmp_ln961_fu_1252_p2[0:0] == 1'b1) ? select_ln949_fu_1280_p3 : and_ln952_1_fu_1258_p2);

assign select_ln968_1_fu_2100_p3 = ((p_Result_12_fu_2080_p3[0:0] == 1'b1) ? add_ln968_1_fu_2094_p2 : sub_ln969_1_fu_2088_p2);

assign select_ln968_fu_1364_p3 = ((p_Result_s_fu_1344_p3[0:0] == 1'b1) ? add_ln968_fu_1358_p2 : sub_ln969_fu_1352_p2);

assign sext_ln587_1_fu_1513_p1 = $signed(trunc_ln1691_1_fu_1498_p4);

assign sext_ln587_fu_905_p1 = $signed(trunc_ln_fu_890_p4);

assign shl_ln952_1_fu_1942_p2 = 32'd1 << lsb_index_1_fu_1896_p2;

assign shl_ln952_fu_1206_p2 = 32'd1 << lsb_index_fu_1160_p2;

assign shl_ln962_1_fu_2010_p2 = zext_ln960_1_fu_1918_p1 << zext_ln962_1_fu_2006_p1;

assign shl_ln962_fu_1274_p2 = zext_ln960_fu_1182_p1 << zext_ln962_fu_1270_p1;

assign sub_ln947_1_fu_1890_p2 = (32'd32 - l_1_fu_1878_p3);

assign sub_ln947_fu_1154_p2 = (32'd32 - l_fu_1142_p3);

assign sub_ln950_1_fu_1926_p2 = (6'd22 - trunc_ln950_1_fu_1922_p1);

assign sub_ln950_fu_1190_p2 = (6'd22 - trunc_ln950_fu_1186_p1);

assign sub_ln962_1_fu_2000_p2 = (32'd54 - sub_ln947_1_fu_1890_p2);

assign sub_ln962_fu_1264_p2 = (32'd54 - sub_ln947_fu_1154_p2);

assign sub_ln969_1_fu_2088_p2 = (11'd1022 - trunc_ln946_1_fu_1886_p1);

assign sub_ln969_fu_1352_p2 = (11'd1022 - trunc_ln946_fu_1150_p1);

assign t3_1_fu_2250_p1 = xor_ln456_1_reg_2771;

assign t3_fu_2235_p1 = xor_ln456_fu_2229_p2;

assign tmp_10_fu_826_p3 = p_Val2_s_fu_326[32'd31];

assign tmp_11_fu_934_p3 = pre_result_V_2_fu_928_p2[32'd24];

assign tmp_12_fu_952_p3 = pre_result_V_2_fu_928_p2[32'd17];

assign tmp_13_fu_838_p4 = {{p_Val2_4_fu_322[30:1]}};

assign tmp_14_cast_fu_2540_p3 = {{trunc_ln30_fu_2536_p1}, {2'd0}};

assign tmp_14_fu_942_p4 = {{pre_result_V_2_fu_928_p2[21:19]}};

assign tmp_15_fu_960_p3 = pre_result_V_2_fu_928_p2[32'd14];

assign tmp_16_fu_968_p4 = {{pre_result_V_2_fu_928_p2[12:11]}};

assign tmp_17_fu_978_p3 = pre_result_V_2_fu_928_p2[32'd7];

assign tmp_18_fu_986_p3 = pre_result_V_2_fu_928_p2[32'd5];

assign tmp_19_fu_994_p4 = {{pre_result_V_2_fu_928_p2[3:2]}};

assign tmp_20_fu_1054_p4 = {{pre_result_V_3_fu_1048_p2[16:14]}};

assign tmp_21_fu_1064_p4 = {{pre_result_V_3_fu_1048_p2[12:7]}};

assign tmp_22_fu_1074_p4 = {{pre_result_V_3_fu_1048_p2[3:2]}};

assign tmp_23_fu_1166_p4 = {{lsb_index_fu_1160_p2[31:1]}};

assign tmp_24_fu_1230_p3 = lsb_index_fu_1160_p2[32'd31];

assign tmp_25_fu_1592_p4 = {{p_Val2_5_fu_350[30:1]}};

assign tmp_26_fu_1462_p3 = ((and_ln443_fu_1444_p2[0:0] == 1'b1) ? tmp_uniform_fu_1396_p3 : grp_fu_475_p2);

assign tmp_27_fu_1581_p3 = p_Val2_4_load_reg_2634[32'd31];

assign tmp_28_fu_1670_p3 = pre_result_V_10_fu_1664_p2[32'd24];

assign tmp_29_fu_1678_p4 = {{pre_result_V_10_fu_1664_p2[21:19]}};

assign tmp_2_fu_1412_p4 = {{bitcast_ln443_fu_1408_p1[62:52]}};

assign tmp_30_fu_1688_p3 = pre_result_V_10_fu_1664_p2[32'd17];

assign tmp_31_fu_1696_p3 = pre_result_V_10_fu_1664_p2[32'd14];

assign tmp_32_fu_1704_p4 = {{pre_result_V_10_fu_1664_p2[12:11]}};

assign tmp_33_fu_1714_p3 = pre_result_V_10_fu_1664_p2[32'd7];

assign tmp_34_fu_1722_p3 = pre_result_V_10_fu_1664_p2[32'd5];

assign tmp_35_fu_1730_p4 = {{pre_result_V_10_fu_1664_p2[3:2]}};

assign tmp_36_fu_1790_p4 = {{pre_result_V_11_fu_1784_p2[16:14]}};

assign tmp_37_fu_1800_p4 = {{pre_result_V_11_fu_1784_p2[12:7]}};

assign tmp_38_fu_1810_p4 = {{pre_result_V_11_fu_1784_p2[3:2]}};

assign tmp_39_fu_1902_p4 = {{lsb_index_1_fu_1896_p2[31:1]}};

assign tmp_40_fu_1966_p3 = lsb_index_1_fu_1896_p2[32'd31];

assign tmp_42_fu_2198_p3 = ((and_ln443_2_fu_2180_p2[0:0] == 1'b1) ? tmp_uniform_1_fu_2132_p3 : grp_fu_475_p2);

assign tmp_8_fu_2108_p3 = {{1'd0}, {select_ln968_1_fu_2100_p3}};

assign tmp_9_fu_2148_p4 = {{bitcast_ln443_1_fu_2144_p1[62:52]}};

assign tmp_V_3_fu_1602_p3 = {{tmp_27_fu_1581_p3}, {tmp_25_fu_1592_p4}};

assign tmp_V_fu_848_p3 = {{tmp_10_fu_826_p3}, {tmp_13_fu_838_p4}};

assign tmp_fu_1372_p3 = {{1'd0}, {select_ln968_fu_1364_p3}};

assign tmp_uniform_1_fu_2132_p3 = ((icmp_ln938_1_fu_1862_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln746_1_fu_2128_p1);

assign tmp_uniform_fu_1396_p3 = ((icmp_ln938_fu_1126_p2[0:0] == 1'b1) ? 64'd0 : bitcast_ln746_fu_1392_p1);

assign trunc_ln1542_1_fu_1740_p1 = pre_result_V_10_fu_1664_p2[0:0];

assign trunc_ln1542_fu_1004_p1 = pre_result_V_2_fu_928_p2[0:0];

assign trunc_ln1691_1_fu_1498_p4 = {{addr_head_p_m_p_1_V_1_fu_1476_p2[7:1]}};

assign trunc_ln30_fu_2536_p1 = select_ln739_2_fu_2529_p3[1:0];

assign trunc_ln443_1_fu_2158_p1 = bitcast_ln443_1_fu_2144_p1[51:0];

assign trunc_ln443_fu_1422_p1 = bitcast_ln443_fu_1408_p1[51:0];

assign trunc_ln946_1_fu_1886_p1 = l_1_fu_1878_p3[10:0];

assign trunc_ln946_fu_1150_p1 = l_fu_1142_p3[10:0];

assign trunc_ln950_1_fu_1922_p1 = sub_ln947_1_fu_1890_p2[5:0];

assign trunc_ln950_fu_1186_p1 = sub_ln947_fu_1154_p2[5:0];

assign trunc_ln_fu_890_p4 = {{addr_head_p_m_p_1_V_fu_820_p2[7:1]}};

assign xor_ln1544_2_fu_1622_p2 = (zext_ln1043_1_fu_1610_p1 ^ select_ln722_1_fu_1614_p3);

assign xor_ln1544_fu_868_p2 = (select_ln722_fu_860_p3 ^ lhs_V_fu_318);

assign xor_ln456_1_fu_2244_p2 = (bitcast_ln456_2_fu_2240_p1 ^ 64'd9223372036854775808);

assign xor_ln456_fu_2229_p2 = (bitcast_ln456_fu_2226_p1 ^ 64'd9223372036854775808);

assign xor_ln541_1_fu_2496_p2 = (bitcast_ln541_2_fu_2492_p1 ^ 64'd9223372036854775808);

assign xor_ln541_fu_2468_p2 = (bitcast_ln541_fu_2464_p1 ^ 64'd9223372036854775808);

assign xor_ln952_1_fu_1974_p2 = (tmp_40_fu_1966_p3 ^ 1'd1);

assign xor_ln952_fu_1238_p2 = (tmp_24_fu_1230_p3 ^ 1'd1);

assign z_2_fu_2254_p3 = ((or_ln443_1_reg_2674_pp0_iter2_reg[0:0] == 1'b1) ? grp_fu_126_p_dout0 : z_reg_2693_pp0_iter2_reg);

assign z_5_fu_2282_p3 = ((or_ln443_3_reg_2725_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_126_p_dout0 : z_3_reg_2744_pp0_iter3_reg);

assign zext_ln1043_1_fu_1610_p1 = tmp_V_3_fu_1602_p3;

assign zext_ln1043_fu_856_p1 = tmp_V_fu_848_p3;

assign zext_ln1691_1_fu_1116_p1 = r_4_fu_1106_p4;

assign zext_ln1691_2_fu_1660_p1 = r_8_fu_1650_p4;

assign zext_ln1691_3_fu_1852_p1 = r_9_fu_1842_p4;

assign zext_ln1691_fu_924_p1 = r_fu_914_p4;

assign zext_ln30_1_fu_2557_p1 = add_ln30_fu_2551_p2;

assign zext_ln30_fu_2548_p1 = select_ln739_reg_2644_pp0_iter13_reg;

assign zext_ln587_1_fu_909_p1 = $unsigned(sext_ln587_fu_905_p1);

assign zext_ln587_2_fu_1570_p1 = r_1_fu_1560_p4;

assign zext_ln587_3_fu_1508_p1 = r_2_fu_1488_p4;

assign zext_ln587_4_fu_1517_p1 = $unsigned(sext_ln587_1_fu_1513_p1);

assign zext_ln587_5_fu_1645_p1 = r_3_fu_1635_p4;

assign zext_ln587_fu_900_p1 = r_s_fu_880_p4;

assign zext_ln950_1_fu_1932_p1 = sub_ln950_1_fu_1926_p2;

assign zext_ln950_fu_1196_p1 = sub_ln950_fu_1190_p2;

assign zext_ln960_1_fu_1918_p1 = pre_result_V_13_fu_1856_p2;

assign zext_ln960_fu_1182_p1 = pre_result_V_fu_1120_p2;

assign zext_ln961_1_fu_2030_p1 = add_ln961_1_fu_2024_p2;

assign zext_ln961_fu_1294_p1 = add_ln961_fu_1288_p2;

assign zext_ln962_1_fu_2006_p1 = sub_ln962_1_fu_2000_p2;

assign zext_ln962_fu_1270_p1 = sub_ln962_fu_1264_p2;

assign zext_ln964_1_fu_2056_p1 = select_ln961_2_fu_2040_p3;

assign zext_ln964_fu_1320_p1 = select_ln961_fu_1304_p3;

assign zext_ln965_1_fu_2076_p1 = m_11_fu_2066_p4;

assign zext_ln965_fu_1340_p1 = m_10_fu_1330_p4;

always @ (posedge ap_clk) begin
    zext_ln30_1_reg_2871[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
