// Seed: 2977737709
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2
);
  assign id_1 = 1;
  assign module_1.type_2 = 0;
  final $display(1);
  always @(negedge id_0 or posedge 1 !== id_2) begin : LABEL_0
    id_1 = id_2;
  end
  id_4(
      .id_0(1 - 1),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(({id_1, 1})),
      .id_5(id_0),
      .id_6(1),
      .id_7()
  );
  always @(posedge 1);
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4
    , id_12,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10
);
  wire id_13;
  wire id_14;
  assign id_4 = 1'b0 - id_10;
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6
  );
  assign id_0 = 1;
  wire id_15;
endmodule
