--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DATA<0>     |    5.106(R)|      SLOW  |   -0.373(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    6.352(R)|      SLOW  |   -0.624(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<2>     |    6.184(R)|      SLOW  |   -0.025(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<3>     |    6.224(R)|      SLOW  |    0.206(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<4>     |    6.901(R)|      SLOW  |   -0.865(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<5>     |    6.425(R)|      SLOW  |   -1.277(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<6>     |    5.975(R)|      SLOW  |   -0.969(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<7>     |    7.175(R)|      SLOW  |   -0.441(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<8>     |    6.763(R)|      SLOW  |   -0.805(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<9>     |    7.460(R)|      SLOW  |   -0.814(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<10>    |    6.826(R)|      SLOW  |   -1.083(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<11>    |    5.732(R)|      SLOW  |   -0.970(R)|      FAST  |CLK_BUFGP         |   0.000|
DATA<12>    |    5.940(R)|      SLOW  |   -0.828(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<13>    |    5.367(R)|      SLOW  |   -0.615(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<14>    |    5.796(R)|      SLOW  |   -0.695(R)|      FAST  |CLK_BUFGP         |   0.000|
RES         |    1.818(R)|      SLOW  |    0.055(R)|      SLOW  |CLK_BUFGP         |   0.000|
START       |    1.499(R)|      SLOW  |    0.102(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ENDC        |         6.809(R)|      SLOW  |         3.567(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.633|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 23 12:46:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



