ModuleName FlipFlopLinked
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 88 ,X2: 152 ,Y2: 88
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 216 ,X2: 208 ,Y2: 216
Edge X1: 208 ,Y1: 184 ,X2: 208 ,Y2: 216
Edge X1: 208 ,Y1: 216 ,X2: 344 ,Y2: 216
Edge X1: 344 ,Y1: 216 ,X2: 472 ,Y2: 216
Edge X1: 344 ,Y1: 184 ,X2: 344 ,Y2: 216
Edge X1: 472 ,Y1: 216 ,X2: 608 ,Y2: 216
Edge X1: 472 ,Y1: 184 ,X2: 472 ,Y2: 216
Edge X1: 608 ,Y1: 184 ,X2: 608 ,Y2: 216
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 80 ,Y1: 136 ,X2: 112 ,Y2: 136
Edge X1: 112 ,Y1: 136 ,X2: 152 ,Y2: 136
Edge X1: 112 ,Y1: 136 ,X2: 112 ,Y2: 200
Edge X1: 112 ,Y1: 200 ,X2: 288 ,Y2: 200
Edge X1: 288 ,Y1: 200 ,X2: 416 ,Y2: 200
Edge X1: 288 ,Y1: 136 ,X2: 288 ,Y2: 200
Edge X1: 416 ,Y1: 200 ,X2: 552 ,Y2: 200
Edge X1: 416 ,Y1: 136 ,X2: 416 ,Y2: 200
Edge X1: 552 ,Y1: 136 ,X2: 552 ,Y2: 200
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 56 ,X2: 664 ,Y2: 88
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 88 ,X2: 536 ,Y2: 88
Edge X1: 536 ,Y1: 88 ,X2: 552 ,Y2: 88
Edge X1: 536 ,Y1: 56 ,X2: 536 ,Y2: 88
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 88 ,X2: 408 ,Y2: 88
Edge X1: 408 ,Y1: 88 ,X2: 416 ,Y2: 88
Edge X1: 408 ,Y1: 56 ,X2: 408 ,Y2: 88
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 88 ,X2: 272 ,Y2: 88
Edge X1: 272 ,Y1: 88 ,X2: 288 ,Y2: 88
Edge X1: 272 ,Y1: 56 ,X2: 272 ,Y2: 88
End
Branches
End
End
Ports
Port Left: 80 Top: 88 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 136 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 216 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 56 ,Orientation: 0
Portname: Q3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 664 Top: 56 ,Orientation: 0
Portname: Q0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 536 Top: 56 ,Orientation: 0
Portname: Q1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 56 ,Orientation: 0
Portname: Q2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 176 Top: 80
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 312 Top: 80
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 440 Top: 80
Name: s2
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 576 Top: 80
Name: s3
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
