

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.253 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.389 us|  3.389 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MERGE_HIST_LOOP  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     149|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     134|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     134|     185|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_187_p2    |         +|   0|  0|  18|          11|           1|
    |value_3_fu_214_p2      |         +|   0|  0|  39|          32|          32|
    |value_4_fu_220_p2      |         +|   0|  0|  39|          32|          32|
    |value_fu_208_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln1073_fu_181_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 149|         119|         111|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V     |   9|          2|   11|         22|
    |i_V_4_fu_52              |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_V_4_fu_52                        |  11|   0|   11|          0|
    |value_3_reg_279                    |  32|   0|   32|          0|
    |value_4_reg_284                    |  32|   0|   32|          0|
    |value_reg_274                      |  32|   0|   32|          0|
    |zext_ln1073_reg_237                |  11|   0|   64|         53|
    |zext_ln1073_reg_237_pp0_iter1_reg  |  11|   0|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 134|   0|  240|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP|  return value|
|hist_2_address0         |  out|   10|   ap_memory|                                                                           hist_2|         array|
|hist_2_ce0              |  out|    1|   ap_memory|                                                                           hist_2|         array|
|hist_2_we0              |  out|    1|   ap_memory|                                                                           hist_2|         array|
|hist_2_d0               |  out|   32|   ap_memory|                                                                           hist_2|         array|
|hist_1_address0         |  out|   10|   ap_memory|                                                                           hist_1|         array|
|hist_1_ce0              |  out|    1|   ap_memory|                                                                           hist_1|         array|
|hist_1_we0              |  out|    1|   ap_memory|                                                                           hist_1|         array|
|hist_1_d0               |  out|   32|   ap_memory|                                                                           hist_1|         array|
|hist_0_address0         |  out|   10|   ap_memory|                                                                           hist_0|         array|
|hist_0_ce0              |  out|    1|   ap_memory|                                                                           hist_0|         array|
|hist_0_we0              |  out|    1|   ap_memory|                                                                           hist_0|         array|
|hist_0_d0               |  out|   32|   ap_memory|                                                                           hist_0|         array|
|tmp_hist_V_address0     |  out|   10|   ap_memory|                                                                       tmp_hist_V|         array|
|tmp_hist_V_ce0          |  out|    1|   ap_memory|                                                                       tmp_hist_V|         array|
|tmp_hist_V_q0           |   in|   32|   ap_memory|                                                                       tmp_hist_V|         array|
|tmp_hist1_V_address0    |  out|   10|   ap_memory|                                                                      tmp_hist1_V|         array|
|tmp_hist1_V_ce0         |  out|    1|   ap_memory|                                                                      tmp_hist1_V|         array|
|tmp_hist1_V_q0          |   in|   32|   ap_memory|                                                                      tmp_hist1_V|         array|
|tmp_hist_V_1_address0   |  out|   10|   ap_memory|                                                                     tmp_hist_V_1|         array|
|tmp_hist_V_1_ce0        |  out|    1|   ap_memory|                                                                     tmp_hist_V_1|         array|
|tmp_hist_V_1_q0         |   in|   32|   ap_memory|                                                                     tmp_hist_V_1|         array|
|tmp_hist1_V_1_address0  |  out|   10|   ap_memory|                                                                    tmp_hist1_V_1|         array|
|tmp_hist1_V_1_ce0       |  out|    1|   ap_memory|                                                                    tmp_hist1_V_1|         array|
|tmp_hist1_V_1_q0        |   in|   32|   ap_memory|                                                                    tmp_hist1_V_1|         array|
|tmp_hist_V_2_address0   |  out|   10|   ap_memory|                                                                     tmp_hist_V_2|         array|
|tmp_hist_V_2_ce0        |  out|    1|   ap_memory|                                                                     tmp_hist_V_2|         array|
|tmp_hist_V_2_q0         |   in|   32|   ap_memory|                                                                     tmp_hist_V_2|         array|
|tmp_hist1_V_2_address0  |  out|   10|   ap_memory|                                                                    tmp_hist1_V_2|         array|
|tmp_hist1_V_2_ce0       |  out|    1|   ap_memory|                                                                    tmp_hist1_V_2|         array|
|tmp_hist1_V_2_q0        |   in|   32|   ap_memory|                                                                    tmp_hist1_V_2|         array|
+------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_V_4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc215.2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_V = load i11 %i_V_4"   --->   Operation 15 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln1073 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 16 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln886 = add i11 %i_V, i11 1"   --->   Operation 18 'add' 'add_ln886' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %icmp_ln1073, void %for.inc215.2.split, void %for.end227.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 19 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i11 %i_V"   --->   Operation 20 'zext' 'zext_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln1073"   --->   Operation 21 'getelementptr' 'tmp_hist_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr"   --->   Operation 22 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln1073"   --->   Operation 23 'getelementptr' 'tmp_hist1_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr"   --->   Operation 24 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln1073"   --->   Operation 25 'getelementptr' 'tmp_hist_V_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr"   --->   Operation 26 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln1073"   --->   Operation 27 'getelementptr' 'tmp_hist1_V_1_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr"   --->   Operation 28 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln1073"   --->   Operation 29 'getelementptr' 'tmp_hist_V_2_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr"   --->   Operation 30 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln1073"   --->   Operation 31 'getelementptr' 'tmp_hist1_V_2_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr"   --->   Operation 32 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln1073)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln583 = store i11 %add_ln886, i11 %i_V_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 33 'store' 'store_ln583' <Predicate = (!icmp_ln1073)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr"   --->   Operation 34 'load' 'tmp_hist_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr"   --->   Operation 35 'load' 'tmp_hist1_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%value = add i32 %tmp_hist1_V_load, i32 %tmp_hist_V_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 36 'add' 'value' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr"   --->   Operation 37 'load' 'tmp_hist_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr"   --->   Operation 38 'load' 'tmp_hist1_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%value_3 = add i32 %tmp_hist1_V_1_load, i32 %tmp_hist_V_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 39 'add' 'value_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr"   --->   Operation 40 'load' 'tmp_hist_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr"   --->   Operation 41 'load' 'tmp_hist1_V_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%value_4 = add i32 %tmp_hist1_V_2_load, i32 %tmp_hist_V_2_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601]   --->   Operation 42 'add' 'value_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln585 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:585]   --->   Operation 43 'specpipeline' 'specpipeline_ln585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 44 'specloopname' 'specloopname_ln583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 45 'getelementptr' 'hist_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value, i10 %hist_0_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 46 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 47 'getelementptr' 'hist_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value_3, i10 %hist_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 48 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln1073" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 49 'getelementptr' 'hist_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln604 = store i32 %value_4, i10 %hist_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:604]   --->   Operation 50 'store' 'store_ln604' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln583 = br void %for.inc215.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:583]   --->   Operation 51 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hist_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_hist_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_hist_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_hist_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_4                 (alloca           ) [ 0100]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
specmemcore_ln0       (specmemcore      ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_V                   (load             ) [ 0000]
icmp_ln1073           (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
add_ln886             (add              ) [ 0000]
br_ln583              (br               ) [ 0000]
zext_ln1073           (zext             ) [ 0111]
tmp_hist_V_addr       (getelementptr    ) [ 0110]
tmp_hist1_V_addr      (getelementptr    ) [ 0110]
tmp_hist_V_1_addr     (getelementptr    ) [ 0110]
tmp_hist1_V_1_addr    (getelementptr    ) [ 0110]
tmp_hist_V_2_addr     (getelementptr    ) [ 0110]
tmp_hist1_V_2_addr    (getelementptr    ) [ 0110]
store_ln583           (store            ) [ 0000]
tmp_hist_V_load       (load             ) [ 0000]
tmp_hist1_V_load      (load             ) [ 0000]
value                 (add              ) [ 0101]
tmp_hist_V_1_load     (load             ) [ 0000]
tmp_hist1_V_1_load    (load             ) [ 0000]
value_3               (add              ) [ 0101]
tmp_hist_V_2_load     (load             ) [ 0000]
tmp_hist1_V_2_load    (load             ) [ 0000]
value_4               (add              ) [ 0101]
specpipeline_ln585    (specpipeline     ) [ 0000]
specloopname_ln583    (specloopname     ) [ 0000]
hist_0_addr           (getelementptr    ) [ 0000]
store_ln604           (store            ) [ 0000]
hist_1_addr           (getelementptr    ) [ 0000]
store_ln604           (store            ) [ 0000]
hist_2_addr           (getelementptr    ) [ 0000]
store_ln604           (store            ) [ 0000]
br_ln583              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hist_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_hist_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_hist1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_hist_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_hist1_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_hist_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_hist1_V_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_hist_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist_V_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_hist1_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist1_V_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_hist_V_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_1_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist_V_1_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_hist1_V_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist1_V_1_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_hist_V_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_2_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist_V_2_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_hist1_V_2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_2_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_hist1_V_2_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="hist_0_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="2"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_0_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln604_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln604/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="hist_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="2"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_1_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln604_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln604/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hist_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="2"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_2_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln604_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln604/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_V_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln1073_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln886_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln1073_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1073/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln583_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln583/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="value_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="value_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="value_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value_4/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_V_4_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln1073_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="237" class="1005" name="zext_ln1073_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="2"/>
<pin id="239" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1073 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_hist_V_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="1"/>
<pin id="246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_hist1_V_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_hist_V_1_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_1_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_hist1_V_1_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="1"/>
<pin id="261" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_1_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_hist_V_2_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_2_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_hist1_V_2_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_2_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="value_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="279" class="1005" name="value_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="value_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="207"><net_src comp="187" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="76" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="63" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="102" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="89" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="128" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="115" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="52" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="236"><net_src comp="181" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="193" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="247"><net_src comp="56" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="252"><net_src comp="69" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="257"><net_src comp="82" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="262"><net_src comp="95" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="267"><net_src comp="108" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="272"><net_src comp="121" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="277"><net_src comp="208" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="282"><net_src comp="214" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="287"><net_src comp="220" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist_2 | {3 }
	Port: hist_1 | {3 }
	Port: hist_0 | {3 }
 - Input state : 
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : hist_2 | {}
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : hist_1 | {}
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : hist_0 | {}
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist_V | {1 2 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist1_V | {1 2 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist_V_1 | {1 2 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist1_V_1 | {1 2 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist_V_2 | {1 2 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_MERGE_HIST_LOOP : tmp_hist1_V_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V : 1
		icmp_ln1073 : 2
		add_ln886 : 2
		br_ln583 : 3
		zext_ln1073 : 2
		tmp_hist_V_addr : 3
		tmp_hist_V_load : 4
		tmp_hist1_V_addr : 3
		tmp_hist1_V_load : 4
		tmp_hist_V_1_addr : 3
		tmp_hist_V_1_load : 4
		tmp_hist1_V_1_addr : 3
		tmp_hist1_V_1_load : 4
		tmp_hist_V_2_addr : 3
		tmp_hist_V_2_load : 4
		tmp_hist1_V_2_addr : 3
		tmp_hist1_V_2_load : 4
		store_ln583 : 3
	State 2
		value : 1
		value_3 : 1
		value_4 : 1
	State 3
		store_ln604 : 1
		store_ln604 : 1
		store_ln604 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln886_fu_187  |    0    |    18   |
|    add   |    value_fu_208    |    0    |    39   |
|          |   value_3_fu_214   |    0    |    39   |
|          |   value_4_fu_220   |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln1073_fu_181 |    0    |    11   |
|----------|--------------------|---------|---------|
|   zext   | zext_ln1073_fu_193 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   146   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       i_V_4_reg_226      |   11   |
|    icmp_ln1073_reg_233   |    1   |
|tmp_hist1_V_1_addr_reg_259|   10   |
|tmp_hist1_V_2_addr_reg_269|   10   |
| tmp_hist1_V_addr_reg_249 |   10   |
| tmp_hist_V_1_addr_reg_254|   10   |
| tmp_hist_V_2_addr_reg_264|   10   |
|  tmp_hist_V_addr_reg_244 |   10   |
|      value_3_reg_279     |   32   |
|      value_4_reg_284     |   32   |
|       value_reg_274      |   32   |
|    zext_ln1073_reg_237   |   64   |
+--------------------------+--------+
|           Total          |   232  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   232  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   232  |   200  |
+-----------+--------+--------+--------+
