\hypertarget{stm32g4xx__ll__tim_8h_source}{}\doxysection{stm32g4xx\+\_\+ll\+\_\+tim.\+h}
\label{stm32g4xx__ll__tim_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_tim.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32g4xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef \_\_STM32G4xx\_LL\_TIM\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define \_\_STM32G4xx\_LL\_TIM\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32g4xx_8h}{stm32g4xx.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM20)}}
\DoxyCodeLine{35 }
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t OFFSET\_TAB\_CCMRx[] =}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47   0x00U,   \textcolor{comment}{/* 0: TIMx\_CH1  */}}
\DoxyCodeLine{48   0x00U,   \textcolor{comment}{/* 1: TIMx\_CH1N */}}
\DoxyCodeLine{49   0x00U,   \textcolor{comment}{/* 2: TIMx\_CH2  */}}
\DoxyCodeLine{50   0x00U,   \textcolor{comment}{/* 3: TIMx\_CH2N */}}
\DoxyCodeLine{51   0x04U,   \textcolor{comment}{/* 4: TIMx\_CH3  */}}
\DoxyCodeLine{52   0x04U,   \textcolor{comment}{/* 5: TIMx\_CH3N */}}
\DoxyCodeLine{53   0x04U,   \textcolor{comment}{/* 6: TIMx\_CH4  */}}
\DoxyCodeLine{54   0x04U,   \textcolor{comment}{/* 7: TIMx\_CH4N */}}
\DoxyCodeLine{55   0x38U,   \textcolor{comment}{/* 8: TIMx\_CH5  */}}
\DoxyCodeLine{56   0x38U    \textcolor{comment}{/* 9: TIMx\_CH6  */}}
\DoxyCodeLine{57 }
\DoxyCodeLine{58 \};}
\DoxyCodeLine{59 }
\DoxyCodeLine{60 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OCxx[] =}
\DoxyCodeLine{61 \{}
\DoxyCodeLine{62   0U,            \textcolor{comment}{/* 0: OC1M, OC1FE, OC1PE */}}
\DoxyCodeLine{63   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{64   8U,            \textcolor{comment}{/* 2: OC2M, OC2FE, OC2PE */}}
\DoxyCodeLine{65   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{66   0U,            \textcolor{comment}{/* 4: OC3M, OC3FE, OC3PE */}}
\DoxyCodeLine{67   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{68   8U,            \textcolor{comment}{/* 6: OC4M, OC4FE, OC4PE */}}
\DoxyCodeLine{69   0U,            \textcolor{comment}{/* 7: -\/ NA */}}
\DoxyCodeLine{70   0U,            \textcolor{comment}{/* 8: OC5M, OC5FE, OC5PE */}}
\DoxyCodeLine{71   8U             \textcolor{comment}{/* 9: OC6M, OC6FE, OC6PE */}}
\DoxyCodeLine{72 \};}
\DoxyCodeLine{73 }
\DoxyCodeLine{74 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_ICxx[] =}
\DoxyCodeLine{75 \{}
\DoxyCodeLine{76   0U,            \textcolor{comment}{/* 0: CC1S, IC1PSC, IC1F */}}
\DoxyCodeLine{77   0U,            \textcolor{comment}{/* 1: -\/ NA */}}
\DoxyCodeLine{78   8U,            \textcolor{comment}{/* 2: CC2S, IC2PSC, IC2F */}}
\DoxyCodeLine{79   0U,            \textcolor{comment}{/* 3: -\/ NA */}}
\DoxyCodeLine{80   0U,            \textcolor{comment}{/* 4: CC3S, IC3PSC, IC3F */}}
\DoxyCodeLine{81   0U,            \textcolor{comment}{/* 5: -\/ NA */}}
\DoxyCodeLine{82   8U,            \textcolor{comment}{/* 6: CC4S, IC4PSC, IC4F */}}
\DoxyCodeLine{83   0U,            \textcolor{comment}{/* 7: -\/ NA */}}
\DoxyCodeLine{84   0U,            \textcolor{comment}{/* 8: -\/ NA */}}
\DoxyCodeLine{85   0U             \textcolor{comment}{/* 9: -\/ NA */}}
\DoxyCodeLine{86 \};}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_CCxP[] =}
\DoxyCodeLine{89 \{}
\DoxyCodeLine{90   0U,            \textcolor{comment}{/* 0: CC1P */}}
\DoxyCodeLine{91   2U,            \textcolor{comment}{/* 1: CC1NP */}}
\DoxyCodeLine{92   4U,            \textcolor{comment}{/* 2: CC2P */}}
\DoxyCodeLine{93   6U,            \textcolor{comment}{/* 3: CC2NP */}}
\DoxyCodeLine{94   8U,            \textcolor{comment}{/* 4: CC3P */}}
\DoxyCodeLine{95   10U,           \textcolor{comment}{/* 5: CC3NP */}}
\DoxyCodeLine{96   12U,           \textcolor{comment}{/* 6: CC4P */}}
\DoxyCodeLine{97   14U,           \textcolor{comment}{/* 7: CC4NP */}}
\DoxyCodeLine{98   16U,           \textcolor{comment}{/* 8: CC5P */}}
\DoxyCodeLine{99   20U            \textcolor{comment}{/* 9: CC6P */}}
\DoxyCodeLine{100 \};}
\DoxyCodeLine{101 }
\DoxyCodeLine{102 \textcolor{keyword}{static} \textcolor{keyword}{const} uint8\_t SHIFT\_TAB\_OISx[] =}
\DoxyCodeLine{103 \{}
\DoxyCodeLine{104   0U,            \textcolor{comment}{/* 0: OIS1 */}}
\DoxyCodeLine{105   1U,            \textcolor{comment}{/* 1: OIS1N */}}
\DoxyCodeLine{106   2U,            \textcolor{comment}{/* 2: OIS2 */}}
\DoxyCodeLine{107   3U,            \textcolor{comment}{/* 3: OIS2N */}}
\DoxyCodeLine{108   4U,            \textcolor{comment}{/* 4: OIS3 */}}
\DoxyCodeLine{109   5U,            \textcolor{comment}{/* 5: OIS3N */}}
\DoxyCodeLine{110   6U,            \textcolor{comment}{/* 6: OIS4 */}}
\DoxyCodeLine{111   7U,            \textcolor{comment}{/* 7: OIS4N */}}
\DoxyCodeLine{112   8U,            \textcolor{comment}{/* 8: OIS5 */}}
\DoxyCodeLine{113   10U            \textcolor{comment}{/* 9: OIS6 */}}
\DoxyCodeLine{114 \};}
\DoxyCodeLine{119 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{124 \textcolor{comment}{/* Defines used for the bit position in the register and perform offsets */}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define TIM\_POSITION\_BRK\_SOURCE            (POSITION\_VAL(Source) \& 0x1FUL)}}
\DoxyCodeLine{126 }
\DoxyCodeLine{127 \textcolor{comment}{/* Generic bit definitions for TIMx\_AF1 register */}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define TIMx\_AF1\_BKINP     TIM1\_AF1\_BKINP     }}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define TIMx\_AF1\_ETRSEL    TIM1\_AF1\_ETRSEL    }}
\DoxyCodeLine{132 \textcolor{comment}{/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define DT\_DELAY\_1 ((uint8\_t)0x7F)}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define DT\_DELAY\_2 ((uint8\_t)0x3F)}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define DT\_DELAY\_3 ((uint8\_t)0x1F)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define DT\_DELAY\_4 ((uint8\_t)0x1F)}}
\DoxyCodeLine{137 }
\DoxyCodeLine{138 \textcolor{comment}{/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx\_BDTR register */}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define DT\_RANGE\_1 ((uint8\_t)0x00)}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define DT\_RANGE\_2 ((uint8\_t)0x80)}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define DT\_RANGE\_3 ((uint8\_t)0xC0)}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define DT\_RANGE\_4 ((uint8\_t)0xE0)}}
\DoxyCodeLine{143 }
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define OCREF\_CLEAR\_SELECT\_Pos (28U)}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define OCREF\_CLEAR\_SELECT\_Msk (0x1U << OCREF\_CLEAR\_SELECT\_Pos)                }}
\DoxyCodeLine{157 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define TIM\_GET\_CHANNEL\_INDEX( \_\_CHANNEL\_\_) \(\backslash\)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{  (((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1) ? 0U :\(\backslash\)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH1N) ? 1U :\(\backslash\)}}
\DoxyCodeLine{178 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2) ? 2U :\(\backslash\)}}
\DoxyCodeLine{179 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH2N) ? 3U :\(\backslash\)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3) ? 4U :\(\backslash\)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH3N) ? 5U :\(\backslash\)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH4) ? 6U :\(\backslash\)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH4N) ? 7U :\(\backslash\)}}
\DoxyCodeLine{184 \textcolor{preprocessor}{   ((\_\_CHANNEL\_\_) == LL\_TIM\_CHANNEL\_CH5) ? 8U : 9U)}}
\DoxyCodeLine{185 }
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define TIM\_CALC\_DTS(\_\_TIMCLK\_\_, \_\_CKD\_\_)                                                        \(\backslash\)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{  (((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV1) ? ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))         : \(\backslash\)}}
\DoxyCodeLine{196 \textcolor{preprocessor}{   ((\_\_CKD\_\_) == LL\_TIM\_CLOCKDIVISION\_DIV2) ? ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 1U)) : \(\backslash\)}}
\DoxyCodeLine{197 \textcolor{preprocessor}{   ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_) >> 2U)))}}
\DoxyCodeLine{203 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{212 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{213 \{}
\DoxyCodeLine{214   uint16\_t Prescaler;         }
\DoxyCodeLine{220   uint32\_t CounterMode;       }
\DoxyCodeLine{226   uint32\_t Autoreload;        }
\DoxyCodeLine{235   uint32\_t ClockDivision;     }
\DoxyCodeLine{241   uint32\_t RepetitionCounter;  }
\DoxyCodeLine{254 \} LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{255 }
\DoxyCodeLine{259 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{260 \{}
\DoxyCodeLine{261   uint32\_t OCMode;        }
\DoxyCodeLine{267   uint32\_t OCState;       }
\DoxyCodeLine{273   uint32\_t OCNState;      }
\DoxyCodeLine{279   uint32\_t CompareValue;  }
\DoxyCodeLine{285   uint32\_t OCPolarity;    }
\DoxyCodeLine{291   uint32\_t OCNPolarity;   }
\DoxyCodeLine{298   uint32\_t OCIdleState;   }
\DoxyCodeLine{304   uint32\_t OCNIdleState;  }
\DoxyCodeLine{309 \} LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{310 }
\DoxyCodeLine{315 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{316 \{}
\DoxyCodeLine{317 }
\DoxyCodeLine{318   uint32\_t ICPolarity;    }
\DoxyCodeLine{324   uint32\_t ICActiveInput; }
\DoxyCodeLine{330   uint32\_t ICPrescaler;   }
\DoxyCodeLine{336   uint32\_t ICFilter;      }
\DoxyCodeLine{341 \} LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{342 }
\DoxyCodeLine{343 }
\DoxyCodeLine{347 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{348 \{}
\DoxyCodeLine{349   uint32\_t EncoderMode;     }
\DoxyCodeLine{355   uint32\_t IC1Polarity;     }
\DoxyCodeLine{361   uint32\_t IC1ActiveInput;  }
\DoxyCodeLine{367   uint32\_t IC1Prescaler;    }
\DoxyCodeLine{373   uint32\_t IC1Filter;       }
\DoxyCodeLine{379   uint32\_t IC2Polarity;      }
\DoxyCodeLine{385   uint32\_t IC2ActiveInput;  }
\DoxyCodeLine{391   uint32\_t IC2Prescaler;    }
\DoxyCodeLine{397   uint32\_t IC2Filter;       }
\DoxyCodeLine{403 \} LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{404 }
\DoxyCodeLine{408 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{409 \{}
\DoxyCodeLine{410 }
\DoxyCodeLine{411   uint32\_t IC1Polarity;        }
\DoxyCodeLine{417   uint32\_t IC1Prescaler;       }
\DoxyCodeLine{425   uint32\_t IC1Filter;          }
\DoxyCodeLine{432   uint32\_t CommutationDelay;   }
\DoxyCodeLine{439 \} LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{440 }
\DoxyCodeLine{444 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{445 \{}
\DoxyCodeLine{446   uint32\_t OSSRState;            }
\DoxyCodeLine{455   uint32\_t OSSIState;            }
\DoxyCodeLine{464   uint32\_t LockLevel;            }
\DoxyCodeLine{470   uint8\_t DeadTime;              }
\DoxyCodeLine{480   uint16\_t BreakState;           }
\DoxyCodeLine{489   uint32\_t BreakPolarity;        }
\DoxyCodeLine{498   uint32\_t BreakFilter;          }
\DoxyCodeLine{507   uint32\_t BreakAFMode;           }
\DoxyCodeLine{518   uint32\_t Break2State;          }
\DoxyCodeLine{527   uint32\_t Break2Polarity;        }
\DoxyCodeLine{536   uint32\_t Break2Filter;          }
\DoxyCodeLine{545   uint32\_t Break2AFMode;          }
\DoxyCodeLine{556   uint32\_t AutomaticOutput;      }
\DoxyCodeLine{564 \} LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{565 }
\DoxyCodeLine{569 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{570 }
\DoxyCodeLine{571 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_UIF                          TIM\_SR\_UIF           }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1IF                        TIM\_SR\_CC1IF         }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2IF                        TIM\_SR\_CC2IF         }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3IF                        TIM\_SR\_CC3IF         }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4IF                        TIM\_SR\_CC4IF         }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC5IF                        TIM\_SR\_CC5IF         }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC6IF                        TIM\_SR\_CC6IF         }}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_COMIF                        TIM\_SR\_COMIF         }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_TIF                          TIM\_SR\_TIF           }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_BIF                          TIM\_SR\_BIF           }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_B2IF                         TIM\_SR\_B2IF          }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC1OF                        TIM\_SR\_CC1OF         }}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC2OF                        TIM\_SR\_CC2OF         }}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC3OF                        TIM\_SR\_CC3OF         }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_CC4OF                        TIM\_SR\_CC4OF         }}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_SBIF                         TIM\_SR\_SBIF          }}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_IDXF                         TIM\_SR\_IDXF          }}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_DIRF                         TIM\_SR\_DIRF          }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_IERRF                        TIM\_SR\_IERRF         }}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define LL\_TIM\_SR\_TERRF                        TIM\_SR\_TERRF         }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_DISABLE            0x00000000U             }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_ENABLE             TIM\_BDTR\_BKE            }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_DISABLE            0x00000000U              }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_ENABLE             TIM\_BDTR\_BK2E            }}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_DISABLE         0x00000000U             }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define LL\_TIM\_AUTOMATICOUTPUT\_ENABLE          TIM\_BDTR\_AOE            }}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{632 }
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_UIE                        TIM\_DIER\_UIE         }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC1IE                      TIM\_DIER\_CC1IE       }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC2IE                      TIM\_DIER\_CC2IE       }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC3IE                      TIM\_DIER\_CC3IE       }}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_CC4IE                      TIM\_DIER\_CC4IE       }}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_COMIE                      TIM\_DIER\_COMIE       }}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_TIE                        TIM\_DIER\_TIE         }}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_BIE                        TIM\_DIER\_BIE         }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_IDXIE                      TIM\_DIER\_IDXIE       }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_DIRIE                      TIM\_DIER\_DIRIE       }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_IERRIE                     TIM\_DIER\_IERRIE      }}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define LL\_TIM\_DIER\_TERRIE                     TIM\_DIER\_TERRIE      }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_REGULAR            0x00000000U          }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define LL\_TIM\_UPDATESOURCE\_COUNTER            TIM\_CR1\_URS          }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_SINGLE             TIM\_CR1\_OPM          }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define LL\_TIM\_ONEPULSEMODE\_REPETITIVE         0x00000000U          }}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_UP                  0x00000000U          }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_DOWN                TIM\_CR1\_DIR          }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_DOWN         TIM\_CR1\_CMS\_0        }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP           TIM\_CR1\_CMS\_1        }}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN      TIM\_CR1\_CMS          }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV1              0x00000000U          }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV2              TIM\_CR1\_CKD\_0        }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKDIVISION\_DIV4              TIM\_CR1\_CKD\_1        }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_UP             0x00000000U          }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define LL\_TIM\_COUNTERDIRECTION\_DOWN           TIM\_CR1\_DIR          }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY        0x00000000U          }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI    TIM\_CR2\_CCUS         }}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_CC                 0x00000000U          }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define LL\_TIM\_CCDMAREQUEST\_UPDATE             TIM\_CR2\_CCDS         }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_OFF                   0x00000000U          }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_1                     TIM\_BDTR\_LOCK\_0      }}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_2                     TIM\_BDTR\_LOCK\_1      }}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define LL\_TIM\_LOCKLEVEL\_3                     TIM\_BDTR\_LOCK        }}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1                     TIM\_CCER\_CC1E     }}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH1N                    TIM\_CCER\_CC1NE    }}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2                     TIM\_CCER\_CC2E     }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH2N                    TIM\_CCER\_CC2NE    }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3                     TIM\_CCER\_CC3E     }}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH3N                    TIM\_CCER\_CC3NE    }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH4                     TIM\_CCER\_CC4E     }}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH4N                    TIM\_CCER\_CC4NE     }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH5                     TIM\_CCER\_CC5E     }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define LL\_TIM\_CHANNEL\_CH6                     TIM\_CCER\_CC6E     }}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_DISABLE                 0x00000000U             }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define LL\_TIM\_OCSTATE\_ENABLE                  TIM\_CCER\_CC1E           }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{758 }
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FROZEN                   0x00000000U                                              }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ACTIVE                   TIM\_CCMR1\_OC1M\_0                                         }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_INACTIVE                 TIM\_CCMR1\_OC1M\_1                                         }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_TOGGLE                   (TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_INACTIVE          TIM\_CCMR1\_OC1M\_2                                         }}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_FORCED\_ACTIVE            (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM1                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1)                    }}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PWM2                     (TIM\_CCMR1\_OC1M\_2 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_0) }}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM1              TIM\_CCMR1\_OC1M\_3                                         }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_RETRIG\_OPM2              (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0)                    }}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM1            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_2)                    }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_COMBINED\_PWM2            (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_0 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM1          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M\_1 | TIM\_CCMR1\_OC1M\_2) }}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_ASSYMETRIC\_PWM2          (TIM\_CCMR1\_OC1M\_3 | TIM\_CCMR1\_OC1M)                      }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_PULSE\_ON\_COMPARE         (TIM\_CCMR2\_OC3M\_3 | TIM\_CCMR2\_OC3M\_1)                    }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define LL\_TIM\_OCMODE\_DIRECTION\_OUTPUT         (TIM\_CCMR2\_OC3M\_3 | TIM\_CCMR2\_OC3M\_1 | TIM\_CCMR2\_OC3M\_0) }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_HIGH                 0x00000000U                 }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define LL\_TIM\_OCPOLARITY\_LOW                  TIM\_CCER\_CC1P               }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_LOW                 0x00000000U             }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define LL\_TIM\_OCIDLESTATE\_HIGH                TIM\_CR2\_OIS1            }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_NONE                   0x00000000U           }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC1REFC                TIM\_CCR5\_GC5C1        }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC2REFC                TIM\_CCR5\_GC5C2        }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define LL\_TIM\_GROUPCH5\_OC3REFC                TIM\_CCR5\_GC5C3        }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_DIRECTTI            (TIM\_CCMR1\_CC1S\_0 << 16U) }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_INDIRECTTI          (TIM\_CCMR1\_CC1S\_1 << 16U) }}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define LL\_TIM\_ACTIVEINPUT\_TRC                 (TIM\_CCMR1\_CC1S << 16U)   }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV1                      0x00000000U                    }}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV2                      (TIM\_CCMR1\_IC1PSC\_0 << 16U)    }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV4                      (TIM\_CCMR1\_IC1PSC\_1 << 16U)    }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define LL\_TIM\_ICPSC\_DIV8                      (TIM\_CCMR1\_IC1PSC << 16U)      }}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1                 0x00000000U                                                        }}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N2              (TIM\_CCMR1\_IC1F\_0 << 16U)                                          }}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N4              (TIM\_CCMR1\_IC1F\_1 << 16U)                                          }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV1\_N8              ((TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N6              (TIM\_CCMR1\_IC1F\_2 << 16U)                                          }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV2\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N6              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV4\_N8              ((TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N6              (TIM\_CCMR1\_IC1F\_3 << 16U)                                          }}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV8\_N8              ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_0) << 16U)                     }}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1) << 16U)                     }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_1 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV16\_N8             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2) << 16U)                     }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N5             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_0) << 16U)  }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N6             ((TIM\_CCMR1\_IC1F\_3 | TIM\_CCMR1\_IC1F\_2 | TIM\_CCMR1\_IC1F\_1) << 16U)  }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_FILTER\_FDIV32\_N8             (TIM\_CCMR1\_IC1F << 16U)                                            }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_RISING              0x00000000U                      }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_FALLING             TIM\_CCER\_CC1P                    }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define LL\_TIM\_IC\_POLARITY\_BOTHEDGE            (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP) }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_INTERNAL            0x00000000U                                          }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1           (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2           TIM\_SMCR\_ECE                                         }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI1                     TIM\_SMCR\_SMS\_0                                                     }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X2\_TI2                     TIM\_SMCR\_SMS\_1                                                     }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X4\_TI12                   (TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                                   }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X2     (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_1)                                   }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_CLOCKPLUSDIRECTION\_X1     (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0)                  }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X2       (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_2)                                   }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_DIRECTIONALCLOCK\_X1\_TI12  (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)                  }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X1\_TI1                    (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)                  }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define LL\_TIM\_ENCODERMODE\_X1\_TI2                    (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1 | TIM\_SMCR\_SMS\_0) }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_RESET                      0x00000000U                                     }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_ENABLE                     TIM\_CR2\_MMS\_0                                   }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_UPDATE                     TIM\_CR2\_MMS\_1                                   }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_CC1IF                      (TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC1REF                     TIM\_CR2\_MMS\_2                                   }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC2REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_0)                 }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC3REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1)                 }}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_OC4REF                     (TIM\_CR2\_MMS\_2 | TIM\_CR2\_MMS\_1 | TIM\_CR2\_MMS\_0) }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO\_ENCODERCLK                 TIM\_CR2\_MMS\_3                                   }}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_RESET                     0x00000000U                                                         }}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_ENABLE                    TIM\_CR2\_MMS2\_0                                                      }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_UPDATE                    TIM\_CR2\_MMS2\_1                                                      }}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_CC1F                      (TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC1                       TIM\_CR2\_MMS2\_2                                                      }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC2                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC3                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4                       (TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5                       TIM\_CR2\_MMS2\_3                                                      }}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6                       (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_0)                                   }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1)                                   }}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC6\_RISINGFALLING         (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2)                                   }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC4\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_0)                  }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_RISING     (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 |TIM\_CR2\_MMS2\_1)                   }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define LL\_TIM\_TRGO2\_OC5\_RISING\_OC6\_FALLING    (TIM\_CR2\_MMS2\_3 | TIM\_CR2\_MMS2\_2 | TIM\_CR2\_MMS2\_1 | TIM\_CR2\_MMS2\_0) }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_DISABLED              0x00000000U                         }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_RESET                 TIM\_SMCR\_SMS\_2                      }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_GATED                 (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_TRIGGER               (TIM\_SMCR\_SMS\_2 | TIM\_SMCR\_SMS\_1)   }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER TIM\_SMCR\_SMS\_3                      }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define LL\_TIM\_SLAVEMODE\_COMBINED\_GATEDRESET   (TIM\_SMCR\_SMS\_3 | TIM\_SMCR\_SMS\_0)   }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define LL\_TIM\_SMSPS\_TIMUPDATE                 0x00000000U                         }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define LL\_TIM\_SMSPS\_INDEX                     TIM\_SMCR\_SMSPS                      }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR0                         0x00000000U                                                     }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR1                         TIM\_SMCR\_TS\_0                                                   }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR2                         TIM\_SMCR\_TS\_1                                                   }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR3                         (TIM\_SMCR\_TS\_0 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1F\_ED                      TIM\_SMCR\_TS\_2                                                   }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI1FP1                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_0)                                 }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_TI2FP2                       (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ETRF                         (TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_0)                 }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR4                         TIM\_SMCR\_TS\_3                                                   }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR5                         (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_0)                                 }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR6                         (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_1)                                 }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR7                         (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_0)                 }}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR8                         (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_2)                                 }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR9                         (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_0)                 }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR10                        (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1)                 }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LL\_TIM\_TS\_ITR11                        (TIM\_SMCR\_TS\_3 | TIM\_SMCR\_TS\_2 | TIM\_SMCR\_TS\_1 | TIM\_SMCR\_TS\_0) }}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_NONINVERTED        0x00000000U             }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_POLARITY\_INVERTED           TIM\_SMCR\_ETP            }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV1              0x00000000U             }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV2              TIM\_SMCR\_ETPS\_0         }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV4              TIM\_SMCR\_ETPS\_1         }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_PRESCALER\_DIV8              TIM\_SMCR\_ETPS           }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1                0x00000000U                                          }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N2             TIM\_SMCR\_ETF\_0                                       }}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N4             TIM\_SMCR\_ETF\_1                                       }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV1\_N8             (TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N6             TIM\_SMCR\_ETF\_2                                       }}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV2\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N6             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV4\_N8             (TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N6             TIM\_SMCR\_ETF\_3                                       }}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV8\_N8             (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_0)                    }}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1)                    }}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_1 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV16\_N8            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2)                    }}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N5            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_0)   }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N6            (TIM\_SMCR\_ETF\_3 | TIM\_SMCR\_ETF\_2 | TIM\_SMCR\_ETF\_1)   }}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define LL\_TIM\_ETR\_FILTER\_FDIV32\_N8            TIM\_SMCR\_ETF                                         }}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_GPIO        0x00000000U                                                  }}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP1       TIM1\_AF1\_ETRSEL\_0                                            }}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP2       TIM1\_AF1\_ETRSEL\_1                                            }}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP3       (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP4       TIM1\_AF1\_ETRSEL\_2                                            }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP5       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP6       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_COMP7       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD1   TIM1\_AF1\_ETRSEL\_3                                            }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD2   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC1\_AWD3   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#if defined(ADC4)}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD1   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD2   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2)                      }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_ETRSOURCE\_ADC4\_AWD3   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_GPIO         0x00000000U                                                 }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP1        TIM1\_AF1\_ETRSEL\_0                                           }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP2        TIM1\_AF1\_ETRSEL\_1                                           }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP3        (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP4        TIM1\_AF1\_ETRSEL\_2                                           }}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP5        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP6        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                     }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_COMP7        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_TIM3\_ETR     TIM1\_AF1\_ETRSEL\_3                                           }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_TIM4\_ETR     (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_TIM5\_ETR     (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1)                     }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_ETRSOURCE\_LSE          (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_GPIO         0x00000000U                                                 }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP1        TIM1\_AF1\_ETRSEL\_0                                           }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP2        TIM1\_AF1\_ETRSEL\_1                                           }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP3        (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP4        TIM1\_AF1\_ETRSEL\_2                                           }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP5        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP6        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                     }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_COMP7        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_TIM2\_ETR     TIM1\_AF1\_ETRSEL\_3                                           }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_TIM4\_ETR     (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD1    (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD2    (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2)                     }}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_ETRSOURCE\_ADC2\_AWD3    (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_GPIO         0x00000000U                                                 }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP1        TIM1\_AF1\_ETRSEL\_0                                           }}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP2        TIM1\_AF1\_ETRSEL\_1                                           }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP3        (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP4        TIM1\_AF1\_ETRSEL\_2                                           }}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP5        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP6        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                     }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_COMP7        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_TIM3\_ETR     TIM1\_AF1\_ETRSEL\_3                                           }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_ETRSOURCE\_TIM5\_ETR     (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_GPIO         0x00000000U                                                 }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP1        TIM1\_AF1\_ETRSEL\_0                                           }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP2        TIM1\_AF1\_ETRSEL\_1                                           }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP3        (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP4        TIM1\_AF1\_ETRSEL\_2                                           }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP5        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP6        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                     }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_COMP7        (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0) }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_TIM2\_ETR     TIM1\_AF1\_ETRSEL\_3                                           }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_ETRSOURCE\_TIM3\_ETR     (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                     }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1150 }
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_GPIO        0x00000000U                                                  }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP1       TIM1\_AF1\_ETRSEL\_0                                            }}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP2       TIM1\_AF1\_ETRSEL\_1                                            }}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP3       (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP4       TIM1\_AF1\_ETRSEL\_2                                            }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP5       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP6       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_COMP7       (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD1   TIM1\_AF1\_ETRSEL\_3                                            }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD2   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC2\_AWD3   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD1   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD2   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2)                      }}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_ETRSOURCE\_ADC3\_AWD3   (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_GPIO       0x00000000U                                                  }}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP1      TIM1\_AF1\_ETRSEL\_0                                            }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP2      TIM1\_AF1\_ETRSEL\_1                                            }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP3      (TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP4      TIM1\_AF1\_ETRSEL\_2                                            }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP5      (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP6      (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_COMP7      (TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD1  TIM1\_AF1\_ETRSEL\_3                                            }}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD2  (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_0)                      }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC3\_AWD3  (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1)                      }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#if defined(ADC5)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD1  (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_1 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD2  (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2)                      }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_ETRSOURCE\_ADC5\_AWD3  (TIM1\_AF1\_ETRSEL\_3 | TIM1\_AF1\_ETRSEL\_2 | TIM1\_AF1\_ETRSEL\_0)  }}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1212 }
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_LOW              0x00000000U               }}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_POLARITY\_HIGH             TIM\_BDTR\_BKP              }}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1              0x00000000U   }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N2           0x00010000U   }}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N4           0x00020000U   }}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV1\_N8           0x00030000U   }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N6           0x00040000U   }}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV2\_N8           0x00050000U   }}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N6           0x00060000U   }}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV4\_N8           0x00070000U   }}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N6           0x00080000U   }}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV8\_N8           0x00090000U   }}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N5          0x000A0000U   }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N6          0x000B0000U   }}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV16\_N8          0x000C0000U   }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N5          0x000D0000U   }}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N6          0x000E0000U   }}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_FILTER\_FDIV32\_N8          0x000F0000U   }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_LOW             0x00000000U             }}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_POLARITY\_HIGH            TIM\_BDTR\_BK2P           }}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1             0x00000000U   }}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N2          0x00100000U   }}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N4          0x00200000U   }}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV1\_N8          0x00300000U   }}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N6          0x00400000U   }}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV2\_N8          0x00500000U   }}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N6          0x00600000U   }}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV4\_N8          0x00700000U   }}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N6          0x00800000U   }}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV8\_N8          0x00900000U   }}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N5         0x00A00000U   }}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N6         0x00B00000U   }}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV16\_N8         0x00C00000U   }}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N5         0x00D00000U   }}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N6         0x00E00000U   }}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_FILTER\_FDIV32\_N8         0x00F00000U   }}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define LL\_TIM\_OSSI\_ENABLE                     TIM\_BDTR\_OSSI           }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_DISABLE                    0x00000000U             }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define LL\_TIM\_OSSR\_ENABLE                     TIM\_BDTR\_OSSR           }}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN                0x00000000U  }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_INPUT\_BKIN2               0x00000004U  }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKIN                TIM1\_AF1\_BKINE      }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP1             TIM1\_AF1\_BKCMP1E    }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP2             TIM1\_AF1\_BKCMP2E    }}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP3             TIM1\_AF1\_BKCMP3E    }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP4             TIM1\_AF1\_BKCMP4E    }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP5             TIM1\_AF1\_BKCMP5E    }}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP6             TIM1\_AF1\_BKCMP6E    }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_BKCOMP7             TIM1\_AF1\_BKCMP7E    }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_LOW               TIM1\_AF1\_BKINP           }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_POLARITY\_HIGH              0x00000000U              }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_AFMODE\_INPUT              0x00000000U              }}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK\_AFMODE\_BIDIRECTIONAL      TIM\_BDTR\_BKBID           }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_AFMODE\_INPUT             0x00000000U             }}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define LL\_TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL     TIM\_BDTR\_BK2BID         }}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR1           0x00000000U                                                      }}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CR2           TIM\_DCR\_DBA\_0                                                    }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SMCR          TIM\_DCR\_DBA\_1                                                    }}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_DIER          (TIM\_DCR\_DBA\_1 |  TIM\_DCR\_DBA\_0)                                 }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_SR            TIM\_DCR\_DBA\_2                                                    }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_EGR           (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR1         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR2         (TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCER          TIM\_DCR\_DBA\_3                                                    }}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CNT           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_PSC           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_ARR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_RCR           (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2)                                  }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR1          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR2          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR3          (TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR4          TIM\_DCR\_DBA\_4                                                    }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_BDTR          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_0)                                  }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR5          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_1)                                  }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCR6          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_CCMR3         (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2)                                  }}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_DTR2          (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_ECR           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_TISEL         (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_2 | TIM\_DCR\_DBA\_1 | TIM\_DCR\_DBA\_0)  }}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_AF1           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3)                                  }}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_AF2           (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_0)                  }}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_BASEADDR\_OR            (TIM\_DCR\_DBA\_4 | TIM\_DCR\_DBA\_3 | TIM\_DCR\_DBA\_1)                  }}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER       0x00000000U                                                     }}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS      TIM\_DCR\_DBL\_0                                                   }}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS      TIM\_DCR\_DBL\_1                                                   }}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS      (TIM\_DCR\_DBL\_1 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS      TIM\_DCR\_DBL\_2                                                   }}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS      (TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS      TIM\_DCR\_DBL\_3                                                   }}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_0)                                 }}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2)                                 }}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                 }}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS     (TIM\_DCR\_DBL\_3 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0) }}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS     TIM\_DCR\_DBL\_4                                                   }}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS     (TIM\_DCR\_DBL\_4 |  TIM\_DCR\_DBL\_0)                                }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_19TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_1)                                 }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_20TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_21TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_2)                                 }}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_22TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_0)                 }}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_23TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1)                 }}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_24TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_2 | TIM\_DCR\_DBL\_1 | TIM\_DCR\_DBL\_0) }}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_25TRANSFERS     (TIM\_DCR\_DBL\_4 | TIM\_DCR\_DBL\_3)                                 }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define LL\_TIM\_DMABURST\_LENGTH\_26TRANSFERS     (TIM\_DCR\_DBL\_4 |  TIM\_DCR\_DBL\_3 |  TIM\_DCR\_DBL\_0)               }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP2  TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define LL\_TIM\_TIM1\_TI1\_RMP\_COMP4  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_COMP2  TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_COMP4  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI1\_RMP\_COMP5  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_COMP1  TIM\_TISEL\_TI2SEL\_0                                }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_COMP2  TIM\_TISEL\_TI2SEL\_1                                }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_COMP3  (TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_COMP4  TIM\_TISEL\_TI2SEL\_2                                }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI2\_RMP\_COMP6  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI3\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI3\_RMP\_COMP4  TIM\_TISEL\_TI3SEL\_0                                }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP1  TIM\_TISEL\_TI4SEL\_0                                }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define LL\_TIM\_TIM2\_TI4\_RMP\_COMP2  TIM\_TISEL\_TI4SEL\_1                                }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP2  TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP4  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP5  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP6  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1)         }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI1\_RMP\_COMP7  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)   }}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP1  TIM\_TISEL\_TI2SEL\_0                                }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP2  TIM\_TISEL\_TI2SEL\_1                                }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP3  (TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP4  TIM\_TISEL\_TI2SEL\_2                                }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP5  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP6  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1)         }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI2\_RMP\_COMP7  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)   }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI3\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define LL\_TIM\_TIM3\_TI3\_RMP\_COMP3  TIM\_TISEL\_TI3SEL\_0                                }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP2  TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP4  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP5  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP6  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1)         }}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI1\_RMP\_COMP7  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)   }}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP1  TIM\_TISEL\_TI2SEL\_0                                }}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP2  TIM\_TISEL\_TI2SEL\_1                                }}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP3  (TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP4  TIM\_TISEL\_TI2SEL\_2                                }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP5  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP6  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1)         }}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI2\_RMP\_COMP7  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)   }}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI3\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI3\_RMP\_COMP5  TIM\_TISEL\_TI3SEL\_0                                }}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI4\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define LL\_TIM\_TIM4\_TI4\_RMP\_COMP6  TIM\_TISEL\_TI4SEL\_0                                }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_LSI    TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_LSE    TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_RTC\_WK (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP2  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1)         }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP4  (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)   }}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP5  TIM\_TISEL\_TI1SEL\_3                                }}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP6  (TIM\_TISEL\_TI1SEL\_3 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI1\_RMP\_COMP7  (TIM\_TISEL\_TI1SEL\_3 | TIM\_TISEL\_TI1SEL\_1)         }}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP1  TIM\_TISEL\_TI2SEL\_0                                }}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP2  TIM\_TISEL\_TI2SEL\_1                                }}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP3  (TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP4  TIM\_TISEL\_TI2SEL\_2                                }}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP5  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP6  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1)         }}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define LL\_TIM\_TIM5\_TI2\_RMP\_COMP7  (TIM\_TISEL\_TI2SEL\_2 | TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)   }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1641 }
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_GPIO   0x00000000U                                       }}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP1  TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP2  TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP3  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define LL\_TIM\_TIM8\_TI1\_RMP\_COMP4  TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_GPIO  0x00000000U                                       }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_LSE   TIM\_TISEL\_TI1SEL\_0                                }}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_COMP1 TIM\_TISEL\_TI1SEL\_1                                }}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_COMP2 (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_COMP5 TIM\_TISEL\_TI1SEL\_2                                }}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI1\_RMP\_COMP7 (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)         }}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_GPIO  0x00000000U                                       }}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_COMP2 TIM\_TISEL\_TI2SEL\_0                                }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_COMP3 TIM\_TISEL\_TI2SEL\_1                                }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_COMP6 (TIM\_TISEL\_TI2SEL\_1 | TIM\_TISEL\_TI2SEL\_0)         }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define LL\_TIM\_TIM15\_TI2\_RMP\_COMP7 TIM\_TISEL\_TI2SEL\_2                                }}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_GPIO    0x00000000U                                     }}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_COMP6   TIM\_TISEL\_TI1SEL\_0                              }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_MCO     TIM\_TISEL\_TI1SEL\_1                              }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_HSE\_32  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)       }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_RTC\_WK  TIM\_TISEL\_TI1SEL\_2                              }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_LSE     (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)       }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define LL\_TIM\_TIM16\_TI1\_RMP\_LSI     (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1)       }}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_GPIO    0x00000000U                                     }}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_COMP5   TIM\_TISEL\_TI1SEL\_0                              }}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_MCO     TIM\_TISEL\_TI1SEL\_1                              }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_HSE\_32  (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)       }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_RTC\_WK  TIM\_TISEL\_TI1SEL\_2                              }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_LSE     (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_0)       }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define LL\_TIM\_TIM17\_TI1\_RMP\_LSI     (TIM\_TISEL\_TI1SEL\_2 | TIM\_TISEL\_TI1SEL\_1)       }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_TI1\_RMP\_GPIO  0x00000000U                                      }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_TI1\_RMP\_COMP1 TIM\_TISEL\_TI1SEL\_0                               }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_TI1\_RMP\_COMP2 TIM\_TISEL\_TI1SEL\_1                               }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_TI1\_RMP\_COMP3 (TIM\_TISEL\_TI1SEL\_1 | TIM\_TISEL\_TI1SEL\_0)        }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define LL\_TIM\_TIM20\_TI1\_RMP\_COMP4 TIM\_TISEL\_TI1SEL\_2                               }}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1732 }
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_ETR         OCREF\_CLEAR\_SELECT\_Msk                   }}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP1       0x00000000U                              }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP2       TIM1\_AF2\_OCRSEL\_0                        }}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP3       TIM1\_AF2\_OCRSEL\_1                        }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP4       (TIM1\_AF2\_OCRSEL\_1 | TIM1\_AF2\_OCRSEL\_0)  }}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#if defined(COMP5)}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP5       TIM1\_AF2\_OCRSEL\_2                        }}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#if defined(COMP6)}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP6       (TIM1\_AF2\_OCRSEL\_2 | TIM1\_AF2\_OCRSEL\_0)  }}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#if defined(COMP7)}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define LL\_TIM\_OCREF\_CLR\_INT\_COMP7       (TIM1\_AF2\_OCRSEL\_2 | TIM1\_AF2\_OCRSEL\_1)  }}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_UP\_DOWN     0x00000000U         }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_UP          TIM\_ECR\_IDIR\_0      }}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_DOWN        TIM\_ECR\_IDIR\_1      }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_DOWN\_DOWN    0x00000000U                           }}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_DOWN\_UP      TIM\_ECR\_IPOS\_0                        }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_UP\_DOWN      TIM\_ECR\_IPOS\_1                        }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_UP\_UP        (TIM\_ECR\_IPOS\_1 | TIM\_ECR\_IPOS\_0)     }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_DOWN         0x00000000U                           }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_POSITION\_UP           TIM\_ECR\_IPOS\_0                        }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_ALL           0x00000000U                           }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define LL\_TIM\_INDEX\_FIRST\_ONLY    TIM\_ECR\_FIDX                          }}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X1     0x00000000U                                              }}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X2     TIM\_ECR\_PWPRSC\_0                                         }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X4     TIM\_ECR\_PWPRSC\_1                                         }}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X8     (TIM\_ECR\_PWPRSC\_1 | TIM\_ECR\_PWPRSC\_0)                    }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X16    TIM\_ECR\_PWPRSC\_2                                         }}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X32    (TIM\_ECR\_PWPRSC\_2 | TIM\_ECR\_PWPRSC\_0)                    }}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X64    (TIM\_ECR\_PWPRSC\_2 | TIM\_ECR\_PWPRSC\_1)                    }}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define LL\_TIM\_PWPRSC\_X128   (TIM\_ECR\_PWPRSC\_2 | TIM\_ECR\_PWPRSC\_1 | TIM\_ECR\_PWPRSC\_0) }}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define LL\_TIM\_HSE\_32\_NOT\_REQUEST     0x00000000U            }}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define LL\_TIM\_HSE\_32\_REQUEST         TIM\_OR\_HSE32EN         }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define LL\_TIM\_BKIN\_SOURCE\_DFBK  LL\_TIM\_BKIN\_SOURCE\_DF1BK}}
\DoxyCodeLine{1820 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define LL\_TIM\_WriteReg(\_\_INSTANCE\_\_, \_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1836 }
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define LL\_TIM\_ReadReg(\_\_INSTANCE\_\_, \_\_REG\_\_) READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GETFLAG\_UIFCPY(\_\_CNT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{  (READ\_BIT((\_\_CNT\_\_), TIM\_CNT\_UIFCPY) >> TIM\_CNT\_UIFCPY\_Pos)}}
\DoxyCodeLine{1862 }
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_, \_\_CKD\_\_, \_\_DT\_\_)  \(\backslash\)}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{  ( (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((DT\_DELAY\_1+1U) * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))    ?  \(\backslash\)}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{    (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U) / TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))  \& DT\_DELAY\_1) :      \(\backslash\)}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((64U + (DT\_DELAY\_2+1U)) * 2U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_2 | ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),   \(\backslash\)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 1U) -\/ (uint8\_t) 64) \& DT\_DELAY\_2)) :\(\backslash\)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_3+1U)) * 8U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_))))  ?  \(\backslash\)}}
\DoxyCodeLine{1881 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_3 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 3U) -\/ (uint8\_t) 32) \& DT\_DELAY\_3)) :\(\backslash\)}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{    (((uint64\_t)((\_\_DT\_\_)*1000U)) < ((32U + (DT\_DELAY\_4+1U)) * 16U * TIM\_CALC\_DTS((\_\_TIMCLK\_\_), (\_\_CKD\_\_)))) ?  \(\backslash\)}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{    (uint8\_t)(DT\_RANGE\_4 | ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),  \(\backslash\)}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{                                                 (\_\_CKD\_\_))) >> 4U) -\/ (uint8\_t) 32) \& DT\_DELAY\_4)) :\(\backslash\)}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{    0U)}}
\DoxyCodeLine{1887 }
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_, \_\_CNTCLK\_\_)   \(\backslash\)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{  (((\_\_TIMCLK\_\_) >= (\_\_CNTCLK\_\_)) ? (uint32\_t)(((\_\_TIMCLK\_\_)/(\_\_CNTCLK\_\_)) -\/ 1U) : 0U)}}
\DoxyCodeLine{1897 }
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_FREQ\_\_) \(\backslash\)}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{  ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_) + 1U)) >= (\_\_FREQ\_\_)) ? (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_) * ((\_\_PSC\_\_) + 1U))) -\/ 1U) : 0U)}}
\DoxyCodeLine{1908 }
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_ARR\_DITHER(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_FREQ\_\_) \(\backslash\)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{  ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_) + 1U)) >= (\_\_FREQ\_\_)) ? \(\backslash\)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{   (uint32\_t)((((uint64\_t)(\_\_TIMCLK\_\_) * 16U/((\_\_FREQ\_\_) * ((\_\_PSC\_\_) + 1U))) -\/ 16U)) : 0U)}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_)  \(\backslash\)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{  ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_) * (uint64\_t)(\_\_DELAY\_\_)) \(\backslash\)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{              / ((uint64\_t)1000000U * (uint64\_t)((\_\_PSC\_\_) + 1U))))}}
\DoxyCodeLine{1934 }
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_DELAY\_DITHER(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_)  \(\backslash\)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{  ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_) * (uint64\_t)(\_\_DELAY\_\_) * 16U) \(\backslash\)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{              / ((uint64\_t)1000000U * (uint64\_t)((\_\_PSC\_\_) + 1U))))}}
\DoxyCodeLine{1947 }
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_, \_\_PULSE\_\_)  \(\backslash\)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{  ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_PULSE\_\_)) \(\backslash\)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{              + \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_DELAY\_\_))))}}
\DoxyCodeLine{1961 }
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_CALC\_PULSE\_DITHER(\_\_TIMCLK\_\_, \_\_PSC\_\_, \_\_DELAY\_\_, \_\_PULSE\_\_)  \(\backslash\)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{  ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY\_DITHER((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_PULSE\_\_)) \(\backslash\)}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{              + \_\_LL\_TIM\_CALC\_DELAY\_DITHER((\_\_TIMCLK\_\_), (\_\_PSC\_\_), (\_\_DELAY\_\_))))}}
\DoxyCodeLine{1975 }
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)  \(\backslash\)}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{  ((uint32\_t)(0x01U << (((\_\_ICPSC\_\_) >> 16U) >> TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{1988 }
\DoxyCodeLine{1989 }
\DoxyCodeLine{1999 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2013 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2014 \{}
\DoxyCodeLine{2015   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{2016 \}}
\DoxyCodeLine{2017 }
\DoxyCodeLine{2024 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2025 \{}
\DoxyCodeLine{2026   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{2027 \}}
\DoxyCodeLine{2028 }
\DoxyCodeLine{2035 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2036 \{}
\DoxyCodeLine{2037   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{2038 \}}
\DoxyCodeLine{2039 }
\DoxyCodeLine{2046 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2047 \{}
\DoxyCodeLine{2048   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{2049 \}}
\DoxyCodeLine{2050 }
\DoxyCodeLine{2057 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2058 \{}
\DoxyCodeLine{2059   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{2060 \}}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2068 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2069 \{}
\DoxyCodeLine{2070   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}}) == (uint32\_t)RESET) ? 1UL : 0UL);}
\DoxyCodeLine{2071 \}}
\DoxyCodeLine{2072 }
\DoxyCodeLine{2089 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t UpdateSource)}
\DoxyCodeLine{2090 \{}
\DoxyCodeLine{2091   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}, UpdateSource);}
\DoxyCodeLine{2092 \}}
\DoxyCodeLine{2093 }
\DoxyCodeLine{2102 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2103 \{}
\DoxyCodeLine{2104   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{2105 \}}
\DoxyCodeLine{2106 }
\DoxyCodeLine{2116 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OnePulseMode)}
\DoxyCodeLine{2117 \{}
\DoxyCodeLine{2118   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}, OnePulseMode);}
\DoxyCodeLine{2119 \}}
\DoxyCodeLine{2120 }
\DoxyCodeLine{2129 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2130 \{}
\DoxyCodeLine{2131   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{2132 \}}
\DoxyCodeLine{2133 }
\DoxyCodeLine{2153 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CounterMode)}
\DoxyCodeLine{2154 \{}
\DoxyCodeLine{2155   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}), CounterMode);}
\DoxyCodeLine{2156 \}}
\DoxyCodeLine{2157 }
\DoxyCodeLine{2173 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2174 \{}
\DoxyCodeLine{2175   uint32\_t counter\_mode;}
\DoxyCodeLine{2176 }
\DoxyCodeLine{2177   counter\_mode = (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{2178 }
\DoxyCodeLine{2179   \textcolor{keywordflow}{if} (counter\_mode == 0U)}
\DoxyCodeLine{2180   \{}
\DoxyCodeLine{2181     counter\_mode = (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{2182   \}}
\DoxyCodeLine{2183 }
\DoxyCodeLine{2184   \textcolor{keywordflow}{return} counter\_mode;}
\DoxyCodeLine{2185 \}}
\DoxyCodeLine{2186 }
\DoxyCodeLine{2193 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2194 \{}
\DoxyCodeLine{2195   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{2196 \}}
\DoxyCodeLine{2197 }
\DoxyCodeLine{2204 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2205 \{}
\DoxyCodeLine{2206   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{2207 \}}
\DoxyCodeLine{2208 }
\DoxyCodeLine{2215 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2216 \{}
\DoxyCodeLine{2217   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})) ? 1UL : 0UL);}
\DoxyCodeLine{2218 \}}
\DoxyCodeLine{2219 }
\DoxyCodeLine{2234 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockDivision)}
\DoxyCodeLine{2235 \{}
\DoxyCodeLine{2236   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}, ClockDivision);}
\DoxyCodeLine{2237 \}}
\DoxyCodeLine{2238 }
\DoxyCodeLine{2252 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2253 \{}
\DoxyCodeLine{2254   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{2255 \}}
\DoxyCodeLine{2256 }
\DoxyCodeLine{2267 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Counter)}
\DoxyCodeLine{2268 \{}
\DoxyCodeLine{2269   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}}, Counter);}
\DoxyCodeLine{2270 \}}
\DoxyCodeLine{2271 }
\DoxyCodeLine{2281 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2282 \{}
\DoxyCodeLine{2283   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}}));}
\DoxyCodeLine{2284 \}}
\DoxyCodeLine{2285 }
\DoxyCodeLine{2294 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetDirection(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2295 \{}
\DoxyCodeLine{2296   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{2297 \}}
\DoxyCodeLine{2298 }
\DoxyCodeLine{2310 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Prescaler)}
\DoxyCodeLine{2311 \{}
\DoxyCodeLine{2312   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}}, Prescaler);}
\DoxyCodeLine{2313 \}}
\DoxyCodeLine{2314 }
\DoxyCodeLine{2321 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2322 \{}
\DoxyCodeLine{2323   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}}));}
\DoxyCodeLine{2324 \}}
\DoxyCodeLine{2325 }
\DoxyCodeLine{2339 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t AutoReload)}
\DoxyCodeLine{2340 \{}
\DoxyCodeLine{2341   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}, AutoReload);}
\DoxyCodeLine{2342 \}}
\DoxyCodeLine{2343 }
\DoxyCodeLine{2353 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2354 \{}
\DoxyCodeLine{2355   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}}));}
\DoxyCodeLine{2356 \}}
\DoxyCodeLine{2357 }
\DoxyCodeLine{2368 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t RepetitionCounter)}
\DoxyCodeLine{2369 \{}
\DoxyCodeLine{2370   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}}, RepetitionCounter);}
\DoxyCodeLine{2371 \}}
\DoxyCodeLine{2372 }
\DoxyCodeLine{2381 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2382 \{}
\DoxyCodeLine{2383   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}}));}
\DoxyCodeLine{2384 \}}
\DoxyCodeLine{2385 }
\DoxyCodeLine{2394 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2395 \{}
\DoxyCodeLine{2396   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{2397 \}}
\DoxyCodeLine{2398 }
\DoxyCodeLine{2405 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableUIFRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2406 \{}
\DoxyCodeLine{2407   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\_CR1\_UIFREMAP}});}
\DoxyCodeLine{2408 \}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2415 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveUIFCPY(uint32\_t Counter)}
\DoxyCodeLine{2416 \{}
\DoxyCodeLine{2417   \textcolor{keywordflow}{return} (((Counter \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\_CNT\_UIFCPY}})) ? 1UL : 0UL);}
\DoxyCodeLine{2418 \}}
\DoxyCodeLine{2419 }
\DoxyCodeLine{2428 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDithering(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2429 \{}
\DoxyCodeLine{2430   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}});}
\DoxyCodeLine{2431 \}}
\DoxyCodeLine{2432 }
\DoxyCodeLine{2441 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDithering(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2442 \{}
\DoxyCodeLine{2443   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}});}
\DoxyCodeLine{2444 \}}
\DoxyCodeLine{2445 }
\DoxyCodeLine{2454 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDithering(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2455 \{}
\DoxyCodeLine{2456   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b787c9964541301871e871b630b48a}{TIM\_CR1\_DITHEN}})) ? 1UL : 0UL);}
\DoxyCodeLine{2457 \}}
\DoxyCodeLine{2458 }
\DoxyCodeLine{2477 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2478 \{}
\DoxyCodeLine{2479   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{2480 \}}
\DoxyCodeLine{2481 }
\DoxyCodeLine{2490 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2491 \{}
\DoxyCodeLine{2492   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{2493 \}}
\DoxyCodeLine{2494 }
\DoxyCodeLine{2506 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CCUpdateSource)}
\DoxyCodeLine{2507 \{}
\DoxyCodeLine{2508   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}}, CCUpdateSource);}
\DoxyCodeLine{2509 \}}
\DoxyCodeLine{2510 }
\DoxyCodeLine{2520 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMAReqTrigger)}
\DoxyCodeLine{2521 \{}
\DoxyCodeLine{2522   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}, DMAReqTrigger);}
\DoxyCodeLine{2523 \}}
\DoxyCodeLine{2524 }
\DoxyCodeLine{2533 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_CC\_GetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{2534 \{}
\DoxyCodeLine{2535   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{2536 \}}
\DoxyCodeLine{2537 }
\DoxyCodeLine{2552 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t LockLevel)}
\DoxyCodeLine{2553 \{}
\DoxyCodeLine{2554   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}}, LockLevel);}
\DoxyCodeLine{2555 \}}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2583 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2584 \{}
\DoxyCodeLine{2585   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, Channels);}
\DoxyCodeLine{2586 \}}
\DoxyCodeLine{2587 }
\DoxyCodeLine{2614 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2615 \{}
\DoxyCodeLine{2616   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, Channels);}
\DoxyCodeLine{2617 \}}
\DoxyCodeLine{2618 }
\DoxyCodeLine{2645 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_CC\_IsEnabledChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channels)}
\DoxyCodeLine{2646 \{}
\DoxyCodeLine{2647   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, Channels) == (Channels)) ? 1UL : 0UL);}
\DoxyCodeLine{2648 \}}
\DoxyCodeLine{2649 }
\DoxyCodeLine{2690 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{2691 \{}
\DoxyCodeLine{2692   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2693   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2694   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2695   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{2696              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2697   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{2698              (Configuration \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}) << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2699 \}}
\DoxyCodeLine{2700 }
\DoxyCodeLine{2737 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Mode)}
\DoxyCodeLine{2738 \{}
\DoxyCodeLine{2739   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2740   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2741   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}  | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel]), Mode << SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2742 \}}
\DoxyCodeLine{2743 }
\DoxyCodeLine{2778 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2779 \{}
\DoxyCodeLine{2780   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2781   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2782   \textcolor{keywordflow}{return} (READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_OCxx[iChannel])) >> SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{2783 \}}
\DoxyCodeLine{2784 }
\DoxyCodeLine{2814 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Polarity)}
\DoxyCodeLine{2815 \{}
\DoxyCodeLine{2816   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2817   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel]),  Polarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2818 \}}
\DoxyCodeLine{2819 }
\DoxyCodeLine{2848 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2849 \{}
\DoxyCodeLine{2850   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2851   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}} << SHIFT\_TAB\_CCxP[iChannel])) >> SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{2852 \}}
\DoxyCodeLine{2853 }
\DoxyCodeLine{2887 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t IdleState)}
\DoxyCodeLine{2888 \{}
\DoxyCodeLine{2889   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2890   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel]),  IdleState << SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2891 \}}
\DoxyCodeLine{2892 }
\DoxyCodeLine{2921 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2922 \{}
\DoxyCodeLine{2923   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2924   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}} << SHIFT\_TAB\_OISx[iChannel])) >> SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{2925 \}}
\DoxyCodeLine{2926 }
\DoxyCodeLine{2946 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2947 \{}
\DoxyCodeLine{2948   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2949   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2950   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2951 }
\DoxyCodeLine{2952 \}}
\DoxyCodeLine{2953 }
\DoxyCodeLine{2972 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2973 \{}
\DoxyCodeLine{2974   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{2975   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{2976   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{2977 }
\DoxyCodeLine{2978 \}}
\DoxyCodeLine{2979 }
\DoxyCodeLine{2998 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{2999 \{}
\DoxyCodeLine{3000   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3001   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3002   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{3003   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{3004 \}}
\DoxyCodeLine{3005 }
\DoxyCodeLine{3024 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3025 \{}
\DoxyCodeLine{3026   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3027   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3028   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{3029 \}}
\DoxyCodeLine{3030 }
\DoxyCodeLine{3049 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3050 \{}
\DoxyCodeLine{3051   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3052   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3053   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{3054 \}}
\DoxyCodeLine{3055 }
\DoxyCodeLine{3074 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3075 \{}
\DoxyCodeLine{3076   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3077   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3078   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{3079   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{3080 \}}
\DoxyCodeLine{3081 }
\DoxyCodeLine{3103 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3104 \{}
\DoxyCodeLine{3105   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3106   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3107   SET\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{3108 \}}
\DoxyCodeLine{3109 }
\DoxyCodeLine{3130 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3131 \{}
\DoxyCodeLine{3132   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3133   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3134   CLEAR\_BIT(*pReg, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{3135 \}}
\DoxyCodeLine{3136 }
\DoxyCodeLine{3159 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_IsEnabledClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3160 \{}
\DoxyCodeLine{3161   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3162   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3163   uint32\_t bitfield = \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}} << SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{3164   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);}
\DoxyCodeLine{3165 \}}
\DoxyCodeLine{3166 }
\DoxyCodeLine{3178 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DeadTime)}
\DoxyCodeLine{3179 \{}
\DoxyCodeLine{3180   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}}, DeadTime);}
\DoxyCodeLine{3181 \}}
\DoxyCodeLine{3182 }
\DoxyCodeLine{3196 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3197 \{}
\DoxyCodeLine{3198   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}, CompareValue);}
\DoxyCodeLine{3199 \}}
\DoxyCodeLine{3200 }
\DoxyCodeLine{3214 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3215 \{}
\DoxyCodeLine{3216   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}, CompareValue);}
\DoxyCodeLine{3217 \}}
\DoxyCodeLine{3218 }
\DoxyCodeLine{3232 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3233 \{}
\DoxyCodeLine{3234   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}, CompareValue);}
\DoxyCodeLine{3235 \}}
\DoxyCodeLine{3236 }
\DoxyCodeLine{3250 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3251 \{}
\DoxyCodeLine{3252   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}, CompareValue);}
\DoxyCodeLine{3253 \}}
\DoxyCodeLine{3254 }
\DoxyCodeLine{3265 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3266 \{}
\DoxyCodeLine{3267   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}, CompareValue);}
\DoxyCodeLine{3268 \}}
\DoxyCodeLine{3269 }
\DoxyCodeLine{3280 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t CompareValue)}
\DoxyCodeLine{3281 \{}
\DoxyCodeLine{3282   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{CCR6}}, CompareValue);}
\DoxyCodeLine{3283 \}}
\DoxyCodeLine{3284 }
\DoxyCodeLine{3297 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3298 \{}
\DoxyCodeLine{3299   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}));}
\DoxyCodeLine{3300 \}}
\DoxyCodeLine{3301 }
\DoxyCodeLine{3314 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3315 \{}
\DoxyCodeLine{3316   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}));}
\DoxyCodeLine{3317 \}}
\DoxyCodeLine{3318 }
\DoxyCodeLine{3331 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3332 \{}
\DoxyCodeLine{3333   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}));}
\DoxyCodeLine{3334 \}}
\DoxyCodeLine{3335 }
\DoxyCodeLine{3348 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3349 \{}
\DoxyCodeLine{3350   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}));}
\DoxyCodeLine{3351 \}}
\DoxyCodeLine{3352 }
\DoxyCodeLine{3362 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3363 \{}
\DoxyCodeLine{3364   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{CCR5}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\_CCR5\_CCR5}}));}
\DoxyCodeLine{3365 \}}
\DoxyCodeLine{3366 }
\DoxyCodeLine{3376 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetCompareCH6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3377 \{}
\DoxyCodeLine{3378   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a374f851b5f1097a3ebd3f494ded6512a}{CCR6}}));}
\DoxyCodeLine{3379 \}}
\DoxyCodeLine{3380 }
\DoxyCodeLine{3396 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetCH5CombinedChannels(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t GroupCH5)}
\DoxyCodeLine{3397 \{}
\DoxyCodeLine{3398   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af30dc563e6c1b7b7e01e393feb484080}{CCR5}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\_CCR5\_GC5C3}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\_CCR5\_GC5C2}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\_CCR5\_GC5C1}}), GroupCH5);}
\DoxyCodeLine{3399 \}}
\DoxyCodeLine{3400 }
\DoxyCodeLine{3419 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetPulseWidthPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t PulseWidthPrescaler)}
\DoxyCodeLine{3420 \{}
\DoxyCodeLine{3421   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158f6fa80ed75131acce883f7341571}{TIM\_ECR\_PWPRSC}}, PulseWidthPrescaler);}
\DoxyCodeLine{3422 \}}
\DoxyCodeLine{3423 }
\DoxyCodeLine{3441 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetPulseWidthPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3442 \{}
\DoxyCodeLine{3443   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8158f6fa80ed75131acce883f7341571}{TIM\_ECR\_PWPRSC}}));}
\DoxyCodeLine{3444 \}}
\DoxyCodeLine{3445 }
\DoxyCodeLine{3456 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_OC\_SetPulseWidth(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t PulseWidth)}
\DoxyCodeLine{3457 \{}
\DoxyCodeLine{3458   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1f64a5b704d4df6607f8c1b4a978d}{TIM\_ECR\_PW}}, PulseWidth << TIM\_ECR\_PW\_Pos);}
\DoxyCodeLine{3459 \}}
\DoxyCodeLine{3460 }
\DoxyCodeLine{3470 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_OC\_GetPulseWidth(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3471 \{}
\DoxyCodeLine{3472   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c1f64a5b704d4df6607f8c1b4a978d}{TIM\_ECR\_PW}}));}
\DoxyCodeLine{3473 \}}
\DoxyCodeLine{3474 }
\DoxyCodeLine{3517 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t Configuration)}
\DoxyCodeLine{3518 \{}
\DoxyCodeLine{3519   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3520   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3521   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{3522              ((Configuration >> 16U) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))                \(\backslash\)}
\DoxyCodeLine{3523              << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{3524   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{3525              (Configuration \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})) << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3526 \}}
\DoxyCodeLine{3527 }
\DoxyCodeLine{3546 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICActiveInput)}
\DoxyCodeLine{3547 \{}
\DoxyCodeLine{3548   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3549   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3550   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{3551 \}}
\DoxyCodeLine{3552 }
\DoxyCodeLine{3570 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3571 \{}
\DoxyCodeLine{3572   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3573   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3574   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{3575 \}}
\DoxyCodeLine{3576 }
\DoxyCodeLine{3596 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPrescaler)}
\DoxyCodeLine{3597 \{}
\DoxyCodeLine{3598   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3599   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3600   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{3601 \}}
\DoxyCodeLine{3602 }
\DoxyCodeLine{3621 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3622 \{}
\DoxyCodeLine{3623   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3624   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3625   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{3626 \}}
\DoxyCodeLine{3627 }
\DoxyCodeLine{3659 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICFilter)}
\DoxyCodeLine{3660 \{}
\DoxyCodeLine{3661   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3662   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3663   MODIFY\_REG(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{3664 \}}
\DoxyCodeLine{3665 }
\DoxyCodeLine{3696 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3697 \{}
\DoxyCodeLine{3698   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3699   \textcolor{keyword}{const} \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}}) + OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{3700   \textcolor{keywordflow}{return} ((READ\_BIT(*pReg, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}) << SHIFT\_TAB\_ICxx[iChannel])) >> SHIFT\_TAB\_ICxx[iChannel]) << 16U);}
\DoxyCodeLine{3701 \}}
\DoxyCodeLine{3702 }
\DoxyCodeLine{3725 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, uint32\_t ICPolarity)}
\DoxyCodeLine{3726 \{}
\DoxyCodeLine{3727   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3728   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{3729              ICPolarity << SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3730 \}}
\DoxyCodeLine{3731 }
\DoxyCodeLine{3753 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel)}
\DoxyCodeLine{3754 \{}
\DoxyCodeLine{3755   uint8\_t iChannel = TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{3756   \textcolor{keywordflow}{return} (READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}}, ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}) << SHIFT\_TAB\_CCxP[iChannel])) >>}
\DoxyCodeLine{3757           SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{3758 \}}
\DoxyCodeLine{3759 }
\DoxyCodeLine{3768 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3769 \{}
\DoxyCodeLine{3770   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3771 \}}
\DoxyCodeLine{3772 }
\DoxyCodeLine{3781 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3782 \{}
\DoxyCodeLine{3783   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{3784 \}}
\DoxyCodeLine{3785 }
\DoxyCodeLine{3794 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_IsEnabledXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3795 \{}
\DoxyCodeLine{3796   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})) ? 1UL : 0UL);}
\DoxyCodeLine{3797 \}}
\DoxyCodeLine{3798 }
\DoxyCodeLine{3811 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3812 \{}
\DoxyCodeLine{3813   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}}));}
\DoxyCodeLine{3814 \}}
\DoxyCodeLine{3815 }
\DoxyCodeLine{3828 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3829 \{}
\DoxyCodeLine{3830   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}}));}
\DoxyCodeLine{3831 \}}
\DoxyCodeLine{3832 }
\DoxyCodeLine{3845 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3846 \{}
\DoxyCodeLine{3847   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}}));}
\DoxyCodeLine{3848 \}}
\DoxyCodeLine{3849 }
\DoxyCodeLine{3862 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IC\_GetCaptureCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3863 \{}
\DoxyCodeLine{3864   \textcolor{keywordflow}{return} (uint32\_t)(READ\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}}));}
\DoxyCodeLine{3865 \}}
\DoxyCodeLine{3866 }
\DoxyCodeLine{3883 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3884 \{}
\DoxyCodeLine{3885   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3886 \}}
\DoxyCodeLine{3887 }
\DoxyCodeLine{3896 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3897 \{}
\DoxyCodeLine{3898   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{3899 \}}
\DoxyCodeLine{3900 }
\DoxyCodeLine{3909 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{3910 \{}
\DoxyCodeLine{3911   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})) ? 1UL : 0UL);}
\DoxyCodeLine{3912 \}}
\DoxyCodeLine{3913 }
\DoxyCodeLine{3933 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ClockSource)}
\DoxyCodeLine{3934 \{}
\DoxyCodeLine{3935   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}, ClockSource);}
\DoxyCodeLine{3936 \}}
\DoxyCodeLine{3937 }
\DoxyCodeLine{3956 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t EncoderMode)}
\DoxyCodeLine{3957 \{}
\DoxyCodeLine{3958   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, EncoderMode);}
\DoxyCodeLine{3959 \}}
\DoxyCodeLine{3960 }
\DoxyCodeLine{3986 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TimerSynchronization)}
\DoxyCodeLine{3987 \{}
\DoxyCodeLine{3988   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}}, TimerSynchronization);}
\DoxyCodeLine{3989 \}}
\DoxyCodeLine{3990 }
\DoxyCodeLine{4016 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerOutput2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ADCSynchronization)}
\DoxyCodeLine{4017 \{}
\DoxyCodeLine{4018   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\_CR2\_MMS2}}, ADCSynchronization);}
\DoxyCodeLine{4019 \}}
\DoxyCodeLine{4020 }
\DoxyCodeLine{4036 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t SlaveMode)}
\DoxyCodeLine{4037 \{}
\DoxyCodeLine{4038   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}, SlaveMode);}
\DoxyCodeLine{4039 \}}
\DoxyCodeLine{4040 }
\DoxyCodeLine{4066 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t TriggerInput)}
\DoxyCodeLine{4067 \{}
\DoxyCodeLine{4068   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}}, TriggerInput);}
\DoxyCodeLine{4069 \}}
\DoxyCodeLine{4070 }
\DoxyCodeLine{4079 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4080 \{}
\DoxyCodeLine{4081   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{4082 \}}
\DoxyCodeLine{4083 }
\DoxyCodeLine{4092 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4093 \{}
\DoxyCodeLine{4094   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{4095 \}}
\DoxyCodeLine{4096 }
\DoxyCodeLine{4105 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4106 \{}
\DoxyCodeLine{4107   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})) ? 1UL : 0UL);}
\DoxyCodeLine{4108 \}}
\DoxyCodeLine{4109 }
\DoxyCodeLine{4145 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRPolarity, uint32\_t ETRPrescaler,}
\DoxyCodeLine{4146                                       uint32\_t ETRFilter)}
\DoxyCodeLine{4147 \{}
\DoxyCodeLine{4148   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}}, ETRPolarity | ETRPrescaler | ETRFilter);}
\DoxyCodeLine{4149 \}}
\DoxyCodeLine{4150 }
\DoxyCodeLine{4273 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetETRSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t ETRSource)}
\DoxyCodeLine{4274 \{}
\DoxyCodeLine{4275   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}}, TIMx\_AF1\_ETRSEL, ETRSource);}
\DoxyCodeLine{4276 \}}
\DoxyCodeLine{4277 }
\DoxyCodeLine{4286 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableSMSPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4287 \{}
\DoxyCodeLine{4288   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}});}
\DoxyCodeLine{4289 \}}
\DoxyCodeLine{4290 }
\DoxyCodeLine{4299 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableSMSPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4300 \{}
\DoxyCodeLine{4301   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}});}
\DoxyCodeLine{4302 \}}
\DoxyCodeLine{4303 }
\DoxyCodeLine{4312 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledSMSPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4313 \{}
\DoxyCodeLine{4314   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5101536a320858565935c48faf4d134}{TIM\_SMCR\_SMSPE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4315 \}}
\DoxyCodeLine{4316 }
\DoxyCodeLine{4328 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetSMSPreloadSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t PreloadSource)}
\DoxyCodeLine{4329 \{}
\DoxyCodeLine{4330   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eab541f77871d45165ed3184bb2e08}{TIM\_SMCR\_SMSPS}}, PreloadSource);}
\DoxyCodeLine{4331 \}}
\DoxyCodeLine{4332 }
\DoxyCodeLine{4343 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetSMSPreloadSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4344 \{}
\DoxyCodeLine{4345   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eab541f77871d45165ed3184bb2e08}{TIM\_SMCR\_SMSPS}}));}
\DoxyCodeLine{4346 \}}
\DoxyCodeLine{4347 }
\DoxyCodeLine{4363 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4364 \{}
\DoxyCodeLine{4365   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{4366 \}}
\DoxyCodeLine{4367 }
\DoxyCodeLine{4376 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4377 \{}
\DoxyCodeLine{4378   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{4379 \}}
\DoxyCodeLine{4380 }
\DoxyCodeLine{4423 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakPolarity, uint32\_t BreakFilter,}
\DoxyCodeLine{4424                                       uint32\_t BreakAFMode)}
\DoxyCodeLine{4425 \{}
\DoxyCodeLine{4426   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\_BDTR\_BKF}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\_BDTR\_BKBID}}, BreakPolarity | BreakFilter | BreakAFMode);}
\DoxyCodeLine{4427 \}}
\DoxyCodeLine{4428 }
\DoxyCodeLine{4439 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisarmBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4440 \{}
\DoxyCodeLine{4441   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{4442 \}}
\DoxyCodeLine{4443 }
\DoxyCodeLine{4451 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ReArmBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4452 \{}
\DoxyCodeLine{4453   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\_BDTR\_BKDSRM}});}
\DoxyCodeLine{4454 \}}
\DoxyCodeLine{4455 }
\DoxyCodeLine{4464 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4465 \{}
\DoxyCodeLine{4466   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{4467 \}}
\DoxyCodeLine{4468 }
\DoxyCodeLine{4477 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4478 \{}
\DoxyCodeLine{4479   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\_BDTR\_BK2E}});}
\DoxyCodeLine{4480 \}}
\DoxyCodeLine{4481 }
\DoxyCodeLine{4524 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Break2Polarity, uint32\_t Break2Filter,}
\DoxyCodeLine{4525                                        uint32\_t Break2AFMode)}
\DoxyCodeLine{4526 \{}
\DoxyCodeLine{4527   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\_BDTR\_BK2P}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\_BDTR\_BK2F}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\_BDTR\_BK2BID}}, Break2Polarity | Break2Filter | Break2AFMode);}
\DoxyCodeLine{4528 \}}
\DoxyCodeLine{4529 }
\DoxyCodeLine{4540 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisarmBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4541 \{}
\DoxyCodeLine{4542   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{4543 \}}
\DoxyCodeLine{4544 }
\DoxyCodeLine{4552 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ReArmBRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4553 \{}
\DoxyCodeLine{4554   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\_BDTR\_BK2DSRM}});}
\DoxyCodeLine{4555 \}}
\DoxyCodeLine{4556 }
\DoxyCodeLine{4572 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OffStateIdle, uint32\_t OffStateRun)}
\DoxyCodeLine{4573 \{}
\DoxyCodeLine{4574   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}}, OffStateIdle | OffStateRun);}
\DoxyCodeLine{4575 \}}
\DoxyCodeLine{4576 }
\DoxyCodeLine{4585 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4586 \{}
\DoxyCodeLine{4587   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{4588 \}}
\DoxyCodeLine{4589 }
\DoxyCodeLine{4598 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4599 \{}
\DoxyCodeLine{4600   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{4601 \}}
\DoxyCodeLine{4602 }
\DoxyCodeLine{4611 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4612 \{}
\DoxyCodeLine{4613   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4614 \}}
\DoxyCodeLine{4615 }
\DoxyCodeLine{4626 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4627 \{}
\DoxyCodeLine{4628   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{4629 \}}
\DoxyCodeLine{4630 }
\DoxyCodeLine{4641 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4642 \{}
\DoxyCodeLine{4643   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{4644 \}}
\DoxyCodeLine{4645 }
\DoxyCodeLine{4654 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4655 \{}
\DoxyCodeLine{4656   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4657 \}}
\DoxyCodeLine{4658 }
\DoxyCodeLine{4696 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{4697 \{}
\DoxyCodeLine{4698   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}}) + BreakInput));}
\DoxyCodeLine{4699   SET\_BIT(*pReg, Source);}
\DoxyCodeLine{4700 \}}
\DoxyCodeLine{4701 }
\DoxyCodeLine{4739 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableBreakInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source)}
\DoxyCodeLine{4740 \{}
\DoxyCodeLine{4741   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}}) + BreakInput));}
\DoxyCodeLine{4742   CLEAR\_BIT(*pReg, Source);}
\DoxyCodeLine{4743 \}}
\DoxyCodeLine{4744 }
\DoxyCodeLine{4774 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetBreakInputSourcePolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t BreakInput, uint32\_t Source,}
\DoxyCodeLine{4775                                                         uint32\_t Polarity)}
\DoxyCodeLine{4776 \{}
\DoxyCodeLine{4777   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *pReg = (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a7a81e7aac9bef80b126097f8e9f36d07}{AF1}}) + BreakInput));}
\DoxyCodeLine{4778   MODIFY\_REG(*pReg, (TIMx\_AF1\_BKINP << TIM\_POSITION\_BRK\_SOURCE), (Polarity << TIM\_POSITION\_BRK\_SOURCE));}
\DoxyCodeLine{4779 \}}
\DoxyCodeLine{4788 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableAsymmetricalDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4789 \{}
\DoxyCodeLine{4790   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}});}
\DoxyCodeLine{4791 \}}
\DoxyCodeLine{4792 }
\DoxyCodeLine{4801 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableAsymmetricalDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4802 \{}
\DoxyCodeLine{4803   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}});}
\DoxyCodeLine{4804 \}}
\DoxyCodeLine{4805 }
\DoxyCodeLine{4814 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledAsymmetricalDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4815 \{}
\DoxyCodeLine{4816   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6659870c345efab9637b2262d509c}{TIM\_DTR2\_DTAE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4817 \}}
\DoxyCodeLine{4818 }
\DoxyCodeLine{4832 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetFallingDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DeadTime)}
\DoxyCodeLine{4833 \{}
\DoxyCodeLine{4834   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc717d1ec4bfa6f9bef540779d2b6c7}{TIM\_DTR2\_DTGF}}, DeadTime);}
\DoxyCodeLine{4835 \}}
\DoxyCodeLine{4836 }
\DoxyCodeLine{4848 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetFallingDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4849 \{}
\DoxyCodeLine{4850   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc717d1ec4bfa6f9bef540779d2b6c7}{TIM\_DTR2\_DTGF}}));}
\DoxyCodeLine{4851 \}}
\DoxyCodeLine{4852 }
\DoxyCodeLine{4861 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDeadTimePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4862 \{}
\DoxyCodeLine{4863   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}});}
\DoxyCodeLine{4864 \}}
\DoxyCodeLine{4865 }
\DoxyCodeLine{4874 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDeadTimePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4875 \{}
\DoxyCodeLine{4876   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}});}
\DoxyCodeLine{4877 \}}
\DoxyCodeLine{4878 }
\DoxyCodeLine{4887 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDeadTimePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4888 \{}
\DoxyCodeLine{4889   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a0d70acd32aa0878ec4c3effe4da2a450}{DTR2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de85751b222066b2c1de80d698827ec}{TIM\_DTR2\_DTPE}})) ? 1UL : 0UL);}
\DoxyCodeLine{4890 \}}
\DoxyCodeLine{4891 }
\DoxyCodeLine{4963 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t DMABurstBaseAddress, uint32\_t DMABurstLength)}
\DoxyCodeLine{4964 \{}
\DoxyCodeLine{4965   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{DCR}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}), (DMABurstBaseAddress | DMABurstLength));}
\DoxyCodeLine{4966 \}}
\DoxyCodeLine{4967 }
\DoxyCodeLine{4984 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableEncoderIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4985 \{}
\DoxyCodeLine{4986   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}});}
\DoxyCodeLine{4987 \}}
\DoxyCodeLine{4988 }
\DoxyCodeLine{4997 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableEncoderIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{4998 \{}
\DoxyCodeLine{4999   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}});}
\DoxyCodeLine{5000 \}}
\DoxyCodeLine{5001 }
\DoxyCodeLine{5010 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledEncoderIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5011 \{}
\DoxyCodeLine{5012   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed84536256f581842beee1fdbbdd28bf}{TIM\_ECR\_IE}})) ? 1U : 0U);}
\DoxyCodeLine{5013 \}}
\DoxyCodeLine{5014 }
\DoxyCodeLine{5027 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetIndexDirection(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t IndexDirection)}
\DoxyCodeLine{5028 \{}
\DoxyCodeLine{5029   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}}, IndexDirection);}
\DoxyCodeLine{5030 \}}
\DoxyCodeLine{5031 }
\DoxyCodeLine{5043 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetIndexDirection(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5044 \{}
\DoxyCodeLine{5045   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}}));}
\DoxyCodeLine{5046 \}}
\DoxyCodeLine{5047 }
\DoxyCodeLine{5056 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableFirstIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5057 \{}
\DoxyCodeLine{5058   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}});}
\DoxyCodeLine{5059 \}}
\DoxyCodeLine{5060 }
\DoxyCodeLine{5069 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableFirstIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5070 \{}
\DoxyCodeLine{5071   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}});}
\DoxyCodeLine{5072 \}}
\DoxyCodeLine{5073 }
\DoxyCodeLine{5082 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledFirstIndex(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5083 \{}
\DoxyCodeLine{5084   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}})) ? 1UL : 0UL);}
\DoxyCodeLine{5085 \}}
\DoxyCodeLine{5086 }
\DoxyCodeLine{5102 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetIndexPositionning(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t IndexPositionning)}
\DoxyCodeLine{5103 \{}
\DoxyCodeLine{5104   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}}, IndexPositionning);}
\DoxyCodeLine{5105 \}}
\DoxyCodeLine{5106 }
\DoxyCodeLine{5121 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_GetIndexPositionning(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5122 \{}
\DoxyCodeLine{5123   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}}));}
\DoxyCodeLine{5124 \}}
\DoxyCodeLine{5125 }
\DoxyCodeLine{5140 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ConfigIDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Configuration)}
\DoxyCodeLine{5141 \{}
\DoxyCodeLine{5142   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_abdc104062ba8cfc777814df172cb6264}{ECR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa97562e99927a6f0fc3a397cafb7d9}{TIM\_ECR\_IDIR}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cd80042780c57937ee8524d30ab79}{TIM\_ECR\_FIDX}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50686df73ab0534290cf5a6828329e76}{TIM\_ECR\_IPOS}}, Configuration);}
\DoxyCodeLine{5143 \}}
\DoxyCodeLine{5144 }
\DoxyCodeLine{5358 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Remap)}
\DoxyCodeLine{5359 \{}
\DoxyCodeLine{5360   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a48ce9972eb643ae4f34bd75a0b931ad4}{TISEL}}, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\_TISEL\_TI1SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\_TISEL\_TI2SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\_TISEL\_TI3SEL}} | \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\_TISEL\_TI4SEL}}), Remap);}
\DoxyCodeLine{5361 \}}
\DoxyCodeLine{5362 }
\DoxyCodeLine{5370 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableHSE32(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5371 \{}
\DoxyCodeLine{5372   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}});}
\DoxyCodeLine{5373 \}}
\DoxyCodeLine{5374 }
\DoxyCodeLine{5382 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableHSE32(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5383 \{}
\DoxyCodeLine{5384   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}});}
\DoxyCodeLine{5385 \}}
\DoxyCodeLine{5386 }
\DoxyCodeLine{5394 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledHSE32(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5395 \{}
\DoxyCodeLine{5396   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c7160f9684a5aa4022576b9c1fd19}{TIM\_OR\_HSE32EN}})) ? 1UL : 0UL);}
\DoxyCodeLine{5397 \}}
\DoxyCodeLine{5398 }
\DoxyCodeLine{5428 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_SetOCRefClearInputSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t OCRefClearInputSource)}
\DoxyCodeLine{5429 \{}
\DoxyCodeLine{5430   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\_SMCR\_OCCS}},}
\DoxyCodeLine{5431              ((OCRefClearInputSource \& OCREF\_CLEAR\_SELECT\_Msk) >> OCREF\_CLEAR\_SELECT\_Pos) << TIM\_SMCR\_OCCS\_Pos);}
\DoxyCodeLine{5432   MODIFY\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a1e2d623b6e3ef17672550a56cb01354f}{AF2}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb1198b575c7b91ec696f449bb7ba5f}{TIM1\_AF2\_OCRSEL}}, OCRefClearInputSource);}
\DoxyCodeLine{5433 \}}
\DoxyCodeLine{5447 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5448 \{}
\DoxyCodeLine{5449   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{5450 \}}
\DoxyCodeLine{5451 }
\DoxyCodeLine{5458 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5459 \{}
\DoxyCodeLine{5460   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5461 \}}
\DoxyCodeLine{5462 }
\DoxyCodeLine{5469 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5470 \{}
\DoxyCodeLine{5471   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{5472 \}}
\DoxyCodeLine{5473 }
\DoxyCodeLine{5480 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5481 \{}
\DoxyCodeLine{5482   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5483 \}}
\DoxyCodeLine{5484 }
\DoxyCodeLine{5491 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5492 \{}
\DoxyCodeLine{5493   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{5494 \}}
\DoxyCodeLine{5495 }
\DoxyCodeLine{5502 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5503 \{}
\DoxyCodeLine{5504   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5505 \}}
\DoxyCodeLine{5506 }
\DoxyCodeLine{5513 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5514 \{}
\DoxyCodeLine{5515   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{5516 \}}
\DoxyCodeLine{5517 }
\DoxyCodeLine{5524 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5525 \{}
\DoxyCodeLine{5526   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5527 \}}
\DoxyCodeLine{5528 }
\DoxyCodeLine{5535 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5536 \{}
\DoxyCodeLine{5537   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{5538 \}}
\DoxyCodeLine{5539 }
\DoxyCodeLine{5546 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5547 \{}
\DoxyCodeLine{5548   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5549 \}}
\DoxyCodeLine{5550 }
\DoxyCodeLine{5557 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5558 \{}
\DoxyCodeLine{5559   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}));}
\DoxyCodeLine{5560 \}}
\DoxyCodeLine{5561 }
\DoxyCodeLine{5568 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC5(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5569 \{}
\DoxyCodeLine{5570   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\_SR\_CC5IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5571 \}}
\DoxyCodeLine{5572 }
\DoxyCodeLine{5579 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5580 \{}
\DoxyCodeLine{5581   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}));}
\DoxyCodeLine{5582 \}}
\DoxyCodeLine{5583 }
\DoxyCodeLine{5590 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC6(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5591 \{}
\DoxyCodeLine{5592   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\_SR\_CC6IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5593 \}}
\DoxyCodeLine{5594 }
\DoxyCodeLine{5601 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5602 \{}
\DoxyCodeLine{5603   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{5604 \}}
\DoxyCodeLine{5605 }
\DoxyCodeLine{5612 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5613 \{}
\DoxyCodeLine{5614   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5615 \}}
\DoxyCodeLine{5616 }
\DoxyCodeLine{5623 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5624 \{}
\DoxyCodeLine{5625   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{5626 \}}
\DoxyCodeLine{5627 }
\DoxyCodeLine{5634 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5635 \{}
\DoxyCodeLine{5636   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5637 \}}
\DoxyCodeLine{5638 }
\DoxyCodeLine{5645 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5646 \{}
\DoxyCodeLine{5647   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{5648 \}}
\DoxyCodeLine{5649 }
\DoxyCodeLine{5656 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5657 \{}
\DoxyCodeLine{5658   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5659 \}}
\DoxyCodeLine{5660 }
\DoxyCodeLine{5667 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5668 \{}
\DoxyCodeLine{5669   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}));}
\DoxyCodeLine{5670 \}}
\DoxyCodeLine{5671 }
\DoxyCodeLine{5678 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5679 \{}
\DoxyCodeLine{5680   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\_SR\_B2IF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5681 \}}
\DoxyCodeLine{5682 }
\DoxyCodeLine{5689 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5690 \{}
\DoxyCodeLine{5691   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{5692 \}}
\DoxyCodeLine{5693 }
\DoxyCodeLine{5701 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5702 \{}
\DoxyCodeLine{5703   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5704 \}}
\DoxyCodeLine{5705 }
\DoxyCodeLine{5712 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5713 \{}
\DoxyCodeLine{5714   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{5715 \}}
\DoxyCodeLine{5716 }
\DoxyCodeLine{5724 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5725 \{}
\DoxyCodeLine{5726   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5727 \}}
\DoxyCodeLine{5728 }
\DoxyCodeLine{5735 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5736 \{}
\DoxyCodeLine{5737   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{5738 \}}
\DoxyCodeLine{5739 }
\DoxyCodeLine{5747 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5748 \{}
\DoxyCodeLine{5749   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5750 \}}
\DoxyCodeLine{5751 }
\DoxyCodeLine{5758 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5759 \{}
\DoxyCodeLine{5760   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{5761 \}}
\DoxyCodeLine{5762 }
\DoxyCodeLine{5770 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5771 \{}
\DoxyCodeLine{5772   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5773 \}}
\DoxyCodeLine{5774 }
\DoxyCodeLine{5781 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5782 \{}
\DoxyCodeLine{5783   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}));}
\DoxyCodeLine{5784 \}}
\DoxyCodeLine{5785 }
\DoxyCodeLine{5792 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_SYSBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5793 \{}
\DoxyCodeLine{5794   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\_SR\_SBIF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5795 \}}
\DoxyCodeLine{5796 }
\DoxyCodeLine{5805 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5806 \{}
\DoxyCodeLine{5807   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}}));}
\DoxyCodeLine{5808 \}}
\DoxyCodeLine{5809 }
\DoxyCodeLine{5818 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5819 \{}
\DoxyCodeLine{5820   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382c17e8cdddf2f527d9358813fffdb9}{TIM\_SR\_TERRF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5821 \}}
\DoxyCodeLine{5822 }
\DoxyCodeLine{5831 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5832 \{}
\DoxyCodeLine{5833   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}}));}
\DoxyCodeLine{5834 \}}
\DoxyCodeLine{5835 }
\DoxyCodeLine{5844 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5845 \{}
\DoxyCodeLine{5846   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784cf9cc2902bb9e2b0f59e7396f9942}{TIM\_SR\_IERRF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5847 \}}
\DoxyCodeLine{5848 }
\DoxyCodeLine{5857 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5858 \{}
\DoxyCodeLine{5859   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}}));}
\DoxyCodeLine{5860 \}}
\DoxyCodeLine{5861 }
\DoxyCodeLine{5870 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5871 \{}
\DoxyCodeLine{5872   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac567e21c57eaabdd172d1d82bb9826}{TIM\_SR\_DIRF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5873 \}}
\DoxyCodeLine{5874 }
\DoxyCodeLine{5883 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_ClearFlag\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5884 \{}
\DoxyCodeLine{5885   WRITE\_REG(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}}));}
\DoxyCodeLine{5886 \}}
\DoxyCodeLine{5887 }
\DoxyCodeLine{5896 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsActiveFlag\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5897 \{}
\DoxyCodeLine{5898   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe416b36c9b4349496836720694be361}{TIM\_SR\_IDXF}})) ? 1UL : 0UL);}
\DoxyCodeLine{5899 \}}
\DoxyCodeLine{5913 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5914 \{}
\DoxyCodeLine{5915   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{5916 \}}
\DoxyCodeLine{5917 }
\DoxyCodeLine{5924 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5925 \{}
\DoxyCodeLine{5926   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{5927 \}}
\DoxyCodeLine{5928 }
\DoxyCodeLine{5935 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5936 \{}
\DoxyCodeLine{5937   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{5938 \}}
\DoxyCodeLine{5939 }
\DoxyCodeLine{5946 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5947 \{}
\DoxyCodeLine{5948   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{5949 \}}
\DoxyCodeLine{5950 }
\DoxyCodeLine{5957 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5958 \{}
\DoxyCodeLine{5959   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{5960 \}}
\DoxyCodeLine{5961 }
\DoxyCodeLine{5968 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5969 \{}
\DoxyCodeLine{5970   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{5971 \}}
\DoxyCodeLine{5972 }
\DoxyCodeLine{5979 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5980 \{}
\DoxyCodeLine{5981   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{5982 \}}
\DoxyCodeLine{5983 }
\DoxyCodeLine{5990 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{5991 \{}
\DoxyCodeLine{5992   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{5993 \}}
\DoxyCodeLine{5994 }
\DoxyCodeLine{6001 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6002 \{}
\DoxyCodeLine{6003   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6004 \}}
\DoxyCodeLine{6005 }
\DoxyCodeLine{6012 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6013 \{}
\DoxyCodeLine{6014   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{6015 \}}
\DoxyCodeLine{6016 }
\DoxyCodeLine{6023 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6024 \{}
\DoxyCodeLine{6025   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{6026 \}}
\DoxyCodeLine{6027 }
\DoxyCodeLine{6034 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6035 \{}
\DoxyCodeLine{6036   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6037 \}}
\DoxyCodeLine{6038 }
\DoxyCodeLine{6045 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6046 \{}
\DoxyCodeLine{6047   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{6048 \}}
\DoxyCodeLine{6049 }
\DoxyCodeLine{6056 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6057 \{}
\DoxyCodeLine{6058   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{6059 \}}
\DoxyCodeLine{6060 }
\DoxyCodeLine{6067 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6068 \{}
\DoxyCodeLine{6069   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6070 \}}
\DoxyCodeLine{6071 }
\DoxyCodeLine{6078 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6079 \{}
\DoxyCodeLine{6080   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{6081 \}}
\DoxyCodeLine{6082 }
\DoxyCodeLine{6089 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6090 \{}
\DoxyCodeLine{6091   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{6092 \}}
\DoxyCodeLine{6093 }
\DoxyCodeLine{6100 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6101 \{}
\DoxyCodeLine{6102   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6103 \}}
\DoxyCodeLine{6104 }
\DoxyCodeLine{6111 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6112 \{}
\DoxyCodeLine{6113   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{6114 \}}
\DoxyCodeLine{6115 }
\DoxyCodeLine{6122 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6123 \{}
\DoxyCodeLine{6124   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{6125 \}}
\DoxyCodeLine{6126 }
\DoxyCodeLine{6133 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6134 \{}
\DoxyCodeLine{6135   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6136 \}}
\DoxyCodeLine{6137 }
\DoxyCodeLine{6144 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6145 \{}
\DoxyCodeLine{6146   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{6147 \}}
\DoxyCodeLine{6148 }
\DoxyCodeLine{6155 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6156 \{}
\DoxyCodeLine{6157   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{6158 \}}
\DoxyCodeLine{6159 }
\DoxyCodeLine{6166 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6167 \{}
\DoxyCodeLine{6168   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6169 \}}
\DoxyCodeLine{6170 }
\DoxyCodeLine{6179 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6180 \{}
\DoxyCodeLine{6181   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}});}
\DoxyCodeLine{6182 \}}
\DoxyCodeLine{6183 }
\DoxyCodeLine{6192 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6193 \{}
\DoxyCodeLine{6194   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}});}
\DoxyCodeLine{6195 \}}
\DoxyCodeLine{6196 }
\DoxyCodeLine{6205 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_TERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6206 \{}
\DoxyCodeLine{6207   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ed1742abe86a410de134513ae6f2fb}{TIM\_DIER\_TERRIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6208 \}}
\DoxyCodeLine{6209 }
\DoxyCodeLine{6218 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6219 \{}
\DoxyCodeLine{6220   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}});}
\DoxyCodeLine{6221 \}}
\DoxyCodeLine{6222 }
\DoxyCodeLine{6231 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6232 \{}
\DoxyCodeLine{6233   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}});}
\DoxyCodeLine{6234 \}}
\DoxyCodeLine{6235 }
\DoxyCodeLine{6244 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_IERR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6245 \{}
\DoxyCodeLine{6246   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22d13cffa92e5946c18e80c1c07dfbe}{TIM\_DIER\_IERRIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6247 \}}
\DoxyCodeLine{6248 }
\DoxyCodeLine{6257 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6258 \{}
\DoxyCodeLine{6259   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}});}
\DoxyCodeLine{6260 \}}
\DoxyCodeLine{6261 }
\DoxyCodeLine{6270 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6271 \{}
\DoxyCodeLine{6272   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}});}
\DoxyCodeLine{6273 \}}
\DoxyCodeLine{6274 }
\DoxyCodeLine{6283 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_DIR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6284 \{}
\DoxyCodeLine{6285   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9b6b1d484eae5d216bea60c1bdb0e}{TIM\_DIER\_DIRIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6286 \}}
\DoxyCodeLine{6287 }
\DoxyCodeLine{6296 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableIT\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6297 \{}
\DoxyCodeLine{6298   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}});}
\DoxyCodeLine{6299 \}}
\DoxyCodeLine{6300 }
\DoxyCodeLine{6309 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableIT\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6310 \{}
\DoxyCodeLine{6311   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}});}
\DoxyCodeLine{6312 \}}
\DoxyCodeLine{6313 }
\DoxyCodeLine{6322 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledIT\_IDX(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6323 \{}
\DoxyCodeLine{6324   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02881ad1b3d96fdaf94f5e78b804a88}{TIM\_DIER\_IDXIE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6325 \}}
\DoxyCodeLine{6326 }
\DoxyCodeLine{6340 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6341 \{}
\DoxyCodeLine{6342   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{6343 \}}
\DoxyCodeLine{6344 }
\DoxyCodeLine{6351 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6352 \{}
\DoxyCodeLine{6353   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{6354 \}}
\DoxyCodeLine{6355 }
\DoxyCodeLine{6362 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6363 \{}
\DoxyCodeLine{6364   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6365 \}}
\DoxyCodeLine{6366 }
\DoxyCodeLine{6373 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6374 \{}
\DoxyCodeLine{6375   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{6376 \}}
\DoxyCodeLine{6377 }
\DoxyCodeLine{6384 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6385 \{}
\DoxyCodeLine{6386   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{6387 \}}
\DoxyCodeLine{6388 }
\DoxyCodeLine{6395 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6396 \{}
\DoxyCodeLine{6397   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6398 \}}
\DoxyCodeLine{6399 }
\DoxyCodeLine{6406 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6407 \{}
\DoxyCodeLine{6408   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{6409 \}}
\DoxyCodeLine{6410 }
\DoxyCodeLine{6417 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6418 \{}
\DoxyCodeLine{6419   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{6420 \}}
\DoxyCodeLine{6421 }
\DoxyCodeLine{6428 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6429 \{}
\DoxyCodeLine{6430   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6431 \}}
\DoxyCodeLine{6432 }
\DoxyCodeLine{6439 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6440 \{}
\DoxyCodeLine{6441   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{6442 \}}
\DoxyCodeLine{6443 }
\DoxyCodeLine{6450 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6451 \{}
\DoxyCodeLine{6452   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{6453 \}}
\DoxyCodeLine{6454 }
\DoxyCodeLine{6461 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6462 \{}
\DoxyCodeLine{6463   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6464 \}}
\DoxyCodeLine{6465 }
\DoxyCodeLine{6472 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6473 \{}
\DoxyCodeLine{6474   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{6475 \}}
\DoxyCodeLine{6476 }
\DoxyCodeLine{6483 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6484 \{}
\DoxyCodeLine{6485   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{6486 \}}
\DoxyCodeLine{6487 }
\DoxyCodeLine{6494 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6495 \{}
\DoxyCodeLine{6496   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6497 \}}
\DoxyCodeLine{6498 }
\DoxyCodeLine{6505 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6506 \{}
\DoxyCodeLine{6507   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{6508 \}}
\DoxyCodeLine{6509 }
\DoxyCodeLine{6516 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6517 \{}
\DoxyCodeLine{6518   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{6519 \}}
\DoxyCodeLine{6520 }
\DoxyCodeLine{6527 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6528 \{}
\DoxyCodeLine{6529   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6530 \}}
\DoxyCodeLine{6531 }
\DoxyCodeLine{6538 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6539 \{}
\DoxyCodeLine{6540   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{6541 \}}
\DoxyCodeLine{6542 }
\DoxyCodeLine{6549 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6550 \{}
\DoxyCodeLine{6551   CLEAR\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{6552 \}}
\DoxyCodeLine{6553 }
\DoxyCodeLine{6560 \_\_STATIC\_INLINE uint32\_t LL\_TIM\_IsEnabledDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6561 \{}
\DoxyCodeLine{6562   \textcolor{keywordflow}{return} ((READ\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})) ? 1UL : 0UL);}
\DoxyCodeLine{6563 \}}
\DoxyCodeLine{6564 }
\DoxyCodeLine{6578 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6579 \{}
\DoxyCodeLine{6580   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{6581 \}}
\DoxyCodeLine{6582 }
\DoxyCodeLine{6589 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6590 \{}
\DoxyCodeLine{6591   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{6592 \}}
\DoxyCodeLine{6593 }
\DoxyCodeLine{6600 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6601 \{}
\DoxyCodeLine{6602   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{6603 \}}
\DoxyCodeLine{6604 }
\DoxyCodeLine{6611 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6612 \{}
\DoxyCodeLine{6613   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{6614 \}}
\DoxyCodeLine{6615 }
\DoxyCodeLine{6622 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6623 \{}
\DoxyCodeLine{6624   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{6625 \}}
\DoxyCodeLine{6626 }
\DoxyCodeLine{6633 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6634 \{}
\DoxyCodeLine{6635   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{6636 \}}
\DoxyCodeLine{6637 }
\DoxyCodeLine{6644 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6645 \{}
\DoxyCodeLine{6646   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{6647 \}}
\DoxyCodeLine{6648 }
\DoxyCodeLine{6655 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6656 \{}
\DoxyCodeLine{6657   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{6658 \}}
\DoxyCodeLine{6659 }
\DoxyCodeLine{6666 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_TIM\_GenerateEvent\_BRK2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx)}
\DoxyCodeLine{6667 \{}
\DoxyCodeLine{6668   SET\_BIT(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}}, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\_EGR\_B2G}});}
\DoxyCodeLine{6669 \}}
\DoxyCodeLine{6670 }
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{6680 ErrorStatus LL\_TIM\_DeInit(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx);}
\DoxyCodeLine{6681 \textcolor{keywordtype}{void} LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{6682 ErrorStatus LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_InitTypeDef *TIM\_InitStruct);}
\DoxyCodeLine{6683 \textcolor{keywordtype}{void} LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{6684 ErrorStatus LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, LL\_TIM\_OC\_InitTypeDef *TIM\_OC\_InitStruct);}
\DoxyCodeLine{6685 \textcolor{keywordtype}{void} LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef *TIM\_ICInitStruct);}
\DoxyCodeLine{6686 ErrorStatus LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, uint32\_t Channel, LL\_TIM\_IC\_InitTypeDef *TIM\_IC\_InitStruct);}
\DoxyCodeLine{6687 \textcolor{keywordtype}{void} LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{6688 ErrorStatus LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_ENCODER\_InitTypeDef *TIM\_EncoderInitStruct);}
\DoxyCodeLine{6689 \textcolor{keywordtype}{void} LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{6690 ErrorStatus LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_HALLSENSOR\_InitTypeDef *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{6691 \textcolor{keywordtype}{void} LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{6692 ErrorStatus LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}} *TIMx, LL\_TIM\_BDTR\_InitTypeDef *TIM\_BDTRInitStruct);}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6697 }
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM15 || TIM16 || TIM17 || TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6707 }
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{6713 \}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6715 }
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32G4xx\_LL\_TIM\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
