# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 0.001024 4096 120 900 14720 3.2799 64.4301 104.913 172.676 172.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000512 1024 430 840 33152 1.4456 1.66707 27.7135 52.4505 83.3478 83.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 380 3.2e-05 512 120 150 147456 67.63 13.3333 30.079 417.981 529.264 529.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 3.2e-05 512 280 760 434176 40.7554 13.3312 204.924 417.99 677.242 677.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 0.001024 4096 120 900 14688 3.26432 72.0281 104.798 180.144 180.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000512 1024 430 840 33120 1.45222 1.66656 32.2089 52.4169 87.8179 87.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 380 3.2e-05 512 120 150 138240 68.0154 13.2178 29.5004 414.601 525.574 525.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 3.2e-05 512 280 760 433152 40.1124 13.22 237.175 414.596 705.346 705.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 0.001024 4096 120 900 14720 3.26714 75.0502 104.886 183.255 183.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000512 1024 430 840 33120 1.44934 1.66362 33.7262 52.3659 89.277 89.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 380 3.2e-05 512 120 150 143360 68.1774 13.376 32.9987 418.915 533.711 533.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 3.2e-05 512 280 760 440320 40.3223 13.3775 251.322 418.929 724.195 724.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 0.001024 4096 120 900 14688 3.26262 70.9996 104.923 179.24 179.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000512 1024 430 840 33024 1.44374 1.66112 31.3668 52.3196 86.8608 86.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 10 380 3.2e-05 512 120 150 135168 67.7756 13.13 25.9026 412.552 519.603 519.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 3.2e-05 512 280 760 430080 39.9659 13.1233 228.184 412.561 694.077 694.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 0.001024 4096 120 900 14700 3.26893 71.8493 105.01 180.184 180.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000512 1024 430 840 33000 1.4545 1.6577 31.6845 52.3459 87.2155 87.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 10 380 3.2e-05 512 120 150 140800 67.3471 13.171 26.2338 412.563 519.558 519.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 3.2e-05 512 280 760 422400 40.8428 13.1727 226.818 412.554 693.628 693.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 0.001024 4096 120 900 14672 3.26211 73.3655 104.926 181.607 181.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000512 1024 430 840 32928 1.44499 1.65328 32.8321 52.2969 88.2975 88.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 28 10 380 3.2e-05 512 120 150 143360 67.1859 13.1854 28.5872 413.948 523.143 523.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 3.2e-05 512 280 760 430080 40.2327 13.1933 238.66 413.946 706.274 706.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 0.001024 4096 120 900 14640 3.26042 73.3611 104.773 181.447 181.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000512 1024 430 840 33120 1.45203 1.66605 32.9997 52.4698 88.6608 88.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 30 10 380 3.2e-05 512 120 150 138240 67.5597 13.1666 26.6115 412.475 520.055 520.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 3.2e-05 512 280 760 430080 40.0649 13.1645 239.531 412.472 705.473 705.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 0.001024 4096 120 900 14592 3.25571 72.3558 104.565 180.23 180.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000512 1024 430 840 33024 1.45341 1.67117 31.785 52.5303 87.5102 87.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 32 10 380 3.2e-05 512 120 150 147456 67.6906 13.3269 26.9526 418.031 526.239 526.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 3.2e-05 512 280 760 425984 41.4034 13.3284 229.255 418.036 702.258 702.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 0.001024 4096 120 900 14592 3.26422 71.7639 104.915 179.995 180.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000512 1024 430 840 33024 1.44998 1.6671 32.1476 52.445 87.7803 87.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 3.2e-05 512 120 150 122880 68.8161 13.1317 14.662 412.591 509.438 509.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 3.2e-05 512 280 760 417792 41.1677 13.1256 227.203 412.575 694.317 694.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 0.001024 4096 120 900 14600 3.26595 75.824 105.007 184.151 184.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000512 1024 430 840 32800 1.4545 1.66554 34.2973 52.4798 89.971 90.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 3.2e-05 512 120 150 128000 68.4774 13.1543 16.4955 412.616 510.989 511.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 3.2e-05 512 280 760 409600 42.0001 13.1652 240.135 412.617 708.158 708.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 0.001024 4096 120 900 14336 3.23526 83.9332 103.884 191.105 191.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000512 1024 430 840 32256 1.43754 1.64874 39.5925 52.0094 94.7604 94.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 3.2e-05 512 120 150 131072 69.2156 13.3331 19.7714 418.114 520.672 520.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 3.2e-05 512 280 760 425984 41.4062 13.3325 291.431 418.119 764.535 764.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 670 0.001024 4096 120 900 14752 3.26656 63.7911 104.845 171.954 172.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 0.000512 1024 430 840 33216 1.44842 1.66723 27.1575 52.4522 82.8009 82.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 380 3.2e-05 512 120 150 118784 70.4244 13.3257 25.3754 417.671 527.039 527.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 3.2e-05 512 280 765 438272 40.3815 13.329 203.866 417.681 675.504 675.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 670 0.001024 4096 120 900 14760 3.26784 63.4962 104.911 171.728 171.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.000512 1024 430 840 33200 1.45203 1.66451 27.4368 52.4355 83.0597 83.1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 380 3.2e-05 512 120 150 117760 70.9891 13.3796 26.0083 418.999 529.617 529.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 3.2e-05 512 280 765 440320 40.4281 13.3855 207.861 418.995 680.913 681.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 0.001024 4096 120 900 14736 3.26358 64.551 104.913 172.78 172.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000512 1024 430 840 33216 1.45027 1.67037 27.4007 52.5106 83.1036 83.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 380 3.2e-05 512 120 150 116736 70.3776 13.2903 24.0969 416.6 524.61 524.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 3.2e-05 512 280 765 436224 40.2388 13.2978 203.003 416.602 673.396 673.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 0.001024 4096 120 900 14728 3.25926 64.7537 104.902 172.967 173.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000512 1024 430 840 33264 1.45581 1.66758 28.2331 52.5132 83.9395 84.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 380 3.2e-05 512 120 150 114688 71.2181 13.3831 24.335 418.629 527.807 527.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 3.2e-05 512 280 765 437248 40.6944 13.3755 208.419 418.694 681.425 681.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 0.001024 4096 120 900 14720 3.26333 67.4812 104.905 175.705 175.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000512 1024 430 840 33152 1.44803 1.668 28.9172 52.4374 84.5413 84.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 380 3.2e-05 512 120 150 114688 70.9069 13.3285 22.252 417.942 524.676 524.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 3.2e-05 512 280 765 434176 40.7012 13.3264 210.937 417.937 683.152 683.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 0.001024 4096 120 900 14688 3.26115 73.6051 104.675 181.596 181.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000512 1024 430 840 33120 1.45258 1.66282 33.1755 52.3571 88.7211 88.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 380 3.2e-05 512 120 150 110592 70.7162 13.2135 24.1945 414.122 522.493 522.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 3.2e-05 512 280 765 433152 40.1335 13.2049 242.751 414.121 710.454 710.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 0.001024 4096 120 900 14720 3.2695 73.1444 104.989 181.457 181.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000512 1024 430 840 33120 1.44666 1.6673 32.5299 52.4168 88.1323 88.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 380 3.2e-05 512 120 150 112640 71.4014 13.3734 21.657 419.328 526.01 526.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 3.2e-05 512 280 765 440320 40.3204 13.379 240.519 419.329 713.781 713.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 0.001024 4096 120 900 14688 3.26685 75.6003 104.912 183.832 183.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000512 1024 430 840 33024 1.44157 1.66093 34.7474 52.3125 90.2351 90.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 15 380 3.2e-05 512 120 150 110592 70.1916 13.1354 23.4188 412.514 519.498 519.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 3.2e-05 512 280 765 430080 39.9286 13.1288 251.685 412.508 717.49 717.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 0.001024 4096 120 900 14700 3.26525 75.86 105.01 184.187 184.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000512 1024 430 840 33000 1.45331 1.65888 34.3065 52.3444 89.834 89.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 15 380 3.2e-05 512 120 150 102400 71.1394 13.1675 21.265 412.568 518.378 518.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 3.2e-05 512 280 765 422400 40.7859 13.168 244.38 412.562 711.135 711.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 0.001024 4096 120 900 14672 3.26144 75.9511 104.819 184.083 184.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000512 1024 430 840 32928 1.44282 1.65549 34.5888 52.2448 90.0022 90.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 28 15 380 3.2e-05 512 120 150 100352 71.4302 13.185 19.7084 413.531 518.094 518.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 3.2e-05 512 280 765 430080 40.2139 13.1879 250.113 413.516 717.275 717.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 0.001024 4096 120 900 14640 3.25904 75.369 104.705 183.388 183.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000512 1024 430 840 33120 1.45078 1.66339 34.0514 52.4373 89.6753 89.7534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 3.2e-05 512 120 150 107520 70.6526 13.1586 19.3853 412.189 515.625 515.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 3.2e-05 512 280 765 430080 40.0337 13.1606 245.117 412.185 710.739 710.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 0.001024 4096 120 900 14592 3.25632 71.7118 104.579 179.599 179.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000512 1024 430 840 33024 1.45059 1.67322 32.5381 52.5409 88.2713 88.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 3.2e-05 512 120 150 114688 70.8506 13.3366 19.5127 418.08 522.017 522.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 3.2e-05 512 280 765 425984 41.3989 13.3345 232.981 418.072 706.027 706.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 0.001024 4096 120 900 14592 3.26269 78.7614 104.927 187.005 187.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000512 1024 430 840 33024 1.44714 1.66912 38.2263 52.4795 93.8952 93.9746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 3.2e-05 512 120 150 98304 71.2873 13.1268 14.3043 412.622 511.582 511.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 3.2e-05 512 280 765 417792 41.1632 13.133 268.923 412.628 736.094 736.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 0.001024 4096 120 900 14600 3.27046 81.3284 105.039 189.692 189.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000512 1024 430 840 32800 1.44976 1.66608 38.0703 52.4841 93.7404 93.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 3.2e-05 512 120 150 102400 71.1594 13.1634 14.998 412.635 512.196 512.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 3.2e-05 512 280 765 409600 42.0333 13.1657 266.798 412.623 734.868 735.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 0.001024 4096 120 900 14336 3.23757 75.7666 103.794 182.85 182.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.000512 1024 430 840 32256 1.43974 1.6551 34.0319 51.9687 89.1672 89.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 3.2e-05 512 120 150 98304 72.4136 13.3284 13.2761 417.798 517.051 517.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 3.2e-05 512 280 765 425984 41.3979 13.333 249.195 417.759 721.927 722.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 670 0.001024 4096 120 900 14752 3.264 60.722 104.93 168.968 169.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 0.000512 1024 430 840 33152 1.44794 1.67194 25.7883 52.4954 81.4739 81.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 380 3.2e-05 512 120 160 122880 70.1125 13.3272 26.792 418.018 528.486 528.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 3.2e-05 512 280 760 434176 40.7144 13.3244 191.974 418.012 664.265 664.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 670 0.001024 4096 120 900 14760 3.27018 65.321 104.988 173.631 173.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.000512 1024 430 840 33120 1.45203 1.66634 29.2225 52.4689 84.8782 84.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 380 3.2e-05 512 120 160 128000 70.0116 13.3857 28.774 419.304 531.717 531.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 3.2e-05 512 280 760 435200 40.885 13.3818 217.846 419.349 691.705 691.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 0.001024 4096 120 900 14736 3.26509 63.7968 104.898 172.014 172.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000512 1024 430 840 33120 1.44947 1.66835 27.2675 52.5024 82.96 83.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 380 3.2e-05 512 120 160 122880 69.6791 13.3049 24.1161 416.536 523.878 524.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 3.2e-05 512 280 760 430080 40.823 13.3023 199.035 416.611 670.013 670.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 0.001024 4096 120 900 14728 3.26246 64.4976 104.918 172.732 172.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000512 1024 430 840 33152 1.45597 1.66912 28.0774 52.518 83.7983 83.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 380 3.2e-05 512 120 160 121856 70.4804 13.382 25.7806 418.671 528.554 528.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 3.2e-05 512 280 760 430080 41.2868 13.377 205.367 418.67 678.947 679.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 0.001024 4096 120 900 14720 3.26042 65.2554 104.924 173.495 173.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000512 1024 430 840 33024 1.44758 1.6673 28.1386 52.4547 83.779 83.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 380 3.2e-05 512 120 160 122880 70.1013 13.3284 23.6263 418.047 525.349 525.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 3.2e-05 512 280 760 434176 40.7025 13.3273 205.025 418.065 677.37 677.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 0.001024 4096 120 900 14688 3.26256 75.8431 104.699 183.856 183.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000512 1024 430 840 32976 1.44998 1.65907 35.1896 52.3639 90.735 90.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 380 3.2e-05 512 120 160 119808 69.6294 13.2137 26.7421 414.206 524.032 524.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 3.2e-05 512 280 760 423936 40.9591 13.2201 252.052 414.213 720.68 720.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 0.001024 4096 120 900 14544 3.25018 57.4908 104.291 165.087 165.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000512 1024 430 840 32832 1.44794 1.67133 24.6329 52.4534 80.2785 80.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 380 3.2e-05 512 120 160 110592 69.3212 13.0458 26.1392 408.029 516.77 516.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 3.2e-05 512 280 760 405504 41.5632 13.046 168.802 408.028 631.688 631.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 0.001024 4096 120 900 14720 3.26861 75.434 105.01 183.765 183.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000512 1024 430 840 32960 1.44589 1.66685 33.5835 52.425 89.1941 89.2695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 20 380 3.2e-05 512 120 160 122880 70.3962 13.3781 25.5588 419.414 528.99 529.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 3.2e-05 512 280 760 430080 41.2617 13.37 245.221 419.413 719.513 719.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 0.001024 4096 120 900 14560 3.2543 56.1338 104.584 164.026 164.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000512 1024 430 840 32640 1.44346 1.66128 23.6429 52.32 79.1398 79.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 380 3.2e-05 512 120 160 102400 71.014 13.1236 22.5089 412.598 519.487 519.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 3.2e-05 512 280 760 409600 41.8961 13.1338 164.889 412.604 632.767 632.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 0.001024 4096 120 900 14688 3.26656 71.8825 104.841 180.042 180.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000512 1024 430 840 32832 1.44109 1.66144 31.4448 52.2815 86.9006 86.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 20 380 3.2e-05 512 120 160 110592 70.1813 13.1262 19.8795 412.234 515.661 515.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 3.2e-05 512 280 760 417792 41.1259 13.1333 223.53 412.23 690.261 690.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 0.001024 4096 120 900 14592 3.26451 53.205 104.841 161.364 161.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000512 1024 430 840 32640 1.44749 1.668 22.6292 52.4104 78.2237 78.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 380 3.2e-05 512 120 160 98304 71.3339 13.1292 17.7349 412.303 514.738 514.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 3.2e-05 512 280 760 417792 41.1451 13.1323 161.354 412.298 628.169 628.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 0.001024 4096 120 900 14700 3.26778 73.5252 104.907 181.753 181.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000512 1024 430 840 33000 1.45027 1.65626 33.1084 52.2987 88.5838 88.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 20 380 3.2e-05 512 120 160 115200 69.8483 13.1628 20.7872 412.168 516.207 516.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 3.2e-05 512 280 760 422400 40.7953 13.1604 235.585 412.164 701.94 702.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 0.001024 4096 120 900 14600 3.26813 54.8598 104.995 163.177 163.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000512 1024 430 840 32800 1.45402 1.66109 23.4933 52.4741 79.1554 79.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 20 380 3.2e-05 512 120 160 102400 71.1644 13.1686 18.4012 412.584 515.558 515.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 3.2e-05 512 280 760 409600 41.9993 13.1633 162.359 412.579 630.339 630.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 0.001024 4096 120 900 14672 3.26246 86.5748 104.826 194.715 194.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000512 1024 430 840 32928 1.44048 1.65683 42.385 52.2456 97.8017 97.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 3.2e-05 512 120 160 114688 70.0766 13.1809 29.8868 413.543 526.935 527.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 3.2e-05 512 280 760 415744 41.5602 13.1825 297.314 413.549 765.852 766.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 0.001024 4096 120 900 14560 3.26042 62.3494 104.917 170.578 170.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000512 1024 430 840 32704 1.43779 1.65184 27.5254 52.14 82.8262 82.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 28 20 380 3.2e-05 512 120 160 86016 70.8138 13.0417 23.8046 404.353 512.248 512.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 3.2e-05 512 280 760 401408 41.1866 13.0375 189.126 404.354 647.945 648.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 0.001024 4096 120 900 14640 3.26042 85.4118 104.704 193.43 193.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000512 1024 430 840 32880 1.44998 1.66502 40.4083 52.439 96.0357 96.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 3.2e-05 512 120 160 107520 70.5923 13.1626 26.5611 412.201 522.757 522.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 3.2e-05 512 280 760 414720 41.4884 13.1612 284.715 412.193 751.803 751.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 0.001024 4096 120 900 14400 3.24912 62.403 104.055 169.759 169.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000512 1024 430 840 32160 1.43958 1.64115 26.9792 51.9474 82.0803 82.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 30 20 380 3.2e-05 512 120 160 92160 71.8962 13.146 23.0054 412.261 520.555 520.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 3.2e-05 512 280 760 399360 42.9328 13.1533 185.492 412.253 654.072 654.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 0.001024 4096 120 900 14592 3.25427 83.3351 104.556 191.201 191.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000512 1024 430 840 33024 1.45139 1.66899 39.2114 52.5222 94.9246 95.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 3.2e-05 512 120 160 114688 70.8627 13.3267 26.9357 417.973 529.335 529.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 3.2e-05 512 280 760 425984 41.4047 13.3356 283.411 417.978 756.377 756.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 0.001024 4096 120 900 14336 3.23562 61.5431 103.88 168.711 168.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.000512 1024 430 840 32256 1.43786 1.64694 26.3272 52.0164 81.5023 81.5803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 32 20 380 3.2e-05 512 120 160 98304 72.4158 13.3247 23.2632 418.111 527.354 527.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 3.2e-05 512 280 760 425984 41.3811 13.3302 190.743 418.104 663.802 663.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 0.001024 4096 120 900 14592 3.26451 75.5937 104.8 183.713 183.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000512 1024 430 840 32640 1.44957 1.66768 33.8975 52.3876 89.477 89.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 3.2e-05 512 120 160 98304 71.3069 13.1308 13.4743 412.13 510.283 510.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 3.2e-05 512 280 760 417792 41.1342 13.1195 240.804 412.132 707.44 707.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 0.001024 4096 120 900 14208 3.24048 54.3114 103.88 161.485 161.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000512 1024 430 840 32256 1.44384 1.65197 23.7486 52.1849 79.101 79.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 3.2e-05 512 120 160 49152 72.9148 12.8253 5.32678 396.214 487.515 487.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 3.2e-05 512 280 760 393216 40.2547 12.8225 161.085 396.22 610.62 610.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 0.001024 4096 120 900 14600 3.26528 77.3083 104.929 185.56 185.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000512 1024 430 840 32800 1.45328 1.66624 35.6786 52.4379 91.3089 91.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 3.2e-05 512 120 160 102400 71.175 13.1615 14.5724 412.305 511.456 511.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 3.2e-05 512 280 760 409600 41.9745 13.1661 248.157 412.299 715.848 716.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 0.001024 4096 120 900 14400 3.26656 58.4255 105.015 166.761 166.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000512 1024 430 840 32000 1.44179 1.65069 24.8269 52.2133 80.2028 80.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 3.2e-05 512 120 160 102400 71.0288 13.1537 10.7169 412.763 507.901 508.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 3.2e-05 512 280 760 409600 41.9373 13.1553 179.916 412.755 648.014 648.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 670 0.001024 4096 120 912 14688 3.26861 61.3783 104.899 169.6 169.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 0.000512 1024 430 840 33216 1.44832 1.66848 25.589 52.4833 81.2597 81.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 380 3.2e-05 512 120 168 86016 73.7624 13.3308 19.3497 417.926 524.61 524.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 3.2e-05 512 280 768 434176 40.7101 13.3326 187.989 417.921 660.204 660.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 0.001024 4096 120 912 14680 3.26656 63.5482 104.839 171.707 171.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.000512 1024 430 840 33200 1.45363 1.66771 27.209 52.438 82.8387 82.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 380 3.2e-05 512 120 168 87040 73.9411 13.387 18.2553 419.065 524.902 525.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 3.2e-05 512 280 768 435200 40.9543 13.3848 200.052 419.065 673.709 673.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 0.001024 4096 120 912 14688 3.26957 63.6179 104.986 171.928 171.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000512 1024 430 840 33216 1.44826 1.66678 27.2671 52.4993 82.9578 83.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 380 3.2e-05 512 120 168 79872 73.9847 13.2997 17.3142 416.568 521.409 521.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 3.2e-05 512 280 768 430080 40.7633 13.2936 198.277 416.562 669.141 669.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 670 0.001024 4096 120 912 14592 3.26246 42.7069 104.665 150.688 150.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.000512 1024 430 840 33024 1.44006 1.66829 17.6478 52.2791 73.1088 73.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 380 3.2e-05 512 120 168 73728 73.7653 13.13 15.9823 412.223 515.344 515.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 3.2e-05 512 280 768 417792 41.1608 13.1277 125.032 412.228 591.789 591.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 0.001024 4096 120 912 14672 3.26656 69.6238 104.965 177.909 177.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000512 1024 430 840 33152 1.45731 1.66758 31.6108 52.523 87.3303 87.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 380 3.2e-05 512 120 168 86016 73.9844 13.3816 22.0081 418.719 528.33 528.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 3.2e-05 512 280 768 430080 41.2508 13.3742 228.803 418.713 702.379 702.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 0.001024 4096 120 912 14560 3.26051 47.8986 104.638 155.849 155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000512 1024 430 840 32928 1.44275 1.65446 20.0574 52.2859 75.5113 75.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 380 3.2e-05 512 120 168 71680 74.2133 13.1882 18.529 413.837 520.008 520.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 3.2e-05 512 280 768 415744 41.588 13.1866 140.87 413.834 609.73 609.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 0.001024 4096 120 912 14656 3.26701 68.5567 104.907 176.785 176.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000512 1024 430 840 33152 1.44454 1.66707 30.6708 52.4433 86.2983 86.3742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 380 3.2e-05 512 120 168 81920 74.1738 13.3312 19.0344 417.991 524.772 524.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 3.2e-05 512 280 768 434176 40.6925 13.33 220.991 417.985 693.239 693.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 0.001024 4096 120 912 14592 3.26285 48.4393 104.814 156.569 156.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000512 1024 430 840 33024 1.45066 1.67322 20.4441 52.4897 76.1288 76.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 380 3.2e-05 512 120 168 81920 74.1585 13.33 19.0385 417.661 524.43 524.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 3.2e-05 512 280 768 425984 41.4278 13.3325 143.145 417.662 615.822 616.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 0.001024 4096 120 912 14616 3.26246 73.9443 104.749 182.008 182.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000512 1024 430 840 33120 1.45123 1.66522 33.5427 52.4159 89.1438 89.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 380 3.2e-05 512 120 168 73728 74.1597 13.2114 15.394 414.606 517.61 517.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 3.2e-05 512 280 768 423936 40.9584 13.2107 239.829 414.604 708.841 709.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 0.001024 4096 120 912 14544 3.25882 56.6641 104.749 164.728 164.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000512 1024 430 840 33120 1.45203 1.67008 23.7285 52.5127 79.4353 79.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 380 3.2e-05 512 120 168 55296 74.7487 13.0494 12.1687 408.467 508.675 508.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 3.2e-05 512 280 768 405504 41.5563 13.0482 161.655 408.468 624.969 625.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 0.001024 4096 120 912 14640 3.26528 72.0752 104.843 180.236 180.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000512 1024 430 840 33120 1.44794 1.66506 31.8756 52.3875 87.4465 87.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 24 380 3.2e-05 512 120 168 81920 74.4217 13.3716 15.8179 419.091 522.943 523.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 3.2e-05 512 280 768 430080 41.2504 13.3752 230.796 419.097 704.762 704.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 0.001024 4096 120 912 14560 3.26451 54.4707 104.823 162.616 162.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000512 1024 430 840 32960 1.44269 1.66298 23.0327 52.2731 78.488 78.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 380 3.2e-05 512 120 168 61440 74.8515 13.1328 12.534 412.214 512.968 513.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 3.2e-05 512 280 768 409600 41.8746 13.131 158.824 412.215 626.293 626.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 0.001024 4096 120 912 14592 3.25952 85.3751 104.737 193.424 193.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000512 1024 430 840 33024 1.44438 1.66502 41.2151 52.31 96.7032 96.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 24 380 3.2e-05 512 120 168 73728 73.7816 13.1324 20.4579 412.537 520.149 520.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 3.2e-05 512 280 768 417792 41.0747 13.1318 288.496 412.504 755.447 755.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 0.001024 4096 120 912 14400 3.25005 59.8532 104.117 167.275 167.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000512 1024 430 840 33024 1.44928 1.66934 26.3608 52.3885 81.942 82.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 24 380 3.2e-05 512 120 168 73728 73.8432 13.1306 20.6282 412.192 520.038 520.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 3.2e-05 512 280 768 417792 41.1274 13.1313 187.583 412.158 654.245 654.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 0.001024 4096 120 912 14600 3.26429 84.5223 104.788 192.626 192.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000512 1024 430 840 33000 1.44998 1.65683 40.2328 52.3323 95.7406 95.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 24 380 3.2e-05 512 120 168 76800 73.5554 13.1683 20.9469 412.505 520.41 520.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 3.2e-05 512 280 768 422400 40.834 13.1675 288.313 412.488 755.045 755.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 0.001024 4096 120 912 14400 3.24838 63.396 104.252 170.95 171.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000512 1024 430 840 32800 1.45315 1.66502 27.3276 52.4673 82.983 83.0599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 24 380 3.2e-05 512 120 168 76800 73.5613 13.1614 21.1116 412.548 520.621 520.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 3.2e-05 512 280 768 409600 41.976 13.1617 189.062 412.593 657.028 657.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 0.001024 4096 120 912 14560 3.25674 82.7565 104.649 190.717 190.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000512 1024 430 840 32928 1.44326 1.65437 39.233 52.2918 94.6921 94.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 3.2e-05 512 120 168 71680 74.2237 13.1847 17.5396 413.885 519.074 519.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 3.2e-05 512 280 768 415744 41.5627 13.1848 276.529 413.886 745.408 745.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 0.001024 4096 120 912 14336 3.24083 59.2243 104.04 166.559 166.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.000512 1024 430 840 32704 1.43974 1.64874 26.1529 52.1338 81.4464 81.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 28 24 380 3.2e-05 512 120 168 57344 73.6871 13.0279 13.8022 404.299 505.063 505.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 3.2e-05 512 280 768 401408 41.174 13.0316 177.658 404.304 636.408 636.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 0.001024 4096 120 912 14520 3.25427 79.0794 104.486 186.874 186.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000512 1024 430 840 33120 1.45085 1.66701 38.6752 52.4797 94.3467 94.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 3.2e-05 512 120 168 76800 73.6084 13.162 17.8484 412.568 517.42 517.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 3.2e-05 512 280 768 414720 41.4847 13.1582 270.143 412.565 737.598 737.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 0.001024 4096 120 912 14400 3.2529 58.3475 104.408 166.065 166.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000512 1024 430 840 32640 1.43914 1.64563 24.6773 51.9564 79.7845 79.8618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 30 24 380 3.2e-05 512 120 168 61440 74.8883 13.1463 14.0365 412.323 514.636 514.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 3.2e-05 512 280 768 399360 42.9631 13.1474 169.067 412.328 637.749 637.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 0.001024 4096 120 912 14592 3.26451 77.4062 104.829 185.553 185.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000512 1024 430 840 33024 1.45222 1.66912 36.8111 52.4846 92.4879 92.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 3.2e-05 512 120 168 81920 74.1599 13.3325 18.0147 417.701 523.449 523.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 3.2e-05 512 280 768 425984 41.4247 13.3305 265.199 417.699 737.901 738.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 0.001024 4096 120 912 14336 3.24845 57.4321 104.209 164.944 165.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.000512 1024 430 840 32256 1.43731 1.6463 24.3464 52.0051 79.5066 79.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 32 24 380 3.2e-05 512 120 168 65536 75.5794 13.3338 14.1937 418.063 521.406 521.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 3.2e-05 512 280 768 425984 41.4097 13.3288 178.244 418.05 651.272 651.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 670 0.001024 4096 120 900 14752 3.26474 66.0667 104.902 174.285 174.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 0.000512 1024 430 850 33088 1.44794 1.66906 29.4756 52.4809 85.1445 85.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 380 3.2e-05 512 120 150 61440 75.964 13.328 14.012 417.914 521.455 521.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 3.2e-05 512 280 775 438272 40.3414 13.3229 221.315 417.918 693.145 693.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 0.001024 4096 120 900 14760 3.26656 61.1471 104.91 169.378 169.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.000512 1024 430 850 33040 1.45203 1.66323 26.435 52.4277 82.0527 82.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 380 3.2e-05 512 120 150 66560 75.7944 13.388 12.8908 418.992 521.308 521.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 3.2e-05 512 280 775 440320 40.4516 13.3913 198.847 418.99 671.922 672.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 670 0.001024 4096 120 900 14720 3.2727 40.4279 104.911 148.663 148.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 0.000512 1024 430 850 32960 1.44627 1.66714 17.4574 52.3884 73.0303 73.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 380 3.2e-05 512 120 150 61440 76.3081 13.3755 11.981 419.022 520.928 521.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 3.2e-05 512 280 775 440320 40.3727 13.375 130.636 419.058 603.692 603.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 0.001024 4096 120 900 14736 3.26051 64.7921 104.925 173.031 173.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000512 1024 430 850 33024 1.44954 1.6695 28.3224 52.514 84.0229 84.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 380 3.2e-05 512 120 150 61440 75.6462 13.2966 12.3998 416.642 518.224 518.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 3.2e-05 512 280 775 436224 40.1786 13.2974 210.654 416.643 681.016 681.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 0.001024 4096 120 900 14688 3.26621 44.1723 104.929 152.421 152.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.000512 1024 430 850 32832 1.4457 1.66278 18.3529 52.3223 73.8564 73.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 380 3.2e-05 512 120 150 49152 76.0299 13.1297 9.99046 412.569 511.954 512.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 3.2e-05 512 280 775 430080 39.9837 13.1245 135.154 412.56 601.071 601.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 0.001024 4096 120 900 14728 3.26304 68.3328 104.828 176.477 176.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000512 1024 430 850 33040 1.45408 1.66845 30.7653 52.4772 86.4371 86.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 380 3.2e-05 512 120 150 64512 75.9179 13.3713 15.0596 418.324 522.92 523.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 3.2e-05 512 280 775 437248 40.5844 13.3801 226.843 418.325 699.385 699.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 0.001024 4096 120 900 14672 3.26387 45.8195 104.912 154.05 154.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.000512 1024 430 850 32704 1.44384 1.65683 19.5043 52.295 74.9723 75.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 380 3.2e-05 512 120 150 57344 75.5682 13.1833 13.4991 413.899 516.389 516.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 3.2e-05 512 280 775 430080 40.2346 13.1862 142.532 413.897 610.1 610.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 0.001024 4096 120 900 14720 3.26256 69.5337 104.927 177.78 177.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000512 1024 430 850 33024 1.44771 1.67158 32.2523 52.4474 87.889 87.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 380 3.2e-05 512 120 150 57344 76.4486 13.3304 12.3035 418.032 520.358 520.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 3.2e-05 512 280 775 434176 40.6915 13.3305 232.257 418.028 704.551 704.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 0.001024 4096 120 900 14592 3.25424 49.2196 104.56 157.086 157.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000512 1024 430 850 33024 1.4511 1.66922 21.4985 52.5271 77.2146 77.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 380 3.2e-05 512 120 150 49152 77.0242 13.3301 10.5648 417.984 519.145 519.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 3.2e-05 512 280 775 425984 41.4166 13.3304 150.418 417.989 623.39 623.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 0.001024 4096 120 900 14688 3.26451 75.0449 104.697 183.063 183.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000512 1024 430 850 32976 1.45203 1.66429 33.8317 52.3761 89.3947 89.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 25 380 3.2e-05 512 120 150 55296 75.9164 13.2222 10.638 414.219 514.23 514.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 3.2e-05 512 280 775 433152 40.0997 13.2157 248.267 414.211 716.037 716.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 0.001024 4096 120 900 14544 3.25107 56.3259 104.391 164.02 164.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000512 1024 430 850 32832 1.44995 1.66717 24.4761 52.5068 80.1733 80.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 380 3.2e-05 512 120 150 36864 76.2256 13.0461 7.5488 408.374 505.441 505.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 3.2e-05 512 280 775 423936 39.8592 13.0499 176.25 408.406 637.809 637.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 0.001024 4096 120 900 14720 3.26701 72.6678 104.989 180.977 181.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000512 1024 430 850 32960 1.44829 1.66122 33.1262 52.4195 88.7293 88.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 25 380 3.2e-05 512 120 150 61440 76.3076 13.3683 11.0334 419.335 520.288 520.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 3.2e-05 512 280 775 440320 40.3001 13.3757 244.885 419.33 718.132 718.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 0.001024 4096 120 900 14560 3.25805 54.1343 104.561 162.005 162.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.000512 1024 430 850 32640 1.44384 1.66317 23.3185 52.3065 78.8048 78.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 380 3.2e-05 512 120 150 40960 76.6423 13.1358 7.82576 412.506 510.357 510.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 3.2e-05 512 280 775 430080 39.945 13.1277 170.114 412.511 635.939 636.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 0.001024 4096 120 900 14688 3.26483 83.238 104.828 191.384 191.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000512 1024 430 850 32832 1.44499 1.66298 40.2363 52.2668 95.6808 95.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 25 380 3.2e-05 512 120 150 49152 76.0094 13.1314 12.3152 412.165 513.857 514.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 3.2e-05 512 280 775 430080 39.9382 13.1277 295.473 412.165 760.946 761.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 670 0.001024 4096 120 900 14592 3.26589 60.4048 104.804 168.529 168.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000512 1024 430 850 32640 1.44678 1.6672 27.0548 52.3893 82.6304 82.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 25 380 3.2e-05 512 120 150 49152 76.0936 13.1334 12.3869 412.141 514 514.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 3.2e-05 512 280 775 417792 41.1247 13.1256 192.155 412.138 658.792 658.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 0.001024 4096 120 900 14700 3.26861 84.4986 104.999 192.819 192.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000512 1024 430 850 32800 1.45123 1.65354 40.0306 52.3397 95.5461 95.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 25 380 3.2e-05 512 120 150 51200 75.9088 13.1889 12.7116 412.506 514.556 514.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 3.2e-05 512 280 775 422400 40.8414 13.1744 289.221 412.516 756 756.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 0.001024 4096 120 900 14600 3.26656 63.2934 104.992 171.604 171.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000512 1024 430 850 32800 1.45446 1.66659 27.326 52.4657 82.9854 83.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 25 380 3.2e-05 512 120 150 51200 75.9869 13.1567 12.7698 412.526 514.681 514.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 3.2e-05 512 280 775 409600 41.9787 13.1622 188.624 412.525 656.538 656.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 0.001024 4096 120 900 14672 3.26042 79.9627 104.823 188.1 188.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.000512 1024 430 850 32704 1.44547 1.65242 38.7995 52.2487 94.2199 94.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 3.2e-05 512 120 150 57344 75.557 13.1864 12.599 413.558 515.141 515.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 3.2e-05 512 280 775 430080 40.2513 13.189 284.172 413.55 751.406 751.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 0.001024 4096 120 900 14560 3.26829 57.6825 104.912 165.914 165.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.000512 1024 430 850 32256 1.43811 1.65274 25.4353 52.137 80.7361 80.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 28 25 380 3.2e-05 512 120 150 28672 76.2153 13.0376 6.42323 404.318 500.229 500.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 3.2e-05 512 280 775 401408 41.1882 13.035 176.192 404.304 634.958 635.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 0.001024 4096 120 900 14640 3.26493 76.8246 104.787 184.932 184.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000512 1024 430 850 32880 1.45184 1.66259 38.0121 52.4759 93.6748 93.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 3.2e-05 512 120 150 46080 76.3638 13.1646 9.83395 412.532 512.137 512.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 3.2e-05 512 280 775 430080 40.0604 13.1643 278.531 412.531 744.527 744.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 0.001024 4096 120 900 14400 3.24957 57.1535 104.04 164.497 164.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000512 1024 430 850 32160 1.43523 1.64454 24.6757 51.9411 79.7663 79.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 30 25 380 3.2e-05 512 120 150 30720 77.9771 13.1502 6.56189 412.206 510.13 510.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 3.2e-05 512 280 775 430080 40.0064 13.1449 184.795 412.215 650.402 650.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 0.001024 4096 120 900 14592 3.25456 78.0396 104.581 185.926 185.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000512 1024 430 850 33024 1.4503 1.6729 36.6981 52.5339 92.4266 92.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 3.2e-05 512 120 150 49152 77.0437 13.3298 9.97482 418.08 518.663 518.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 3.2e-05 512 280 775 425984 41.4204 13.3322 263.346 418.073 736.407 736.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 0.001024 4096 120 900 14336 3.23638 56.594 103.774 163.654 163.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.000512 1024 430 850 32256 1.43661 1.64531 25.1372 51.9538 80.2447 80.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 32 25 380 3.2e-05 512 120 150 32768 78.7521 13.3241 6.22678 417.71 516.248 516.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 3.2e-05 512 280 775 425984 41.3923 13.4826 184.986 417.66 657.761 657.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 670 0.001024 4096 120 896 14784 3.27107 60.2645 104.856 168.446 168.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 0.000512 1024 430 864 33024 1.44998 1.67066 26.1444 52.43 81.7673 81.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 380 3.2e-05 512 120 160 86016 73.775 13.3263 17.8904 417.587 522.818 523.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 3.2e-05 512 280 768 438272 40.3579 13.3285 190.593 417.512 662.037 662.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 670 0.001024 4096 120 896 14720 3.26416 39.4969 104.725 147.539 147.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 0.000512 1024 430 864 32896 1.44794 1.6671 17.1685 52.4103 72.7664 72.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 380 3.2e-05 512 120 160 81920 74.206 13.3249 16.7092 417.668 522.145 522.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 3.2e-05 512 280 768 434176 40.7414 13.3273 122.58 417.671 594.566 594.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 0.001024 4096 120 896 14760 3.26701 61.3274 104.88 169.525 169.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000512 1024 430 864 32960 1.45267 1.66378 26.8647 52.4661 82.5207 82.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 380 3.2e-05 512 120 160 87040 73.9613 13.3816 16.866 419.299 523.748 523.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 3.2e-05 512 280 768 440320 40.4099 13.3878 195.684 419.299 669.024 669.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 670 0.001024 4096 120 896 14720 3.26672 41.429 104.995 149.742 149.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 0.000512 1024 430 864 32800 1.448 1.66733 17.4295 52.3919 73.0099 73.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 380 3.2e-05 512 120 160 81920 74.4534 13.3796 15.9778 419.094 523.138 523.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 3.2e-05 512 280 768 440320 40.3564 13.3693 127.155 419.089 600.212 600.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 0.001024 4096 120 896 14736 3.26544 66.2688 104.714 174.299 174.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000512 1024 430 864 33024 1.44995 1.66896 29.3478 52.468 85.0064 85.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 380 3.2e-05 512 120 160 79872 74.0009 13.2928 17.4204 416.25 521.202 521.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 3.2e-05 512 280 768 436224 40.172 13.2958 210.73 416.244 680.692 680.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 0.001024 4096 120 896 14688 3.26678 43.0572 104.712 151.092 151.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.000512 1024 430 864 32832 1.4456 1.66298 19.1262 52.2692 74.5765 74.6551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 380 3.2e-05 512 120 160 73728 73.7779 13.128 15.9992 412.323 515.466 515.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 3.2e-05 512 280 768 430080 39.9347 13.1297 135.482 412.157 600.94 601.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 0.001024 4096 120 896 14728 3.26186 63.9119 104.708 171.937 171.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.000512 1024 430 864 33040 1.45488 1.66774 29.2987 52.4705 84.966 85.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 380 3.2e-05 512 120 160 86016 73.9368 13.3767 17.1189 418.32 522.992 523.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 3.2e-05 512 280 768 437248 40.5967 13.3758 208.58 418.314 681.115 681.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 0.001024 4096 120 896 14672 3.26506 42.1443 104.808 150.271 150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.000512 1024 430 864 32704 1.44701 1.65478 18.6309 52.3035 74.1065 74.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 380 3.2e-05 512 120 160 71680 74.1813 13.1805 14.2876 413.929 515.815 516.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 3.2e-05 512 280 768 430080 40.2674 13.1912 131.781 413.918 599.406 599.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 0.001024 4096 120 896 14616 3.2624 35.5575 104.815 143.69 143.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.000512 1024 430 864 32592 1.44774 1.64659 15.3295 52.2283 70.7284 70.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 380 3.2e-05 512 120 160 86016 73.9871 13.3775 17.2593 418.789 523.65 523.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 3.2e-05 512 280 768 430080 41.3018 13.3771 109.022 418.79 582.728 582.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 0.001024 4096 120 896 14720 3.26653 66.2064 104.715 174.24 174.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.000512 1024 430 864 32896 1.44675 1.66701 29.4491 52.3993 85.0347 85.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 380 3.2e-05 512 120 160 81920 74.1412 13.3304 15.023 417.63 520.366 520.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 3.2e-05 512 280 768 434176 40.702 13.3302 207.615 417.641 679.538 679.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 0.001024 4096 120 896 14592 3.25731 45.7748 104.467 153.555 153.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.000512 1024 430 864 32768 1.45203 1.66912 19.9429 52.5405 75.677 75.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 380 3.2e-05 512 120 160 81920 74.1816 13.3269 15.0452 418.078 520.872 521.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 3.2e-05 512 280 768 425984 41.4132 13.3322 136.147 418.075 609.214 609.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 0.001024 4096 120 896 14592 3.26451 38.8011 104.728 146.846 146.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.000512 1024 430 864 32640 1.44902 1.66976 16.5782 52.4114 72.1821 72.2574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 380 3.2e-05 512 120 160 73728 73.8526 13.1267 13.5533 412.294 513.067 513.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 3.2e-05 512 280 768 417792 41.1761 13.1319 111.195 412.299 578.04 578.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 0.001024 4096 120 896 14688 3.26134 84.3551 104.668 192.338 192.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.000512 1024 430 864 32832 1.44973 1.6623 42.3219 52.4117 97.9159 97.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 32 380 3.2e-05 512 120 160 73728 74.1517 13.2096 20.5093 414.539 522.644 522.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 3.2e-05 512 280 768 433152 40.0814 13.2202 298.516 414.542 766.602 766.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 0.001024 4096 120 896 14544 3.25427 59.4108 104.195 166.911 166.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.000512 1024 430 864 32832 1.45171 1.66362 26.6672 52.4576 82.3126 82.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 380 3.2e-05 512 120 160 55296 74.7805 13.054 16.3129 408.071 512.451 512.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 3.2e-05 512 280 768 423936 39.8296 13.0519 189.713 408.073 650.907 651.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 0.001024 4096 120 896 14472 3.2505 49.8809 104.277 157.462 157.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.000512 1024 430 864 32400 1.44218 1.63933 21.825 52.0161 76.9971 77.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 380 3.2e-05 512 120 160 55296 74.8258 13.0598 16.0126 408.426 512.558 512.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 3.2e-05 512 280 768 414720 40.7587 13.0724 153.359 408.6 616.026 616.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 0.001024 4096 120 896 14720 3.26464 81.085 104.819 189.219 189.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000512 1024 430 864 32800 1.4448 1.66298 39.1868 52.3823 94.7515 94.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 32 380 3.2e-05 512 120 160 81920 74.4274 13.3755 20.8442 419.086 527.974 528.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 3.2e-05 512 280 768 440320 40.3083 13.3734 285.388 419.08 758.391 758.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 0.001024 4096 120 896 14560 3.25642 61.1308 104.455 168.894 168.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.000512 1024 430 864 32640 1.43978 1.66093 26.7172 52.3098 82.1995 82.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 32 380 3.2e-05 512 120 160 61440 74.822 13.1297 15.1223 412.546 515.863 516.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 3.2e-05 512 280 768 430080 39.9199 13.1338 187.594 412.537 653.43 653.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 0.001024 4096 120 896 14400 3.24579 48.087 104.023 155.408 155.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000512 1024 430 864 32160 1.43706 1.64307 21.9184 51.9881 77.0603 77.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 380 3.2e-05 512 120 160 61440 74.8916 13.1501 16.4937 412.57 517.344 517.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 3.2e-05 512 280 768 430080 39.9732 13.154 158.119 412.571 624.06 624.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 0.001024 4096 120 896 14688 3.26246 75.0521 104.717 183.083 183.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.000512 1024 430 864 32832 1.44384 1.66275 37.2472 52.2687 92.6968 92.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 32 380 3.2e-05 512 120 160 73728 73.8089 13.1318 16.0932 412.161 515.434 515.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 3.2e-05 512 280 768 430080 39.9417 13.1292 262.586 412.155 728.049 728.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 0.001024 4096 120 896 14592 3.26774 55.7893 104.711 163.821 163.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.000512 1024 430 864 32640 1.44589 1.66838 24.2217 52.4028 79.8108 79.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 32 380 3.2e-05 512 120 160 73728 73.8624 13.1277 15.3176 412.225 514.779 514.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 3.2e-05 512 280 768 417792 41.1415 13.131 168.376 412.254 635.153 635.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 0.001024 4096 120 896 14400 3.25552 49.3752 104.297 156.981 157.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.000512 1024 430 864 32256 1.44138 1.66461 21.0075 52.3198 76.5039 76.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 32 380 3.2e-05 512 120 160 36864 73.944 12.8209 8.02211 396.2 491.217 491.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 3.2e-05 512 280 768 405504 39.0954 12.8164 141.896 396.192 591.56 591.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 0.001024 4096 120 896 14700 3.26352 76.8778 104.887 185.083 185.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000512 1024 430 864 32800 1.45245 1.65542 36.7566 52.3385 92.2745 92.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 32 380 3.2e-05 512 120 160 76800 73.5573 13.1707 16.0398 412.514 515.519 515.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 3.2e-05 512 280 768 422400 40.8117 15.9724 256.718 412.514 726.265 726.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 0.001024 4096 120 896 14600 3.26499 57.7236 104.903 165.943 166.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000512 1024 430 864 32800 1.45408 1.6649 25.6197 52.4797 81.2899 81.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 32 380 3.2e-05 512 120 160 76800 73.5607 13.1563 15.936 412.63 515.52 515.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 3.2e-05 512 280 768 409600 41.9822 13.1584 173.3 412.632 641.312 641.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 0.001024 4096 120 896 14400 3.25149 49.5043 104.26 157.07 157.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000512 1024 430 864 32400 1.44608 1.64611 21.16 52.0279 76.3524 76.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 25 32 380 3.2e-05 512 120 160 76800 73.5882 13.1653 16.2588 412.312 515.569 515.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 3.2e-05 512 280 768 422400 40.8822 13.1706 149.051 412.313 615.664 615.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 0.001024 4096 120 896 14672 3.26112 74.1544 104.712 182.184 182.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.000512 1024 430 864 32704 1.44371 1.65683 35.4203 52.2436 90.8369 90.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 3.2e-05 512 120 160 71680 74.2415 13.187 13.7676 413.532 514.973 515.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 3.2e-05 512 280 768 430080 40.2146 13.1859 251.718 413.536 718.907 719.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 0.001024 4096 120 896 14560 3.26067 55.2268 104.813 163.354 163.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.000512 1024 430 864 32256 1.43712 1.64976 24.5716 52.1479 79.8793 79.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 28 32 380 3.2e-05 512 120 160 57344 73.7018 13.0344 10.9606 404.396 502.332 502.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 3.2e-05 512 280 768 401408 41.1881 13.0396 164.431 404.394 623.295 623.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 0.001024 4096 120 896 14448 3.25955 47.3494 104.795 155.458 155.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.000512 1024 430 864 32256 1.4377 1.6425 20.4752 51.9893 75.6156 75.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 28 32 380 3.2e-05 512 120 160 43008 75.0806 13.0437 8.5343 404.416 501.307 501.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 3.2e-05 512 280 768 387072 42.5579 13.0387 132.033 404.41 592.279 592.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 0.001024 4096 120 896 14640 3.25888 75.9366 104.601 183.848 183.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000512 1024 430 864 32880 1.45056 1.66602 34.9919 52.441 90.6211 90.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 3.2e-05 512 120 160 76800 73.5838 13.1593 14.3455 412.254 513.584 513.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 3.2e-05 512 280 768 430080 40.0573 13.1584 244.891 412.241 710.59 710.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 0.001024 4096 120 896 14400 3.24352 55.7998 103.95 163.047 163.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000512 1024 430 864 32160 1.43747 1.64566 24.8102 51.9514 79.9151 79.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 3.2e-05 512 120 160 61440 74.8835 13.1482 10.9115 412.284 511.47 511.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 3.2e-05 512 280 768 430080 39.9961 13.1448 177.607 412.292 643.291 643.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 0.001024 4096 120 896 14400 3.25856 48.257 104.659 156.229 156.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.000512 1024 430 864 31680 1.43974 1.63226 20.3551 51.8269 75.3259 75.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 30 32 380 3.2e-05 512 120 160 46080 74.5534 13.0416 8.61728 402.493 498.941 499.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 3.2e-05 512 280 768 414720 39.5924 13.0441 142.223 402.338 597.432 597.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 0.001024 4096 120 896 14592 3.25632 73.3229 105.387 182.019 182.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.000512 1024 430 864 32768 1.45002 1.66778 35.2156 52.9942 91.4016 91.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 3.2e-05 512 120 160 81920 74.1687 13.3244 14.6171 421.769 524.12 524.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 3.2e-05 512 280 768 425984 41.411 13.3284 246.285 421.761 723.023 723.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 0.001024 4096 120 896 14336 3.23994 57.9844 103.77 165.045 165.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.000512 1024 430 864 32256 1.43818 1.65069 23.8471 52.0113 79.02 79.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 3.2e-05 512 120 160 65536 75.5655 13.3339 11.0862 418.115 518.332 518.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 3.2e-05 512 280 768 425984 41.3992 13.3318 168.716 418.108 641.8 641.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 0.001024 4096 120 896 14208 3.23853 48.4402 103.779 155.513 155.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.000512 1024 430 864 32256 1.44032 1.65274 21.3906 52.1917 76.7467 76.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 32 32 380 3.2e-05 512 120 160 49152 72.9156 12.8275 8.76646 396.253 491.004 491.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 3.2e-05 512 280 768 393216 40.2713 12.8184 138.636 396.252 588.215 588.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 670 0.001024 4096 120 920 14656 3.27008 61.9083 104.963 170.196 170.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 0.000512 1024 430 840 32960 1.44694 1.66912 26.3839 52.4855 82.0553 82.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 380 3.2e-05 512 120 160 73728 74.9262 13.3325 16.0919 417.967 522.555 522.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 3.2e-05 512 280 760 425984 41.4024 13.3243 192.058 417.963 664.993 665.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 670 0.001024 4096 120 920 14592 3.26451 41.761 104.793 149.873 149.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 0.000512 1024 430 840 32896 1.44998 1.66435 17.07 52.4516 72.7068 72.7859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 380 3.2e-05 512 120 160 73728 74.9807 13.3274 15.9013 418.284 523.031 523.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 3.2e-05 512 280 760 425984 41.4333 13.325 124.747 417.999 597.744 597.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 0.001024 4096 120 920 14640 3.26656 66.7351 104.924 174.98 175.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.000512 1024 430 840 32960 1.45203 1.66707 30.144 52.4773 85.8124 85.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 380 3.2e-05 512 120 160 76800 74.9904 13.3857 17.12 419.352 525.086 525.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 3.2e-05 512 280 760 430080 41.294 13.3846 220.327 419.353 694.605 694.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 670 0.001024 4096 120 920 14560 3.26061 46.1619 104.623 154.096 154.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 0.000512 1024 430 840 32800 1.44714 1.66211 19.5039 52.3785 75.0628 75.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 380 3.2e-05 512 120 160 71680 75.1772 13.3702 16.103 419.029 523.922 524.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 3.2e-05 512 280 760 430080 41.2749 13.374 142.783 419.027 616.698 616.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 670 0.001024 4096 120 920 14520 3.26042 38.5823 104.704 146.598 146.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 0.000512 1024 430 840 32880 1.45085 1.66493 16.1709 52.4777 71.8377 71.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 380 3.2e-05 512 120 160 61440 74.9937 13.1617 13.6622 412.525 514.583 514.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 3.2e-05 512 280 760 414720 41.5371 13.1647 113.771 412.524 581.231 581.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 0.001024 4096 120 920 14640 3.2703 65.5899 104.879 173.79 173.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.000512 1024 430 840 32928 1.44995 1.6695 27.7269 52.4657 83.3862 83.4642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 380 3.2e-05 512 120 160 73728 74.5664 13.2924 15.0212 416.247 519.37 519.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 3.2e-05 512 280 760 423936 41.29 13.2977 200.538 416.253 671.626 671.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 0.001024 4096 120 920 14592 3.26883 42.9973 104.974 151.294 151.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.000512 1024 430 840 32640 1.44384 1.66362 18.3339 52.3262 73.8402 73.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 380 3.2e-05 512 120 160 61440 74.8371 13.1226 12.5784 412.558 513.339 513.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 3.2e-05 512 280 760 417792 41.138 13.1297 130.206 412.54 597.258 597.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 0.001024 4096 120 920 14544 3.27066 36.0699 104.963 144.362 144.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 0.000512 1024 430 840 32832 1.44989 1.66758 15.3081 52.5112 71.0084 71.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 380 3.2e-05 512 120 160 55296 74.7486 13.0483 11.3226 408.42 507.773 507.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 3.2e-05 512 280 760 405504 41.551 13.0539 105.187 408.42 568.453 568.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 0.001024 4096 120 920 14616 3.26608 81.7227 104.876 189.918 189.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.000512 1024 430 840 32928 1.45427 1.66749 40.3393 52.5147 96.0493 96.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 380 3.2e-05 512 120 160 71680 75.6096 13.3812 21.902 418.67 529.805 530.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 3.2e-05 512 280 760 430080 41.2525 13.3734 289.853 418.67 763.389 763.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 0.001024 4096 120 920 14560 3.26336 56.3305 104.807 164.454 164.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.000512 1024 430 840 32704 1.44394 1.65536 25.3635 52.2548 80.7889 80.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 380 3.2e-05 512 120 160 57344 75.5815 13.1932 17.8816 413.62 520.514 520.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 3.2e-05 512 280 760 415744 41.547 13.1932 181.445 413.606 650.041 650.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 0.001024 4096 120 920 14448 3.25277 48.6849 104.59 156.58 156.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.000512 1024 430 840 32592 1.44922 1.64848 20.5615 52.2237 75.9534 76.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 380 3.2e-05 512 120 160 64512 75.918 13.3797 20.4184 418.805 528.76 528.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 3.2e-05 512 280 760 430080 41.2295 13.3733 153.066 418.8 626.718 626.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 0.001024 4096 120 920 14592 3.26451 79.6772 104.712 187.708 187.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.000512 1024 430 840 32896 1.44579 1.6688 37.6944 52.4049 93.2878 93.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 380 3.2e-05 512 120 160 73728 74.9836 13.3302 19.2135 417.692 525.464 525.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 3.2e-05 512 280 760 425984 41.3844 13.3336 268.025 417.684 740.679 740.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 0.001024 4096 120 920 14464 3.25664 55.5497 104.36 163.221 163.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.000512 1024 430 840 32768 1.45408 1.67322 24.2201 52.482 79.902 79.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 380 3.2e-05 512 120 160 65536 75.5523 13.3362 18.2652 417.673 525.064 525.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 3.2e-05 512 280 760 425984 41.4044 13.3313 174.528 417.67 647.177 647.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 0.001024 4096 120 920 14400 3.2575 45.1174 104.426 152.853 152.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.000512 1024 430 840 32640 1.4472 1.66784 19.4765 52.4329 75.0946 75.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 380 3.2e-05 512 120 160 49152 76.066 13.1303 13.7663 412.494 515.691 515.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 3.2e-05 512 280 760 417792 41.1355 13.129 137.671 412.494 604.663 604.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 0.001024 4096 120 920 14616 3.27194 78.9887 104.873 187.187 187.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.000512 1024 430 840 32832 1.45197 1.66307 38.3162 52.3644 93.8652 93.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 40 380 3.2e-05 512 120 160 64512 75.0063 13.2152 15.9217 414.196 518.576 518.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 3.2e-05 512 280 760 423936 40.9547 13.2147 275.701 414.192 744.306 744.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 0.001024 4096 120 920 14544 3.27267 59.6115 104.948 167.883 167.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.000512 1024 430 840 32832 1.45408 1.66906 25.3054 52.5021 81.0022 81.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 380 3.2e-05 512 120 160 55296 74.7653 13.0465 13.1791 408.389 509.612 509.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 3.2e-05 512 280 760 405504 41.5604 13.0488 174.019 408.389 637.25 637.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 0.001024 4096 120 920 14472 3.26861 52.6765 104.948 160.946 161.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.000512 1024 430 840 32400 1.44006 1.64224 22.0463 52.0151 77.2149 77.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 380 3.2e-05 512 120 160 55296 74.78 13.0611 14.2565 408.413 510.753 510.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 3.2e-05 512 280 760 414720 40.7478 13.0631 155.855 408.428 618.327 618.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 0.001024 4096 120 920 14400 3.27066 46.4036 104.974 154.699 154.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.000512 1024 430 840 32256 1.44259 1.66186 19.3217 52.3204 74.8168 74.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 380 3.2e-05 512 120 160 36864 73.9585 12.8102 9.62627 396.193 492.833 493.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 3.2e-05 512 280 760 368640 42.534 12.8128 124.202 396.191 576.012 576.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 0.001024 4096 120 920 14560 3.26682 77.7401 104.625 185.685 185.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.000512 1024 430 840 32800 1.44618 1.66294 36.1574 52.3775 91.717 91.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 40 380 3.2e-05 512 120 160 71680 75.1648 13.3697 16.3116 419.023 524.108 524.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 3.2e-05 512 280 760 430080 41.2628 13.3711 264.851 419.051 738.781 738.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 0.001024 4096 120 920 14400 3.25325 57.296 104.293 164.898 164.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.000512 1024 430 840 32640 1.44403 1.66032 24.4268 52.32 79.9254 80.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 40 380 3.2e-05 512 120 160 61440 74.8233 13.134 13.6194 412.624 514.443 514.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 3.2e-05 512 280 760 409600 41.8815 13.1334 172.667 412.608 640.537 640.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 0.001024 4096 120 920 14400 3.25632 51.7505 104.718 159.779 159.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.000512 1024 430 840 32160 1.43565 1.6425 20.2477 51.9983 75.3948 75.4688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 380 3.2e-05 512 120 160 61440 74.9083 13.1388 14.88 412.661 515.821 516.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 3.2e-05 512 280 760 399360 42.971 13.1469 141.392 412.648 610.394 610.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 0.001024 4096 120 920 14080 3.22643 44.8087 103.417 151.505 151.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.000512 1024 430 840 32000 1.43971 1.64838 19.903 52.0983 75.1637 75.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 380 3.2e-05 512 120 160 40960 76.6404 13.1334 10.0088 412.669 512.695 512.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 3.2e-05 512 280 760 409600 41.9438 13.1256 139.47 412.66 607.443 607.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 0.001024 4096 120 920 14592 3.27059 74.1321 104.878 182.332 182.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.000512 1024 430 840 32640 1.44266 1.6648 33.6253 52.2668 89.0717 89.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 40 380 3.2e-05 512 120 160 61440 74.8267 13.1362 12.3625 412.166 512.736 512.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 3.2e-05 512 280 760 417792 41.109 13.1262 240.858 412.166 707.504 707.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 0.001024 4096 120 920 14400 3.25642 56.0556 104.46 163.827 163.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.000512 1024 430 840 32640 1.44794 1.66912 24.2044 52.4494 79.8387 79.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 40 380 3.2e-05 512 120 160 49152 76.0764 13.135 9.48317 412.625 511.549 511.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 3.2e-05 512 280 760 417792 41.1575 13.1289 172.151 412.625 639.304 639.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 0.001024 4096 120 920 14400 3.27354 47.7431 104.978 156.05 156.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.000512 1024 430 840 32256 1.44384 1.66093 19.7024 52.3184 75.1983 75.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 40 380 3.2e-05 512 120 160 36864 73.9304 12.8184 7.36179 396.2 490.546 490.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 3.2e-05 512 280 760 368640 42.5037 12.8104 126.497 396.201 578.263 578.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 0.001024 4096 120 920 14208 3.25837 44.2018 104.369 151.881 151.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.000512 1024 430 840 32256 1.44384 1.65418 18.6232 52.1482 73.9423 74.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 24 40 380 3.2e-05 512 120 160 0 12.8136 0.012288 395.843 408.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 3.2e-05 512 280 760 393216 40.2506 25.6341 127.158 791.77 985.137 576.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 0.001024 4096 120 920 14500 3.25466 76.7157 104.4 184.421 184.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.000512 1024 430 840 32800 1.45126 1.66144 35.158 52.2957 90.6371 90.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 3.2e-05 512 120 160 64000 74.7835 13.1707 12.405 412.163 512.757 512.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 3.2e-05 512 280 760 409600 41.9912 13.1673 245.294 412.167 712.863 713.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 0.001024 4096 120 920 14400 3.2527 60.7698 104.492 168.567 168.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.000512 1024 430 840 32800 1.45267 1.66826 24.3569 52.4721 80.0195 80.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 40 380 3.2e-05 512 120 160 51200 75.9867 13.1549 9.68618 412.586 511.651 511.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 3.2e-05 512 280 760 409600 42.0085 13.1688 168.863 412.602 636.889 637.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 0.001024 4096 120 920 14100 3.22691 48.6409 103.42 155.342 155.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.000512 1024 430 840 32400 1.44595 1.64317 20.7568 52.0742 75.9958 76.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 25 40 380 3.2e-05 512 120 160 38400 77.0892 13.1728 7.48675 412.65 510.647 510.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 3.2e-05 512 280 760 384000 44.5145 13.1732 136.52 412.646 607.1 607.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 0.001024 4096 120 920 14000 3.2256 45.2708 103.417 151.969 152.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.000512 1024 430 840 32000 1.4457 1.64864 19.0941 52.2079 74.4714 74.5523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 25 40 380 3.2e-05 512 120 160 51200 75.9436 13.1495 9.83034 412.709 511.882 512.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 3.2e-05 512 280 760 409600 41.9795 14.9151 134.707 412.705 604.555 604.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 670 0.001024 4096 120 912 14688 3.2648 66.8197 104.835 174.973 175.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 0.000512 1024 430 864 32896 1.44634 1.67126 29.1589 52.4535 84.8044 84.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 380 3.2e-05 512 120 192 81920 74.1263 13.3271 21.0244 417.686 526.404 526.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 3.2e-05 512 280 768 434176 40.6486 13.3303 208.528 417.671 680.425 680.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 670 0.001024 4096 120 912 14656 3.26912 43.6513 104.822 151.794 151.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 0.000512 1024 430 864 32768 1.44589 1.66938 19.1404 52.3979 74.7235 74.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 380 3.2e-05 512 120 192 81920 74.2196 13.3358 20.9785 417.63 526.407 526.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 3.2e-05 512 280 768 434176 40.7083 13.3285 135.106 417.667 607.052 607.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 670 0.001024 4096 120 912 14592 3.26042 35.9688 104.634 143.918 143.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 0.000512 1024 430 864 32640 1.44589 1.66093 15.7788 52.2635 71.2204 71.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 380 3.2e-05 512 120 192 73728 73.7637 13.1256 19.0729 412.088 518.291 518.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 3.2e-05 512 280 768 417792 41.1218 13.1318 107.314 412.084 573.894 574.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 0.001024 4096 120 912 14680 3.26634 63.6376 104.821 171.777 171.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.000512 1024 430 864 32880 1.45104 1.66502 28.3197 52.4332 83.9419 84.0212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 380 3.2e-05 512 120 192 87040 73.9944 13.3885 20.5265 418.998 527.147 527.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 3.2e-05 512 280 768 435200 40.8628 13.3849 201.189 419.064 674.74 674.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 0.001024 4096 120 912 14640 3.26656 43.007 104.91 151.234 151.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 0.000512 1024 430 864 32800 1.44531 1.6681 18.9088 52.4244 74.5181 74.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 380 3.2e-05 512 120 192 81920 74.4822 13.3709 19.4364 419.381 526.908 527.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 3.2e-05 512 280 768 430080 41.2776 13.3756 131.404 419.418 605.713 605.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 670 0.001024 4096 120 912 14520 3.2575 35.0628 104.4 142.775 142.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 0.000512 1024 430 864 32640 1.45408 1.66269 15.3274 52.4451 70.9629 71.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 380 3.2e-05 512 120 192 76800 73.6263 13.1604 18.1886 412.239 517.456 517.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 3.2e-05 512 280 768 414720 41.523 13.1645 105.386 412.236 572.549 572.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 0.001024 4096 120 912 14688 3.27018 80.171 104.905 188.401 188.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.000512 1024 430 864 32832 1.45142 1.66912 40.3902 52.4668 96.048 96.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 380 3.2e-05 512 120 192 79872 73.9931 13.298 27.8975 416.256 531.68 531.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 3.2e-05 512 280 768 430080 40.7327 13.2992 275.314 416.251 745.847 746.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 0.001024 4096 120 912 14592 3.26042 54.4281 104.648 162.388 162.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.000512 1024 430 864 32640 1.4424 1.66064 25.0815 52.2657 80.5236 80.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 380 3.2e-05 512 120 192 73728 73.782 13.1308 25.5941 412.161 524.911 525.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 3.2e-05 512 280 768 417792 41.0955 13.1264 173.442 412.164 640.062 640.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 0.001024 4096 120 912 14544 3.26323 46.7701 104.736 154.824 154.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.000512 1024 430 864 32544 1.44794 1.66768 20.3401 52.505 76.0345 76.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 380 3.2e-05 512 120 192 55296 74.7727 13.0577 19.5922 408.425 516.089 516.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 3.2e-05 512 280 768 405504 41.5648 13.0526 137.733 408.423 601.019 601.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 670 0.001024 4096 120 912 14400 3.24813 38.394 104.135 145.83 145.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 0.000512 1024 430 864 32640 1.44653 1.66912 17.3848 52.3982 72.9703 73.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 380 3.2e-05 512 120 192 73728 73.8468 13.13 25.6509 412.223 525.093 525.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 3.2e-05 512 280 768 417792 41.1622 13.1295 119.361 412.228 586.124 586.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 0.001024 4096 120 912 14672 3.26899 77.7018 104.867 185.892 185.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.000512 1024 430 864 32816 1.45613 1.66774 37.3652 52.4694 93.0292 93.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 380 3.2e-05 512 120 192 86016 73.9608 13.377 26.0926 418.313 531.982 532.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 3.2e-05 512 280 768 430080 41.2557 13.3742 257.976 418.318 731.166 731.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 0.001024 4096 120 912 14560 3.25632 52.9572 104.565 160.83 160.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.000512 1024 430 864 32480 1.43978 1.65635 23.3047 52.2484 78.7188 78.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 380 3.2e-05 512 120 192 71680 74.1869 13.185 22.1205 413.551 523.289 523.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 3.2e-05 512 280 768 415744 41.5413 13.1826 163.278 413.548 631.799 631.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 0.001024 4096 120 912 14448 3.24835 44.6157 104.242 152.158 152.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.000512 1024 430 864 32256 1.44707 1.64659 19.2097 52.1606 74.5329 74.6107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 380 3.2e-05 512 120 192 86016 73.9856 13.3728 26.6937 418.3 532.591 532.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 3.2e-05 512 280 768 430080 41.2856 13.3763 137.723 418.298 610.92 611.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 0.001024 4096 120 912 14336 3.23933 37.5293 103.933 144.757 144.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.000512 1024 430 864 32256 1.43616 1.64864 17.5614 52.0864 72.805 72.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 380 3.2e-05 512 120 192 57344 73.7065 13.034 17.6516 403.937 508.571 508.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 3.2e-05 512 280 768 401408 41.1851 13.0416 115.855 403.9 574.227 574.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 0.001024 4096 120 912 14656 3.26349 74.6542 104.824 182.793 182.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.000512 1024 430 864 32768 1.44586 1.66589 35.7519 52.3988 91.333 91.4104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 48 380 3.2e-05 512 120 192 81920 74.1664 13.3263 21.2804 417.639 526.651 526.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 3.2e-05 512 280 768 434176 40.6477 13.3316 254.881 417.665 726.768 726.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 0.001024 4096 120 912 14592 3.26352 52.5414 104.918 160.777 160.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.000512 1024 430 864 32768 1.45248 1.67546 23.4505 52.5341 79.1827 79.2597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 380 3.2e-05 512 120 192 81920 74.136 13.3293 22.7482 418.071 528.528 528.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 3.2e-05 512 280 768 425984 41.39 13.3335 161.896 418.078 634.947 635.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 0.001024 4096 120 912 14400 3.24608 43.8849 104.128 151.311 151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.000512 1024 430 864 32640 1.44829 1.6672 19.6347 52.3995 75.2217 75.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 380 3.2e-05 512 120 192 73728 73.861 13.1327 20.496 412.214 519.939 520.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 3.2e-05 512 280 768 417792 41.1825 13.1299 131.955 412.207 598.713 598.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 0.001024 4096 120 912 14336 3.25018 39.5552 104.114 146.971 147.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.000512 1024 430 864 32256 1.43856 1.64845 17.2042 51.9599 72.3234 72.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 380 3.2e-05 512 120 192 65536 75.5435 13.3323 18.2014 417.69 525.01 525.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 3.2e-05 512 280 768 425984 41.4239 13.3226 118.304 417.679 590.97 591.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 0.001024 4096 120 912 14616 3.26051 75.7293 104.745 183.79 183.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.000512 1024 430 864 32688 1.4511 1.65888 34.9403 52.4159 90.5378 90.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 48 380 3.2e-05 512 120 192 73728 74.1279 13.2176 18.1078 414.59 520.283 520.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 3.2e-05 512 280 768 423936 40.9631 13.2158 243.711 414.592 712.719 712.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 0.001024 4096 120 912 14544 3.25837 57.2433 104.641 165.194 165.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.000512 1024 430 864 32544 1.45181 1.66829 24.4538 52.456 80.1022 80.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 48 380 3.2e-05 512 120 192 55296 74.7554 13.0515 13.119 408.036 509.203 509.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 3.2e-05 512 280 768 405504 41.5696 13.0452 163.208 408.049 626.119 626.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 0.001024 4096 120 912 14472 3.26064 48.0215 104.626 155.961 156.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.000512 1024 430 864 31968 1.44138 1.64454 20.644 51.972 75.7738 75.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 48 380 3.2e-05 512 120 192 55296 74.8195 13.068 14.2461 408.041 510.418 510.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 3.2e-05 512 280 768 414720 40.7751 13.068 141.644 408.037 603.772 603.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 0.001024 4096 120 912 14400 3.25866 45.8648 104.739 153.92 153.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.000512 1024 430 864 32256 1.44294 1.66093 20.9998 52.3112 76.4851 76.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 380 3.2e-05 512 120 192 36864 73.9454 12.8129 9.63459 396.152 492.785 492.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 3.2e-05 512 280 768 368640 42.4975 16.0645 125.092 396.144 580.034 580.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 0.001024 4096 120 912 14640 3.2679 76.0095 104.818 184.148 184.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.000512 1024 430 864 32800 1.44432 1.6641 34.8856 52.3762 90.4427 90.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 48 380 3.2e-05 512 120 192 81920 74.4041 13.3734 18.4483 419.008 525.472 525.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 3.2e-05 512 280 768 430080 41.2532 13.3785 243.189 419.008 717.067 717.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 0.001024 4096 120 912 14560 3.26467 56.5419 104.822 164.682 164.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.000512 1024 430 864 32640 1.44589 1.66166 25.0229 52.2733 80.4781 80.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 48 380 3.2e-05 512 120 192 61440 74.8168 13.1304 13.7591 412.214 514.162 514.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 3.2e-05 512 280 768 409600 41.9012 13.1338 166.959 412.215 634.454 634.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 0.001024 4096 120 912 14400 3.25632 47.7622 104.479 155.551 155.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.000512 1024 430 864 32160 1.43648 1.64586 20.3942 51.9908 75.5403 75.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 48 380 3.2e-05 512 120 192 61440 74.8867 13.1502 13.5506 412.611 514.437 514.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 3.2e-05 512 280 768 399360 42.9649 13.1421 135.651 412.609 604.611 604.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 0.001024 4096 120 912 14400 3.2665 45.0305 104.822 153.17 153.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.000512 1024 430 864 32000 1.4377 1.64691 19.2136 52.0603 74.4316 74.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 380 3.2e-05 512 120 192 40960 76.6363 13.1379 10.0669 412.325 512.401 512.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 3.2e-05 512 280 768 409600 41.9248 13.1256 130.247 412.313 597.854 598.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 670 0.001024 4096 120 900 14752 3.26394 66.8017 104.928 175.045 175.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 0.000512 1024 430 850 32832 1.44778 1.66906 30.1922 52.4893 85.8692 85.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 380 3.2e-05 512 120 150 61440 75.9589 13.3278 13.9778 418.001 521.504 521.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 3.2e-05 512 280 800 425984 41.3524 13.3304 219.875 418.014 692.811 692.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 670 0.001024 4096 120 900 14720 3.26451 45.4497 104.914 153.678 153.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 0.000512 1024 430 850 32768 1.44384 1.6671 19.5518 52.4472 75.1835 75.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 380 3.2e-05 512 120 150 57344 76.4636 13.3291 13.0781 417.99 521.094 521.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 3.2e-05 512 280 800 425984 41.4111 13.3248 143.416 417.981 616.372 616.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 670 0.001024 4096 120 900 14688 3.26042 37.7549 104.819 145.89 145.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 0.000512 1024 430 850 32640 1.44384 1.66093 16.1506 52.2696 71.5966 71.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 380 3.2e-05 512 120 150 49152 76.0193 13.1224 11.3235 412.127 512.84 513.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 3.2e-05 512 280 800 417792 41.1269 13.1249 116.19 412.128 582.813 582.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 0.001024 4096 120 900 14760 3.26861 63.7245 105.008 172.054 172.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.000512 1024 430 850 32800 1.45075 1.66464 28.3297 52.4814 83.9986 84.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 380 3.2e-05 512 120 150 61440 76.346 13.3819 12.2542 419.394 521.613 521.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 3.2e-05 512 280 800 424960 41.81 13.3878 207.278 419.39 682.106 682.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 0.001024 4096 120 900 14720 3.27194 42.0957 104.885 150.307 150.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 0.000512 1024 430 850 32640 1.44758 1.66688 18.2687 52.3713 73.8267 73.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 380 3.2e-05 512 120 150 61440 76.3097 13.3775 12.305 418.919 521.158 521.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 3.2e-05 512 280 800 419840 42.3351 13.3753 132.378 418.905 607.24 607.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 670 0.001024 4096 120 900 14640 3.26042 35.7381 104.786 143.838 143.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 0.000512 1024 430 850 32640 1.45613 1.66563 15.3645 52.4826 71.0407 71.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 380 3.2e-05 512 120 150 46080 76.3946 13.1584 9.30323 412.531 511.625 511.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 3.2e-05 512 280 800 414720 41.5181 13.1564 109.993 412.521 577.429 577.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 670 0.001024 4096 120 900 14560 3.25632 31.6416 104.48 139.43 139.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 0.000512 1024 430 850 32320 1.4417 1.66035 13.266 52.2778 68.7172 68.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 380 3.2e-05 512 120 150 40960 76.609 13.1338 8.29603 412.207 510.487 510.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 3.2e-05 512 280 800 409600 41.8915 13.1318 93.4158 412.207 560.887 561.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 0.001024 4096 120 900 14736 3.26912 78.678 104.903 186.903 186.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.000512 1024 430 850 32832 1.45174 1.66707 39.2223 52.4985 94.9117 94.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 380 3.2e-05 512 120 150 61440 75.6663 13.2997 18.0058 416.552 523.764 523.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 3.2e-05 512 280 800 423936 41.2724 13.2956 278.057 416.543 749.415 749.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 0.001024 4096 120 900 14688 3.26512 53.2753 104.906 161.501 161.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.000512 1024 430 850 32640 1.44794 1.66307 24.2754 52.3027 79.7611 79.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 380 3.2e-05 512 120 150 49152 76.0238 13.1277 14.209 412.454 516.058 516.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 3.2e-05 512 280 800 417792 41.0978 13.1277 175.642 412.448 642.551 642.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 0.001024 4096 120 900 14544 3.25018 44.3577 104.303 151.966 152.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.000512 1024 430 850 32544 1.45203 1.67107 19.9478 52.458 75.6008 75.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 380 3.2e-05 512 120 150 36864 76.2424 13.0519 11.0012 408.055 508.589 508.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 3.2e-05 512 280 800 405504 41.5767 13.0459 140.132 408.048 603.043 603.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 670 0.001024 4096 120 900 14592 3.26458 39.176 104.925 147.422 147.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 0.000512 1024 430 850 32640 1.44989 1.66762 17.1266 52.4497 72.768 72.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 380 3.2e-05 512 120 150 49152 76.1235 13.1333 14.2098 412.621 516.333 516.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 3.2e-05 512 280 800 417792 41.1966 13.1358 122.787 412.613 589.981 590.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 0.001024 4096 120 900 14728 3.26246 74.0633 104.809 182.187 182.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.000512 1024 430 850 32816 1.45242 1.66957 36.0289 52.4641 91.6873 91.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 380 3.2e-05 512 120 150 64512 75.9511 13.3752 16.5646 418.253 524.38 524.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 3.2e-05 512 280 800 422912 41.9288 13.3761 255.269 418.253 729.071 729.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 0.001024 4096 120 900 14672 3.26048 51.4588 104.833 159.604 159.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.000512 1024 430 850 32480 1.44384 1.65274 22.7378 52.2467 78.1526 78.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 380 3.2e-05 512 120 150 57344 75.5562 13.1844 14.9268 413.552 517.458 517.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 3.2e-05 512 280 800 415744 41.5482 13.1891 167.113 413.559 635.649 635.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 0.001024 4096 120 900 14616 3.2624 43.755 104.923 151.993 152.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.000512 1024 430 850 32256 1.44746 1.65069 18.631 52.2242 74.0247 74.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 380 3.2e-05 512 120 150 64512 75.9287 13.3796 17.0088 418.839 525.399 525.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 3.2e-05 512 280 800 408576 43.3414 13.3755 133.329 418.776 609.065 609.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 0.001024 4096 120 900 14560 3.26128 38.1176 104.903 146.332 146.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.000512 1024 430 850 32256 1.44128 1.65331 16.7804 52.1377 72.0815 72.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 380 3.2e-05 512 120 150 28672 76.2248 13.0381 7.5495 404.308 501.36 501.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 3.2e-05 512 280 800 401408 41.1682 13.0376 117.684 404.309 576.437 576.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 0.001024 4096 120 900 14720 3.26861 72.7475 104.921 180.989 181.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.000512 1024 430 850 32768 1.44925 1.66867 35.1895 52.4462 90.8224 90.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 50 380 3.2e-05 512 120 150 57344 76.4648 13.3287 12.5705 418.021 520.628 520.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 3.2e-05 512 280 800 425984 41.3871 13.3326 259.421 418.01 732.392 732.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 0.001024 4096 120 900 14592 3.25507 53.1504 104.569 161.026 161.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.000512 1024 430 850 32768 1.45181 1.67213 23.1419 52.5341 78.8737 78.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 50 380 3.2e-05 512 120 150 49152 77.0287 13.3284 11.6012 418.026 520.222 520.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 3.2e-05 512 280 800 425984 41.4168 13.3352 168.322 418.025 647.221 647.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 0.001024 4096 120 900 14592 3.26336 46.2049 104.801 154.326 154.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.000512 1024 430 850 32640 1.44605 1.66992 19.8739 52.3873 75.4532 75.5334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 380 3.2e-05 512 120 150 49152 76.0933 13.1315 11.6141 412.124 513.206 513.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 3.2e-05 512 280 800 417792 41.1549 13.1404 140.363 412.136 607.041 607.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 0.001024 4096 120 900 14336 3.2335 39.2193 103.879 146.385 146.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.000512 1024 430 850 32256 1.43776 1.64672 17.2684 52.0145 72.4395 72.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 380 3.2e-05 512 120 150 32768 78.7448 13.3263 7.81245 418.112 518.234 518.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 3.2e-05 512 280 800 425984 41.4373 13.3225 125.497 418.12 598.614 598.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 0.001024 4096 120 900 14688 3.26394 77.1855 104.778 185.282 185.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.000512 1024 430 850 32688 1.45203 1.66093 36.3157 52.4047 91.9096 91.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 50 380 3.2e-05 512 120 150 55296 75.9226 13.2157 11.594 414.498 515.473 515.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 3.2e-05 512 280 800 414720 41.8187 13.2164 259.166 414.498 728.944 729.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 0.001024 4096 120 900 14544 3.25114 57.3379 104.309 164.951 165.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.000512 1024 430 850 32544 1.44794 1.66669 25.9522 52.4653 81.6039 81.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 50 380 3.2e-05 512 120 150 36864 76.1966 13.0469 7.45043 408.086 505.019 505.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 3.2e-05 512 280 800 405504 41.5672 13.0445 180.554 408.086 643.492 643.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 0.001024 4096 120 900 14472 3.2463 49.0405 104.308 156.646 156.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.000512 1024 430 850 31968 1.44326 1.64426 21.0094 51.9794 76.1453 76.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 50 380 3.2e-05 512 120 150 27648 77.2839 13.067 6.27091 408.12 504.98 505.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 3.2e-05 512 280 800 387072 43.4289 13.0678 142.838 408.12 607.702 607.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 0.001024 4096 120 900 14400 3.25222 46.5592 104.312 154.179 154.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.000512 1024 430 850 32256 1.44685 1.66138 20.3033 52.2738 75.756 75.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 18 50 380 3.2e-05 512 120 150 0 12.818 0.012288 395.736 408.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 3.2e-05 512 280 800 368640 42.4839 25.6262 129.963 791.559 989.959 581.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 0.001024 4096 120 900 14400 3.26026 43.9706 104.776 152.062 152.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.000512 1024 430 850 31680 1.44195 1.63235 18.6314 51.8256 73.6037 73.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 18 50 380 3.2e-05 512 120 150 0 13.0459 0.013984 402.261 415.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 3.2e-05 512 280 800 368640 44.0453 26.0883 118.962 804.611 994.037 578.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 0.001024 4096 120 900 14720 3.27456 74.9973 105.011 183.335 183.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.000512 1024 430 850 32640 1.44742 1.66723 34.9368 52.4256 90.5487 90.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 50 380 3.2e-05 512 120 150 61440 76.3119 13.3748 11.7639 419.411 521.098 521.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 3.2e-05 512 280 800 419840 42.2859 13.3694 251.845 419.414 727.154 727.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 0.001024 4096 120 900 14560 3.25434 58.0076 104.676 165.991 166.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.000512 1024 430 850 32320 1.44557 1.66221 24.2051 52.306 79.6878 79.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 50 380 3.2e-05 512 120 150 40960 76.6068 13.1379 7.66736 412.503 510.158 510.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 3.2e-05 512 280 800 409600 41.8992 13.1275 171.865 412.504 639.627 639.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 0.001024 4096 120 900 14400 3.24608 47.7102 104.137 155.15 155.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.000512 1024 430 850 32160 1.4409 1.64352 20.3202 51.9969 75.4744 75.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 50 380 3.2e-05 512 120 150 30720 77.9619 13.1439 5.75539 412.657 509.761 509.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 3.2e-05 512 280 800 399360 42.9753 13.1447 142.332 412.597 611.287 611.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 0.001024 4096 120 900 14400 3.25594 44.7185 104.502 152.53 152.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.000512 1024 430 850 32000 1.4417 1.64784 18.9011 52.0678 74.1269 74.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 50 380 3.2e-05 512 120 150 40960 76.6114 13.133 8.50006 412.384 510.869 511.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 3.2e-05 512 280 800 409600 41.9158 17.6777 135.274 412.437 607.545 607.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 0.001024 4096 120 900 14400 3.2689 45.2061 104.886 153.413 153.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.000512 1024 430 850 32000 1.44723 1.64794 17.8746 52.1477 73.188 73.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 380 3.2e-05 512 120 150 51200 75.9493 13.1463 10.6168 412.327 512.281 512.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 3.2e-05 512 280 800 409600 41.9755 13.1482 129.275 412.281 596.915 597.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 670 0.001024 4096 120 900 14752 3.26499 63.0927 104.907 171.318 171.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 0.000512 1024 430 840 32960 1.44998 1.66934 27.5519 52.4785 83.2227 83.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 670 0.001024 4096 120 900 14720 3.26246 42.0313 104.824 150.172 150.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 0.000512 1024 430 840 32896 1.44589 1.66912 18.3758 52.4026 73.9664 74.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 670 0.001024 4096 120 900 14688 3.26422 34.9918 104.845 143.154 143.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 0.000512 1024 430 840 32640 1.44589 1.65901 14.7937 52.2812 70.2511 70.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 670 0.001024 4096 120 900 14592 3.25222 31.1902 104.496 138.992 139.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 0.000512 1024 430 840 32768 1.45062 1.67258 13.0184 52.5022 68.7157 68.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 0.001024 4096 120 900 14760 3.26442 78.3352 104.921 186.576 186.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.000512 1024 430 840 32960 1.45421 1.66502 38.8956 52.4329 94.5194 94.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 0.001024 4096 120 900 14720 3.26656 53.0876 104.916 161.324 161.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 0.000512 1024 430 840 32800 1.44522 1.66262 24.2782 52.3817 79.8405 79.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 670 0.001024 4096 120 900 14640 3.26042 44.3977 104.791 152.502 152.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 0.000512 1024 430 840 32880 1.45408 1.66336 19.9583 52.4783 75.6259 75.7026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 670 0.001024 4096 120 900 14560 3.25168 39.048 104.567 146.922 146.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 0.000512 1024 430 840 32640 1.44589 1.66426 16.4934 52.3135 71.9891 72.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 0.001024 4096 120 900 14736 3.26301 74.9448 104.822 183.082 183.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.000512 1024 430 840 32928 1.44656 1.66688 35.7404 52.4625 91.3898 91.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 0.001024 4096 120 900 14688 3.26118 50.9438 104.911 159.173 159.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.000512 1024 430 840 32640 1.44384 1.66154 22.0959 52.314 77.5889 77.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 0.001024 4096 120 900 14544 3.26717 42.9284 104.411 150.66 150.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.000512 1024 430 840 32832 1.45277 1.6679 18.1413 52.5169 73.8504 73.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 0.001024 4096 120 900 14592 3.2809 37.1993 104.924 145.457 145.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.000512 1024 430 840 32640 1.44998 1.67152 16.2312 52.4544 71.8772 71.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 670 0.001024 4096 120 900 14400 3.26294 34.5737 104.141 142.029 142.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 0.000512 1024 430 840 32160 1.43933 1.6457 13.9414 51.9941 69.0934 69.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 0.001024 4096 120 900 14728 3.27965 71.3522 104.83 179.513 179.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.000512 1024 430 840 32928 1.45408 1.67078 34.0011 52.4738 89.6712 89.7491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 0.001024 4096 120 900 14672 3.27648 49.2889 104.823 157.439 157.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.000512 1024 430 840 32704 1.44493 1.65552 21.7493 52.2448 77.1644 77.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 0.001024 4096 120 900 14616 3.27869 42.6435 104.826 150.803 150.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.000512 1024 430 840 32592 1.44998 1.64762 17.9486 52.1748 73.2913 73.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 0.001024 4096 120 900 14560 3.27709 37.1932 104.827 145.354 145.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.000512 1024 430 840 32256 1.43834 1.6529 15.7597 52.1031 71.0292 71.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 0.001024 4096 120 900 14280 3.24621 33.1551 103.629 140.086 140.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.000512 1024 430 840 32480 1.45293 1.66298 13.9917 52.3334 69.5112 69.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 0.001024 4096 120 900 14720 3.2809 70.5905 104.821 178.75 178.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.000512 1024 430 840 32896 1.44784 1.66835 32.1228 52.3986 87.7097 87.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 0.001024 4096 120 900 14592 3.27421 51.7287 104.458 159.514 159.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.000512 1024 430 840 32768 1.45232 1.67005 21.7104 52.4707 77.3789 77.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 0.001024 4096 120 900 14592 3.27661 43.1072 104.926 151.365 151.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.000512 1024 430 840 32640 1.4504 1.66781 17.8634 52.45 73.5041 73.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 0.001024 4096 120 900 14336 3.25286 39.2765 103.77 146.354 146.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.000512 1024 430 840 32256 1.43974 1.64781 16.5034 51.9601 71.6223 71.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 0.001024 4096 120 900 14400 3.26864 35.0479 104.499 142.868 142.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.000512 1024 430 840 32000 1.44013 1.64874 15.0326 52.064 70.2549 70.3337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 670 0.001024 4096 120 896 14784 3.28646 62.2203 104.859 170.417 170.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 0.000512 1024 430 896 32576 1.44451 1.66707 28.5236 52.4266 84.1333 84.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 670 0.001024 4096 120 896 14720 3.2799 41.2142 104.727 149.274 149.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 0.000512 1024 430 896 32512 1.44589 1.66912 18.5482 52.4108 74.1457 74.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 670 0.001024 4096 120 896 14688 3.28054 34.6803 104.713 142.729 142.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 0.000512 1024 430 896 32256 1.44179 1.65888 15.2916 52.2805 70.7438 70.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 670 0.001024 4096 120 896 14592 3.26963 30.518 104.386 138.226 138.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 0.000512 1024 430 896 32512 1.45203 1.67322 13.4919 52.5003 69.19 69.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 0.001024 4096 120 896 14760 3.27773 76.3661 104.886 184.586 184.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.000512 1024 430 896 32560 1.44966 1.66538 39.1494 52.4729 94.8118 94.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 0.001024 4096 120 896 14720 3.28166 50.9861 104.899 159.218 159.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 0.000512 1024 430 896 32480 1.44534 1.66947 24.0891 52.4235 79.6988 79.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 670 0.001024 4096 120 896 14640 3.27466 42.8364 104.663 150.827 150.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 0.000512 1024 430 896 32400 1.45222 1.66352 19.6879 52.4718 75.3485 75.4254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 670 0.001024 4096 120 896 14560 3.2727 37.1815 104.455 144.963 145.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 0.000512 1024 430 896 32320 1.44461 1.66291 16.8944 52.3168 72.3915 72.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 670 0.001024 4096 120 896 14600 3.28006 34.2262 104.9 142.46 142.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 0.000512 1024 430 896 32400 1.45366 1.66362 15.5789 52.4844 71.2498 71.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 0.001024 4096 120 896 14736 3.27885 72.0841 104.718 180.134 180.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.000512 1024 430 896 32544 1.44826 1.668 36.0221 52.4621 91.6735 91.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 0.001024 4096 120 896 14688 3.28134 49.4408 104.723 157.499 157.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.000512 1024 430 896 32256 1.44064 1.66128 22.5203 52.2764 77.9724 78.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 0.001024 4096 120 896 14544 3.2696 40.3188 104.195 147.84 147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.000512 1024 430 896 32256 1.4519 1.67117 18.6084 52.4676 74.2691 74.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 0.001024 4096 120 896 14592 3.28138 36.2868 104.716 144.335 144.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.000512 1024 430 896 32256 1.44803 1.66669 16.5086 52.4076 72.1027 72.1797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 670 0.001024 4096 120 896 14400 3.25632 32.1475 104.041 139.499 139.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 0.000512 1024 430 896 31680 1.43725 1.64496 14.3117 52.0025 69.4664 69.5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 0.001024 4096 120 896 14728 3.2751 69.3887 104.817 177.531 177.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.000512 1024 430 896 32592 1.45456 1.66886 34.0754 52.525 89.7935 89.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 0.001024 4096 120 896 14672 3.2768 46.8731 104.731 154.933 154.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.000512 1024 430 896 32256 1.44384 1.65667 21.5864 52.2553 77.0152 77.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 0.001024 4096 120 896 14616 3.2809 39.2595 104.724 147.317 147.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.000512 1024 430 896 32256 1.44666 1.64944 18.1371 52.1777 73.4832 73.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 0.001024 4096 120 896 14560 3.27827 35.1564 104.711 143.199 143.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.000512 1024 430 896 31808 1.43779 1.64707 16.2073 52.1012 71.4642 71.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 0.001024 4096 120 896 14280 3.24403 31.0211 103.611 137.93 137.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.000512 1024 430 896 31920 1.45194 1.66298 14.223 52.3758 69.788 69.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 0.001024 4096 120 896 14720 3.27955 69.1934 104.815 177.34 177.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.000512 1024 430 896 32512 1.44592 1.66502 33.4048 52.4494 89.0372 89.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 0.001024 4096 120 896 14592 3.27306 50.004 104.454 157.786 157.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.000512 1024 430 896 32512 1.45034 1.67344 22.7879 52.5332 78.5155 78.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 0.001024 4096 120 896 14592 3.27853 42.0552 104.814 150.201 150.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.000512 1024 430 896 32256 1.44669 1.66912 18.5165 52.446 74.1507 74.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 0.001024 4096 120 896 14336 3.25261 37.886 103.672 144.865 144.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.000512 1024 430 896 31744 1.43974 1.64259 17.0081 51.9676 72.1277 72.2039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 0.001024 4096 120 896 14400 3.27389 36.9648 104.395 144.69 144.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.000512 1024 430 896 32000 1.43952 1.65091 15.7314 52.0593 70.9517 71.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 0.001024 4096 120 896 14208 3.25571 34.0447 103.77 141.124 141.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.000512 1024 430 896 31488 1.44618 1.65318 14.8628 52.1849 70.2181 70.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 0.001024 4096 120 896 14800 3.28381 94.6606 104.979 202.979 203.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.000512 1024 430 896 32640 1.46022 1.66912 45.1356 52.5594 100.895 100.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 670 0.001024 4096 120 896 14784 3.29069 66.8516 104.862 175.057 175.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 0.000512 1024 430 896 32576 1.4481 1.67235 32.4081 52.4308 88.0306 88.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 670 0.001024 4096 120 896 14720 3.28285 46.5446 104.73 154.61 154.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 0.000512 1024 430 896 32512 1.44794 1.66938 21.2702 52.417 76.8785 76.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 670 0.001024 4096 120 896 14688 3.28314 38.5283 104.803 146.669 146.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 0.000512 1024 430 896 32256 1.4448 1.66266 16.9115 52.3163 72.4061 72.4853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 670 0.001024 4096 120 896 14592 3.2727 34.0417 104.367 141.736 141.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 0.000512 1024 430 896 32512 1.45203 1.67248 15.604 52.4867 71.2872 71.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 670 0.001024 4096 120 896 14560 3.27158 32.2358 104.471 140.037 140.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 0.000512 1024 430 896 32320 1.45114 1.66093 13.8597 52.3237 69.3665 69.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 670 0.001024 4096 120 896 14592 3.27958 29.082 104.726 137.142 137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 0.000512 1024 430 896 32256 1.44589 1.66707 13.4119 52.4144 69.0096 69.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 670 0.001024 4096 120 896 14560 3.27882 27.6548 104.701 135.689 135.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 0.000512 1024 430 896 31808 1.44118 1.65309 12.6909 52.0992 67.9544 68.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 670 0.001024 4096 120 896 14336 3.25632 25.5795 103.694 132.579 132.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 0.000512 1024 430 896 31744 1.4377 1.64454 11.4444 51.9738 66.5714 66.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 670 0.001024 4096 120 900 14560 3.27734 92.1518 104.929 200.412 200.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.000512 1024 430 840 32256 1.44349 1.64902 42.5088 52.1539 97.826 97.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 670 0.001024 4096 120 896 14560 3.27725 89.8261 104.801 197.959 198.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.000512 1024 430 896 31808 1.43226 1.65181 15.2516 52.1448 70.5493 70.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 670 0.001024 4096 120 900 14280 3.24403 91.1275 103.636 198.061 198.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.000512 1024 430 850 32480 1.45091 1.66093 46.1152 52.3365 101.636 101.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 3.2e-05 512 120 150 35840 76.5665 13.0798 7.29565 408.912 506.095 506.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 940 3.2e-05 512 280 800 394240 42.7472 13.0783 74.9737 408.909 539.947 540.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 670 0.001024 4096 120 912 14280 3.23994 91.802 103.979 199.072 199.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.000512 1024 430 864 32480 1.44992 1.66093 46.9037 52.337 102.422 102.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 3.2e-05 512 120 192 71680 73.4026 13.0764 16.9798 408.923 512.622 512.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 940 3.2e-05 512 280 768 394240 42.7498 13.0715 71.3933 408.921 536.38 536.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 670 0.001024 4096 120 896 14592 3.25837 90.1632 104.376 197.85 197.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.000512 1024 430 864 32768 1.45542 1.67178 44.4785 52.4882 100.169 100.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 3.2e-05 512 120 160 81920 74.1441 13.3351 17.0779 417.686 522.482 522.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 940 3.2e-05 512 280 768 425984 41.4185 13.3328 87.0478 417.682 559.736 559.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 670 0.001024 4096 120 896 13920 3.20435 122.888 102.753 228.9 228.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 0.000512 1024 430 864 31680 1.4399 1.65955 19.0524 52.3172 74.5387 74.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 3.2e-05 512 120 160 61440 74.8495 13.1382 16.3732 412.82 517.419 517.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 940 3.2e-05 512 280 768 430080 39.9548 13.1347 134.712 412.809 600.852 601.042
