Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 12:50:03 2024
| Host         : DariaIsPeach running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              41 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                               Enable Signal                                              |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                          | ap_rst                                            |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage1                                                                  |                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/i_fu_60                                                                               | bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/SR[0] |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/flow_control_loop_pipe_U/E[0]                                                         |                                                   |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                          |                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/E[0] |                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/b_load_reg_4770                                                                       |                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0                                                                  |                                                   |                6 |             17 |         2.83 |
+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


