$version Generated by VerilatedVcd $end
$date Mon Jun  9 10:35:52 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % latch $end
  $var wire  1 $ resetn $end
  $scope module regfile_latch $end
   $var wire 32 & DATA_WIDTH [31:0] $end
   $var wire 32 ' REG_FILE_SIZE [31:0] $end
   $var wire  1 # clk $end
   $var wire  1 % latch $end
   $var wire  1 $ resetn $end
  $upscope $end
 $upscope $end
$enddefinitions $end


