

================================================================
== Vivado HLS Report for 'single_block_AES_encrypt_shift_rows'
================================================================
* Date:           Thu Feb 08 10:04:04 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_Encryption
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------+-----+-----+------------+-------------------------------------+--------------+
|state_4_read   |  in |    8|   ap_none  |             state_4_read            |    scalar    |
|state_5_read   |  in |    8|   ap_none  |             state_5_read            |    scalar    |
|state_6_read   |  in |    8|   ap_none  |             state_6_read            |    scalar    |
|state_7_read   |  in |    8|   ap_none  |             state_7_read            |    scalar    |
|state_8_read   |  in |    8|   ap_none  |             state_8_read            |    scalar    |
|state_9_read   |  in |    8|   ap_none  |             state_9_read            |    scalar    |
|state_10_read  |  in |    8|   ap_none  |            state_10_read            |    scalar    |
|state_11_read  |  in |    8|   ap_none  |            state_11_read            |    scalar    |
|state_12_read  |  in |    8|   ap_none  |            state_12_read            |    scalar    |
|state_13_read  |  in |    8|   ap_none  |            state_13_read            |    scalar    |
|state_14_read  |  in |    8|   ap_none  |            state_14_read            |    scalar    |
|state_15_read  |  in |    8|   ap_none  |            state_15_read            |    scalar    |
|ap_return_0    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_1    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_2    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_3    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_4    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_5    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_6    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_7    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_8    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_9    | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_10   | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
|ap_return_11   | out |    8| ap_ctrl_hs | single_block_AES_encrypt_shift_rows | return value |
+---------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: state_15_read_2 [1/1] 0.00ns
.preheader.preheader.0:0  %state_15_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_15_read)

ST_1: state_14_read11 [1/1] 0.00ns
.preheader.preheader.0:1  %state_14_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_14_read)

ST_1: state_13_read_2 [1/1] 0.00ns
.preheader.preheader.0:2  %state_13_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_13_read)

ST_1: state_12_read_2 [1/1] 0.00ns
.preheader.preheader.0:3  %state_12_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_12_read)

ST_1: state_11_read_2 [1/1] 0.00ns
.preheader.preheader.0:4  %state_11_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_11_read)

ST_1: state_10_read_2 [1/1] 0.00ns
.preheader.preheader.0:5  %state_10_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_10_read)

ST_1: state_9_read_2 [1/1] 0.00ns
.preheader.preheader.0:6  %state_9_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_9_read)

ST_1: state_8_read_2 [1/1] 0.00ns
.preheader.preheader.0:7  %state_8_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_8_read)

ST_1: state_7_read_2 [1/1] 0.00ns
.preheader.preheader.0:8  %state_7_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_7_read)

ST_1: state_6_read_2 [1/1] 0.00ns
.preheader.preheader.0:9  %state_6_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_6_read)

ST_1: state_5_read_2 [1/1] 0.00ns
.preheader.preheader.0:10  %state_5_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_5_read)

ST_1: state_4_read_2 [1/1] 0.00ns
.preheader.preheader.0:11  %state_4_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_4_read)

ST_1: mrv [1/1] 0.00ns
.preheader.preheader.0:12  %mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %state_5_read_2, 0

ST_1: mrv_1 [1/1] 0.00ns
.preheader.preheader.0:13  %mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %state_6_read_2, 1

ST_1: mrv_2 [1/1] 0.00ns
.preheader.preheader.0:14  %mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %state_7_read_2, 2

ST_1: mrv_3 [1/1] 0.00ns
.preheader.preheader.0:15  %mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %state_4_read_2, 3

ST_1: mrv_4 [1/1] 0.00ns
.preheader.preheader.0:16  %mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %state_10_read_2, 4

ST_1: mrv_5 [1/1] 0.00ns
.preheader.preheader.0:17  %mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %state_11_read_2, 5

ST_1: mrv_6 [1/1] 0.00ns
.preheader.preheader.0:18  %mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %state_8_read_2, 6

ST_1: mrv_7 [1/1] 0.00ns
.preheader.preheader.0:19  %mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %state_9_read_2, 7

ST_1: mrv_8 [1/1] 0.00ns
.preheader.preheader.0:20  %mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %state_15_read_2, 8

ST_1: mrv_9 [1/1] 0.00ns
.preheader.preheader.0:21  %mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %state_12_read_2, 9

ST_1: mrv_10 [1/1] 0.00ns
.preheader.preheader.0:22  %mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %state_13_read_2, 10

ST_1: mrv_11 [1/1] 0.00ns
.preheader.preheader.0:23  %mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %state_14_read11, 11

ST_1: stg_26 [1/1] 0.00ns
.preheader.preheader.0:24  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_4_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_5_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_6_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_7_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_15_read_2 (read       ) [ 00]
state_14_read11 (read       ) [ 00]
state_13_read_2 (read       ) [ 00]
state_12_read_2 (read       ) [ 00]
state_11_read_2 (read       ) [ 00]
state_10_read_2 (read       ) [ 00]
state_9_read_2  (read       ) [ 00]
state_8_read_2  (read       ) [ 00]
state_7_read_2  (read       ) [ 00]
state_6_read_2  (read       ) [ 00]
state_5_read_2  (read       ) [ 00]
state_4_read_2  (read       ) [ 00]
mrv             (insertvalue) [ 00]
mrv_1           (insertvalue) [ 00]
mrv_2           (insertvalue) [ 00]
mrv_3           (insertvalue) [ 00]
mrv_4           (insertvalue) [ 00]
mrv_5           (insertvalue) [ 00]
mrv_6           (insertvalue) [ 00]
mrv_7           (insertvalue) [ 00]
mrv_8           (insertvalue) [ 00]
mrv_9           (insertvalue) [ 00]
mrv_10          (insertvalue) [ 00]
mrv_11          (insertvalue) [ 00]
stg_26          (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_4_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_4_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_5_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_5_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_6_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_6_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_7_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_7_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_8_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_8_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_9_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_9_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_10_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_10_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_11_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_11_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_12_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_12_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_13_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_13_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_14_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_14_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_15_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_15_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="state_15_read_2_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_15_read_2/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="state_14_read11_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_14_read11/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="state_13_read_2_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_13_read_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="state_12_read_2_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_12_read_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_11_read_2_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_11_read_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="state_10_read_2_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_10_read_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_9_read_2_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_9_read_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="state_8_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_8_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="state_7_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_7_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="state_6_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_6_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_5_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_5_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="state_4_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_4_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mrv_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="96" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mrv_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="96" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mrv_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="96" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mrv_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="96" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mrv_4_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="96" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mrv_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="96" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mrv_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="96" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="96" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_8_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="96" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_9_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="96" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_10_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="96" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_11_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="96" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="24" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="88" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="82" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="76" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="94" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="58" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="52" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="70" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="64" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="46" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="40" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="2"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: single_block_AES_encrypt_shift_rows : state_4_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_5_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_6_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_7_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_8_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_9_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_10_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_11_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_12_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_13_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_14_read | {1 }
	Port: single_block_AES_encrypt_shift_rows : state_15_read | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		stg_26 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          | state_15_read_2_read_fu_28 |
|          | state_14_read11_read_fu_34 |
|          | state_13_read_2_read_fu_40 |
|          | state_12_read_2_read_fu_46 |
|          | state_11_read_2_read_fu_52 |
|   read   | state_10_read_2_read_fu_58 |
|          |  state_9_read_2_read_fu_64 |
|          |  state_8_read_2_read_fu_70 |
|          |  state_7_read_2_read_fu_76 |
|          |  state_6_read_2_read_fu_82 |
|          |  state_5_read_2_read_fu_88 |
|          |  state_4_read_2_read_fu_94 |
|----------|----------------------------|
|          |         mrv_fu_100         |
|          |        mrv_1_fu_106        |
|          |        mrv_2_fu_112        |
|          |        mrv_3_fu_118        |
|          |        mrv_4_fu_124        |
|insertvalue|        mrv_5_fu_130        |
|          |        mrv_6_fu_136        |
|          |        mrv_7_fu_142        |
|          |        mrv_8_fu_148        |
|          |        mrv_9_fu_154        |
|          |        mrv_10_fu_160       |
|          |        mrv_11_fu_166       |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
