Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 56d1e1cc840740fa8f9a00cfb033a0ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Obj_1_behav xil_defaultlib.Obj_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.obj_1
Built simulation snapshot Obj_1_behav
