Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Sep  3 03:20:56 2025
| Host         : pczmk06 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file semantic_segmentation/output_models/UNet_1S_F4_11_08/hls/Vivado/Vivado_Utilization.rpt -hierarchical
| Design       : project_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                 Instance                                                 |                                                          Module                                                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| project_wrapper                                                                                          |                                                                                                                    (top) |      29137 |      26464 |    1916 |  757 | 20198 |    104 |     74 |    0 |         75 |
|   project_i                                                                                              |                                                                                                                  project |      29137 |      26464 |    1916 |  757 | 20198 |    104 |     74 |    0 |         75 |
|     (project_i)                                                                                          |                                                                                                                  project |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     axi_smc                                                                                              |                                                                                                        project_axi_smc_0 |        555 |        554 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                                project_axi_smc_0_bd_9dc7 |        555 |        554 |       0 |    1 |   683 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                     project_axi_smc_0_clk_map_imp_8N132E |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                     project_axi_smc_0_bd_9dc7_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                         project_axi_smc_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                         project_axi_smc_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                    project_axi_smc_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                    project_axi_smc_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                               project_axi_smc_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                           project_axi_smc_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                           project_axi_smc_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                                project_axi_smc_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                          project_axi_smc_0_m00_exit_pipeline_imp_1S8VIFX |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                         project_axi_smc_0_bd_9dc7_m00e_0 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_exit_v1_0_16_top |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                   project_axi_smc_0_sc_exit_v1_0_16_exit |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                       project_axi_smc_0_bd_9dc7_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                  project_axi_smc_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                          project_axi_smc_0_s00_entry_pipeline_imp_RXBZTQ |        501 |        501 |       0 |    0 |   524 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                       project_axi_smc_0_bd_9dc7_s00mmu_0 |        207 |        207 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |        207 |        207 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                     project_axi_smc_0_sc_mmu_v1_0_14_top |         74 |         74 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               ar_reg_stall                                                                               |                                                           project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         41 |         41 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|               aw_reg_stall                                                                               |                                                         project_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_7 |         39 |         39 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|               gen_endpoint.decerr_slave_inst                                                             |                                                                            project_axi_smc_0_sc_mmu_v1_0_14_decerr_slave |         54 |         54 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                       project_axi_smc_0_bd_9dc7_s00sic_0 |        289 |        289 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |        289 |        289 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                            project_axi_smc_0_sc_si_converter_v1_0_14_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_axilite_conv.axilite_conv_inst                                                         |                                                                   project_axi_smc_0_sc_si_converter_v1_0_14_axilite_conv |        288 |        288 |       0 |    0 |   287 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                        project_axi_smc_0_bd_9dc7_s00tr_0 |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          7 |          7 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                   project_axi_smc_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                           project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder |          3 |          3 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_0_sc_transaction_regulator_v1_0_11_singleorder_6 |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                   project_axi_smc_0_s00_nodes_imp_VDUN7O |         39 |         39 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sarn_0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                    project_axi_smc_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_0_sc_node_v1_0_17_fifo_3 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                             project_axi_smc_0_sc_node_v1_0_17_reg_fifo_4 |          1 |          1 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                         project_axi_smc_0_bd_9dc7_sawn_0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_sbn_0 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          7 |          7 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                   project_axi_smc_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_srn_0 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          5 |          5 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          5 |          5 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized1 |          1 |          1 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                               project_axi_smc_0_sc_util_v1_0_4_counter_0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                          project_axi_smc_0_bd_9dc7_swn_0 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          8 |          8 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                    project_axi_smc_0_sc_node_v1_0_17_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          5 |          5 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                             project_axi_smc_0_sc_node_v1_0_17_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                   project_axi_smc_0_sc_node_v1_0_17_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                   gen_reg_fifo.inst_reg_fifo                                                             |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          5 |          5 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                     (gen_reg_fifo.inst_reg_fifo)                                                         |                                                               project_axi_smc_0_sc_node_v1_0_17_reg_fifo__parameterized2 |          1 |          1 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|                     gen_single_rank.inst_cntr                                                            |                                                                                 project_axi_smc_0_sc_util_v1_0_4_counter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                  project_axi_smc_0_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_1                                                                                            |                                                                                                      project_axi_smc_1_0 |        309 |        152 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|       (axi_smc_1)                                                                                        |                                                                                                      project_axi_smc_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_1_0_bd_bdfb |        309 |        152 |     152 |    5 |   335 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                   project_axi_smc_1_0_clk_map_imp_S4CQJF |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_1_0_bd_bdfb_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_1_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_1_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_1_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_1_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_1_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_1_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_1_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_1_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                        project_axi_smc_1_0_m00_exit_pipeline_imp_17TUR9C |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_1_0_bd_bdfb_m00e_0 |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |         35 |         31 |       0 |    4 |    18 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_exit_v1_0_16_top |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |         27 |         23 |       0 |    4 |    13 |      0 |      0 |    0 |          0 |
|                 (exit_inst)                                                                              |                                                                                 project_axi_smc_1_0_sc_exit_v1_0_16_exit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         26 |         22 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                   (gen_r_cmd_fifo.r_cmd_fifo)                                                            |                                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                   gen_srls[14].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_4 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[15].srl_nx1                                                                   |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_5 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[1].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_6 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[8].srl_nx1                                                                    |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_1_0_bd_bdfb_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_1_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                        project_axi_smc_1_0_s00_entry_pipeline_imp_8KDHMR |         30 |         30 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_1_0_bd_bdfb_s00mmu_0 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_1_0_sc_mmu_v1_0_14_top |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_1_0_bd_bdfb_s00sic_0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_1_0_sc_si_converter_v1_0_14_top |          5 |          5 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_1_0_bd_bdfb_s00tr_0 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                               |                                                         project_axi_smc_1_0_sc_transaction_regulator_v1_0_11_singleorder |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_1_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                 project_axi_smc_1_0_s00_nodes_imp_35UTUH |        234 |         82 |     152 |    0 |   269 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                                    |                                                                                       project_axi_smc_1_0_bd_bdfb_sarn_0 |        113 |         41 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |        113 |         41 |      72 |    0 |   111 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |        110 |         38 |      72 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo |        110 |         38 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |        110 |         38 |      72 |    0 |   104 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_1_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_1_0_xpm_memory_base |         72 |          0 |      72 |    0 |    82 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0_3 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                                     |                                                                                        project_axi_smc_1_0_bd_bdfb_srn_0 |        121 |         41 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |        121 |         41 |      80 |    0 |   158 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_1_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |        117 |         37 |      80 |    0 |   153 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_1_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_1_0_sc_node_v1_0_17_fifo__parameterized0 |        117 |         37 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |        117 |         37 |      80 |    0 |   151 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_1_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_1_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_1_0_xpm_memory_sdpram__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_1_0_xpm_memory_base__parameterized0 |         80 |          0 |      80 |    0 |   129 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_1_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_1_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_1_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     axi_smc_2                                                                                            |                                                                                                      project_axi_smc_2_0 |        378 |        215 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|       (axi_smc_2)                                                                                        |                                                                                                      project_axi_smc_2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                              project_axi_smc_2_0_bd_bd0b |        378 |        215 |     160 |    3 |   390 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                          |                                                                                  project_axi_smc_2_0_clk_map_imp_127NJ49 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                       |                                                                                   project_axi_smc_2_0_bd_bd0b_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                           |                                                                                       project_axi_smc_2_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                       |                                                                                       project_axi_smc_2_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                                    |                                                                                                  project_axi_smc_2_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                                |                                                                                                  project_axi_smc_2_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |                                                                                             project_axi_smc_2_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                        |                                                                                         project_axi_smc_2_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                                    |                                                                                         project_axi_smc_2_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                              |                                                                                              project_axi_smc_2_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                                |                                                                         project_axi_smc_2_0_m00_exit_pipeline_imp_VDMVYQ |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                       |                                                                                       project_axi_smc_2_0_bd_bd0b_m00e_0 |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |         23 |         23 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_exit_v1_0_16_top |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                                  |                                                                                 project_axi_smc_2_0_sc_exit_v1_0_16_exit |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                       |                                                                                     project_axi_smc_2_0_bd_bd0b_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                           |                                                                                project_axi_smc_2_0_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                               |                                                                       project_axi_smc_2_0_s00_entry_pipeline_imp_1V7PTG1 |         67 |         65 |       0 |    2 |    45 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                        |                                                                                     project_axi_smc_2_0_bd_bd0b_s00mmu_0 |         27 |         27 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         27 |         27 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                   project_axi_smc_2_0_sc_mmu_v1_0_14_top |         27 |         27 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                               |                                                                                     project_axi_smc_2_0_bd_bd0b_s00sic_0 |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |         26 |         24 |       0 |    2 |    14 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                          project_axi_smc_2_0_sc_si_converter_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_normal.splitter_inst                                                                   |                                                                     project_axi_smc_2_0_sc_si_converter_v1_0_14_splitter |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo        |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         25 |         23 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                   (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo)    |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         18 |         18 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                   gen_srls[0].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_7 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[6].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_8 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[7].srl_nx1                                                                    |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_srl_rtl_9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                                      |                                                                                      project_axi_smc_2_0_bd_bd0b_s00tr_0 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                 project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                               |                                                         project_axi_smc_2_0_sc_transaction_regulator_v1_0_11_singleorder |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                             |                                                     project_axi_smc_2_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                                     |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                        |                                                                                project_axi_smc_2_0_s00_nodes_imp_1S8P7BF |        277 |        117 |     160 |    0 |   310 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                                    |                                                                                       project_axi_smc_2_0_bd_bd0b_sawn_0 |        112 |         40 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |        112 |         40 |      72 |    0 |   108 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |        109 |         37 |      72 |    0 |   103 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo |        109 |         37 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |        109 |         37 |      72 |    0 |   101 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                                    project_axi_smc_2_0_xpm_memory_sdpram |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                                      project_axi_smc_2_0_xpm_memory_base |         72 |          0 |      72 |    0 |    79 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_6 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_sbn_0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |         38 |         38 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |         34 |         34 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         34 |         34 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                                     |                                                                                        project_axi_smc_2_0_bd_bd0b_swn_0 |        127 |         39 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|             inst                                                                                         |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |        127 |         39 |      88 |    0 |   174 |      0 |      0 |    0 |          0 |
|               (inst)                                                                                     |                                                                  project_axi_smc_2_0_sc_node_v1_0_17_top__parameterized1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |        125 |         37 |      88 |    0 |   169 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                        |                                                           project_axi_smc_2_0_sc_node_v1_0_17_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |                                                                 project_axi_smc_2_0_sc_node_v1_0_17_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |        125 |         37 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                      |                                                       project_axi_smc_2_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |                                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |                                                                             project_axi_smc_2_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |                                                                    project_axi_smc_2_0_xpm_memory_sdpram__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                       xpm_memory_base_inst                                                               |                                                                      project_axi_smc_2_0_xpm_memory_base__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                     gen_wr.inst_wr_addra_p1                                                              |                                                               project_axi_smc_2_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                            |                                                           project_axi_smc_2_0_sc_node_v1_0_17_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                                |                                                                                 project_axi_smc_2_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|     rst_ps8_0_213M                                                                                       |                                                                                                 project_rst_ps8_0_213M_0 |         14 |         13 |       0 |    1 |    61 |      0 |      0 |    0 |          0 |
|       U0                                                                                                 |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |         14 |         13 |       0 |    1 |    61 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                             |                                                                                  project_rst_ps8_0_213M_0_proc_sys_reset |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                          |                                                                                             project_rst_ps8_0_213M_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                                      |                                                                                             project_rst_ps8_0_213M_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |                                                                                        project_rst_ps8_0_213M_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |                                                                                      project_rst_ps8_0_213M_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                              |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                          |                                                                                    project_rst_ps8_0_213M_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                                    |                                                                                         project_rst_ps8_0_213M_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     top_level_0_0                                                                                        |                                                                                                  project_top_level_0_0_0 |      27882 |      25531 |    1604 |  747 | 18729 |    104 |     74 |    0 |         75 |
|       (top_level_0_0)                                                                                    |                                                                                                  project_top_level_0_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                                                      project_top_level_0_0_0_top_level_0 |      27882 |      25531 |    1604 |  747 | 18729 |    104 |     74 |    0 |         75 |
|         (inst)                                                                                           |                                                                                      project_top_level_0_0_0_top_level_0 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|         ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0                         |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |        228 |        228 |       0 |    0 |   192 |      0 |      0 |    0 |          1 |
|           (ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_U0)                     |              project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_16_s |          9 |          9 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42     |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |        120 |        120 |       0 |    0 |   120 |      0 |      0 |    0 |          1 |
|             (grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1_fu_42) |     project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_1 |         97 |         97 |       0 |    0 |   118 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_197 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_mulsub_26ns_16s_46ns_47_4_1_U190                                                         |                                                      project_top_level_0_0_0_top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1_DSP48_0_U                                      |                                              project_top_level_0_0_0_top_level_0_mac_mulsub_26ns_16s_46ns_47_4_1_DSP48_0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50       |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |         99 |         99 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|             (grp_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI_fu_50)   |       project_top_level_0_0_0_top_level_0_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_ap_uint_16_Pipeline_VI |         86 |         86 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_196 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_U0                       |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2 |        624 |        624 |       0 |    0 |   337 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_U0)                   |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2 |         72 |         72 |       0 |    0 |   333 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_191 |        545 |        545 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_192 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_193 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_194 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_195 |          7 |          7 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_s |        615 |        615 |       0 |    0 |   338 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_s |         95 |         95 |       0 |    0 |   333 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_187 |        519 |        519 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_188 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_189 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dflt_2_inputfYi_190 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_U0                         |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6 |        631 |        631 |       0 |    0 |   338 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_U0)                     |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6 |         74 |         74 |       0 |    0 |   332 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_182 |        560 |        560 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_183 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_184 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_185 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_186 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_U0                           |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_s |        584 |        584 |       0 |    0 |   337 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_U0)                       |                project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_s |         38 |         38 |       0 |    0 |   332 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_178 |        546 |        546 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_179 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_180 |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dflt_6_inputBulbW_181 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |        615 |        615 |       0 |    0 |   340 |      8 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s |         41 |         41 |       0 |    0 |   335 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_174 |        570 |        570 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_175 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_176 |          5 |          5 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dflt_s_inputbkb_177 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_U0                         |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s |        631 |        631 |       0 |    0 |   341 |     16 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_U0)                     |              project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s |         97 |         97 |       0 |    0 |   335 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_170 |        531 |        531 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputvdy |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_2_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputvdy_171 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_3_U                                                                                   | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputvdy_172 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dflt_s_inputvdy_173 |          1 |          1 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_U0                      |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s |        644 |        644 |       0 |    0 |   337 |      4 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_U0)                  |           project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s |         42 |         42 |       0 |    0 |   331 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_168 |        602 |        602 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           inputBuf_1_U                                                                                   |     project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     | project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resource_dflt_s_injbC_169 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0                                          |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_s |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           (ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0)                                      |                               project_top_level_0_0_0_top_level_0_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_s |          3 |          3 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_167 |         23 |         23 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0                                     |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s |        218 |        218 |       0 |    0 |   136 |      0 |      1 |    0 |          0 |
|           (DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0)                                 |                          project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s |          1 |          1 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_26         |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         44 |         44 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3_fu_26)     |         project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1947_2_VITIS_LOOP_1948_3 |         20 |         20 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init_166 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_34                           |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |        172 |        172 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|             (grp_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4_fu_34)                       |                           project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_Pipeline_VITIS_LOOP_1961_4 |          6 |          6 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                     |                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_sequential_init |        166 |        166 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |     project_top_level_0_0_0_top_level_0_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_s_inputBuf_RAM_AUTOtde |          1 |          1 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         DuplicateStreams_Batch_262144u_ap_int_16_16_U0                                                   |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_262144u_ap_int_16_16_s |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           (DuplicateStreams_Batch_262144u_ap_int_16_16_U0)                                               |                                        project_top_level_0_0_0_top_level_0_DuplicateStreams_Batch_262144u_ap_int_16_16_s |          2 |          2 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                           project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_165 |         24 |         24 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_1_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |        659 |        649 |      10 |    0 |   448 |      0 |      0 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_1_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1 |        468 |        468 |       0 |    0 |   428 |      0 |      0 |    0 |          0 |
|           conv_layer_6_activations_m_bias_448_U                                                          |       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_1_conv_layer_6_activations_m_bias_448_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_161 |         88 |         88 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                    project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_inputBuf_RAM_AUTO_1R1W_162 |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U295                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_163 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_164 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_2_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       5699 |       5619 |      80 |    0 |  2490 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_2_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2 |       4914 |       4914 |       0 |    0 |  2453 |      0 |      5 |    0 |          4 |
|           conv_layer_0_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_0_activations_m_bias_0_ROM_AUTO_1R |         74 |         74 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_0_activations_m_bias_4_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_0_activations_m_bias_4_ROM_AUTO_1R |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_0_activations_m_bias_7_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_conv_layer_0_activations_m_bias_7_ROM_AUTO_1R |         64 |         64 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_152 |        100 |        100 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_inputBuf_RAM_AUTO_1R1W |        113 |         33 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_17s_15s_32s_32_4_1_U30                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_15s_32s_32_4_1 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_15s_32s_32_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_15s_32s_32_4_1_DSP48_0 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U25                                                              |                                                        project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_160 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U26                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_153 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_159 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U27                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_154 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_158 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U28                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_155 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                            project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_157 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mac_muladd_17s_16s_33s_33_4_1_U29                                                              |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_156 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|             top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0_U                                          |                                                project_top_level_0_0_0_top_level_0_mac_muladd_17s_16s_33s_33_4_1_DSP48_0 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           p_ZL20conv_layer_0_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_2_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_2_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_3_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_3_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_4_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_4_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_4_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_5_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_5_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_6_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_6_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_6_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_7_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_0_weights_7_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_2_p_ZL20conv_layer_0_weights_7_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_3_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       2321 |       2247 |      74 |    0 |  1388 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_3_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3 |       1775 |       1775 |       0 |    0 |  1305 |      0 |     12 |    0 |          0 |
|           conv_layer_1_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_1_activations_m_bias_0_ROM_AUTO_1R |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_1_activations_m_bias_1_ROM_AUTO_1R |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           conv_layer_1_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_conv_layer_1_activations_m_bias_2_ROM_AUTO_1R |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                     project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_124 |         96 |         96 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_inputBuf_RAM_AUTO_1R1W_125 |        107 |         33 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U81                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_126 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_151 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U88                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_127 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_150 |         78 |         78 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U87                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_128 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_149 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_32s_33_4_1_U79                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_129 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_148 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_34_4_1_U84                                                             |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_34_4_1_DSP48_0 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U83                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_130 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_147 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U80                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_131 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_146 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U82                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_145 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U86                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_133 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_144 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U90                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_134 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_143 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U85                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_135 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_142 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U89                                                             |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_136 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_141 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U77                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_137 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U75                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_138 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U76                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_139 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U78                                                                        |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_140 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_1_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_1_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_1_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_1_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_1_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_p_ZL20conv_layer_1_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_4_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       2670 |       2596 |      74 |    0 |  1449 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_4_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4 |       2124 |       2124 |       0 |    0 |  1365 |      0 |     11 |    0 |          1 |
|           conv_layer_5_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_5_activations_m_bias_0_ROM_AUTO_1R |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_5_activations_m_bias_1_ROM_AUTO_1R |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_2_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_5_activations_m_bias_2_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_5_activations_m_bias_3_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_conv_layer_5_activations_m_bias_3_ROM_AUTO_1R |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_98 |         98 |         98 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_3_inputBuf_RAM_AUTO_1R1W |        107 |         33 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U256                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_99 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_123 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_33s_33_4_1_U261                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_33_4_1 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_33s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_33s_33_4_1_DSP48_0 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_16s_34s_34_4_1_U260                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_100 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_122 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U257                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_101 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_121 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U258                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_102 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_120 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U259                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_103 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_119 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U263                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_104 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_118 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U265                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_105 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_117 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U267                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_106 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_116 |         80 |         80 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U262                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_107 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U264                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_108 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_114 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U266                                                            |                                                   project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_109 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                           project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_113 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U253                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_110 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U254                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_111 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U255                                                                       |                                                              project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_5_weights_0_2_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_5_weights_0_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_0_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_5_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_1_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_5_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_2_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_5_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_5_weights_3_3_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_4_p_ZL20conv_layer_5_weights_3_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_5_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |       1604 |       1524 |      80 |    0 |   955 |      0 |      4 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_5_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5 |       1217 |       1217 |       0 |    0 |   873 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_2_activations_m_bias_0_ROM_AUTO_1R |         41 |         41 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           conv_layer_2_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_conv_layer_2_activations_m_bias_1_ROM_AUTO_1R |         44 |         44 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_90 |         93 |         93 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                             project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_inputBuf_RAM_AUTO_1R1W_91 |        114 |         34 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U146                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_92 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_97 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U147                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_93 |         51 |         51 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_96 |         51 |         51 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U144                                                                       |                                                               project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1_94 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U145                                                                       |                                                               project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1_95 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_2_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_2_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_2_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_2_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_2_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_p_ZL20conv_layer_2_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_6_U0                                                                |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |       1303 |       1223 |      80 |    0 |   829 |      0 |      4 |    0 |          4 |
|           (Matrix_Vector_Activate_Batch_6_U0)                                                            |                                                       project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6 |        912 |        912 |       0 |    0 |   744 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_0_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_conv_layer_3_activations_m_bias_0_ROM_AUTO_1R |         14 |         14 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           conv_layer_3_activations_m_bias_1_U                                                            |         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_conv_layer_3_activations_m_bias_1_ROM_AUTO_1R |         17 |         17 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_87 |        105 |        105 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_5_inputBuf_RAM_AUTO_1R1W |        113 |         33 |      80 |    0 |    32 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_32s_33_4_1_U164                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_32s_33_4_1_DSP48_0 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U165                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_88 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_89 |         76 |         76 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_16s_32_1_1_U162                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_16s_32_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16s_16ns_32_1_1_U163                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16s_16ns_32_1_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_3_weights_0_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_3_weights_0_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_0_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_3_weights_0_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_1_0_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_3_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_3_weights_1_1_U                                                               |            project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_6_p_ZL20conv_layer_3_weights_1_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Matrix_Vector_Activate_Batch_Transpose_U0                                                        |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |        724 |        714 |      10 |    0 |   511 |      0 |      1 |    0 |          1 |
|           (Matrix_Vector_Activate_Batch_Transpose_U0)                                                    |                                               project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose |        471 |        471 |       0 |    0 |   461 |      0 |      0 |    0 |          0 |
|           convtranspose_0_activations_m_bias_447_U                                                       |     project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_activations_m_bias_447udo |         20 |         20 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           convtranspose_0_weights_U                                                                      |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_convtranspose_0_weights_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_86 |        144 |        144 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                        project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_Transpose_inputBuf_RAM_AUTO_1R1W |         19 |          9 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_16s_34s_34_4_1_U184                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1 |         72 |         72 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_16s_34s_34_4_1_DSP48_0 |         72 |         72 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         Matrix_Vector_Activate_Batch_U0                                                                  |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       2448 |       2300 |     148 |    0 |  1411 |      0 |     16 |    0 |         16 |
|           (Matrix_Vector_Activate_Batch_U0)                                                              |                                                         project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch |       1798 |       1798 |       0 |    0 |  1329 |      0 |     10 |    0 |          2 |
|           conv_layer_4_activations_m_bias_0_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_0_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_1_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_1_ROM_AUTO_1R |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_2_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           conv_layer_4_activations_m_bias_3_U                                                            |           project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_conv_layer_4_activations_m_bias_3_ROM_AUTO_1R |         13 |         13 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_74 |         93 |         93 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           inputBuf_U                                                                                     |                                  project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_inputBuf_RAM_AUTO_1R1W |        213 |         65 |     148 |    0 |    64 |      0 |      0 |    0 |          0 |
|           mac_muladd_16ns_15s_31s_32_4_1_U211                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_85 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_31s_32_4_1_U214                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_75 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_31s_32_4_1_DSP48_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_32s_33_4_1_U216                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_32s_33_4_1_DSP48_0 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16ns_15s_34s_34_4_1_U215                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16ns_15s_34s_34_4_1_DSP48_0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U212                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_84 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U213                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_76 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_83 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_32s_33_4_1_U221                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_77 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_32s_33_4_1_DSP48_0 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_33_4_1_U220                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_33_4_1_DSP48_0 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_33s_34_4_1_U218                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_33s_34_4_1_DSP48_0 |         79 |         79 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U217                                                            |                                                       project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_82 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U219                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_78 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                            project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_81 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_34s_34_4_1_U222                                                            |                                                    project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_79 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0_U                                         |                                               project_top_level_0_0_0_top_level_0_mac_muladd_16s_16ns_34s_34_4_1_DSP48_0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U209                                                                       |                                                                  project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           mul_16ns_15s_31_1_1_U210                                                                       |                                                               project_top_level_0_0_0_top_level_0_mul_16ns_15s_31_1_1_80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           p_ZL20conv_layer_4_weights_0_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_0_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_1_0_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_1_0_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_1_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_1_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_2_2_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_2_2_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_2_3_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_2_3_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           p_ZL20conv_layer_4_weights_3_1_U                                                               |              project_top_level_0_0_0_top_level_0_Matrix_Vector_Activate_Batch_p_ZL20conv_layer_4_weights_3_1_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|         Mem2Stream_Batch_36864u_128_U0                                                                   |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         47 |         47 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|           (Mem2Stream_Batch_36864u_128_U0)                                                               |                                                        project_top_level_0_0_0_top_level_0_Mem2Stream_Batch_36864u_128_s |         23 |         23 |       0 |    0 |   155 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_73 |         26 |         26 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0                              |                   project_top_level_0_0_0_top_level_0_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |        110 |        110 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           (Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0)                          |                   project_top_level_0_0_0_top_level_0_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_s |         14 |         14 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_72 |         97 |         97 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |         79 |         79 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_s |         26 |         26 |       0 |    0 |    91 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_71 |         53 |         53 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0                                              |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5 |         77 |         77 |       0 |    0 |    87 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0)                                          |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5 |         14 |         14 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_70 |         63 |         63 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0                                                |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_s |         74 |         74 |       0 |    0 |    87 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0)                                            |                                     project_top_level_0_0_0_top_level_0_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_s |         12 |         12 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_69 |         63 |         63 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0                                             |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1 |         77 |         77 |       0 |    0 |   121 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0)                                         |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1 |         25 |         25 |       0 |    0 |   120 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_68 |         52 |         52 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_s |         82 |         82 |       0 |    0 |   121 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_s |         12 |         12 |       0 |    0 |   120 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_67 |         70 |         70 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0                                               |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_s |         88 |         88 |       0 |    0 |   124 |      0 |      0 |    0 |          0 |
|           (SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0)                                           |                                    project_top_level_0_0_0_top_level_0_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_s |         12 |         12 |       0 |    0 |   123 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_66 |         76 |         76 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         Stream2Mem_Batch_4096u_128_U0                                                                    |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         48 |         48 |       0 |    0 |   228 |      0 |      0 |    0 |          0 |
|           (Stream2Mem_Batch_4096u_128_U0)                                                                |                                                         project_top_level_0_0_0_top_level_0_Stream2Mem_Batch_4096u_128_s |         30 |         30 |       0 |    0 |   227 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_65 |         20 |         20 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_32u_36864u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |        131 |        131 |       0 |    0 |   288 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_32u_36864u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_32u_36864u_s |         95 |         95 |       0 |    0 |   286 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_64 |         37 |         37 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_128u_64u_32768u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_64u_32768u_s |        127 |        127 |       0 |    0 |   254 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_128u_64u_32768u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_128u_64u_32768u_s |         95 |         95 |       0 |    0 |   252 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_63 |         33 |         33 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_128u_32768u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |         97 |         97 |       0 |    0 |   291 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_128u_32768u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_128u_32768u_s |          5 |          5 |       0 |    0 |   290 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_62 |         92 |         92 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_32u_65536u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_65536u_s |        105 |        105 |       0 |    0 |    85 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_32u_65536u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_32u_65536u_s |         11 |         11 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                            project_top_level_0_0_0_top_level_0_flow_control_loop_pipe_61 |         94 |         94 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_16u_64u_524288u_U0                                             |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_524288u_s |        110 |        110 |       0 |    0 |   168 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_16u_64u_524288u_U0)                                         |                                  project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_16u_64u_524288u_s |         10 |         10 |       0 |    0 |   167 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_U                                                                       |                                                               project_top_level_0_0_0_top_level_0_flow_control_loop_pipe |        101 |        101 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_32u_16u_32768u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_32768u_s |         79 |         79 |       0 |    0 |   110 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_32u_16u_32768u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_32u_16u_32768u_s |         46 |         46 |       0 |    0 |   108 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_60 |         33 |         33 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0                                            |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_4 |         97 |         97 |       0 |    0 |   176 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0)                                        |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_4 |         61 |         61 |       0 |    0 |   174 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                      project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe_59 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         StreamingDataWidthConverter_Batch_64u_16u_65536u_U0                                              |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_s |         97 |         97 |       0 |    0 |   176 |      0 |      0 |    0 |          0 |
|           (StreamingDataWidthConverter_Batch_64u_16u_65536u_U0)                                          |                                   project_top_level_0_0_0_top_level_0_StreamingDataWidthConverter_Batch_64u_16u_65536u_s |         66 |         66 |       0 |    0 |   174 |      0 |      0 |    0 |          0 |
|           flow_control_loop_delay_pipe_U                                                                 |                                                         project_top_level_0_0_0_top_level_0_flow_control_loop_delay_pipe |         33 |         33 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         calc_in_U                                                                                        |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |         18 |         10 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (calc_in_U)                                                                                    |                                                                        project_top_level_0_0_0_top_level_0_fifo_w16_d8_S |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_58 |          9 |          1 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         concat_0_sdwc_4_stream_U                                                                         |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         52 |         20 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (concat_0_sdwc_4_stream_U)                                                                     |                                                                       project_top_level_0_0_0_top_level_0_fifo_w16_d64_S |         20 |         20 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_57 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_control_s_axi |        158 |        158 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|         convInp_1_U                                                                                      |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |         38 |          6 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_1_U)                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_fifo_w64_d8_S |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_56 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_2_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_0 |         39 |          7 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_2_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_0 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_55 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_3_U                                                                                      |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |         24 |          8 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_3_U)                                                                                  |                                                                        project_top_level_0_0_0_top_level_0_fifo_w32_d8_S |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_54 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_4_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_1 |         25 |          9 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_4_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_1 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_53 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_5_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_2 |         41 |          9 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_5_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_2 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_52 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         convInp_6_U                                                                                      |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |         25 |          9 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_6_U)                                                                                  |                                                                      project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_3 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_51 |         16 |          0 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         convInp_U                                                                                        |                                                                      project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_4 |         19 |         11 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (convInp_U)                                                                                    |                                                                      project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_4 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg_50 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_mem_m_axi_U                                                                   |                                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi |        520 |        486 |       0 |   34 |   905 |      2 |      0 |    0 |          0 |
|           bus_read                                                                                       |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_read |        430 |        430 |       0 |    0 |   731 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             fifo_rctl                                                                                    |                                 project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized1_49 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             rreq_burst_conv                                                                              |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        270 |        270 |       0 |    0 |   447 |      0 |      0 |    0 |          0 |
|               (rreq_burst_conv)                                                                          |                                         project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_burst_converter |        159 |        159 |       0 |    0 |   314 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice |        111 |        111 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|             rs_rdata                                                                                     |                               project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_reg_slice__parameterized0 |        135 |        135 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|           load_unit_0                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |         91 |         57 |       0 |   34 |   174 |      2 |      0 |    0 |          0 |
|             (load_unit_0)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_load |          1 |          1 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             buff_rdata                                                                                   |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         43 |         43 |       0 |    0 |    36 |      2 |      0 |    0 |          0 |
|               (buff_rdata)                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo__parameterized0 |         28 |         28 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_mem |         15 |         15 |       0 |    0 |     8 |      2 |      0 |    0 |          0 |
|             fifo_rreq                                                                                    |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         48 |         14 |       0 |   34 |    72 |      0 |      0 |    0 |          0 |
|               (fifo_rreq)                                                                                |                                                    project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_fifo |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                     project_top_level_0_0_0_top_level_0_conv_layer_0_input_mem_m_axi_srl |         37 |          3 |       0 |   34 |    62 |      0 |      0 |    0 |          0 |
|         conv_layer_0_input_stream_U                                                                      |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         88 |         48 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_input_stream_U)                                                                  |                                                                       project_top_level_0_0_0_top_level_0_fifo_w32_d64_A |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_48 |         57 |         17 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_0_m2s_U                                                                               |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |        179 |         31 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_m2s_U)                                                                           |                                                                      project_top_level_0_0_0_top_level_0_fifo_w128_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_47 |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_0_sdwc_0_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_5 |        178 |         30 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_0_sdwc_0_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_5 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                               project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram_46 |        148 |          0 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         conv_layer_1_sdwc_1_stream_U                                                                     |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_1_sdwc_1_stream_U)                                                                 |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d64_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_45 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_2_conv_layer_3_stream_U                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_6 |         86 |         46 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_2_conv_layer_3_stream_U)                                                           |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_6 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_44 |         56 |         16 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_3_sdwc_3_stream_U                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_7 |         70 |         30 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (conv_layer_3_sdwc_3_stream_U)                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_7 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram_43 |         40 |          0 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         conv_layer_4_conv_layer_5_stream_U                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_8 |        137 |         63 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_4_conv_layer_5_stream_U)                                                           |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_8 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_42 |        106 |         32 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_5_sdwc_5_stream_U                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_9 |        104 |         30 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (conv_layer_5_sdwc_5_stream_U)                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_9 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_41 |         74 |          0 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_mem_m_axi_U                                                                  |                                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi |        623 |        479 |       0 |  144 |  1030 |      2 |      0 |    0 |          0 |
|           bus_write                                                                                      |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_write |        540 |        430 |       0 |  110 |   859 |      0 |      0 |    0 |          0 |
|             (bus_write)                                                                                  |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_write |          6 |          6 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             fifo_burst                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized3 |         25 |         21 |       0 |    4 |    16 |      0 |      0 |    0 |          0 |
|               (fifo_burst)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized3 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized2 |         14 |         10 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|             fifo_resp                                                                                    |                                project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1_39 |         17 |         16 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_resp)                                                                                |                                project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1_39 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                 project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized0_40 |          4 |          3 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             rs_resp                                                                                      |                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             wreq_burst_conv                                                                              |                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_burst_converter |        270 |        270 |       0 |    0 |   443 |      0 |      0 |    0 |          0 |
|               (wreq_burst_conv)                                                                          |                                        project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_burst_converter |        162 |        162 |       0 |    0 |   314 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice |        109 |        109 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             wreq_throttle                                                                                |                                               project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_throttle |        219 |        114 |       0 |  105 |   372 |      0 |      0 |    0 |          0 |
|               (wreq_throttle)                                                                            |                                               project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_throttle |          1 |          1 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               data_fifo                                                                                  |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized5 |        100 |         27 |       0 |   73 |   157 |      0 |      0 |    0 |          0 |
|                 (data_fifo)                                                                              |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized5 |         17 |         17 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized4 |         83 |         10 |       0 |   73 |   145 |      0 |      0 |    0 |          0 |
|               req_fifo                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized4 |         48 |         16 |       0 |   32 |    76 |      0 |      0 |    0 |          0 |
|                 (req_fifo)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized4 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 U_fifo_srl                                                                               |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized3 |         34 |          2 |       0 |   32 |    64 |      0 |      0 |    0 |          0 |
|               rs_req                                                                                     |                              project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_reg_slice__parameterized0 |         71 |         71 |       0 |    0 |   133 |      0 |      0 |    0 |          0 |
|           store_unit_0                                                                                   |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_store |         83 |         49 |       0 |   34 |   171 |      2 |      0 |    0 |          0 |
|             (store_unit_0)                                                                               |                                                  project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_store |          1 |          1 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             buff_wdata                                                                                   |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized0 |         11 |         11 |       0 |    0 |    20 |      2 |      0 |    0 |          0 |
|               (buff_wdata)                                                                               |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized0 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               U_fifo_mem                                                                                 |                                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_mem |          3 |          3 |       0 |    0 |     4 |      2 |      0 |    0 |          0 |
|             fifo_wreq                                                                                    |                                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo |         47 |         14 |       0 |   33 |    69 |      0 |      0 |    0 |          0 |
|               (fifo_wreq)                                                                                |                                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl |         36 |          3 |       0 |   33 |    61 |      0 |      0 |    0 |          0 |
|             fifo_wrsp                                                                                    |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |    13 |      0 |      0 |    0 |          0 |
|               (fifo_wrsp)                                                                                |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized1 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               U_fifo_srl                                                                                 |                                    project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_srl__parameterized0 |         14 |         13 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|             user_resp                                                                                    |                                   project_top_level_0_0_0_top_level_0_conv_layer_6_output_mem_m_axi_fifo__parameterized2 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_mem_offset_c_U                                                               |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d37_A |        105 |         31 |      74 |    0 |    89 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_output_mem_offset_c_U)                                                           |                                                                       project_top_level_0_0_0_top_level_0_fifo_w64_d37_A |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d37_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d37_A_ram |         76 |          2 |      74 |    0 |    60 |      0 |      0 |    0 |          0 |
|         conv_layer_6_output_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_10 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_output_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_10 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_38 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         conv_layer_6_s2m_U                                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_11 |        183 |         35 |     148 |    0 |   157 |      0 |      0 |    0 |          0 |
|           (conv_layer_6_s2m_U)                                                                           |                                                                   project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_11 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w128_d64_A_ram                                                              |                                                                  project_top_level_0_0_0_top_level_0_fifo_w128_d64_A_ram |        149 |          1 |     148 |    0 |   128 |      0 |      0 |    0 |          0 |
|         convtranspose_0_concat_0_stream_U                                                                |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         52 |         20 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (convtranspose_0_concat_0_stream_U)                                                            |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_12 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_37 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         entry_proc_U0                                                                                    |                                                                           project_top_level_0_0_0_top_level_0_entry_proc |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         input_generator_out_U                                                                            |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_13 |         19 |         11 |       0 |    8 |     9 |      0 |      0 |    0 |          0 |
|           (input_generator_out_U)                                                                        |                                                                     project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_13 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w16_d8_S_ShiftReg |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|         maxpool_0_sdwc_2_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_14 |         50 |         18 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (maxpool_0_sdwc_2_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_14 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_36 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_1_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_15 |         42 |         10 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_1_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_15 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_35 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_2_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_16 |         26 |         10 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_2_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_16 |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_34 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_3_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_17 |         25 |          9 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_3_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_17 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg_33 |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_4_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_18 |         41 |          9 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_4_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_18 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                            project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg_32 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_5_U                                                                                   |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_19 |         24 |          8 |       0 |   16 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_5_U)                                                                               |                                                                     project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_19 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w32_d8_S_ShiftReg |         17 |          1 |       0 |   16 |     0 |      0 |      0 |    0 |          0 |
|         paddedConv_U                                                                                     |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_20 |         42 |         10 |       0 |   32 |     9 |      0 |      0 |    0 |          0 |
|           (paddedConv_U)                                                                                 |                                                                     project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_20 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d8_S_ShiftReg                                                           |                                                               project_top_level_0_0_0_top_level_0_fifo_w64_d8_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_0_conv_layer_1_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |        138 |         64 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_0_conv_layer_1_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_21 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram_31 |        107 |         33 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_1_split_0_stream_U                                                                          |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_22 |         55 |         23 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_1_split_0_stream_U)                                                                      |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_22 |         23 |         23 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_30 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_2_conv_layer_2_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_23 |         86 |         46 |      40 |    0 |    61 |      0 |      0 |    0 |          0 |
|           (sdwc_2_conv_layer_2_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_23 |         30 |         30 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w32_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w32_d64_A_ram |         56 |         16 |      40 |    0 |    32 |      0 |      0 |    0 |          0 |
|         sdwc_3_convtranspose_0_stream_U                                                                  |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_24 |         54 |         22 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_3_convtranspose_0_stream_U)                                                              |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_24 |         22 |         22 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_29 |         32 |          0 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         sdwc_4_conv_layer_4_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_25 |        137 |         63 |      74 |    0 |    93 |      0 |      0 |    0 |          0 |
|           (sdwc_4_conv_layer_4_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_25 |         31 |         31 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w64_d64_A_ram                                                               |                                                                   project_top_level_0_0_0_top_level_0_fifo_w64_d64_A_ram |        106 |         32 |      74 |    0 |    64 |      0 |      0 |    0 |          0 |
|         sdwc_5_conv_layer_6_stream_U                                                                     |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         57 |         25 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (sdwc_5_conv_layer_6_stream_U)                                                                 |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_26 |         24 |         24 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                           project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg_28 |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         split_0_concat_0_stream_U                                                                        |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d86571_A |        141 |        141 |       0 |    0 |    86 |     48 |      0 |    0 |          0 |
|           (split_0_concat_0_stream_U)                                                                    |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d86571_A |         82 |         82 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d86571_A_ram                                                            |                                                                project_top_level_0_0_0_top_level_0_fifo_w16_d86571_A_ram |         59 |         59 |       0 |    0 |     2 |     48 |      0 |    0 |          0 |
|         split_0_maxpool_0_stream_U                                                                       |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_27 |         53 |         21 |       0 |   32 |    15 |      0 |      0 |    0 |          0 |
|           (split_0_maxpool_0_stream_U)                                                                   |                                                                    project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_27 |         20 |         20 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           U_top_level_0_fifo_w16_d64_S_ShiftReg                                                          |                                                              project_top_level_0_0_0_top_level_0_fifo_w16_d64_S_ShiftReg |         33 |          1 |       0 |   32 |     0 |      0 |      0 |    0 |          0 |
|         start_for_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_Gfk_U               |     project_top_level_0_0_0_top_level_0_start_for_ConcatStreams_Batch_16u_128u_ap_ufixed_ap_fixed_ap_uint_16_ap_uint_Gfk |         11 |         11 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfEe0_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfEe0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfKfY_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_130u_128u_4u_1u_ap_resource_dfKfY |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dfltHfu_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dfltHfu |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dfltIfE_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_16u_16u_66u_64u_2u_1u_ap_resource_dfltIfE |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfDeQ_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_18u_16u_130u_128u_2u_1u_ap_resource_dfDeQ |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dfJfO_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_3u_32u_16u_130u_128u_4u_1u_ap_resource_dfJfO |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resourceFfa_U               |     project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_dws_2u_16u_16u_128u_64u_1u_2u_ap_resourceFfa |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0_U                              |                    project_top_level_0_0_0_top_level_0_start_for_ConvolutionInputGenerator_kernel1_16u_16u_128u_1u_1u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0_U                         |               project_top_level_0_0_0_top_level_0_start_for_DeconvolutionInputGenerator_MMV_2u_16u_16u_64u_128u_1u_1u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_DuplicateStreams_Batch_262144u_ap_int_16_16_U0_U                                       |                             project_top_level_0_0_0_top_level_0_start_for_DuplicateStreams_Batch_262144u_ap_int_16_16_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_1_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_2_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_2_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_3_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_3_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_4_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_4_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_5_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_5_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_6_U0_U                                                    |                                          project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_6_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_Transpose_U0_U                                            |                                  project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_Transpose_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Matrix_Vector_Activate_Batch_U0_U                                                      |                                            project_top_level_0_0_0_top_level_0_start_for_Matrix_Vector_Activate_Batch_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0_U                  |        project_top_level_0_0_0_top_level_0_start_for_Pool_batch_16u_1u_4u_Slice_Slice_ap_uint_ap_uint_MaxPoolFunction_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_128u_3u_1u_18u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_5_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0_U                                    |                          project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_2u_64u_3u_1u_16u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_1_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_16u_ap_int_16_2u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0_U                                   |                         project_top_level_0_0_0_top_level_0_start_for_SameResize_Batch_4u_128u_3u_1u_32u_ap_int_16_2u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_Stream2Mem_Batch_4096u_128_U0_U                                                        |                                              project_top_level_0_0_0_top_level_0_start_for_Stream2Mem_Batch_4096u_128_U0 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_32u_36864u_U0 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_128u_64u_32768u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_128u_64u_32768u_U0 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_128u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_32u_65536u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_32u_65536u_U0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_16u_64u_524288u_U0_U                                 |                       project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_16u_64u_524288u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_32u_16u_32768u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_32u_16u_32768u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0_U                                |                      project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_4_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_U0_U                                  |                        project_top_level_0_0_0_top_level_0_start_for_StreamingDataWidthConverter_Batch_64u_16u_65536u_U0 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     zynq_ultra_ps_e_0                                                                                    |                                                                                              project_zynq_ultra_ps_e_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                               |                                                       project_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_5_6_zynq_ultra_ps_e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


