// Seed: 479850609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  type_8(
      1, 1, id_2
  );
  reg id_7;
  assign id_4 = 1;
  always @(posedge 1 - 1) begin
    if (id_1) id_4 <= id_7;
    else begin
      SystemTFIdentifier;
    end
  end
endmodule
