// SPDX-License-Identifier: MIT OR Apache-2.0
//
// Copyright (c) 2025 Bryan Maynard <bsgbryan@gmail.com>

//! Memory Management Unit
//! In order to decouple the `BSP` and `arch` parts of the MMU code,
//! to keep them pluggable,
//! this file provides types for composing an architecture-agnostic description of the kernel's virtual memory layout
//! The `BSP` provides such a description through the `bsp::memory::mmu::virt_mem_layout` function
//! The `MMU` driver for the `arch` uses `bsp::memory::mmu::virt_mem_layout` to compile and install respective translation tables

#[cfg(target_arch = "aarch64")]
#[path = "../_arch/aarch64/memory/mmu.rs"]
mod arch_mmu;

mod translation_table;

use core::{
  fmt,
  ops::RangeInclusive,
};

use crate::common;

pub use arch_mmu::mmu;

/// MMU enable errors variants
#[derive(Debug)]
pub enum MMUEnableError {
  AlreadyEnabled,
  Other(&'static str),
}

/// Memory Mangement interfaces
pub mod interface {
  use super::*;

  /// MMU functions
  pub trait MMU {
    /// Called by the kernel during early init
    /// Supposed to take the translation tables from the `BSP`-supplied `virt_mem_layout` function and install/activate them for the respective MMU
    /// 
    /// # Safety
    /// 
    /// Changes the hardware's global state
    unsafe fn enable_mmu_and_caching(&self) -> Result<(), MMUEnableError>;

    /// Returns true when the MMU is enabled, false otherwise
    fn is_enabled(&self) -> bool;
  }
}

/// Describes the characteristics of a translation granule
pub struct TranslationGranule<const GRANULE_SIZE: usize>;

/// Describes properties of an address space
pub struct AddressSpace<const AS_SIZE: usize>;

/// Architecture agnostic translation types
#[allow(dead_code)]
#[derive(Copy, Clone)]
pub enum Translation {
  Identity,
  Offset(usize),
}

/// Architecture agnostic memory atributes
#[derive(Copy, Clone)]
pub enum MemAttributes {
  CacheableDRAM,
  Device,
}

/// Architecture agnostic access permissions
#[derive(Copy, Clone)]
pub enum AccessPermissions {
  ReadOnly,
  ReadWrite,
}

/// Collection of memory attributes
#[derive(Copy, Clone)]
pub struct AttributeFields {
  pub mem_attributes: MemAttributes,
  pub acc_perms: AccessPermissions,
  pub execute_never: bool,
}

/// Architecture agnostic descriptor for a memory range
pub struct TranslationDescriptor {
  pub name: &'static str,
  pub virtual_range: fn() -> RangeInclusive<usize>,
  pub physical_range_translation: Translation,
  pub attribute_fields: AttributeFields,
}

/// Type for expressing the kernel's virtual memory layout
pub struct KernelVirtualLayout<const NUM_SPECIAL_RANGES: usize> {
  /// The last (inclusive) address of the address space
  max_virt_addr_inclusive: usize,

  /// Array of descriptors for non-standard (normal cacheable DRAM) memory regions
  inner: [TranslationDescriptor; NUM_SPECIAL_RANGES],
}

impl fmt::Display for MMUEnableError {
  fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
    match self {
      MMUEnableError::AlreadyEnabled => write!(f, "MMU is already initialized"),
      MMUEnableError::Other(e)       => write!(f, "{}", e),
    }
  }
}

impl<const GRANULE_SIZE: usize> TranslationGranule<GRANULE_SIZE> {
  /// The granule's size
  pub const SIZE: usize = Self::size_checked();

  /// The granule's shift; `log2(size)`
  pub const SHIFT: usize = Self::SIZE.trailing_zeros() as usize;

  const fn size_checked() -> usize {
    assert!(GRANULE_SIZE.is_power_of_two());

    GRANULE_SIZE
  }
}

impl<const AS_SIZE: usize> AddressSpace<AS_SIZE> {
  /// The address space size
  pub const SIZE: usize = Self::size_checked();

  /// The address space shift; `log2(size)`
  pub const SIZE_SHIFT: usize = Self::SIZE.trailing_zeros() as usize;

  const fn size_checked() -> usize {
    assert!(AS_SIZE.is_power_of_two());

    // Check for architectural restrictions as well
    Self::arch_address_space_size_sanity_checks();

    AS_SIZE
  }
}

impl Default for AttributeFields {
  fn default() -> AttributeFields {
    AttributeFields {
      mem_attributes: MemAttributes::CacheableDRAM,
      acc_perms: AccessPermissions::ReadWrite,
      execute_never: true,
    }
  }
}

/// Human-readable output for a TranslationDescriptor
impl fmt::Display for TranslationDescriptor {
  fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
    // Call the function to which `self.range` points and dereference the result;
    // which causes Rust to copy the value
    let start = *(self.virtual_range)().start();
    let end   = *(self.virtual_range)().end();
    let size  = end - start + 1;

    let (size, unit) = common::size_human_readable_ceil(size);

    let attr = match self.attribute_fields.mem_attributes {
      MemAttributes::CacheableDRAM => "C",
      MemAttributes::Device        => "Dev",
    };

    let acc_p = match self.attribute_fields.acc_perms {
      AccessPermissions::ReadOnly  => "RO",
      AccessPermissions::ReadWrite => "RW",
    };

    let xn = if self.attribute_fields.execute_never { "PXN" } else { "PX" };

    write!(
      f,
      "\t{:#010x} - {:#010x} | {: >3} {} | {: >3} {} {: >3} | {}",
      start, end, size, unit, attr, acc_p, xn, self.name
    )
  }
}

impl<const NUM_SPECIAL_RANGES:usize> KernelVirtualLayout<{ NUM_SPECIAL_RANGES }> {
  /// Create a new instance
  pub const fn new(max: usize, layout: [TranslationDescriptor; NUM_SPECIAL_RANGES]) -> Self {
    Self {
      max_virt_addr_inclusive: max,
      inner: layout,
    }
  }

  /// For a virtual address:
  /// Find and return the physical output address and corresponding attributes
  /// If the address is not found in `inner`,
  /// return an identity mapped default with normal cacheable DRAM attributes
  pub fn virt_addr_properties(&self, virt_addr: usize) -> Result<(usize, AttributeFields), &'static str> {
    if virt_addr > self.max_virt_addr_inclusive { return Err("Address out of range"); }

    for i in self.inner.iter() {
      if (i.virtual_range)().contains(&virt_addr) {
        let output_addr = match i.physical_range_translation {
          Translation::Identity  => virt_addr,
          Translation::Offset(o) => o + (virt_addr - (i.virtual_range)().start()),
        };

        return Ok((output_addr, i.attribute_fields));
      }
    }

    Ok((virt_addr, AttributeFields::default()))
  }

  /// Print the memory layout
  pub fn print_layout(&self) {
    use crate::info;

    for i in self.inner.iter() { info!("{}", i); }
  }
}
