# VHDL UART project simulation

This branch is dedicated for creating vivado simulations only. 

