vendor_name = ModelSim
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/skeleton_test.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/skeleton.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/register.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/regfile.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/processor.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/frequency_divider_by2.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/dffe.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/alu.v
source_file = 1, dmem.qip
source_file = 1, imem.qip
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/imem.v
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/db/altsyncram_m591.tdf
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/imem.mif
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/dmem.v
source_file = 1, //Mac/Home/Desktop/ECE550/Proj_3/Project_Files/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \stu_imem_clock~output , stu_imem_clock~output, skeleton, 1
instance = comp, \stu_dmem_clock~output , stu_dmem_clock~output, skeleton, 1
instance = comp, \stu_processor_clock~output , stu_processor_clock~output, skeleton, 1
instance = comp, \stu_regfile_clock~output , stu_regfile_clock~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
