TimeQuest Timing Analyzer report for S4PU-16
Fri Oct 12 17:08:36 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock'
 29. Fast Model Hold: 'clock'
 30. Fast Model Recovery: 'clock'
 31. Fast Model Removal: 'clock'
 32. Fast Model Minimum Pulse Width: 'clock'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Multicorner Timing Analysis Summary
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Progagation Delay
 45. Minimum Progagation Delay
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; S4PU-16.out.sdc ; OK     ; Fri Oct 12 17:08:35 2018 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.36 MHz ; 51.36 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.529 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 14.282 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.081 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 7.500 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.529 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.044     ; 19.463     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.530 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.044     ; 19.462     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.552 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.066     ; 19.418     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.553 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.066     ; 19.417     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.571 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.053     ; 19.412     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.572 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.053     ; 19.411     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.611 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.063     ; 19.362     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
; 0.612 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a47~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.063     ; 19.361     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.665 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.804 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.807 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.811 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.077      ;
; 0.846 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.113      ;
; 0.874 ; curr_state[12]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 1.155      ;
; 0.880 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.009      ; 1.155      ;
; 0.900 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.011     ; 1.155      ;
; 0.993 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 1.263      ;
; 1.019 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.285      ;
; 1.025 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.291      ;
; 1.078 ; curr_state[12]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.350      ;
; 1.084 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.350      ;
; 1.104 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.020     ; 1.350      ;
; 1.143 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.004      ; 1.413      ;
; 1.184 ; curr_state[14]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 1.465      ;
; 1.187 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.453      ;
; 1.190 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.456      ;
; 1.191 ; curr_state[15]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 1.472      ;
; 1.203 ; curr_state[13]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.007     ; 1.462      ;
; 1.227 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[15]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.011     ; 1.482      ;
; 1.227 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.009     ; 1.484      ;
; 1.232 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.498      ;
; 1.234 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.500      ;
; 1.235 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.501      ;
; 1.241 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.507      ;
; 1.258 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.524      ;
; 1.261 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.272 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 1.533      ;
; 1.293 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.016      ; 1.575      ;
; 1.298 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.004      ; 1.568      ;
; 1.305 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.571      ;
; 1.306 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.572      ;
; 1.311 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                           ; clock        ; clock       ; 0.000        ; -0.008     ; 1.569      ;
; 1.329 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.595      ;
; 1.332 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.598      ;
; 1.376 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.642      ;
; 1.388 ; curr_state[14]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.660      ;
; 1.394 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.690      ;
; 1.395 ; curr_state[15]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.667      ;
; 1.400 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.666      ;
; 1.403 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.669      ;
; 1.405 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.671      ;
; 1.407 ; curr_state[13]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.016     ; 1.657      ;
; 1.409 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.011     ; 1.664      ;
; 1.411 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.677      ;
; 1.431 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.018     ; 1.679      ;
; 1.447 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.713      ;
; 1.448 ; curr_state[10]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 1.729      ;
; 1.471 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.737      ;
; 1.474 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.740      ;
; 1.476 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.742      ;
; 1.482 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.748      ;
; 1.506 ; curr_state[12]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.022      ; 1.794      ;
; 1.512 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.016      ; 1.794      ;
; 1.532 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.004     ; 1.794      ;
; 1.542 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.808      ;
; 1.545 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.811      ;
; 1.547 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.813      ;
; 1.553 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.819      ;
; 1.562 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[14]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg                                                                 ; clock        ; clock       ; 0.000        ; 0.060      ; 1.856      ;
; 1.576 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.005      ; 1.847      ;
; 1.595 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.861      ;
; 1.613 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.879      ;
; 1.620 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.886      ;
; 1.621 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.011      ; 1.898      ;
; 1.624 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.890      ;
; 1.631 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.051      ; 1.916      ;
; 1.632 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.003      ; 1.901      ;
; 1.636 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 1.906      ;
; 1.652 ; curr_state[10]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 1.924      ;
; 1.687 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[10]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.003     ; 1.950      ;
; 1.690 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.004     ; 1.952      ;
; 1.695 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.961      ;
; 1.704 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.068      ; 2.006      ;
; 1.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|ram_block1a16~porta_address_reg0                                                        ; clock        ; clock       ; 0.000        ; 0.070      ; 2.009      ;
; 1.709 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 2.015      ;
; 1.711 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.056      ; 2.001      ;
; 1.714 ; curr_state[12]                                                                                   ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.980      ;
; 1.715 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; clock        ; clock       ; 0.000        ; 0.015      ; 1.996      ;
; 1.718 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.007     ; 1.977      ;
; 1.720 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 1.980      ;
; 1.722 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.009     ; 1.979      ;
; 1.729 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.050      ; 2.013      ;
; 1.740 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.026     ; 1.980      ;
; 1.745 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.004      ;
; 1.755 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|ram_block1a19~porta_address_reg0                                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 2.031      ;
; 1.760 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.026      ;
; 1.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 2.043      ;
; 1.781 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.033      ; 2.048      ;
; 1.816 ; curr_state[14]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.022      ; 2.104      ;
; 1.823 ; curr_state[15]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.022      ; 2.111      ;
; 1.835 ; curr_state[13]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 2.101      ;
; 1.836 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 2.096      ;
; 1.839 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|address_reg_a[0]                                                                        ; clock        ; clock       ; 0.000        ; 0.011      ; 2.116      ;
; 1.840 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 2.101      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.282 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.016      ; 5.770      ;
; 14.282 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.016      ; 5.770      ;
; 14.282 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.016      ; 5.770      ;
; 14.282 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.016      ; 5.770      ;
; 14.636 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.008      ; 5.408      ;
; 14.636 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.008      ; 5.408      ;
; 14.636 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.008      ; 5.408      ;
; 14.636 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.008      ; 5.408      ;
; 14.749 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.015      ; 5.302      ;
; 14.749 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.015      ; 5.302      ;
; 14.749 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.015      ; 5.302      ;
; 14.749 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.015      ; 5.302      ;
; 15.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.969      ;
; 15.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.969      ;
; 15.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.969      ;
; 15.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.969      ;
; 15.103 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.007      ; 4.940      ;
; 15.103 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.007      ; 4.940      ;
; 15.103 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.007      ; 4.940      ;
; 15.103 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.007      ; 4.940      ;
; 15.212 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.842      ;
; 15.212 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.842      ;
; 15.212 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.842      ;
; 15.212 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.842      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.522 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.003     ; 4.511      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.523 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.520      ;
; 15.533 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.521      ;
; 15.533 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.521      ;
; 15.533 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.521      ;
; 15.533 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.521      ;
; 15.552 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.501      ;
; 15.552 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.501      ;
; 15.552 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.501      ;
; 15.552 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.501      ;
; 15.679 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.374      ;
; 15.679 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.374      ;
; 15.679 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.374      ;
; 15.679 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.374      ;
; 15.701 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.353      ;
; 15.701 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.353      ;
; 15.701 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.353      ;
; 15.701 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 4.353      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.705 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.338      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.799 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.001     ; 4.236      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 15.953 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.007      ; 4.090      ;
; 16.000 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.053      ;
; 16.000 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.053      ;
; 16.000 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.053      ;
; 16.000 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.017      ; 4.053      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.080 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.007      ; 3.963      ;
; 16.168 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.017      ; 3.885      ;
; 16.168 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.017      ; 3.885      ;
; 16.168 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.017      ; 3.885      ;
; 16.168 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.017      ; 3.885      ;
; 16.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.004     ; 3.841      ;
; 16.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.004     ; 3.841      ;
; 16.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.004     ; 3.841      ;
; 16.191 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.004     ; 3.841      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.081 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.348      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.469 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.001      ; 2.736      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.604 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.866      ;
; 2.628 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; 0.015      ; 2.909      ;
; 2.628 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; 0.015      ; 2.909      ;
; 2.628 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; 0.015      ; 2.909      ;
; 2.628 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; 0.015      ; 2.909      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.736 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.998      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.765 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.005      ; 3.036      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.829 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.091      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 2.860 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.122      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.085 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 3.347      ;
; 3.095 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; 0.016      ; 3.377      ;
; 3.095 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; 0.016      ; 3.377      ;
; 3.095 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; 0.016      ; 3.377      ;
; 3.095 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; 0.016      ; 3.377      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.163 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.001     ; 3.428      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.278 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.551      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.410 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.683      ;
; 3.537 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.810      ;
; 3.537 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.810      ;
; 3.537 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.810      ;
; 3.537 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.007      ; 3.810      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; 9.064  ; 9.064  ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 17.798 ; 17.798 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 14.338 ; 14.338 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 14.055 ; 14.055 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 14.524 ; 14.524 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 13.775 ; 13.775 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 14.064 ; 14.064 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 14.291 ; 14.291 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 14.050 ; 14.050 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 12.780 ; 12.780 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 13.918 ; 13.918 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 17.722 ; 17.722 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 17.278 ; 17.278 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 17.798 ; 17.798 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 17.382 ; 17.382 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 14.065 ; 14.065 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 13.614 ; 13.614 ; Rise       ; clock           ;
; reset_n       ; clock      ; 4.177  ; 4.177  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -5.958 ; -5.958 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; -0.253 ; -0.253 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -4.515 ; -4.515 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -4.499 ; -4.499 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -4.654 ; -4.654 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -4.720 ; -4.720 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -4.289 ; -4.289 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -4.747 ; -4.747 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -4.399 ; -4.399 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -4.165 ; -4.165 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -4.479 ; -4.479 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -4.361 ; -4.361 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -3.917 ; -3.917 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -3.988 ; -3.988 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -4.437 ; -4.437 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -4.021 ; -4.021 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -0.704 ; -0.704 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; -0.253 ; -0.253 ; Rise       ; clock           ;
; reset_n       ; clock      ; -0.750 ; -0.750 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 20.234 ; 20.234 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 20.234 ; 20.234 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 18.963 ; 18.963 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 19.627 ; 19.627 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 19.742 ; 19.742 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 19.247 ; 19.247 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 19.863 ; 19.863 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 19.304 ; 19.304 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 18.994 ; 18.994 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 19.272 ; 19.272 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 14.641 ; 14.641 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 15.377 ; 15.377 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 16.275 ; 16.275 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 16.653 ; 16.653 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 16.489 ; 16.489 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 16.566 ; 16.566 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 16.635 ; 16.635 ; Rise       ; clock           ;
; read           ; clock      ; 16.296 ; 16.296 ; Rise       ; clock           ;
; write          ; clock      ; 11.278 ; 11.278 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 12.544 ; 12.544 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 10.399 ; 10.399 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.413 ; 12.413 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 9.940  ; 9.940  ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.229 ; 11.229 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 12.472 ; 12.472 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 10.113 ; 10.113 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.835 ; 11.835 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 9.885  ; 9.885  ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 10.881 ; 10.881 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.219 ; 11.219 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 11.944 ; 11.944 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 12.327 ; 12.327 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 10.315 ; 10.315 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 12.238 ; 12.238 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 12.544 ; 12.544 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 8.733  ; 8.733  ; Rise       ; clock           ;
;  address[0]    ; clock      ; 8.989  ; 8.989  ; Rise       ; clock           ;
;  address[1]    ; clock      ; 9.414  ; 9.414  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 10.446 ; 10.446 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 9.894  ; 9.894  ; Rise       ; clock           ;
;  address[4]    ; clock      ; 9.426  ; 9.426  ; Rise       ; clock           ;
;  address[5]    ; clock      ; 10.131 ; 10.131 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 10.050 ; 10.050 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 9.669  ; 9.669  ; Rise       ; clock           ;
;  address[8]    ; clock      ; 9.163  ; 9.163  ; Rise       ; clock           ;
;  address[9]    ; clock      ; 9.405  ; 9.405  ; Rise       ; clock           ;
;  address[10]   ; clock      ; 10.130 ; 10.130 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 9.290  ; 9.290  ; Rise       ; clock           ;
;  address[12]   ; clock      ; 9.940  ; 9.940  ; Rise       ; clock           ;
;  address[13]   ; clock      ; 9.846  ; 9.846  ; Rise       ; clock           ;
;  address[14]   ; clock      ; 9.184  ; 9.184  ; Rise       ; clock           ;
;  address[15]   ; clock      ; 8.733  ; 8.733  ; Rise       ; clock           ;
; read           ; clock      ; 8.822  ; 8.822  ; Rise       ; clock           ;
; write          ; clock      ; 7.865  ; 7.865  ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 9.885  ; 9.885  ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 10.399 ; 10.399 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.413 ; 12.413 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 9.940  ; 9.940  ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.229 ; 11.229 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 12.472 ; 12.472 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 10.113 ; 10.113 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.835 ; 11.835 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 9.885  ; 9.885  ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 10.881 ; 10.881 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.219 ; 11.219 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 11.944 ; 11.944 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 12.327 ; 12.327 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 10.315 ; 10.315 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 12.238 ; 12.238 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 12.544 ; 12.544 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 15.594 ; 15.594 ; 15.594 ; 15.594 ;
; readdata[1]  ; address[1]  ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; readdata[2]  ; address[2]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; readdata[3]  ; address[3]  ; 15.494 ; 15.494 ; 15.494 ; 15.494 ;
; readdata[4]  ; address[4]  ; 14.709 ; 14.709 ; 14.709 ; 14.709 ;
; readdata[5]  ; address[5]  ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; readdata[6]  ; address[6]  ; 14.398 ; 14.398 ; 14.398 ; 14.398 ;
; readdata[7]  ; address[7]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; readdata[8]  ; address[8]  ; 14.787 ; 14.787 ; 14.787 ; 14.787 ;
; readdata[9]  ; address[0]  ; 18.485 ; 18.485 ; 18.485 ; 18.485 ;
; readdata[9]  ; address[1]  ; 17.214 ; 17.214 ; 17.214 ; 17.214 ;
; readdata[9]  ; address[2]  ; 17.878 ; 17.878 ; 17.878 ; 17.878 ;
; readdata[9]  ; address[3]  ; 17.993 ; 17.993 ; 17.993 ; 17.993 ;
; readdata[9]  ; address[4]  ; 17.498 ; 17.498 ; 17.498 ; 17.498 ;
; readdata[9]  ; address[5]  ; 18.114 ; 18.114 ; 18.114 ; 18.114 ;
; readdata[9]  ; address[6]  ; 17.555 ; 17.555 ; 17.555 ; 17.555 ;
; readdata[9]  ; address[7]  ; 17.245 ; 17.245 ; 17.245 ; 17.245 ;
; readdata[9]  ; address[8]  ; 17.523 ; 17.523 ; 17.523 ; 17.523 ;
; readdata[9]  ; address[9]  ; 12.892 ;        ;        ; 12.892 ;
; readdata[9]  ; address[10] ; 13.628 ; 13.628 ; 13.628 ; 13.628 ;
; readdata[9]  ; address[11] ; 14.526 ; 14.526 ; 14.526 ; 14.526 ;
; readdata[9]  ; address[12] ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; readdata[9]  ; address[13] ; 14.740 ; 14.740 ; 14.740 ; 14.740 ;
; readdata[9]  ; address[14] ; 14.817 ; 14.817 ; 14.817 ; 14.817 ;
; readdata[9]  ; address[15] ; 14.886 ; 14.886 ; 14.886 ; 14.886 ;
; readdata[9]  ; read        ; 14.547 ; 14.547 ; 14.547 ; 14.547 ;
; readdata[10] ; address[0]  ; 18.041 ; 18.041 ; 18.041 ; 18.041 ;
; readdata[10] ; address[1]  ; 16.770 ; 16.770 ; 16.770 ; 16.770 ;
; readdata[10] ; address[2]  ; 17.434 ; 17.434 ; 17.434 ; 17.434 ;
; readdata[10] ; address[3]  ; 17.549 ; 17.549 ; 17.549 ; 17.549 ;
; readdata[10] ; address[4]  ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; readdata[10] ; address[5]  ; 17.670 ; 17.670 ; 17.670 ; 17.670 ;
; readdata[10] ; address[6]  ; 17.111 ; 17.111 ; 17.111 ; 17.111 ;
; readdata[10] ; address[7]  ; 16.801 ; 16.801 ; 16.801 ; 16.801 ;
; readdata[10] ; address[8]  ; 17.079 ; 17.079 ; 17.079 ; 17.079 ;
; readdata[10] ; address[9]  ; 12.448 ;        ;        ; 12.448 ;
; readdata[10] ; address[10] ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; readdata[10] ; address[11] ; 14.082 ; 14.082 ; 14.082 ; 14.082 ;
; readdata[10] ; address[12] ; 14.460 ; 14.460 ; 14.460 ; 14.460 ;
; readdata[10] ; address[13] ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; readdata[10] ; address[14] ; 14.373 ; 14.373 ; 14.373 ; 14.373 ;
; readdata[10] ; address[15] ; 14.442 ; 14.442 ; 14.442 ; 14.442 ;
; readdata[10] ; read        ; 14.103 ; 14.103 ; 14.103 ; 14.103 ;
; readdata[11] ; address[0]  ; 18.112 ; 18.112 ; 18.112 ; 18.112 ;
; readdata[11] ; address[1]  ; 16.841 ; 16.841 ; 16.841 ; 16.841 ;
; readdata[11] ; address[2]  ; 17.505 ; 17.505 ; 17.505 ; 17.505 ;
; readdata[11] ; address[3]  ; 17.620 ; 17.620 ; 17.620 ; 17.620 ;
; readdata[11] ; address[4]  ; 17.125 ; 17.125 ; 17.125 ; 17.125 ;
; readdata[11] ; address[5]  ; 17.741 ; 17.741 ; 17.741 ; 17.741 ;
; readdata[11] ; address[6]  ; 17.182 ; 17.182 ; 17.182 ; 17.182 ;
; readdata[11] ; address[7]  ; 16.872 ; 16.872 ; 16.872 ; 16.872 ;
; readdata[11] ; address[8]  ; 17.150 ; 17.150 ; 17.150 ; 17.150 ;
; readdata[11] ; address[9]  ; 12.519 ;        ;        ; 12.519 ;
; readdata[11] ; address[10] ; 13.255 ; 13.255 ; 13.255 ; 13.255 ;
; readdata[11] ; address[11] ; 14.153 ; 14.153 ; 14.153 ; 14.153 ;
; readdata[11] ; address[12] ; 14.531 ; 14.531 ; 14.531 ; 14.531 ;
; readdata[11] ; address[13] ; 14.367 ; 14.367 ; 14.367 ; 14.367 ;
; readdata[11] ; address[14] ; 14.444 ; 14.444 ; 14.444 ; 14.444 ;
; readdata[11] ; address[15] ; 14.513 ; 14.513 ; 14.513 ; 14.513 ;
; readdata[11] ; read        ; 14.174 ; 14.174 ; 14.174 ; 14.174 ;
; readdata[12] ; address[0]  ; 18.561 ; 18.561 ; 18.561 ; 18.561 ;
; readdata[12] ; address[1]  ; 17.290 ; 17.290 ; 17.290 ; 17.290 ;
; readdata[12] ; address[2]  ; 17.954 ; 17.954 ; 17.954 ; 17.954 ;
; readdata[12] ; address[3]  ; 18.069 ; 18.069 ; 18.069 ; 18.069 ;
; readdata[12] ; address[4]  ; 17.574 ; 17.574 ; 17.574 ; 17.574 ;
; readdata[12] ; address[5]  ; 18.190 ; 18.190 ; 18.190 ; 18.190 ;
; readdata[12] ; address[6]  ; 17.631 ; 17.631 ; 17.631 ; 17.631 ;
; readdata[12] ; address[7]  ; 17.321 ; 17.321 ; 17.321 ; 17.321 ;
; readdata[12] ; address[8]  ; 17.599 ; 17.599 ; 17.599 ; 17.599 ;
; readdata[12] ; address[9]  ; 12.968 ;        ;        ; 12.968 ;
; readdata[12] ; address[10] ; 13.704 ; 13.704 ; 13.704 ; 13.704 ;
; readdata[12] ; address[11] ; 14.602 ; 14.602 ; 14.602 ; 14.602 ;
; readdata[12] ; address[12] ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; readdata[12] ; address[13] ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; readdata[12] ; address[14] ; 14.893 ; 14.893 ; 14.893 ; 14.893 ;
; readdata[12] ; address[15] ; 14.962 ; 14.962 ; 14.962 ; 14.962 ;
; readdata[12] ; read        ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; readdata[13] ; address[0]  ; 18.145 ; 18.145 ; 18.145 ; 18.145 ;
; readdata[13] ; address[1]  ; 16.874 ; 16.874 ; 16.874 ; 16.874 ;
; readdata[13] ; address[2]  ; 17.538 ; 17.538 ; 17.538 ; 17.538 ;
; readdata[13] ; address[3]  ; 17.653 ; 17.653 ; 17.653 ; 17.653 ;
; readdata[13] ; address[4]  ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; readdata[13] ; address[5]  ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; readdata[13] ; address[6]  ; 17.215 ; 17.215 ; 17.215 ; 17.215 ;
; readdata[13] ; address[7]  ; 16.905 ; 16.905 ; 16.905 ; 16.905 ;
; readdata[13] ; address[8]  ; 17.183 ; 17.183 ; 17.183 ; 17.183 ;
; readdata[13] ; address[9]  ; 12.552 ;        ;        ; 12.552 ;
; readdata[13] ; address[10] ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; readdata[13] ; address[11] ; 14.186 ; 14.186 ; 14.186 ; 14.186 ;
; readdata[13] ; address[12] ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; readdata[13] ; address[13] ; 14.400 ; 14.400 ; 14.400 ; 14.400 ;
; readdata[13] ; address[14] ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; readdata[13] ; address[15] ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; readdata[13] ; read        ; 14.207 ; 14.207 ; 14.207 ; 14.207 ;
; readdata[14] ; address[0]  ; 14.828 ; 14.828 ; 14.828 ; 14.828 ;
; readdata[14] ; address[1]  ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; readdata[14] ; address[2]  ; 14.221 ; 14.221 ; 14.221 ; 14.221 ;
; readdata[14] ; address[3]  ; 14.336 ; 14.336 ; 14.336 ; 14.336 ;
; readdata[14] ; address[4]  ; 13.841 ; 13.841 ; 13.841 ; 13.841 ;
; readdata[14] ; address[5]  ; 14.457 ; 14.457 ; 14.457 ; 14.457 ;
; readdata[14] ; address[6]  ; 13.898 ; 13.898 ; 13.898 ; 13.898 ;
; readdata[14] ; address[7]  ; 13.588 ; 13.588 ; 13.588 ; 13.588 ;
; readdata[14] ; address[8]  ; 13.866 ; 13.866 ; 13.866 ; 13.866 ;
; readdata[14] ; address[9]  ; 9.235  ;        ;        ; 9.235  ;
; readdata[14] ; address[10] ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; readdata[14] ; address[11] ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; readdata[14] ; address[12] ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; readdata[14] ; address[13] ; 11.083 ; 11.083 ; 11.083 ; 11.083 ;
; readdata[14] ; address[14] ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; readdata[14] ; address[15] ; 11.229 ; 11.229 ; 11.229 ; 11.229 ;
; readdata[14] ; read        ; 10.890 ; 10.890 ; 10.890 ; 10.890 ;
; readdata[15] ; address[0]  ; 14.377 ; 14.377 ; 14.377 ; 14.377 ;
; readdata[15] ; address[1]  ; 13.106 ; 13.106 ; 13.106 ; 13.106 ;
; readdata[15] ; address[2]  ; 13.770 ; 13.770 ; 13.770 ; 13.770 ;
; readdata[15] ; address[3]  ; 13.885 ; 13.885 ; 13.885 ; 13.885 ;
; readdata[15] ; address[4]  ; 13.390 ; 13.390 ; 13.390 ; 13.390 ;
; readdata[15] ; address[5]  ; 14.006 ; 14.006 ; 14.006 ; 14.006 ;
; readdata[15] ; address[6]  ; 13.447 ; 13.447 ; 13.447 ; 13.447 ;
; readdata[15] ; address[7]  ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; readdata[15] ; address[8]  ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; readdata[15] ; address[9]  ; 8.784  ;        ;        ; 8.784  ;
; readdata[15] ; address[10] ; 9.520  ; 9.520  ; 9.520  ; 9.520  ;
; readdata[15] ; address[11] ; 10.418 ; 10.418 ; 10.418 ; 10.418 ;
; readdata[15] ; address[12] ; 10.796 ; 10.796 ; 10.796 ; 10.796 ;
; readdata[15] ; address[13] ; 10.632 ; 10.632 ; 10.632 ; 10.632 ;
; readdata[15] ; address[14] ; 10.709 ; 10.709 ; 10.709 ; 10.709 ;
; readdata[15] ; address[15] ; 10.778 ; 10.778 ; 10.778 ; 10.778 ;
; readdata[15] ; read        ; 10.439 ; 10.439 ; 10.439 ; 10.439 ;
+--------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 15.594 ; 15.594 ; 15.594 ; 15.594 ;
; readdata[1]  ; address[1]  ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; readdata[2]  ; address[2]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; readdata[3]  ; address[3]  ; 15.494 ; 15.494 ; 15.494 ; 15.494 ;
; readdata[4]  ; address[4]  ; 14.709 ; 14.709 ; 14.709 ; 14.709 ;
; readdata[5]  ; address[5]  ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; readdata[6]  ; address[6]  ; 14.398 ; 14.398 ; 14.398 ; 14.398 ;
; readdata[7]  ; address[7]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; readdata[8]  ; address[8]  ; 14.787 ; 14.787 ; 14.787 ; 14.787 ;
; readdata[9]  ; address[0]  ; 18.345 ; 18.345 ; 18.345 ; 18.345 ;
; readdata[9]  ; address[1]  ; 16.836 ; 16.836 ; 16.836 ; 16.836 ;
; readdata[9]  ; address[2]  ; 17.785 ; 17.785 ; 17.785 ; 17.785 ;
; readdata[9]  ; address[3]  ; 17.681 ; 17.681 ; 17.681 ; 17.681 ;
; readdata[9]  ; address[4]  ; 17.196 ; 17.196 ; 17.196 ; 17.196 ;
; readdata[9]  ; address[5]  ; 17.967 ; 17.967 ; 17.967 ; 17.967 ;
; readdata[9]  ; address[6]  ; 17.265 ; 17.265 ; 17.265 ; 17.265 ;
; readdata[9]  ; address[7]  ; 17.067 ; 17.067 ; 17.067 ; 17.067 ;
; readdata[9]  ; address[8]  ; 17.216 ; 17.216 ; 17.216 ; 17.216 ;
; readdata[9]  ; address[9]  ; 12.892 ;        ;        ; 12.892 ;
; readdata[9]  ; address[10] ; 13.628 ; 13.628 ; 13.628 ; 13.628 ;
; readdata[9]  ; address[11] ; 12.777 ; 12.777 ; 12.777 ; 12.777 ;
; readdata[9]  ; address[12] ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; readdata[9]  ; address[13] ; 13.333 ; 13.333 ; 13.333 ; 13.333 ;
; readdata[9]  ; address[14] ; 12.976 ; 12.976 ; 12.976 ; 12.976 ;
; readdata[9]  ; address[15] ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; readdata[9]  ; read        ; 12.838 ; 12.838 ; 12.838 ; 12.838 ;
; readdata[10] ; address[0]  ; 17.901 ; 17.901 ; 17.901 ; 17.901 ;
; readdata[10] ; address[1]  ; 16.392 ; 16.392 ; 16.392 ; 16.392 ;
; readdata[10] ; address[2]  ; 17.341 ; 17.341 ; 17.341 ; 17.341 ;
; readdata[10] ; address[3]  ; 17.237 ; 17.237 ; 17.237 ; 17.237 ;
; readdata[10] ; address[4]  ; 16.752 ; 16.752 ; 16.752 ; 16.752 ;
; readdata[10] ; address[5]  ; 17.523 ; 17.523 ; 17.523 ; 17.523 ;
; readdata[10] ; address[6]  ; 16.821 ; 16.821 ; 16.821 ; 16.821 ;
; readdata[10] ; address[7]  ; 16.623 ; 16.623 ; 16.623 ; 16.623 ;
; readdata[10] ; address[8]  ; 16.772 ; 16.772 ; 16.772 ; 16.772 ;
; readdata[10] ; address[9]  ; 12.448 ;        ;        ; 12.448 ;
; readdata[10] ; address[10] ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; readdata[10] ; address[11] ; 12.333 ; 12.333 ; 12.333 ; 12.333 ;
; readdata[10] ; address[12] ; 13.053 ; 13.053 ; 13.053 ; 13.053 ;
; readdata[10] ; address[13] ; 12.889 ; 12.889 ; 12.889 ; 12.889 ;
; readdata[10] ; address[14] ; 12.532 ; 12.532 ; 12.532 ; 12.532 ;
; readdata[10] ; address[15] ; 12.484 ; 12.484 ; 12.484 ; 12.484 ;
; readdata[10] ; read        ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; readdata[11] ; address[0]  ; 17.972 ; 17.972 ; 17.972 ; 17.972 ;
; readdata[11] ; address[1]  ; 16.463 ; 16.463 ; 16.463 ; 16.463 ;
; readdata[11] ; address[2]  ; 17.412 ; 17.412 ; 17.412 ; 17.412 ;
; readdata[11] ; address[3]  ; 17.308 ; 17.308 ; 17.308 ; 17.308 ;
; readdata[11] ; address[4]  ; 16.823 ; 16.823 ; 16.823 ; 16.823 ;
; readdata[11] ; address[5]  ; 17.594 ; 17.594 ; 17.594 ; 17.594 ;
; readdata[11] ; address[6]  ; 16.892 ; 16.892 ; 16.892 ; 16.892 ;
; readdata[11] ; address[7]  ; 16.694 ; 16.694 ; 16.694 ; 16.694 ;
; readdata[11] ; address[8]  ; 16.843 ; 16.843 ; 16.843 ; 16.843 ;
; readdata[11] ; address[9]  ; 12.519 ;        ;        ; 12.519 ;
; readdata[11] ; address[10] ; 13.255 ; 13.255 ; 13.255 ; 13.255 ;
; readdata[11] ; address[11] ; 12.404 ; 12.404 ; 12.404 ; 12.404 ;
; readdata[11] ; address[12] ; 13.124 ; 13.124 ; 13.124 ; 13.124 ;
; readdata[11] ; address[13] ; 12.960 ; 12.960 ; 12.960 ; 12.960 ;
; readdata[11] ; address[14] ; 12.603 ; 12.603 ; 12.603 ; 12.603 ;
; readdata[11] ; address[15] ; 12.555 ; 12.555 ; 12.555 ; 12.555 ;
; readdata[11] ; read        ; 12.465 ; 12.465 ; 12.465 ; 12.465 ;
; readdata[12] ; address[0]  ; 18.421 ; 18.421 ; 18.421 ; 18.421 ;
; readdata[12] ; address[1]  ; 16.912 ; 16.912 ; 16.912 ; 16.912 ;
; readdata[12] ; address[2]  ; 17.861 ; 17.861 ; 17.861 ; 17.861 ;
; readdata[12] ; address[3]  ; 17.757 ; 17.757 ; 17.757 ; 17.757 ;
; readdata[12] ; address[4]  ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; readdata[12] ; address[5]  ; 18.043 ; 18.043 ; 18.043 ; 18.043 ;
; readdata[12] ; address[6]  ; 17.341 ; 17.341 ; 17.341 ; 17.341 ;
; readdata[12] ; address[7]  ; 17.143 ; 17.143 ; 17.143 ; 17.143 ;
; readdata[12] ; address[8]  ; 17.292 ; 17.292 ; 17.292 ; 17.292 ;
; readdata[12] ; address[9]  ; 12.968 ;        ;        ; 12.968 ;
; readdata[12] ; address[10] ; 13.704 ; 13.704 ; 13.704 ; 13.704 ;
; readdata[12] ; address[11] ; 12.853 ; 12.853 ; 12.853 ; 12.853 ;
; readdata[12] ; address[12] ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; readdata[12] ; address[13] ; 13.409 ; 13.409 ; 13.409 ; 13.409 ;
; readdata[12] ; address[14] ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; readdata[12] ; address[15] ; 13.004 ; 13.004 ; 13.004 ; 13.004 ;
; readdata[12] ; read        ; 12.914 ; 12.914 ; 12.914 ; 12.914 ;
; readdata[13] ; address[0]  ; 18.005 ; 18.005 ; 18.005 ; 18.005 ;
; readdata[13] ; address[1]  ; 16.496 ; 16.496 ; 16.496 ; 16.496 ;
; readdata[13] ; address[2]  ; 17.445 ; 17.445 ; 17.445 ; 17.445 ;
; readdata[13] ; address[3]  ; 17.341 ; 17.341 ; 17.341 ; 17.341 ;
; readdata[13] ; address[4]  ; 16.856 ; 16.856 ; 16.856 ; 16.856 ;
; readdata[13] ; address[5]  ; 17.627 ; 17.627 ; 17.627 ; 17.627 ;
; readdata[13] ; address[6]  ; 16.925 ; 16.925 ; 16.925 ; 16.925 ;
; readdata[13] ; address[7]  ; 16.727 ; 16.727 ; 16.727 ; 16.727 ;
; readdata[13] ; address[8]  ; 16.876 ; 16.876 ; 16.876 ; 16.876 ;
; readdata[13] ; address[9]  ; 12.552 ;        ;        ; 12.552 ;
; readdata[13] ; address[10] ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; readdata[13] ; address[11] ; 12.437 ; 12.437 ; 12.437 ; 12.437 ;
; readdata[13] ; address[12] ; 13.157 ; 13.157 ; 13.157 ; 13.157 ;
; readdata[13] ; address[13] ; 12.993 ; 12.993 ; 12.993 ; 12.993 ;
; readdata[13] ; address[14] ; 12.636 ; 12.636 ; 12.636 ; 12.636 ;
; readdata[13] ; address[15] ; 12.588 ; 12.588 ; 12.588 ; 12.588 ;
; readdata[13] ; read        ; 12.498 ; 12.498 ; 12.498 ; 12.498 ;
; readdata[14] ; address[0]  ; 14.688 ; 14.688 ; 14.688 ; 14.688 ;
; readdata[14] ; address[1]  ; 13.179 ; 13.179 ; 13.179 ; 13.179 ;
; readdata[14] ; address[2]  ; 14.128 ; 14.128 ; 14.128 ; 14.128 ;
; readdata[14] ; address[3]  ; 14.024 ; 14.024 ; 14.024 ; 14.024 ;
; readdata[14] ; address[4]  ; 13.539 ; 13.539 ; 13.539 ; 13.539 ;
; readdata[14] ; address[5]  ; 14.310 ; 14.310 ; 14.310 ; 14.310 ;
; readdata[14] ; address[6]  ; 13.608 ; 13.608 ; 13.608 ; 13.608 ;
; readdata[14] ; address[7]  ; 13.410 ; 13.410 ; 13.410 ; 13.410 ;
; readdata[14] ; address[8]  ; 13.559 ; 13.559 ; 13.559 ; 13.559 ;
; readdata[14] ; address[9]  ; 9.235  ;        ;        ; 9.235  ;
; readdata[14] ; address[10] ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; readdata[14] ; address[11] ; 9.120  ; 9.120  ; 9.120  ; 9.120  ;
; readdata[14] ; address[12] ; 9.840  ; 9.840  ; 9.840  ; 9.840  ;
; readdata[14] ; address[13] ; 9.676  ; 9.676  ; 9.676  ; 9.676  ;
; readdata[14] ; address[14] ; 9.319  ; 9.319  ; 9.319  ; 9.319  ;
; readdata[14] ; address[15] ; 9.271  ; 9.271  ; 9.271  ; 9.271  ;
; readdata[14] ; read        ; 9.181  ; 9.181  ; 9.181  ; 9.181  ;
; readdata[15] ; address[0]  ; 14.237 ; 14.237 ; 14.237 ; 14.237 ;
; readdata[15] ; address[1]  ; 12.728 ; 12.728 ; 12.728 ; 12.728 ;
; readdata[15] ; address[2]  ; 13.677 ; 13.677 ; 13.677 ; 13.677 ;
; readdata[15] ; address[3]  ; 13.573 ; 13.573 ; 13.573 ; 13.573 ;
; readdata[15] ; address[4]  ; 13.088 ; 13.088 ; 13.088 ; 13.088 ;
; readdata[15] ; address[5]  ; 13.859 ; 13.859 ; 13.859 ; 13.859 ;
; readdata[15] ; address[6]  ; 13.157 ; 13.157 ; 13.157 ; 13.157 ;
; readdata[15] ; address[7]  ; 12.959 ; 12.959 ; 12.959 ; 12.959 ;
; readdata[15] ; address[8]  ; 13.108 ; 13.108 ; 13.108 ; 13.108 ;
; readdata[15] ; address[9]  ; 8.784  ;        ;        ; 8.784  ;
; readdata[15] ; address[10] ; 9.520  ; 9.520  ; 9.520  ; 9.520  ;
; readdata[15] ; address[11] ; 8.669  ; 8.669  ; 8.669  ; 8.669  ;
; readdata[15] ; address[12] ; 9.389  ; 9.389  ; 9.389  ; 9.389  ;
; readdata[15] ; address[13] ; 9.225  ; 9.225  ; 9.225  ; 9.225  ;
; readdata[15] ; address[14] ; 8.868  ; 8.868  ; 8.868  ; 8.868  ;
; readdata[15] ; address[15] ; 8.820  ; 8.820  ; 8.820  ; 8.820  ;
; readdata[15] ; read        ; 8.730  ; 8.730  ; 8.730  ; 8.730  ;
+--------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 10.782 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 17.283 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.035 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 7.500 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.782 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.056     ; 9.194      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.783 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a60~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.056     ; 9.193      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.786 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.071     ; 9.175      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg         ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg1   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg2   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg3   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg4   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg5   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg6   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg7   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg8   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg9   ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg10  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.787 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg11  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.071     ; 9.174      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.796 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.059     ; 9.177      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.797 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.059     ; 9.176      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg8  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg9  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg10 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.802 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg11 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; clock        ; clock       ; 20.000       ; -0.050     ; 9.180      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_we_reg        ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg1  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg2  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg3  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg4  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg5  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg6  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
; 10.803 ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg7  ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; clock        ; clock       ; 20.000       ; -0.050     ; 9.179      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.323 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.358 ; curr_state[12]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 0.525      ;
; 0.359 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.009      ; 0.525      ;
; 0.365 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.376 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.530      ;
; 0.383 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.010     ; 0.525      ;
; 0.452 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.604      ;
; 0.455 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.607      ;
; 0.455 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 0.611      ;
; 0.460 ; curr_state[12]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 0.618      ;
; 0.466 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.618      ;
; 0.485 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.019     ; 0.618      ;
; 0.497 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.499 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.512 ; curr_state[14]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 0.679      ;
; 0.516 ; curr_state[15]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 0.683      ;
; 0.516 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.531 ; curr_state[13]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.005     ; 0.678      ;
; 0.532 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.544 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.008     ; 0.688      ;
; 0.547 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.004      ; 0.703      ;
; 0.552 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.705      ;
; 0.566 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[15]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.011     ; 0.710      ;
; 0.569 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.586 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.066      ; 0.790      ;
; 0.587 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.739      ;
; 0.588 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 0.735      ;
; 0.591 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                            ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_1                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.004      ; 0.747      ;
; 0.592 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.744      ;
; 0.595 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.015      ; 0.763      ;
; 0.602 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.754      ;
; 0.604 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.756      ;
; 0.611 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.FETCH                                                                                                                           ; clock        ; clock       ; 0.000        ; -0.008     ; 0.755      ;
; 0.614 ; curr_state[14]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 0.772      ;
; 0.618 ; curr_state[15]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 0.776      ;
; 0.622 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.774      ;
; 0.627 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.779      ;
; 0.630 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.633 ; curr_state[13]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.014     ; 0.771      ;
; 0.637 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.639 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.646 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[15]                                ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.017     ; 0.781      ;
; 0.650 ; curr_state[10]                                                                                   ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.015      ; 0.817      ;
; 0.655 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.011     ; 0.796      ;
; 0.657 ; curr_state[12]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.020      ; 0.829      ;
; 0.662 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.814      ;
; 0.663 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.014      ; 0.829      ;
; 0.665 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.817      ;
; 0.672 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.826      ;
; 0.679 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[14]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a12~porta_we_reg                                                                 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.883      ;
; 0.682 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 0.829      ;
; 0.700 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.852      ;
; 0.705 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.900      ;
; 0.706 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.858      ;
; 0.707 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.859      ;
; 0.708 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 0.864      ;
; 0.710 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.862      ;
; 0.719 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[13]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 0.875      ;
; 0.723 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET                                             ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.004      ; 0.879      ;
; 0.728 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a30~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.938      ;
; 0.731 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|ram_block1a16~porta_address_reg0                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.943      ;
; 0.731 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a28~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.061      ; 0.930      ;
; 0.734 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_address_reg0                                                            ; clock        ; clock       ; 0.000        ; 0.076      ; 0.948      ;
; 0.735 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.887      ;
; 0.750 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a14~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.055      ; 0.943      ;
; 0.752 ; curr_state[10]                                                                                   ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.006      ; 0.910      ;
; 0.754 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT                                               ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                                                                                                            ; clock        ; clock       ; 0.000        ; -0.004     ; 0.902      ;
; 0.756 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[10]                                ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.002     ; 0.906      ;
; 0.759 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.009      ; 0.920      ;
; 0.772 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.772 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[10]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.007     ; 0.917      ;
; 0.773 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated|ram_block1a19~porta_address_reg0                                                        ; clock        ; clock       ; 0.000        ; 0.048      ; 0.959      ;
; 0.778 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[9]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.008     ; 0.922      ;
; 0.781 ; curr_state[12]                                                                                   ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.782 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[15]                                 ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.007     ; 0.927      ;
; 0.787 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[11]                                ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.006     ; 0.933      ;
; 0.794 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg0                                                           ; clock        ; clock       ; 0.000        ; 0.039      ; 0.971      ;
; 0.797 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 0.953      ;
; 0.806 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG|curr_state[14]                                ; curr_state[14]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.025     ; 0.933      ;
; 0.810 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[14]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a44~porta_we_reg                                                                 ; clock        ; clock       ; 0.000        ; 0.064      ; 1.012      ;
; 0.810 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; curr_state[11]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; -0.005     ; 0.957      ;
; 0.810 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; clock        ; clock       ; 0.000        ; 0.013      ; 0.975      ;
; 0.811 ; curr_state[14]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.020      ; 0.983      ;
; 0.815 ; curr_state[15]                                                                                   ; curr_state[13]                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.020      ; 0.987      ;
; 0.818 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LOAD_0                                            ; curr_state[9]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.004      ; 0.974      ;
; 0.820 ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG|curr_state[14]                                ; main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a9~porta_we_reg                                                                  ; clock        ; clock       ; 0.000        ; 0.067      ; 1.025      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.283 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.015      ; 2.764      ;
; 17.283 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.015      ; 2.764      ;
; 17.283 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.015      ; 2.764      ;
; 17.283 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.015      ; 2.764      ;
; 17.430 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.007      ; 2.609      ;
; 17.430 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.007      ; 2.609      ;
; 17.430 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.007      ; 2.609      ;
; 17.430 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.007      ; 2.609      ;
; 17.493 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 2.552      ;
; 17.493 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.013      ; 2.552      ;
; 17.493 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.013      ; 2.552      ;
; 17.493 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.013      ; 2.552      ;
; 17.640 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.005      ; 2.397      ;
; 17.640 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.005      ; 2.397      ;
; 17.640 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.005      ; 2.397      ;
; 17.640 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.005      ; 2.397      ;
; 17.642 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.408      ;
; 17.642 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.408      ;
; 17.642 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.408      ;
; 17.642 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.408      ;
; 17.713 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.337      ;
; 17.713 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.337      ;
; 17.713 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.337      ;
; 17.713 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.337      ;
; 17.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.196      ;
; 17.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.196      ;
; 17.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.196      ;
; 17.852 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.196      ;
; 17.855 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.195      ;
; 17.855 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.195      ;
; 17.855 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.195      ;
; 17.855 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.195      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.885 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; -0.003     ; 2.144      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.907 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.133      ;
; 17.919 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.131      ;
; 17.919 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.131      ;
; 17.919 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.131      ;
; 17.919 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 20.000       ; 0.018      ; 2.131      ;
; 17.923 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.125      ;
; 17.923 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.125      ;
; 17.923 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.125      ;
; 17.923 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.016      ; 2.125      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.975 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.008      ; 2.065      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 17.988 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.000      ; 2.044      ;
; 18.065 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.983      ;
; 18.065 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.983      ;
; 18.065 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.983      ;
; 18.065 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.983      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.067 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.973      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.102 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.938      ;
; 18.129 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.919      ;
; 18.129 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.919      ;
; 18.129 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.919      ;
; 18.129 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 20.000       ; 0.016      ; 1.919      ;
; 18.203 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.837      ;
; 18.203 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.837      ;
; 18.203 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.837      ;
; 18.203 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 20.000       ; 0.008      ; 1.837      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.035 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.188      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.196 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.349      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.276 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.424      ;
; 1.321 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; clock        ; clock       ; 0.000        ; 0.013      ; 1.486      ;
; 1.321 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; clock        ; clock       ; 0.000        ; 0.013      ; 1.486      ;
; 1.321 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; clock        ; clock       ; 0.000        ; 0.013      ; 1.486      ;
; 1.321 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; clock        ; clock       ; 0.000        ; 0.013      ; 1.486      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.329 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.477      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.343 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.005      ; 1.500      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.399 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.547      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.404 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.552      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.465 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP      ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.613      ;
; 1.531 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; clock        ; clock       ; 0.000        ; 0.015      ; 1.698      ;
; 1.531 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; clock        ; clock       ; 0.000        ; 0.015      ; 1.698      ;
; 1.531 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; clock        ; clock       ; 0.000        ; 0.015      ; 1.698      ;
; 1.531 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; clock        ; clock       ; 0.000        ; 0.015      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.546 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE  ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.698      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.561 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.721      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.606 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; clock        ; clock       ; 0.000        ; 0.008      ; 1.766      ;
; 1.668 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.816      ;
; 1.668 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.816      ;
; 1.668 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.816      ;
; 1.668 ; S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR   ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; clock        ; clock       ; 0.000        ; -0.004     ; 1.816      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; mode          ; clock      ; 4.418 ; 4.418 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 8.235 ; 8.235 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 6.659 ; 6.659 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 6.534 ; 6.534 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 6.719 ; 6.719 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 6.425 ; 6.425 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 6.497 ; 6.497 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 6.665 ; 6.665 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 6.515 ; 6.515 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 5.956 ; 5.956 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 6.407 ; 6.407 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 8.199 ; 8.199 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 7.926 ; 7.926 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 7.962 ; 7.962 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 8.235 ; 8.235 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 7.993 ; 7.993 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 5.916 ; 5.916 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 5.675 ; 5.675 ; Rise       ; clock           ;
; reset_n       ; clock      ; 1.517 ; 1.517 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -2.953 ; -2.953 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 0.224  ; 0.224  ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -2.326 ; -2.326 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -2.330 ; -2.330 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -2.397 ; -2.397 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -2.449 ; -2.449 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -2.226 ; -2.226 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -2.449 ; -2.449 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -2.298 ; -2.298 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -2.202 ; -2.202 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -2.320 ; -2.320 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -2.300 ; -2.300 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -2.027 ; -2.027 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -2.063 ; -2.063 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -2.336 ; -2.336 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -2.094 ; -2.094 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -0.017 ; -0.017 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 0.224  ; 0.224  ; Rise       ; clock           ;
; reset_n       ; clock      ; -0.018 ; -0.018 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 10.541 ; 10.541 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 10.541 ; 10.541 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 9.902  ; 9.902  ; Rise       ; clock           ;
;  address[2]    ; clock      ; 10.175 ; 10.175 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 10.270 ; 10.270 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 10.121 ; 10.121 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 10.281 ; 10.281 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 10.042 ; 10.042 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 9.883  ; 9.883  ; Rise       ; clock           ;
;  address[8]    ; clock      ; 10.057 ; 10.057 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 8.074  ; 8.074  ; Rise       ; clock           ;
;  address[10]   ; clock      ; 8.341  ; 8.341  ; Rise       ; clock           ;
;  address[11]   ; clock      ; 8.739  ; 8.739  ; Rise       ; clock           ;
;  address[12]   ; clock      ; 8.934  ; 8.934  ; Rise       ; clock           ;
;  address[13]   ; clock      ; 8.855  ; 8.855  ; Rise       ; clock           ;
;  address[14]   ; clock      ; 8.899  ; 8.899  ; Rise       ; clock           ;
;  address[15]   ; clock      ; 8.926  ; 8.926  ; Rise       ; clock           ;
; read           ; clock      ; 8.734  ; 8.734  ; Rise       ; clock           ;
; write          ; clock      ; 5.882  ; 5.882  ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 7.118  ; 7.118  ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.085  ; 6.085  ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 7.074  ; 7.074  ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 5.883  ; 5.883  ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.411  ; 6.411  ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 7.003  ; 7.003  ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 5.953  ; 5.953  ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.821  ; 6.821  ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 5.852  ; 5.852  ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 6.344  ; 6.344  ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.470  ; 6.470  ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.837  ; 6.837  ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 7.005  ; 7.005  ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 6.060  ; 6.060  ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 7.074  ; 7.074  ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.296  ; 6.296  ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 7.118  ; 7.118  ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 4.946 ; 4.946 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 5.550 ; 5.550 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 5.326 ; 5.326 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 5.139 ; 5.139 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 5.427 ; 5.427 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 5.359 ; 5.359 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 5.207 ; 5.207 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 5.001 ; 5.001 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 5.113 ; 5.113 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 5.380 ; 5.380 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 4.953 ; 4.953 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 5.248 ; 5.248 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 5.169 ; 5.169 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 4.921 ; 4.921 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
; read           ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
; write          ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 7.074 ; 7.074 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 5.883 ; 5.883 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.411 ; 6.411 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 7.003 ; 7.003 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.821 ; 6.821 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 6.344 ; 6.344 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.470 ; 6.470 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.837 ; 6.837 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 7.005 ; 7.005 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 6.060 ; 6.060 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 7.074 ; 7.074 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.296 ; 6.296 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 7.118 ; 7.118 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 8.210 ; 8.210 ; 8.210 ; 8.210 ;
; readdata[1]  ; address[1]  ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; readdata[2]  ; address[2]  ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; readdata[3]  ; address[3]  ; 8.128 ; 8.128 ; 8.128 ; 8.128 ;
; readdata[4]  ; address[4]  ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; readdata[5]  ; address[5]  ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; readdata[6]  ; address[6]  ; 7.610 ; 7.610 ; 7.610 ; 7.610 ;
; readdata[7]  ; address[7]  ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; readdata[8]  ; address[8]  ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; readdata[9]  ; address[0]  ; 9.522 ; 9.522 ; 9.522 ; 9.522 ;
; readdata[9]  ; address[1]  ; 8.883 ; 8.883 ; 8.883 ; 8.883 ;
; readdata[9]  ; address[2]  ; 9.156 ; 9.156 ; 9.156 ; 9.156 ;
; readdata[9]  ; address[3]  ; 9.251 ; 9.251 ; 9.251 ; 9.251 ;
; readdata[9]  ; address[4]  ; 9.102 ; 9.102 ; 9.102 ; 9.102 ;
; readdata[9]  ; address[5]  ; 9.262 ; 9.262 ; 9.262 ; 9.262 ;
; readdata[9]  ; address[6]  ; 9.023 ; 9.023 ; 9.023 ; 9.023 ;
; readdata[9]  ; address[7]  ; 8.864 ; 8.864 ; 8.864 ; 8.864 ;
; readdata[9]  ; address[8]  ; 9.038 ; 9.038 ; 9.038 ; 9.038 ;
; readdata[9]  ; address[9]  ; 7.055 ;       ;       ; 7.055 ;
; readdata[9]  ; address[10] ; 7.322 ; 7.322 ; 7.322 ; 7.322 ;
; readdata[9]  ; address[11] ; 7.720 ; 7.720 ; 7.720 ; 7.720 ;
; readdata[9]  ; address[12] ; 7.915 ; 7.915 ; 7.915 ; 7.915 ;
; readdata[9]  ; address[13] ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; readdata[9]  ; address[14] ; 7.880 ; 7.880 ; 7.880 ; 7.880 ;
; readdata[9]  ; address[15] ; 7.907 ; 7.907 ; 7.907 ; 7.907 ;
; readdata[9]  ; read        ; 7.715 ; 7.715 ; 7.715 ; 7.715 ;
; readdata[10] ; address[0]  ; 9.249 ; 9.249 ; 9.249 ; 9.249 ;
; readdata[10] ; address[1]  ; 8.610 ; 8.610 ; 8.610 ; 8.610 ;
; readdata[10] ; address[2]  ; 8.883 ; 8.883 ; 8.883 ; 8.883 ;
; readdata[10] ; address[3]  ; 8.978 ; 8.978 ; 8.978 ; 8.978 ;
; readdata[10] ; address[4]  ; 8.829 ; 8.829 ; 8.829 ; 8.829 ;
; readdata[10] ; address[5]  ; 8.989 ; 8.989 ; 8.989 ; 8.989 ;
; readdata[10] ; address[6]  ; 8.750 ; 8.750 ; 8.750 ; 8.750 ;
; readdata[10] ; address[7]  ; 8.591 ; 8.591 ; 8.591 ; 8.591 ;
; readdata[10] ; address[8]  ; 8.765 ; 8.765 ; 8.765 ; 8.765 ;
; readdata[10] ; address[9]  ; 6.782 ;       ;       ; 6.782 ;
; readdata[10] ; address[10] ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; readdata[10] ; address[11] ; 7.447 ; 7.447 ; 7.447 ; 7.447 ;
; readdata[10] ; address[12] ; 7.642 ; 7.642 ; 7.642 ; 7.642 ;
; readdata[10] ; address[13] ; 7.563 ; 7.563 ; 7.563 ; 7.563 ;
; readdata[10] ; address[14] ; 7.607 ; 7.607 ; 7.607 ; 7.607 ;
; readdata[10] ; address[15] ; 7.634 ; 7.634 ; 7.634 ; 7.634 ;
; readdata[10] ; read        ; 7.442 ; 7.442 ; 7.442 ; 7.442 ;
; readdata[11] ; address[0]  ; 9.285 ; 9.285 ; 9.285 ; 9.285 ;
; readdata[11] ; address[1]  ; 8.646 ; 8.646 ; 8.646 ; 8.646 ;
; readdata[11] ; address[2]  ; 8.919 ; 8.919 ; 8.919 ; 8.919 ;
; readdata[11] ; address[3]  ; 9.014 ; 9.014 ; 9.014 ; 9.014 ;
; readdata[11] ; address[4]  ; 8.865 ; 8.865 ; 8.865 ; 8.865 ;
; readdata[11] ; address[5]  ; 9.025 ; 9.025 ; 9.025 ; 9.025 ;
; readdata[11] ; address[6]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; readdata[11] ; address[7]  ; 8.627 ; 8.627 ; 8.627 ; 8.627 ;
; readdata[11] ; address[8]  ; 8.801 ; 8.801 ; 8.801 ; 8.801 ;
; readdata[11] ; address[9]  ; 6.818 ;       ;       ; 6.818 ;
; readdata[11] ; address[10] ; 7.085 ; 7.085 ; 7.085 ; 7.085 ;
; readdata[11] ; address[11] ; 7.483 ; 7.483 ; 7.483 ; 7.483 ;
; readdata[11] ; address[12] ; 7.678 ; 7.678 ; 7.678 ; 7.678 ;
; readdata[11] ; address[13] ; 7.599 ; 7.599 ; 7.599 ; 7.599 ;
; readdata[11] ; address[14] ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; readdata[11] ; address[15] ; 7.670 ; 7.670 ; 7.670 ; 7.670 ;
; readdata[11] ; read        ; 7.478 ; 7.478 ; 7.478 ; 7.478 ;
; readdata[12] ; address[0]  ; 9.558 ; 9.558 ; 9.558 ; 9.558 ;
; readdata[12] ; address[1]  ; 8.919 ; 8.919 ; 8.919 ; 8.919 ;
; readdata[12] ; address[2]  ; 9.192 ; 9.192 ; 9.192 ; 9.192 ;
; readdata[12] ; address[3]  ; 9.287 ; 9.287 ; 9.287 ; 9.287 ;
; readdata[12] ; address[4]  ; 9.138 ; 9.138 ; 9.138 ; 9.138 ;
; readdata[12] ; address[5]  ; 9.298 ; 9.298 ; 9.298 ; 9.298 ;
; readdata[12] ; address[6]  ; 9.059 ; 9.059 ; 9.059 ; 9.059 ;
; readdata[12] ; address[7]  ; 8.900 ; 8.900 ; 8.900 ; 8.900 ;
; readdata[12] ; address[8]  ; 9.074 ; 9.074 ; 9.074 ; 9.074 ;
; readdata[12] ; address[9]  ; 7.091 ;       ;       ; 7.091 ;
; readdata[12] ; address[10] ; 7.358 ; 7.358 ; 7.358 ; 7.358 ;
; readdata[12] ; address[11] ; 7.756 ; 7.756 ; 7.756 ; 7.756 ;
; readdata[12] ; address[12] ; 7.951 ; 7.951 ; 7.951 ; 7.951 ;
; readdata[12] ; address[13] ; 7.872 ; 7.872 ; 7.872 ; 7.872 ;
; readdata[12] ; address[14] ; 7.916 ; 7.916 ; 7.916 ; 7.916 ;
; readdata[12] ; address[15] ; 7.943 ; 7.943 ; 7.943 ; 7.943 ;
; readdata[12] ; read        ; 7.751 ; 7.751 ; 7.751 ; 7.751 ;
; readdata[13] ; address[0]  ; 9.316 ; 9.316 ; 9.316 ; 9.316 ;
; readdata[13] ; address[1]  ; 8.677 ; 8.677 ; 8.677 ; 8.677 ;
; readdata[13] ; address[2]  ; 8.950 ; 8.950 ; 8.950 ; 8.950 ;
; readdata[13] ; address[3]  ; 9.045 ; 9.045 ; 9.045 ; 9.045 ;
; readdata[13] ; address[4]  ; 8.896 ; 8.896 ; 8.896 ; 8.896 ;
; readdata[13] ; address[5]  ; 9.056 ; 9.056 ; 9.056 ; 9.056 ;
; readdata[13] ; address[6]  ; 8.817 ; 8.817 ; 8.817 ; 8.817 ;
; readdata[13] ; address[7]  ; 8.658 ; 8.658 ; 8.658 ; 8.658 ;
; readdata[13] ; address[8]  ; 8.832 ; 8.832 ; 8.832 ; 8.832 ;
; readdata[13] ; address[9]  ; 6.849 ;       ;       ; 6.849 ;
; readdata[13] ; address[10] ; 7.116 ; 7.116 ; 7.116 ; 7.116 ;
; readdata[13] ; address[11] ; 7.514 ; 7.514 ; 7.514 ; 7.514 ;
; readdata[13] ; address[12] ; 7.709 ; 7.709 ; 7.709 ; 7.709 ;
; readdata[13] ; address[13] ; 7.630 ; 7.630 ; 7.630 ; 7.630 ;
; readdata[13] ; address[14] ; 7.674 ; 7.674 ; 7.674 ; 7.674 ;
; readdata[13] ; address[15] ; 7.701 ; 7.701 ; 7.701 ; 7.701 ;
; readdata[13] ; read        ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; readdata[14] ; address[0]  ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; readdata[14] ; address[1]  ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; readdata[14] ; address[2]  ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; readdata[14] ; address[3]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; readdata[14] ; address[4]  ; 6.819 ; 6.819 ; 6.819 ; 6.819 ;
; readdata[14] ; address[5]  ; 6.979 ; 6.979 ; 6.979 ; 6.979 ;
; readdata[14] ; address[6]  ; 6.740 ; 6.740 ; 6.740 ; 6.740 ;
; readdata[14] ; address[7]  ; 6.581 ; 6.581 ; 6.581 ; 6.581 ;
; readdata[14] ; address[8]  ; 6.755 ; 6.755 ; 6.755 ; 6.755 ;
; readdata[14] ; address[9]  ; 4.772 ;       ;       ; 4.772 ;
; readdata[14] ; address[10] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; readdata[14] ; address[11] ; 5.437 ; 5.437 ; 5.437 ; 5.437 ;
; readdata[14] ; address[12] ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; readdata[14] ; address[13] ; 5.553 ; 5.553 ; 5.553 ; 5.553 ;
; readdata[14] ; address[14] ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; readdata[14] ; address[15] ; 5.624 ; 5.624 ; 5.624 ; 5.624 ;
; readdata[14] ; read        ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; readdata[15] ; address[0]  ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; readdata[15] ; address[1]  ; 6.359 ; 6.359 ; 6.359 ; 6.359 ;
; readdata[15] ; address[2]  ; 6.632 ; 6.632 ; 6.632 ; 6.632 ;
; readdata[15] ; address[3]  ; 6.727 ; 6.727 ; 6.727 ; 6.727 ;
; readdata[15] ; address[4]  ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; readdata[15] ; address[5]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; readdata[15] ; address[6]  ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
; readdata[15] ; address[7]  ; 6.340 ; 6.340 ; 6.340 ; 6.340 ;
; readdata[15] ; address[8]  ; 6.514 ; 6.514 ; 6.514 ; 6.514 ;
; readdata[15] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[15] ; address[10] ; 4.798 ; 4.798 ; 4.798 ; 4.798 ;
; readdata[15] ; address[11] ; 5.196 ; 5.196 ; 5.196 ; 5.196 ;
; readdata[15] ; address[12] ; 5.391 ; 5.391 ; 5.391 ; 5.391 ;
; readdata[15] ; address[13] ; 5.312 ; 5.312 ; 5.312 ; 5.312 ;
; readdata[15] ; address[14] ; 5.356 ; 5.356 ; 5.356 ; 5.356 ;
; readdata[15] ; address[15] ; 5.383 ; 5.383 ; 5.383 ; 5.383 ;
; readdata[15] ; read        ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 8.210 ; 8.210 ; 8.210 ; 8.210 ;
; readdata[1]  ; address[1]  ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; readdata[2]  ; address[2]  ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; readdata[3]  ; address[3]  ; 8.128 ; 8.128 ; 8.128 ; 8.128 ;
; readdata[4]  ; address[4]  ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; readdata[5]  ; address[5]  ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; readdata[6]  ; address[6]  ; 7.610 ; 7.610 ; 7.610 ; 7.610 ;
; readdata[7]  ; address[7]  ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; readdata[8]  ; address[8]  ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; readdata[9]  ; address[0]  ; 9.473 ; 9.473 ; 9.473 ; 9.473 ;
; readdata[9]  ; address[1]  ; 8.740 ; 8.740 ; 8.740 ; 8.740 ;
; readdata[9]  ; address[2]  ; 9.131 ; 9.131 ; 9.131 ; 9.131 ;
; readdata[9]  ; address[3]  ; 9.135 ; 9.135 ; 9.135 ; 9.135 ;
; readdata[9]  ; address[4]  ; 8.932 ; 8.932 ; 8.932 ; 8.932 ;
; readdata[9]  ; address[5]  ; 9.201 ; 9.201 ; 9.201 ; 9.201 ;
; readdata[9]  ; address[6]  ; 8.940 ; 8.940 ; 8.940 ; 8.940 ;
; readdata[9]  ; address[7]  ; 8.778 ; 8.778 ; 8.778 ; 8.778 ;
; readdata[9]  ; address[8]  ; 8.925 ; 8.925 ; 8.925 ; 8.925 ;
; readdata[9]  ; address[9]  ; 7.055 ;       ;       ; 7.055 ;
; readdata[9]  ; address[10] ; 7.322 ; 7.322 ; 7.322 ; 7.322 ;
; readdata[9]  ; address[11] ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; readdata[9]  ; address[12] ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[9]  ; address[13] ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; readdata[9]  ; address[14] ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
; readdata[9]  ; address[15] ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; readdata[9]  ; read        ; 6.909 ; 6.909 ; 6.909 ; 6.909 ;
; readdata[10] ; address[0]  ; 9.200 ; 9.200 ; 9.200 ; 9.200 ;
; readdata[10] ; address[1]  ; 8.467 ; 8.467 ; 8.467 ; 8.467 ;
; readdata[10] ; address[2]  ; 8.858 ; 8.858 ; 8.858 ; 8.858 ;
; readdata[10] ; address[3]  ; 8.862 ; 8.862 ; 8.862 ; 8.862 ;
; readdata[10] ; address[4]  ; 8.659 ; 8.659 ; 8.659 ; 8.659 ;
; readdata[10] ; address[5]  ; 8.928 ; 8.928 ; 8.928 ; 8.928 ;
; readdata[10] ; address[6]  ; 8.667 ; 8.667 ; 8.667 ; 8.667 ;
; readdata[10] ; address[7]  ; 8.505 ; 8.505 ; 8.505 ; 8.505 ;
; readdata[10] ; address[8]  ; 8.652 ; 8.652 ; 8.652 ; 8.652 ;
; readdata[10] ; address[9]  ; 6.782 ;       ;       ; 6.782 ;
; readdata[10] ; address[10] ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; readdata[10] ; address[11] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; readdata[10] ; address[12] ; 6.917 ; 6.917 ; 6.917 ; 6.917 ;
; readdata[10] ; address[13] ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; readdata[10] ; address[14] ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; readdata[10] ; address[15] ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; readdata[10] ; read        ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; readdata[11] ; address[0]  ; 9.236 ; 9.236 ; 9.236 ; 9.236 ;
; readdata[11] ; address[1]  ; 8.503 ; 8.503 ; 8.503 ; 8.503 ;
; readdata[11] ; address[2]  ; 8.894 ; 8.894 ; 8.894 ; 8.894 ;
; readdata[11] ; address[3]  ; 8.898 ; 8.898 ; 8.898 ; 8.898 ;
; readdata[11] ; address[4]  ; 8.695 ; 8.695 ; 8.695 ; 8.695 ;
; readdata[11] ; address[5]  ; 8.964 ; 8.964 ; 8.964 ; 8.964 ;
; readdata[11] ; address[6]  ; 8.703 ; 8.703 ; 8.703 ; 8.703 ;
; readdata[11] ; address[7]  ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; readdata[11] ; address[8]  ; 8.688 ; 8.688 ; 8.688 ; 8.688 ;
; readdata[11] ; address[9]  ; 6.818 ;       ;       ; 6.818 ;
; readdata[11] ; address[10] ; 7.085 ; 7.085 ; 7.085 ; 7.085 ;
; readdata[11] ; address[11] ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; readdata[11] ; address[12] ; 6.953 ; 6.953 ; 6.953 ; 6.953 ;
; readdata[11] ; address[13] ; 6.874 ; 6.874 ; 6.874 ; 6.874 ;
; readdata[11] ; address[14] ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; readdata[11] ; address[15] ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; readdata[11] ; read        ; 6.672 ; 6.672 ; 6.672 ; 6.672 ;
; readdata[12] ; address[0]  ; 9.509 ; 9.509 ; 9.509 ; 9.509 ;
; readdata[12] ; address[1]  ; 8.776 ; 8.776 ; 8.776 ; 8.776 ;
; readdata[12] ; address[2]  ; 9.167 ; 9.167 ; 9.167 ; 9.167 ;
; readdata[12] ; address[3]  ; 9.171 ; 9.171 ; 9.171 ; 9.171 ;
; readdata[12] ; address[4]  ; 8.968 ; 8.968 ; 8.968 ; 8.968 ;
; readdata[12] ; address[5]  ; 9.237 ; 9.237 ; 9.237 ; 9.237 ;
; readdata[12] ; address[6]  ; 8.976 ; 8.976 ; 8.976 ; 8.976 ;
; readdata[12] ; address[7]  ; 8.814 ; 8.814 ; 8.814 ; 8.814 ;
; readdata[12] ; address[8]  ; 8.961 ; 8.961 ; 8.961 ; 8.961 ;
; readdata[12] ; address[9]  ; 7.091 ;       ;       ; 7.091 ;
; readdata[12] ; address[10] ; 7.358 ; 7.358 ; 7.358 ; 7.358 ;
; readdata[12] ; address[11] ; 6.931 ; 6.931 ; 6.931 ; 6.931 ;
; readdata[12] ; address[12] ; 7.226 ; 7.226 ; 7.226 ; 7.226 ;
; readdata[12] ; address[13] ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; readdata[12] ; address[14] ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; readdata[12] ; address[15] ; 6.986 ; 6.986 ; 6.986 ; 6.986 ;
; readdata[12] ; read        ; 6.945 ; 6.945 ; 6.945 ; 6.945 ;
; readdata[13] ; address[0]  ; 9.267 ; 9.267 ; 9.267 ; 9.267 ;
; readdata[13] ; address[1]  ; 8.534 ; 8.534 ; 8.534 ; 8.534 ;
; readdata[13] ; address[2]  ; 8.925 ; 8.925 ; 8.925 ; 8.925 ;
; readdata[13] ; address[3]  ; 8.929 ; 8.929 ; 8.929 ; 8.929 ;
; readdata[13] ; address[4]  ; 8.726 ; 8.726 ; 8.726 ; 8.726 ;
; readdata[13] ; address[5]  ; 8.995 ; 8.995 ; 8.995 ; 8.995 ;
; readdata[13] ; address[6]  ; 8.734 ; 8.734 ; 8.734 ; 8.734 ;
; readdata[13] ; address[7]  ; 8.572 ; 8.572 ; 8.572 ; 8.572 ;
; readdata[13] ; address[8]  ; 8.719 ; 8.719 ; 8.719 ; 8.719 ;
; readdata[13] ; address[9]  ; 6.849 ;       ;       ; 6.849 ;
; readdata[13] ; address[10] ; 7.116 ; 7.116 ; 7.116 ; 7.116 ;
; readdata[13] ; address[11] ; 6.689 ; 6.689 ; 6.689 ; 6.689 ;
; readdata[13] ; address[12] ; 6.984 ; 6.984 ; 6.984 ; 6.984 ;
; readdata[13] ; address[13] ; 6.905 ; 6.905 ; 6.905 ; 6.905 ;
; readdata[13] ; address[14] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; readdata[13] ; address[15] ; 6.744 ; 6.744 ; 6.744 ; 6.744 ;
; readdata[13] ; read        ; 6.703 ; 6.703 ; 6.703 ; 6.703 ;
; readdata[14] ; address[0]  ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[14] ; address[1]  ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; readdata[14] ; address[2]  ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; readdata[14] ; address[3]  ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; readdata[14] ; address[4]  ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; readdata[14] ; address[5]  ; 6.918 ; 6.918 ; 6.918 ; 6.918 ;
; readdata[14] ; address[6]  ; 6.657 ; 6.657 ; 6.657 ; 6.657 ;
; readdata[14] ; address[7]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; readdata[14] ; address[8]  ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; readdata[14] ; address[9]  ; 4.772 ;       ;       ; 4.772 ;
; readdata[14] ; address[10] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; readdata[14] ; address[11] ; 4.612 ; 4.612 ; 4.612 ; 4.612 ;
; readdata[14] ; address[12] ; 4.907 ; 4.907 ; 4.907 ; 4.907 ;
; readdata[14] ; address[13] ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; readdata[14] ; address[14] ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; readdata[14] ; address[15] ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; readdata[14] ; read        ; 4.626 ; 4.626 ; 4.626 ; 4.626 ;
; readdata[15] ; address[0]  ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; readdata[15] ; address[1]  ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; readdata[15] ; address[2]  ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; readdata[15] ; address[3]  ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; readdata[15] ; address[4]  ; 6.408 ; 6.408 ; 6.408 ; 6.408 ;
; readdata[15] ; address[5]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; readdata[15] ; address[6]  ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; readdata[15] ; address[7]  ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; readdata[15] ; address[8]  ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; readdata[15] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[15] ; address[10] ; 4.798 ; 4.798 ; 4.798 ; 4.798 ;
; readdata[15] ; address[11] ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; readdata[15] ; address[12] ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; readdata[15] ; address[13] ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; readdata[15] ; address[14] ; 4.465 ; 4.465 ; 4.465 ; 4.465 ;
; readdata[15] ; address[15] ; 4.426 ; 4.426 ; 4.426 ; 4.426 ;
; readdata[15] ; read        ; 4.385 ; 4.385 ; 4.385 ; 4.385 ;
+--------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.529 ; 0.215 ; 14.282   ; 1.035   ; 7.500               ;
;  clock           ; 0.529 ; 0.215 ; 14.282   ; 1.035   ; 7.500               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; 9.064  ; 9.064  ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 17.798 ; 17.798 ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; 14.338 ; 14.338 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; 14.055 ; 14.055 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; 14.524 ; 14.524 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; 13.775 ; 13.775 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; 14.064 ; 14.064 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; 14.291 ; 14.291 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; 14.050 ; 14.050 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; 12.780 ; 12.780 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; 13.918 ; 13.918 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; 17.722 ; 17.722 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; 17.278 ; 17.278 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; 17.798 ; 17.798 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; 17.382 ; 17.382 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; 14.065 ; 14.065 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 13.614 ; 13.614 ; Rise       ; clock           ;
; reset_n       ; clock      ; 4.177  ; 4.177  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; mode          ; clock      ; -2.953 ; -2.953 ; Rise       ; clock           ;
; readdata[*]   ; clock      ; 0.224  ; 0.224  ; Rise       ; clock           ;
;  readdata[0]  ; clock      ; -2.326 ; -2.326 ; Rise       ; clock           ;
;  readdata[1]  ; clock      ; -2.330 ; -2.330 ; Rise       ; clock           ;
;  readdata[2]  ; clock      ; -2.397 ; -2.397 ; Rise       ; clock           ;
;  readdata[3]  ; clock      ; -2.449 ; -2.449 ; Rise       ; clock           ;
;  readdata[4]  ; clock      ; -2.226 ; -2.226 ; Rise       ; clock           ;
;  readdata[5]  ; clock      ; -2.449 ; -2.449 ; Rise       ; clock           ;
;  readdata[6]  ; clock      ; -2.298 ; -2.298 ; Rise       ; clock           ;
;  readdata[7]  ; clock      ; -2.202 ; -2.202 ; Rise       ; clock           ;
;  readdata[8]  ; clock      ; -2.320 ; -2.320 ; Rise       ; clock           ;
;  readdata[9]  ; clock      ; -2.300 ; -2.300 ; Rise       ; clock           ;
;  readdata[10] ; clock      ; -2.027 ; -2.027 ; Rise       ; clock           ;
;  readdata[11] ; clock      ; -2.063 ; -2.063 ; Rise       ; clock           ;
;  readdata[12] ; clock      ; -2.336 ; -2.336 ; Rise       ; clock           ;
;  readdata[13] ; clock      ; -2.094 ; -2.094 ; Rise       ; clock           ;
;  readdata[14] ; clock      ; -0.017 ; -0.017 ; Rise       ; clock           ;
;  readdata[15] ; clock      ; 0.224  ; 0.224  ; Rise       ; clock           ;
; reset_n       ; clock      ; -0.018 ; -0.018 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; address[*]     ; clock      ; 20.234 ; 20.234 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 20.234 ; 20.234 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 18.963 ; 18.963 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 19.627 ; 19.627 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 19.742 ; 19.742 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 19.247 ; 19.247 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 19.863 ; 19.863 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 19.304 ; 19.304 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 18.994 ; 18.994 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 19.272 ; 19.272 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 14.641 ; 14.641 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 15.377 ; 15.377 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 16.275 ; 16.275 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 16.653 ; 16.653 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 16.489 ; 16.489 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 16.566 ; 16.566 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 16.635 ; 16.635 ; Rise       ; clock           ;
; read           ; clock      ; 16.296 ; 16.296 ; Rise       ; clock           ;
; write          ; clock      ; 11.278 ; 11.278 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 12.544 ; 12.544 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 10.399 ; 10.399 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 12.413 ; 12.413 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 9.940  ; 9.940  ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 11.229 ; 11.229 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 12.472 ; 12.472 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 10.113 ; 10.113 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 11.835 ; 11.835 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 9.885  ; 9.885  ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 10.881 ; 10.881 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 11.219 ; 11.219 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 11.944 ; 11.944 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 12.327 ; 12.327 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 10.315 ; 10.315 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 12.238 ; 12.238 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 10.778 ; 10.778 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 12.544 ; 12.544 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; address[*]     ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
;  address[0]    ; clock      ; 4.946 ; 4.946 ; Rise       ; clock           ;
;  address[1]    ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
;  address[2]    ; clock      ; 5.550 ; 5.550 ; Rise       ; clock           ;
;  address[3]    ; clock      ; 5.326 ; 5.326 ; Rise       ; clock           ;
;  address[4]    ; clock      ; 5.139 ; 5.139 ; Rise       ; clock           ;
;  address[5]    ; clock      ; 5.427 ; 5.427 ; Rise       ; clock           ;
;  address[6]    ; clock      ; 5.359 ; 5.359 ; Rise       ; clock           ;
;  address[7]    ; clock      ; 5.207 ; 5.207 ; Rise       ; clock           ;
;  address[8]    ; clock      ; 5.001 ; 5.001 ; Rise       ; clock           ;
;  address[9]    ; clock      ; 5.113 ; 5.113 ; Rise       ; clock           ;
;  address[10]   ; clock      ; 5.380 ; 5.380 ; Rise       ; clock           ;
;  address[11]   ; clock      ; 4.953 ; 4.953 ; Rise       ; clock           ;
;  address[12]   ; clock      ; 5.248 ; 5.248 ; Rise       ; clock           ;
;  address[13]   ; clock      ; 5.169 ; 5.169 ; Rise       ; clock           ;
;  address[14]   ; clock      ; 4.921 ; 4.921 ; Rise       ; clock           ;
;  address[15]   ; clock      ; 4.716 ; 4.716 ; Rise       ; clock           ;
; read           ; clock      ; 4.746 ; 4.746 ; Rise       ; clock           ;
; write          ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
; writedata[*]   ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  writedata[0]  ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  writedata[1]  ; clock      ; 7.074 ; 7.074 ; Rise       ; clock           ;
;  writedata[2]  ; clock      ; 5.883 ; 5.883 ; Rise       ; clock           ;
;  writedata[3]  ; clock      ; 6.411 ; 6.411 ; Rise       ; clock           ;
;  writedata[4]  ; clock      ; 7.003 ; 7.003 ; Rise       ; clock           ;
;  writedata[5]  ; clock      ; 5.953 ; 5.953 ; Rise       ; clock           ;
;  writedata[6]  ; clock      ; 6.821 ; 6.821 ; Rise       ; clock           ;
;  writedata[7]  ; clock      ; 5.852 ; 5.852 ; Rise       ; clock           ;
;  writedata[8]  ; clock      ; 6.344 ; 6.344 ; Rise       ; clock           ;
;  writedata[9]  ; clock      ; 6.470 ; 6.470 ; Rise       ; clock           ;
;  writedata[10] ; clock      ; 6.837 ; 6.837 ; Rise       ; clock           ;
;  writedata[11] ; clock      ; 7.005 ; 7.005 ; Rise       ; clock           ;
;  writedata[12] ; clock      ; 6.060 ; 6.060 ; Rise       ; clock           ;
;  writedata[13] ; clock      ; 7.074 ; 7.074 ; Rise       ; clock           ;
;  writedata[14] ; clock      ; 6.296 ; 6.296 ; Rise       ; clock           ;
;  writedata[15] ; clock      ; 7.118 ; 7.118 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; readdata[0]  ; address[0]  ; 15.594 ; 15.594 ; 15.594 ; 15.594 ;
; readdata[1]  ; address[1]  ; 14.224 ; 14.224 ; 14.224 ; 14.224 ;
; readdata[2]  ; address[2]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; readdata[3]  ; address[3]  ; 15.494 ; 15.494 ; 15.494 ; 15.494 ;
; readdata[4]  ; address[4]  ; 14.709 ; 14.709 ; 14.709 ; 14.709 ;
; readdata[5]  ; address[5]  ; 15.515 ; 15.515 ; 15.515 ; 15.515 ;
; readdata[6]  ; address[6]  ; 14.398 ; 14.398 ; 14.398 ; 14.398 ;
; readdata[7]  ; address[7]  ; 14.021 ; 14.021 ; 14.021 ; 14.021 ;
; readdata[8]  ; address[8]  ; 14.787 ; 14.787 ; 14.787 ; 14.787 ;
; readdata[9]  ; address[0]  ; 18.485 ; 18.485 ; 18.485 ; 18.485 ;
; readdata[9]  ; address[1]  ; 17.214 ; 17.214 ; 17.214 ; 17.214 ;
; readdata[9]  ; address[2]  ; 17.878 ; 17.878 ; 17.878 ; 17.878 ;
; readdata[9]  ; address[3]  ; 17.993 ; 17.993 ; 17.993 ; 17.993 ;
; readdata[9]  ; address[4]  ; 17.498 ; 17.498 ; 17.498 ; 17.498 ;
; readdata[9]  ; address[5]  ; 18.114 ; 18.114 ; 18.114 ; 18.114 ;
; readdata[9]  ; address[6]  ; 17.555 ; 17.555 ; 17.555 ; 17.555 ;
; readdata[9]  ; address[7]  ; 17.245 ; 17.245 ; 17.245 ; 17.245 ;
; readdata[9]  ; address[8]  ; 17.523 ; 17.523 ; 17.523 ; 17.523 ;
; readdata[9]  ; address[9]  ; 12.892 ;        ;        ; 12.892 ;
; readdata[9]  ; address[10] ; 13.628 ; 13.628 ; 13.628 ; 13.628 ;
; readdata[9]  ; address[11] ; 14.526 ; 14.526 ; 14.526 ; 14.526 ;
; readdata[9]  ; address[12] ; 14.904 ; 14.904 ; 14.904 ; 14.904 ;
; readdata[9]  ; address[13] ; 14.740 ; 14.740 ; 14.740 ; 14.740 ;
; readdata[9]  ; address[14] ; 14.817 ; 14.817 ; 14.817 ; 14.817 ;
; readdata[9]  ; address[15] ; 14.886 ; 14.886 ; 14.886 ; 14.886 ;
; readdata[9]  ; read        ; 14.547 ; 14.547 ; 14.547 ; 14.547 ;
; readdata[10] ; address[0]  ; 18.041 ; 18.041 ; 18.041 ; 18.041 ;
; readdata[10] ; address[1]  ; 16.770 ; 16.770 ; 16.770 ; 16.770 ;
; readdata[10] ; address[2]  ; 17.434 ; 17.434 ; 17.434 ; 17.434 ;
; readdata[10] ; address[3]  ; 17.549 ; 17.549 ; 17.549 ; 17.549 ;
; readdata[10] ; address[4]  ; 17.054 ; 17.054 ; 17.054 ; 17.054 ;
; readdata[10] ; address[5]  ; 17.670 ; 17.670 ; 17.670 ; 17.670 ;
; readdata[10] ; address[6]  ; 17.111 ; 17.111 ; 17.111 ; 17.111 ;
; readdata[10] ; address[7]  ; 16.801 ; 16.801 ; 16.801 ; 16.801 ;
; readdata[10] ; address[8]  ; 17.079 ; 17.079 ; 17.079 ; 17.079 ;
; readdata[10] ; address[9]  ; 12.448 ;        ;        ; 12.448 ;
; readdata[10] ; address[10] ; 13.184 ; 13.184 ; 13.184 ; 13.184 ;
; readdata[10] ; address[11] ; 14.082 ; 14.082 ; 14.082 ; 14.082 ;
; readdata[10] ; address[12] ; 14.460 ; 14.460 ; 14.460 ; 14.460 ;
; readdata[10] ; address[13] ; 14.296 ; 14.296 ; 14.296 ; 14.296 ;
; readdata[10] ; address[14] ; 14.373 ; 14.373 ; 14.373 ; 14.373 ;
; readdata[10] ; address[15] ; 14.442 ; 14.442 ; 14.442 ; 14.442 ;
; readdata[10] ; read        ; 14.103 ; 14.103 ; 14.103 ; 14.103 ;
; readdata[11] ; address[0]  ; 18.112 ; 18.112 ; 18.112 ; 18.112 ;
; readdata[11] ; address[1]  ; 16.841 ; 16.841 ; 16.841 ; 16.841 ;
; readdata[11] ; address[2]  ; 17.505 ; 17.505 ; 17.505 ; 17.505 ;
; readdata[11] ; address[3]  ; 17.620 ; 17.620 ; 17.620 ; 17.620 ;
; readdata[11] ; address[4]  ; 17.125 ; 17.125 ; 17.125 ; 17.125 ;
; readdata[11] ; address[5]  ; 17.741 ; 17.741 ; 17.741 ; 17.741 ;
; readdata[11] ; address[6]  ; 17.182 ; 17.182 ; 17.182 ; 17.182 ;
; readdata[11] ; address[7]  ; 16.872 ; 16.872 ; 16.872 ; 16.872 ;
; readdata[11] ; address[8]  ; 17.150 ; 17.150 ; 17.150 ; 17.150 ;
; readdata[11] ; address[9]  ; 12.519 ;        ;        ; 12.519 ;
; readdata[11] ; address[10] ; 13.255 ; 13.255 ; 13.255 ; 13.255 ;
; readdata[11] ; address[11] ; 14.153 ; 14.153 ; 14.153 ; 14.153 ;
; readdata[11] ; address[12] ; 14.531 ; 14.531 ; 14.531 ; 14.531 ;
; readdata[11] ; address[13] ; 14.367 ; 14.367 ; 14.367 ; 14.367 ;
; readdata[11] ; address[14] ; 14.444 ; 14.444 ; 14.444 ; 14.444 ;
; readdata[11] ; address[15] ; 14.513 ; 14.513 ; 14.513 ; 14.513 ;
; readdata[11] ; read        ; 14.174 ; 14.174 ; 14.174 ; 14.174 ;
; readdata[12] ; address[0]  ; 18.561 ; 18.561 ; 18.561 ; 18.561 ;
; readdata[12] ; address[1]  ; 17.290 ; 17.290 ; 17.290 ; 17.290 ;
; readdata[12] ; address[2]  ; 17.954 ; 17.954 ; 17.954 ; 17.954 ;
; readdata[12] ; address[3]  ; 18.069 ; 18.069 ; 18.069 ; 18.069 ;
; readdata[12] ; address[4]  ; 17.574 ; 17.574 ; 17.574 ; 17.574 ;
; readdata[12] ; address[5]  ; 18.190 ; 18.190 ; 18.190 ; 18.190 ;
; readdata[12] ; address[6]  ; 17.631 ; 17.631 ; 17.631 ; 17.631 ;
; readdata[12] ; address[7]  ; 17.321 ; 17.321 ; 17.321 ; 17.321 ;
; readdata[12] ; address[8]  ; 17.599 ; 17.599 ; 17.599 ; 17.599 ;
; readdata[12] ; address[9]  ; 12.968 ;        ;        ; 12.968 ;
; readdata[12] ; address[10] ; 13.704 ; 13.704 ; 13.704 ; 13.704 ;
; readdata[12] ; address[11] ; 14.602 ; 14.602 ; 14.602 ; 14.602 ;
; readdata[12] ; address[12] ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; readdata[12] ; address[13] ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; readdata[12] ; address[14] ; 14.893 ; 14.893 ; 14.893 ; 14.893 ;
; readdata[12] ; address[15] ; 14.962 ; 14.962 ; 14.962 ; 14.962 ;
; readdata[12] ; read        ; 14.623 ; 14.623 ; 14.623 ; 14.623 ;
; readdata[13] ; address[0]  ; 18.145 ; 18.145 ; 18.145 ; 18.145 ;
; readdata[13] ; address[1]  ; 16.874 ; 16.874 ; 16.874 ; 16.874 ;
; readdata[13] ; address[2]  ; 17.538 ; 17.538 ; 17.538 ; 17.538 ;
; readdata[13] ; address[3]  ; 17.653 ; 17.653 ; 17.653 ; 17.653 ;
; readdata[13] ; address[4]  ; 17.158 ; 17.158 ; 17.158 ; 17.158 ;
; readdata[13] ; address[5]  ; 17.774 ; 17.774 ; 17.774 ; 17.774 ;
; readdata[13] ; address[6]  ; 17.215 ; 17.215 ; 17.215 ; 17.215 ;
; readdata[13] ; address[7]  ; 16.905 ; 16.905 ; 16.905 ; 16.905 ;
; readdata[13] ; address[8]  ; 17.183 ; 17.183 ; 17.183 ; 17.183 ;
; readdata[13] ; address[9]  ; 12.552 ;        ;        ; 12.552 ;
; readdata[13] ; address[10] ; 13.288 ; 13.288 ; 13.288 ; 13.288 ;
; readdata[13] ; address[11] ; 14.186 ; 14.186 ; 14.186 ; 14.186 ;
; readdata[13] ; address[12] ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; readdata[13] ; address[13] ; 14.400 ; 14.400 ; 14.400 ; 14.400 ;
; readdata[13] ; address[14] ; 14.477 ; 14.477 ; 14.477 ; 14.477 ;
; readdata[13] ; address[15] ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; readdata[13] ; read        ; 14.207 ; 14.207 ; 14.207 ; 14.207 ;
; readdata[14] ; address[0]  ; 14.828 ; 14.828 ; 14.828 ; 14.828 ;
; readdata[14] ; address[1]  ; 13.557 ; 13.557 ; 13.557 ; 13.557 ;
; readdata[14] ; address[2]  ; 14.221 ; 14.221 ; 14.221 ; 14.221 ;
; readdata[14] ; address[3]  ; 14.336 ; 14.336 ; 14.336 ; 14.336 ;
; readdata[14] ; address[4]  ; 13.841 ; 13.841 ; 13.841 ; 13.841 ;
; readdata[14] ; address[5]  ; 14.457 ; 14.457 ; 14.457 ; 14.457 ;
; readdata[14] ; address[6]  ; 13.898 ; 13.898 ; 13.898 ; 13.898 ;
; readdata[14] ; address[7]  ; 13.588 ; 13.588 ; 13.588 ; 13.588 ;
; readdata[14] ; address[8]  ; 13.866 ; 13.866 ; 13.866 ; 13.866 ;
; readdata[14] ; address[9]  ; 9.235  ;        ;        ; 9.235  ;
; readdata[14] ; address[10] ; 9.971  ; 9.971  ; 9.971  ; 9.971  ;
; readdata[14] ; address[11] ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; readdata[14] ; address[12] ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; readdata[14] ; address[13] ; 11.083 ; 11.083 ; 11.083 ; 11.083 ;
; readdata[14] ; address[14] ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; readdata[14] ; address[15] ; 11.229 ; 11.229 ; 11.229 ; 11.229 ;
; readdata[14] ; read        ; 10.890 ; 10.890 ; 10.890 ; 10.890 ;
; readdata[15] ; address[0]  ; 14.377 ; 14.377 ; 14.377 ; 14.377 ;
; readdata[15] ; address[1]  ; 13.106 ; 13.106 ; 13.106 ; 13.106 ;
; readdata[15] ; address[2]  ; 13.770 ; 13.770 ; 13.770 ; 13.770 ;
; readdata[15] ; address[3]  ; 13.885 ; 13.885 ; 13.885 ; 13.885 ;
; readdata[15] ; address[4]  ; 13.390 ; 13.390 ; 13.390 ; 13.390 ;
; readdata[15] ; address[5]  ; 14.006 ; 14.006 ; 14.006 ; 14.006 ;
; readdata[15] ; address[6]  ; 13.447 ; 13.447 ; 13.447 ; 13.447 ;
; readdata[15] ; address[7]  ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; readdata[15] ; address[8]  ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; readdata[15] ; address[9]  ; 8.784  ;        ;        ; 8.784  ;
; readdata[15] ; address[10] ; 9.520  ; 9.520  ; 9.520  ; 9.520  ;
; readdata[15] ; address[11] ; 10.418 ; 10.418 ; 10.418 ; 10.418 ;
; readdata[15] ; address[12] ; 10.796 ; 10.796 ; 10.796 ; 10.796 ;
; readdata[15] ; address[13] ; 10.632 ; 10.632 ; 10.632 ; 10.632 ;
; readdata[15] ; address[14] ; 10.709 ; 10.709 ; 10.709 ; 10.709 ;
; readdata[15] ; address[15] ; 10.778 ; 10.778 ; 10.778 ; 10.778 ;
; readdata[15] ; read        ; 10.439 ; 10.439 ; 10.439 ; 10.439 ;
+--------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; readdata[0]  ; address[0]  ; 8.210 ; 8.210 ; 8.210 ; 8.210 ;
; readdata[1]  ; address[1]  ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; readdata[2]  ; address[2]  ; 7.899 ; 7.899 ; 7.899 ; 7.899 ;
; readdata[3]  ; address[3]  ; 8.128 ; 8.128 ; 8.128 ; 8.128 ;
; readdata[4]  ; address[4]  ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; readdata[5]  ; address[5]  ; 8.094 ; 8.094 ; 8.094 ; 8.094 ;
; readdata[6]  ; address[6]  ; 7.610 ; 7.610 ; 7.610 ; 7.610 ;
; readdata[7]  ; address[7]  ; 7.422 ; 7.422 ; 7.422 ; 7.422 ;
; readdata[8]  ; address[8]  ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; readdata[9]  ; address[0]  ; 9.473 ; 9.473 ; 9.473 ; 9.473 ;
; readdata[9]  ; address[1]  ; 8.740 ; 8.740 ; 8.740 ; 8.740 ;
; readdata[9]  ; address[2]  ; 9.131 ; 9.131 ; 9.131 ; 9.131 ;
; readdata[9]  ; address[3]  ; 9.135 ; 9.135 ; 9.135 ; 9.135 ;
; readdata[9]  ; address[4]  ; 8.932 ; 8.932 ; 8.932 ; 8.932 ;
; readdata[9]  ; address[5]  ; 9.201 ; 9.201 ; 9.201 ; 9.201 ;
; readdata[9]  ; address[6]  ; 8.940 ; 8.940 ; 8.940 ; 8.940 ;
; readdata[9]  ; address[7]  ; 8.778 ; 8.778 ; 8.778 ; 8.778 ;
; readdata[9]  ; address[8]  ; 8.925 ; 8.925 ; 8.925 ; 8.925 ;
; readdata[9]  ; address[9]  ; 7.055 ;       ;       ; 7.055 ;
; readdata[9]  ; address[10] ; 7.322 ; 7.322 ; 7.322 ; 7.322 ;
; readdata[9]  ; address[11] ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; readdata[9]  ; address[12] ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[9]  ; address[13] ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; readdata[9]  ; address[14] ; 6.989 ; 6.989 ; 6.989 ; 6.989 ;
; readdata[9]  ; address[15] ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; readdata[9]  ; read        ; 6.909 ; 6.909 ; 6.909 ; 6.909 ;
; readdata[10] ; address[0]  ; 9.200 ; 9.200 ; 9.200 ; 9.200 ;
; readdata[10] ; address[1]  ; 8.467 ; 8.467 ; 8.467 ; 8.467 ;
; readdata[10] ; address[2]  ; 8.858 ; 8.858 ; 8.858 ; 8.858 ;
; readdata[10] ; address[3]  ; 8.862 ; 8.862 ; 8.862 ; 8.862 ;
; readdata[10] ; address[4]  ; 8.659 ; 8.659 ; 8.659 ; 8.659 ;
; readdata[10] ; address[5]  ; 8.928 ; 8.928 ; 8.928 ; 8.928 ;
; readdata[10] ; address[6]  ; 8.667 ; 8.667 ; 8.667 ; 8.667 ;
; readdata[10] ; address[7]  ; 8.505 ; 8.505 ; 8.505 ; 8.505 ;
; readdata[10] ; address[8]  ; 8.652 ; 8.652 ; 8.652 ; 8.652 ;
; readdata[10] ; address[9]  ; 6.782 ;       ;       ; 6.782 ;
; readdata[10] ; address[10] ; 7.049 ; 7.049 ; 7.049 ; 7.049 ;
; readdata[10] ; address[11] ; 6.622 ; 6.622 ; 6.622 ; 6.622 ;
; readdata[10] ; address[12] ; 6.917 ; 6.917 ; 6.917 ; 6.917 ;
; readdata[10] ; address[13] ; 6.838 ; 6.838 ; 6.838 ; 6.838 ;
; readdata[10] ; address[14] ; 6.716 ; 6.716 ; 6.716 ; 6.716 ;
; readdata[10] ; address[15] ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; readdata[10] ; read        ; 6.636 ; 6.636 ; 6.636 ; 6.636 ;
; readdata[11] ; address[0]  ; 9.236 ; 9.236 ; 9.236 ; 9.236 ;
; readdata[11] ; address[1]  ; 8.503 ; 8.503 ; 8.503 ; 8.503 ;
; readdata[11] ; address[2]  ; 8.894 ; 8.894 ; 8.894 ; 8.894 ;
; readdata[11] ; address[3]  ; 8.898 ; 8.898 ; 8.898 ; 8.898 ;
; readdata[11] ; address[4]  ; 8.695 ; 8.695 ; 8.695 ; 8.695 ;
; readdata[11] ; address[5]  ; 8.964 ; 8.964 ; 8.964 ; 8.964 ;
; readdata[11] ; address[6]  ; 8.703 ; 8.703 ; 8.703 ; 8.703 ;
; readdata[11] ; address[7]  ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; readdata[11] ; address[8]  ; 8.688 ; 8.688 ; 8.688 ; 8.688 ;
; readdata[11] ; address[9]  ; 6.818 ;       ;       ; 6.818 ;
; readdata[11] ; address[10] ; 7.085 ; 7.085 ; 7.085 ; 7.085 ;
; readdata[11] ; address[11] ; 6.658 ; 6.658 ; 6.658 ; 6.658 ;
; readdata[11] ; address[12] ; 6.953 ; 6.953 ; 6.953 ; 6.953 ;
; readdata[11] ; address[13] ; 6.874 ; 6.874 ; 6.874 ; 6.874 ;
; readdata[11] ; address[14] ; 6.752 ; 6.752 ; 6.752 ; 6.752 ;
; readdata[11] ; address[15] ; 6.713 ; 6.713 ; 6.713 ; 6.713 ;
; readdata[11] ; read        ; 6.672 ; 6.672 ; 6.672 ; 6.672 ;
; readdata[12] ; address[0]  ; 9.509 ; 9.509 ; 9.509 ; 9.509 ;
; readdata[12] ; address[1]  ; 8.776 ; 8.776 ; 8.776 ; 8.776 ;
; readdata[12] ; address[2]  ; 9.167 ; 9.167 ; 9.167 ; 9.167 ;
; readdata[12] ; address[3]  ; 9.171 ; 9.171 ; 9.171 ; 9.171 ;
; readdata[12] ; address[4]  ; 8.968 ; 8.968 ; 8.968 ; 8.968 ;
; readdata[12] ; address[5]  ; 9.237 ; 9.237 ; 9.237 ; 9.237 ;
; readdata[12] ; address[6]  ; 8.976 ; 8.976 ; 8.976 ; 8.976 ;
; readdata[12] ; address[7]  ; 8.814 ; 8.814 ; 8.814 ; 8.814 ;
; readdata[12] ; address[8]  ; 8.961 ; 8.961 ; 8.961 ; 8.961 ;
; readdata[12] ; address[9]  ; 7.091 ;       ;       ; 7.091 ;
; readdata[12] ; address[10] ; 7.358 ; 7.358 ; 7.358 ; 7.358 ;
; readdata[12] ; address[11] ; 6.931 ; 6.931 ; 6.931 ; 6.931 ;
; readdata[12] ; address[12] ; 7.226 ; 7.226 ; 7.226 ; 7.226 ;
; readdata[12] ; address[13] ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; readdata[12] ; address[14] ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; readdata[12] ; address[15] ; 6.986 ; 6.986 ; 6.986 ; 6.986 ;
; readdata[12] ; read        ; 6.945 ; 6.945 ; 6.945 ; 6.945 ;
; readdata[13] ; address[0]  ; 9.267 ; 9.267 ; 9.267 ; 9.267 ;
; readdata[13] ; address[1]  ; 8.534 ; 8.534 ; 8.534 ; 8.534 ;
; readdata[13] ; address[2]  ; 8.925 ; 8.925 ; 8.925 ; 8.925 ;
; readdata[13] ; address[3]  ; 8.929 ; 8.929 ; 8.929 ; 8.929 ;
; readdata[13] ; address[4]  ; 8.726 ; 8.726 ; 8.726 ; 8.726 ;
; readdata[13] ; address[5]  ; 8.995 ; 8.995 ; 8.995 ; 8.995 ;
; readdata[13] ; address[6]  ; 8.734 ; 8.734 ; 8.734 ; 8.734 ;
; readdata[13] ; address[7]  ; 8.572 ; 8.572 ; 8.572 ; 8.572 ;
; readdata[13] ; address[8]  ; 8.719 ; 8.719 ; 8.719 ; 8.719 ;
; readdata[13] ; address[9]  ; 6.849 ;       ;       ; 6.849 ;
; readdata[13] ; address[10] ; 7.116 ; 7.116 ; 7.116 ; 7.116 ;
; readdata[13] ; address[11] ; 6.689 ; 6.689 ; 6.689 ; 6.689 ;
; readdata[13] ; address[12] ; 6.984 ; 6.984 ; 6.984 ; 6.984 ;
; readdata[13] ; address[13] ; 6.905 ; 6.905 ; 6.905 ; 6.905 ;
; readdata[13] ; address[14] ; 6.783 ; 6.783 ; 6.783 ; 6.783 ;
; readdata[13] ; address[15] ; 6.744 ; 6.744 ; 6.744 ; 6.744 ;
; readdata[13] ; read        ; 6.703 ; 6.703 ; 6.703 ; 6.703 ;
; readdata[14] ; address[0]  ; 7.190 ; 7.190 ; 7.190 ; 7.190 ;
; readdata[14] ; address[1]  ; 6.457 ; 6.457 ; 6.457 ; 6.457 ;
; readdata[14] ; address[2]  ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; readdata[14] ; address[3]  ; 6.852 ; 6.852 ; 6.852 ; 6.852 ;
; readdata[14] ; address[4]  ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; readdata[14] ; address[5]  ; 6.918 ; 6.918 ; 6.918 ; 6.918 ;
; readdata[14] ; address[6]  ; 6.657 ; 6.657 ; 6.657 ; 6.657 ;
; readdata[14] ; address[7]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; readdata[14] ; address[8]  ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; readdata[14] ; address[9]  ; 4.772 ;       ;       ; 4.772 ;
; readdata[14] ; address[10] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; readdata[14] ; address[11] ; 4.612 ; 4.612 ; 4.612 ; 4.612 ;
; readdata[14] ; address[12] ; 4.907 ; 4.907 ; 4.907 ; 4.907 ;
; readdata[14] ; address[13] ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; readdata[14] ; address[14] ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; readdata[14] ; address[15] ; 4.667 ; 4.667 ; 4.667 ; 4.667 ;
; readdata[14] ; read        ; 4.626 ; 4.626 ; 4.626 ; 4.626 ;
; readdata[15] ; address[0]  ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; readdata[15] ; address[1]  ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; readdata[15] ; address[2]  ; 6.607 ; 6.607 ; 6.607 ; 6.607 ;
; readdata[15] ; address[3]  ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; readdata[15] ; address[4]  ; 6.408 ; 6.408 ; 6.408 ; 6.408 ;
; readdata[15] ; address[5]  ; 6.677 ; 6.677 ; 6.677 ; 6.677 ;
; readdata[15] ; address[6]  ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; readdata[15] ; address[7]  ; 6.254 ; 6.254 ; 6.254 ; 6.254 ;
; readdata[15] ; address[8]  ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; readdata[15] ; address[9]  ; 4.531 ;       ;       ; 4.531 ;
; readdata[15] ; address[10] ; 4.798 ; 4.798 ; 4.798 ; 4.798 ;
; readdata[15] ; address[11] ; 4.371 ; 4.371 ; 4.371 ; 4.371 ;
; readdata[15] ; address[12] ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; readdata[15] ; address[13] ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; readdata[15] ; address[14] ; 4.465 ; 4.465 ; 4.465 ; 4.465 ;
; readdata[15] ; address[15] ; 4.426 ; 4.426 ; 4.426 ; 4.426 ;
; readdata[15] ; read        ; 4.385 ; 4.385 ; 4.385 ; 4.385 ;
+--------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 40470009 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 40470009 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 9866  ; 9866 ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 9572  ; 9572 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 12 17:08:35 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332125): Found combinational loop of 119 nodes
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|combout"
    Warning (332126): Node "cpu_readdata~23|datab"
    Warning (332126): Node "cpu_readdata~23|combout"
    Warning (332126): Node "cpu_readdata~24|datac"
    Warning (332126): Node "cpu_readdata~24|combout"
    Warning (332126): Node "cpu_readdata[8]~5|dataa"
    Warning (332126): Node "cpu_readdata[8]~5|combout"
    Warning (332126): Node "cpu_readdata[14]~7|datac"
    Warning (332126): Node "cpu_readdata[14]~7|combout"
    Warning (332126): Node "cpu_readdata[14]|datab"
    Warning (332126): Node "cpu_readdata[14]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|datad"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~4|combout"
    Warning (332126): Node "address_range[14]~4|datab"
    Warning (332126): Node "address_range[14]~4|combout"
    Warning (332126): Node "cpu_readdata~24|datab"
    Warning (332126): Node "LessThan4~3|datac"
    Warning (332126): Node "LessThan4~3|combout"
    Warning (332126): Node "cpu_readdata[8]~4|datab"
    Warning (332126): Node "cpu_readdata[8]~4|combout"
    Warning (332126): Node "cpu_readdata[14]~7|dataa"
    Warning (332126): Node "cpu_readdata[11]~9|dataa"
    Warning (332126): Node "cpu_readdata[11]~9|combout"
    Warning (332126): Node "cpu_readdata[11]|dataa"
    Warning (332126): Node "cpu_readdata[11]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~3|combout"
    Warning (332126): Node "LessThan4~1|datad"
    Warning (332126): Node "LessThan4~1|combout"
    Warning (332126): Node "cpu_readdata~22|datab"
    Warning (332126): Node "cpu_readdata~22|combout"
    Warning (332126): Node "cpu_readdata~23|datad"
    Warning (332126): Node "LessThan4~2|datab"
    Warning (332126): Node "LessThan4~2|combout"
    Warning (332126): Node "LessThan4~3|datab"
    Warning (332126): Node "cpu_readdata[9]~21|dataa"
    Warning (332126): Node "cpu_readdata[9]~21|combout"
    Warning (332126): Node "cpu_readdata[9]|datab"
    Warning (332126): Node "cpu_readdata[9]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|datad"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "cpu_readdata~22|dataa"
    Warning (332126): Node "cpu_readdata[12]~11|dataa"
    Warning (332126): Node "cpu_readdata[12]~11|combout"
    Warning (332126): Node "cpu_readdata[12]|dataa"
    Warning (332126): Node "cpu_readdata[12]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~3|datab"
    Warning (332126): Node "cpu_readdata[13]~8|dataa"
    Warning (332126): Node "cpu_readdata[13]~8|combout"
    Warning (332126): Node "cpu_readdata[13]|dataa"
    Warning (332126): Node "cpu_readdata[13]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|combout"
    Warning (332126): Node "address_range[13]~3|datab"
    Warning (332126): Node "address_range[13]~3|combout"
    Warning (332126): Node "LessThan4~3|datad"
    Warning (332126): Node "cpu_readdata~24|datad"
    Warning (332126): Node "cpu_readdata[15]~6|dataa"
    Warning (332126): Node "cpu_readdata[15]~6|combout"
    Warning (332126): Node "cpu_readdata[15]|datab"
    Warning (332126): Node "cpu_readdata[15]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|datac"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~5|combout"
    Warning (332126): Node "LessThan9~0|datab"
    Warning (332126): Node "LessThan9~0|combout"
    Warning (332126): Node "cpu_readdata[8]~3|datac"
    Warning (332126): Node "cpu_readdata[8]~3|combout"
    Warning (332126): Node "cpu_readdata[14]|dataa"
    Warning (332126): Node "cpu_readdata[11]|datab"
    Warning (332126): Node "cpu_readdata[9]|dataa"
    Warning (332126): Node "cpu_readdata[12]|datab"
    Warning (332126): Node "cpu_readdata[13]|datab"
    Warning (332126): Node "cpu_readdata[10]|dataa"
    Warning (332126): Node "cpu_readdata[10]|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|dataa"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|datad"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|datab"
    Warning (332126): Node "CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~3|combout"
    Warning (332126): Node "LessThan4~1|dataa"
    Warning (332126): Node "cpu_readdata[15]|datac"
    Warning (332126): Node "cpu_readdata[8]~4|datac"
    Warning (332126): Node "cpu_readdata[8]~5|datac"
    Warning (332126): Node "address_range[15]~2|datab"
    Warning (332126): Node "address_range[15]~2|combout"
    Warning (332126): Node "cpu_readdata~24|dataa"
    Warning (332126): Node "LessThan4~3|dataa"
    Warning (332126): Node "cpu_readdata[10]~10|dataa"
    Warning (332126): Node "cpu_readdata[10]~10|combout"
    Warning (332126): Node "cpu_readdata[10]|datab"
    Warning (332126): Node "LessThan9~0|datad"
    Warning (332126): Node "cpu_readdata[11]~9|datab"
    Warning (332126): Node "cpu_readdata[9]~21|datac"
    Warning (332126): Node "cpu_readdata[12]~11|datab"
    Warning (332126): Node "cpu_readdata[13]~8|datab"
    Warning (332126): Node "cpu_readdata[15]~6|datab"
    Warning (332126): Node "cpu_readdata[10]~10|datab"
    Warning (332126): Node "cpu_readdata[8]~4|dataa"
    Warning (332126): Node "cpu_readdata[8]~3|datad"
    Warning (332126): Node "LessThan4~2|datac"
Critical Warning (332081): Design contains combinational loop of 119 nodes. Estimating the delays through the loop.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.529         0.000 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332146): Worst-case recovery slack is 14.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.282         0.000 clock 
Info (332146): Worst-case removal slack is 2.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.081         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 10.782
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.782         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 17.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.283         0.000 clock 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Fri Oct 12 17:08:36 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


