
[Global]
SaveParameters=0
Description=has strange module alingments
File=test_multifpga_throughput_vc707
Version=2.2
Name=Multifpga synthesis test 
DefaultBenchmark=
Type=Leap
Class=Asim::Model
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=function_as_boundary traffic_light demo connected slave hybrid project exe
model=HW/SW Hybrid Multifpga Project Foundation

[HW/SW Hybrid Multifpga Project Foundation/Requires]
connected_application=MultiFPGA Throughput Test Connected Application
environment_description=VC707 Dual FPGA Environment (SMA)
build_pipeline=multiFPGA Build Pipeline
fpga_mapping=Single Repeater Mapping

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga

[multiFPGA Build Pipeline]
File=modules/leap/build-support/build-pipelines/pipelines/multifpga/multifpga-build-pipeline.awb
Packagehint=multifpga

[multiFPGA Build Pipeline/Requires]
multi_fpga_log_generator=multiFPGA Log Generation
multi_fpga_connect=MultiFPGA Communication Complex Generator
multi_fpga_generate_bitfile=multiFPGA Generate bitfle

[multiFPGA Log Generation]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/multi_fpga_parse.awb
Packagehint=multifpga

[FPGA Environment Datatype]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/fpgaenvironment.awb
Packagehint=multifpga

[multiFPGA Log Generation/Requires]
fpga_environment_parser=FPGA Environment Datatype

[MultiFPGA Communication Complex Generator]
File=modules/leap/build-support/build-pipelines/stages/multi_fpga_connect/multi-fpga-connect.awb
Packagehint=multifpga

[FPGAMap]
File=modules/leap/build-support/build-pipelines/stages/wrapper_gen/fpgamap_parser.awb
Packagehint=multifpga

[MultiFPGA Communication Complex Generator/Requires]
fpgamap_parser=FPGAMap
type_parser=Bluespec Type parser
umf=Little-Endian Unified Message Format
li_module=LEAP LI Module Handler

[multiFPGA Generate bitfle]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_bitfile/multifpga-generate-bitfile.awb
Packagehint=multifpga

[multiFPGA Log Generation/Params]
GENERATE_ROUTER_DEBUG=1
GENERATE_ROUTER_STATS=1
SOFT_CONN_CWIDTH=300

[MultiFPGA Throughput Test (D)]
File=modules/multifpga/throughputTest/basestation.awb
Packagehint=multifpga

[MultiFPGA Throughput Test (C)]
File=modules/multifpga/throughputTest/repeater-1.awb
Packagehint=multifpga

[MultiFPGA Throughput Test Connected Application/Requires]
hardware_system=MultiFPGA Throughput Single Repeater

[MultiFPGA Throughput Test Connected Application]
File=modules/multifpga/throughputTest/connected_application/connected-application-throughput.awb
Packagehint=multifpga

[Bluespec Type parser]
File=modules/leap/build-support/build-pipelines/stages/multi_fpga_connect/typeparser.awb
Packagehint=multifpga

[MultiFPGA Throughput Repeater]
File=modules/multifpga/throughputTest/throughput_repeater.awb
Packagehint=multifpga

[MultiFPGA Throughput Single Repeater]
File=modules/multifpga/throughputTest/singleRepeater/singleRepeater.awb
Packagehint=multifpga

[MultiFPGA Throughput Single Repeater/Requires]
basestation=MultiFPGA Throughput Test (D)
throughput_repeater=MultiFPGA Throughput Repeater
repeater1=MultiFPGA Throughput Test (C)

[Single Repeater Mapping]
File=modules/multifpga/throughputTest/singleRepeater/sim_mapping.awb
Packagehint=multifpga

[VC707 Dual FPGA Environment (SMA)]
File=modules/leap-platforms/fpga-environments/vc707/vc707_dual_env.awb
Packagehint=multifpga

[MultiFPGA Communication Complex Generator/Params]
MAX_NUMBER_OF_VIAS=1

[Little-Endian Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/little-endian/umf-little-endian.awb
Packagehint=leap-platforms

[LEAP LI Module Handler]
File=modules/leap/build-support/build-pipelines/stages/li_module/li_module.awb
Packagehint=leap
