// Seed: 901452389
module module_0 (
    output supply1 id_0
);
  module_2();
endmodule
module module_1 (
    input tri0 id_0,
    inout tri1 id_1,
    input wand id_2,
    output supply1 id_3
    , id_7,
    input tri id_4,
    input uwire id_5
);
  module_0(
      id_3
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  tri id_3;
  wire id_4;
  logic [7:0] id_5;
  if (1 & |1) wire id_6;
  else begin
    id_7 :
    assert property (@(1'b0 & id_5[1]) id_3)
    else;
  end
  final id_1 += id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_3 = 1;
endmodule
