<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s__core___debug_functions" xml:lang="en-US">
<title>ITM Functions</title>
<indexterm><primary>ITM Functions</primary></indexterm>
<para>

<para>Functions that access the ITM debug interface. </para>
 
</para>
Collaboration diagram for ITM Functions:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s__core___debug_functions.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Variables    </title>
        <itemizedlist>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga84de5f534817cdbf8bd9064080effca2">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b">w</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e920e9d2e9a2738f8face0863888c0e">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b">w</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga61873807b9abee3dfa090c036e580d2e">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b">w</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5d690aa9e65fccaa320e1b8613f502c9">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b">w</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga040b60157eb7348b9325cb804333c48f">ISER</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4e715edc749310cecbc19fa91c81fc7f">RESERVED0</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae7aedd01fc75b7b98c6ef887cc21245b">ICER</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3323ebb4ecad890dcf5e5dc126205312">RSERVED1</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga19081cde0360514d37cefa9b5fdfc0fe">ISPR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7743c8252af4b0bd8a8440f66d859cf5">RESERVED2</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf27404125e8333bfac9a13da10f924ca">ICPR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa4bffe09d298bc1210833fde1d290086">RESERVED3</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12dfc70e0aa06804ff91817c6a3c7d6e">IABR</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0701d75c5b133d8d5a4436097a202236">RESERVED4</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaddfcdde1da9ca4b87b4b8068b5df0dda">ITNS</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabd5ef8d9e3caace25094ac684840b270">RESERVED5</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga05eb0e8297dff88c314d42ab3d91320f">IPR</link> [496U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga438158c308a5c50a2d80c21adb72228d">RESERVED6</link> [580U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8">STIR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadbf8292503748ba6421a523bdee6819d">CPUID</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaced895d6aba03d72b0d865fcc5ce44ee">ICSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae457d2615e203c3d5904a43a1bc9df71">VTOR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b6ccd9c0c0865f8facad77ea37240b0">AIRCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacac65f229cb3fcb5369a0a9e0393b8c0">SCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad68b5c1f2d9845ef4247cf2d9b041336">CCR</link></para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7ad5506df4709580091a9af0a9f6a28e">SHPR</link> [12U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga44ad5c292dbd77e72f310902375a8a06">SHCSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0f9e27357254e6e953a94f95bda040b1">CFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab974e7ceb2e52a3fbcaa84e06e52922d">HFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3b590075aa07880ce686d5cfb4e61c5c">DFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae9d94d186615d57d38c9253cb842d244">MMFAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3fde073744418e2fe476333cb4d55d0d">BFAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3ef0057e48fdef798f2ee12125a80d9f">AFSR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga294fd7c7494a55a8f25b0a6333939473">ID_PFR</link> [2U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga883f7e28417c51d3a3bf03185baf448f">ID_DFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga70c88751f9ace03b5ca3e364c65b9617">ID_AFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2337a27929a11c9ef8d3ec77cf12255a">ID_MMFR</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae6615f4da8c7691bf3b474f70f29a43c">ID_ISAR</link> [6U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40b4dc749a25d1c95c2125e88683a591">CLIDR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaad937861e203bb05ae22c4369c458561">CTR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga90c793639fc9470e50e4f4fc4b3464da">CCSIDR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae627674bc3ccfc2d67caccfc1f4ea4ed">CSSELR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab8e9dd6ca5f31244ea352ed0c19155d8">CPACR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3b7fa817ab498ce63563c73ae316c9b6">NSACR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaaf70515cf60effb48f95485c056c8da5">RESERVED7</link> [21U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5e5e68ac1050ef13a036db5ea30e73c5">SFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga82f32b2c555595dfc68d1594f2f4c850">SFAR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaff1eefe483c7b3ed2c391d83083b1efa">RESERVED3</link> [69U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8">STIR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac777e23db6dd5e140d04ceaa5cc0537f">RFSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac62686cd3425efb12a20c5acabad368f">RESERVED4</link> [14U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b0103b438c8922eaea5624f71afbbc8">MVFR0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0a610dc4212de3ce1ad62e9afa76c728">MVFR1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d">RESERVED5</link> [1U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga011024c365e7c5bd13a63830af60b10c">ICIALLU</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5009eeafbfdd33771613e8f36c4e6a34">RESERVED6</link> [1U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1a8ecda7b1e4a1100dd82fc694bb4eb5">ICIMVAU</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72402d657f9e448afce57bbd8577864d">DCIMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaca1ec746911b0934dd11c31d93a369be">DCISW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9d4029e220311690756d836948e71393">DCCMVAU</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc23dc74d8f0378d81bc72302e325e50">DCCMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2bf149d6d8f4fa59e25aee340512cb79">DCCSW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18ef4bf4fbbb205544985598b1bb64f4">DCCIMVAC</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab6e447723358e736a9f69ffc88a97ba1">DCCISW</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad1b49604e8fd8d0ce3a98677fcfde380">BPIALL</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</link> [1U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacf9b76331abd768af25a10b3625da4b4">ICTR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafabed911b9f91f9df848999e1b5d6504">ACTLR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6236035fc90059a599910d9cb9299ff0">CPPWR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b">CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0c1333686137b7e25a46bd548a5b5bc3">LOAD</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae7a655a853654127f3dfb7fa32c3f457">VAL</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaedf0dff29a9cacdaa2fb7eec6b116a13">CALIB</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1f5da59fa27aae410806b7dbe9e499c6">PORT</link> [32U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabbf2da13b6377b5a759cca640bd0e552">RESERVED0</link> [864U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa6530efad3a727fb3cc8f509403b9948">TER</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8800cb3dfa65c86b1808c4bd27f99900">RESERVED1</link> [15U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe5e266862734ca1082ceddff7180688">TPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga801095aba8ccf34540292b96b047981f">RESERVED2</link> [15U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4111c001c1e56fd3f51d27c5a63b04e6">TCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf5ac8c21cdba5fa8ee1dade9f58e6a6b">RESERVED3</link> [32U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga36fbed6985e5cd320e8eecfc73eb2846">RESERVED4</link> [43U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13">LAR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d">RESERVED5</link> [1U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae370aa5dc47fe03310e1d847333030e7">DEVARCH</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadd577333c65c06ff107a21a3be9e748f">RESERVED6</link> [3U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga81f643aff0e4bed2638a618e2b1fd3bb">DEVTYPE</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c002e97cda2375d7421ad6415b6a02f">PID4</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac085b26f43fefeef9a4cf5c2af5e4a38">PID5</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga83ac5d00dee24cc7f805b5c147625593">PID6</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f">PID7</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e3343cc3c4a8a5a6f14937882e9202a">PID0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafa06959344f4991b00e6c545dd2fa30b">PID1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga63db39f871596d28e69c283288ea2eba">PID2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac2d006eed52ba550a309e5f61ed9c401">PID3</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga26bbad5d9e0f1d302611d52373aef839">CID0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4e60a608afd6433ecd943d95e417b80b">CID1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad98950702e55d1851e91b22de07b11aa">CID2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab9af64f413bf6f67e2a8044481292f67">CID3</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b">CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga14822f5ad3426799332ac537d9293f3c">CYCCNT</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga29ca657c77928334be08a2e6555be950">CPICNT</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe0bbc124e53ad450abc72bfb56bd74f">EXCCNT</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaafa1400cd3168b21652b86599ad3ed83">SLEEPCNT</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae886261750c8c90d67a2f276d074e9c3">LSUCNT</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6324c1fbf6c94f1eaf742d09ad678216">FOLDCNT</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72e52fffe9ac6af0ee15877e2d5dac41">PCSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5d0c69187f8abc99ecbde49431cf0050">COMP0</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaaa45b15c650670f4f84000a1f419ca00">RESERVED1</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad3c69d206a52a85165eb7bd8077b0608">FUNCTION0</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga093dc351b7db0476c625f462acb9fd7f">RESERVED2</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf9126caaf63b99d6df5d1e040c96e2ab">COMP1</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9cc84ea2573359cd11acd5779e5a1261">RESERVED3</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae8f02e32e101c4cc61115d271fa12ffb">FUNCTION1</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1defe18fe95571e383d754b13d3f6c51">RESERVED4</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaeeb1e36001c60a167399683280d6ec39">COMP2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d">RESERVED5</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8ba3cc103077080ae3c0fc41e87d1197">FUNCTION2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5009eeafbfdd33771613e8f36c4e6a34">RESERVED6</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga20b0b62a3576ee88db4a7c065cd988ac">COMP3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0dbbc4810d588e942a16caeea77da414">RESERVED7</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafbfaba1d10558329868c6c55f91f82df">FUNCTION3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf6560e8bddb551e45119bc49bcd1c52f">RESERVED8</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8ea52ce87f7d0225db1b5ba91313f4b7">COMP4</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadd96c3a797009b4a2ff376fb8b5ef965">RESERVED9</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac6e22e104dd39b27e256b2850de70521">FUNCTION4</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga41c96adf03a0ce2e5e1b0795b006cec9">RESERVED10</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga290e024c0b0f35317de6363a4135c3bc">COMP5</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab50f65d78de18f6c1162b71c63ef90cf">RESERVED11</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b7aee338904a0499cdfbc375a1e9f07">FUNCTION5</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae36f3b1c21c12e0c9e76a8bf2146222f">RESERVED12</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga263131067f0ad2d04a2711962a455bfa">COMP6</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac6fc010c08497aab8a67940de4cdf947">RESERVED13</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab783d2034e8b4ee931a01929aa7f4372">FUNCTION6</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga70fcdd25167c77e7fc085a2afa91471a">RESERVED14</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga26932a20b1cd18331bbe245caf8a6a92">COMP7</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga04bbc458fccb219217113583d8e1cf0d">RESERVED15</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga16e2f314ca3e2bf3383b81ec9a03a436">FUNCTION7</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1c18d707653399d2228813bdf7cf6ffb">RESERVED16</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b9d9bb4b4ecab022a3d88d9cae6b5e0">COMP8</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaba61874f0eac372a611c3163ca61369c">RESERVED17</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabe84d144b85c8dae18f7dc6d290a04ea">FUNCTION8</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga21a175d13003bf8a59534104ad4699fb">RESERVED18</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4e090c0e6b818b63724c774f38ccab14">COMP9</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf476d7901cd2a48e4ecd52d471a9c07a">RESERVED19</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga70ada7a7062083e68edb96698f25ba6e">FUNCTION9</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf337378e1922d523d03560693d76ec67">RESERVED20</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8d5685c2bd0db66c3adaf19bc10a1150">COMP10</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga485451d515c8b75eefaf7e5f4dcc7c3a">RESERVED21</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga87175ae057853babe4b55c2bf32ff933">FUNCTION10</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa681df6cc7c4648ad03416ceb3ad0002">RESERVED22</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab5e5be1f4cce832413b02bd6eb8175f6">COMP11</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga214d76797c9fe16de56e22f950f55662">RESERVED23</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8e6200039c3ad48f811bd3dac9733523">FUNCTION11</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga831c72f73ca4a91bc1014ab528a93fc8">RESERVED24</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga73bbb409205cd8ae8438c8a58998d205">COMP12</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2249e45a0457ba4cb8acf37632535c7a">RESERVED25</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga46eae26a5823b24ae4211b6b8f27ecf0">FUNCTION12</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga32a257dafeefc6d32acbfb46c907cc8b">RESERVED26</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8e7c69cbac19ef0b26b0ae0cc928da36">COMP13</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab2616eeaef16e043f78f8fd70c28343b">RESERVED27</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72376480973424928cdc455caf65ff17">FUNCTION13</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa01a9b92d0df2a2c48314908696bc327">RESERVED28</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf5930659b3107c17fa71e61803d63f97">COMP14</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga943f635a1ccfae4b50c837b540c1dda7">RESERVED29</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa11d2375486524bb0503fb100a5350af">FUNCTION14</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7d80a58642fbf3d12fd3fe56edcd58be">RESERVED30</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae55e0087f992cfd56003fc3fe1394cb0">COMP15</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga425a2332a06a717c38a5997b14425eb2">RESERVED31</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac08524fa409351f1dedf993cc2d3b2b7">FUNCTION15</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1f1b36d682ed46ff0abe3b064e55e747">RESERVED32</link> [934U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd88b2bd1b17624cc31c9c66496c087d">RESERVED33</link> [1U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae370aa5dc47fe03310e1d847333030e7">DEVARCH</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1585b32a1ab860d0d77803475d08c7c6">SSPSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabf4a378b17278d98d2a5f9315fce7a5e">CSPSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa57754b8f88bb376d184aaf6fe74f391">RESERVED0</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga49a770cf0b7ec970f919f8ac22634fff">ACPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4d91e8d0f8791a2d137be359e6ca669f">RESERVED1</link> [55U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae9673e1acb75a46ed9852fd7a557cb7d">SPPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad34dc93fd7d41ef2c3365292cc8a178d">RESERVED2</link> [131U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a049b49e9da6772d38166397ce8fc70">FFSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe3ca1410c32188d26be24c4ee9e180c">FFCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3fbc5c84a2a24bd6195e970ff8898024">PSCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5d2f5426c1c8dfd973687938ed24b45d">RESERVED3</link> [809U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13">LAR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac383eaddb064c33eacf2d60480c3eb71">RESERVED4</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaee6e8f4171b9024d763ba87f3ce92e73">TYPE</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga81f643aff0e4bed2638a618e2b1fd3bb">DEVTYPE</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaee6e8f4171b9024d763ba87f3ce92e73">TYPE</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b">CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga840e54c4f1cf688fc9f7495ea386abb4">RNR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9c6ca0b5d8ba77e54cb0b01855a2f753">RBAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacf27430ffaf2940fc019c14364112353">RLAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafe44c1572bc8b056060b86a7265cfb69">RBAR_A1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga264112fc47526e1f333c8f4b380ad31e">RLAR_A1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga883319c839e8c5d2cc768bf2289686c9">RBAR_A2</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga36a1e26a1eb74903e8d918ecd6c20234">RLAR_A2</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4718bd9732fdf87af917188aa79c7af3">RBAR_A3</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9801960adf7090637f232df31bba7746">RLAR_A3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3bc109a372d05329e22cb7e3bf2b84ba">RESERVED0</link> [1]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6c11123920ed409433d209601b17042a"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3749d15b9cbe94aeaabe82de152b7056"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6c11123920ed409433d209601b17042a"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga242040bad11980d6250848a44cc967e3">FPCCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4fa83b560b046f9cec201c68fbe33507">FPCAR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga05a8c9a999e6ca4ff19f30c93ec50217">FPDSCR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9b0103b438c8922eaea5624f71afbbc8">MVFR0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0a610dc4212de3ce1ad62e9afa76c728">MVFR1</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga94ca828091a9226ab6684fbf30e52909">DHCSR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab74a9ec90ad18e4f7a20362d362b754a">DCRSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad1dbd0dd98b6d9327f70545e0081ddbf">DCRDR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa99de5f8c609f10c25ed51f57b2edd74">DEMCR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga25fb33822fac1fb5979f8c0d4a52e3c1">DSCEMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65047e5b8051fa0c84200f8229a155b3">DAUTHCTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2916e1173ded6e0fc26e8445e72a6087">DSCSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga94ca828091a9226ab6684fbf30e52909">DHCSR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab74a9ec90ad18e4f7a20362d362b754a">DCRSR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad1dbd0dd98b6d9327f70545e0081ddbf">DCRDR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa99de5f8c609f10c25ed51f57b2edd74">DEMCR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga25fb33822fac1fb5979f8c0d4a52e3c1">DSCEMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65047e5b8051fa0c84200f8229a155b3">DAUTHCTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2916e1173ded6e0fc26e8445e72a6087">DSCSR</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga28821179e31468c31aba2997679f74d3">DLAR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6fcce5258bf54a32b105430861fd3a1c">DLSR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadd26c1ab268693e763910789a06adf9e">DAUTHSTATUS</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga487394977ea138271a27dbb9540662d8">DDEVARCH</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1c10e7044b4fed4e3a5009b899bc2cf3">DDEVTYPE</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga155224c8703c5227e075d53ad8d675af">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaad70e10fcb3afbcb25ab1cf8234ff4ca">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad2c6abf86ebe8085365f6d5d9f68e458">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga023a5445c54a860a9d009f1420683c23">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad3d5c192da569b68f5d949271ec61fc4">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga79fa6650fb8dcaef3e248ff5b67a07aa"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaba263fe4e83fce7ce149ec7dc34c48c2"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga79fa6650fb8dcaef3e248ff5b67a07aa"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:27</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:27</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1f4e7d7ea34db0d3c5acd234a77e535a">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac023d0f9d8c7488f7781fe4565f122d5">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:8</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:8</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga642fbb610bf0a3aa196c9c9aca469478">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:30</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:30</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf88bcf4795cb8b8437f0718cee752005">b</link></para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4fda947a8fd3237a89d43b7d5a1057cb">IP</link> [240U]</para>
</listitem>
            <listitem><para>__IOM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga293826a2c44f754e80af03d62f62f9e6">SHP</link> [12U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1ecf64bb2faf3ee512e4b40a290e4d71">PFR</link> [2U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae2b3d4530d1b0c05593b634dc46348bd">DFR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72572af6d5dece4947453aeabd52575f">ADR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2d4cde1c9462f3733ab65d97f308c6fb">MMFR</link> [4U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf3bf768338667219b55cc904fa5b87f9">ISAR</link> [5U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga22597a52981a247dfd72fc83fb1a54a3">RESERVED1</link> [1U]</para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac852e7a73f9ce55cbc8d727e131efbaa">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga84089e08ecf14b86f92c727a568ceac4">MASK0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6f663226a4f3409b0a73651b5a90b3af">MASK1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga32213bf45fbe36e1823e69028f7edef2">MASK2</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga51e9ef8e2238e82f3b40aa2599397637">MASK3</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga36370b2b0879b7b497f6dd854ba02873">FSCR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gace73d78eff029b698e11cd5cf3efaf94">FIFO0</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga97fb8816ad001f4910de095aa17d9db5">ITATBCTR2</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabad7737b3d46cc6d4813d37171d29745">FIFO1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad44a348327e8033dafcda034c7c077fc">RASR_A1</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5763e9adcf2fd52b4b1e120db2b5d040">RASR_A2</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacce01d8f20570510d98e9633e4620f62">RASR_A3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1625d2d78cd5b21f0c8de2b4fd5f0d4c">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga43d16944d0306e949a0f0ed7466ad4f1">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae7580c69a1f47733d678ff9bbf992d67">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7d11118dcac514449af01682d16f4d70">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga21066afdb4c3e7dc0518a4765d25b73a">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9ae44e1ee36934cf9ce4dacb5386999b"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga89cbba48530abfa6b7ac4b02c494399e"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9ae44e1ee36934cf9ce4dacb5386999b"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3b79009399f8054e0d7dbccd33b42ace">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga217bd8c04b8cc5843640ad6e83cc25cf">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1caef814881317b3fa3c2d3552e8f47b">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabead5f474665448854a631722f6eccdf">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad9635335b2fecf5fe20e3be61f018ad0">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1968f624b207729ea6a04e6a5781b145"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga14133de49421f93630d9ada3ee440feb"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1968f624b207729ea6a04e6a5781b145"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga807aef2911011a7f14d7632ae77ba35e">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab489bd4371944192df771b13361bb2bf">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6211ec8327a0b0c88d4461286644237e">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:29</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:29</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabc5fb0f803abdbc4b3de853a911ce04f">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga45fa41a7f4aad9cfd3b77ce3252ee920">PORT</link> [32U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga436e0183f7dac5dee028fbbb11729c45">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8cf6a1fe827396ad3845fc98d7cfbc0e">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8bd8b615be33ffd7d70a20785abfa03a">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga73d78a395b5f9da8f76875261e6facd4">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec">RESERVED0</link> [1U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacf9b76331abd768af25a10b3625da4b4">ICTR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gafabed911b9f91f9df848999e1b5d6504">ACTLR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6236035fc90059a599910d9cb9299ff0">CPPWR</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5832361c0681ff4f940ecdc3989fb730">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf7ab00e25170faced6023d7f387319c5">MSCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga173e03baeebcf7476f3f11b19fc6744a">PFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaeab57fe9b109127c3a1e1ecc508247c7">RESERVED1</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4f28bbd8ac5d7711b7eefcd16458eb5a">PAHBCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab77679a6c2745379a57f9c7155bfd606">RESERVED2</link> [313U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab66c0a54637c8b7d0d4b1cb792744092">ITGU_CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72ea3a63a719b8a7b8f3fe9c2e684124">ITGU_CFG</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7362542c431beabf242dcab33471da81">RESERVED3</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3919fe0388446bfe403cb0ad41bb400e">ITGU_LUT</link> [16U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga69f82df3423581cb720a7615cfcd28ca">RESERVED4</link> [44U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga52ece715123311355eb86c601aebf357">DTGU_CTRL</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga731fe42d219dff4a0e742a50c5503403">DTGU_CFG</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga95ce4179fa1b1d27fe791e61011f1ee7">RESERVED5</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2ca1f43e85a564e594f65850dd0b2ac0">DTGU_LUT</link> [16U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac78e610d52240c82fab16be25c28b60a">CPDLPSTATE</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab736d9570b990c71f211a5d74af7fa8f">DPDLPSTATE</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga94458e6529ff2837e509193e739f445b">EVENTSPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga99ed1d1bbc9e85b465fb29f40f37aa3a">RESERVED0</link> [31U]</para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae010e6a7e51acc3e194782e8bd6280b1">EVENTMASKA</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a9e0c184d9b20e0a65c94943f2c99c0">EVENTMASK</link> [15]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabdd196c0876979401b5928990efef875">IEBR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0dd7999cde584b8c3656505d2000c4ec">IEBR1</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa57754b8f88bb376d184aaf6fe74f391">RESERVED0</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga23e6f75cfc2dc7af3d75eb3d480232d3">DEBR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga81ed6524b42207cf903eff7e38b08c6c">DEBR1</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaeab57fe9b109127c3a1e1ecc508247c7">RESERVED1</link> [2U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaee87890959972bb2ff1f5a8354dc6c85">TEBR0</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga093dc351b7db0476c625f462acb9fd7f">RESERVED2</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga44ba96ff3c8b86f8542f5f10eb72031e">TEBR1</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga77100e169f150d7f315e3f8b06fb34c6">CFGINFOSEL</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga55465b5c7b80f63214c7df464a5567b7">CFGINFORD</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga007a759d95e71d623c7d4fe9635a2a32">STLNVICPENDOR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65b0db66b8e922cb2102774f2b813c3e">STLNVICACTVOR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac9b95db444f893c84f01e49a91d22651">RESERVED0</link> [2U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga07901544923c85d84dc89bcbee505904">STLIDMPUSR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga23948e228365c8f92c904ed979e47397">STLIMPUOR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae7a5a4b24605b06d417c53a116abdf84">STLD0MPUOR</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6889f2172b275ed5504d859c3b164bcb">STLD1MPUOR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae4e7e671037e14ae1e38bbb3d693893e"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaca9e41841ce0dd031a96aba4448bf42f"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae4e7e671037e14ae1e38bbb3d693893e"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga3a9b16b87611918369356203e1bd91a8">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga9d2793c72fca910b966c00e961379f59">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac0d1a8c5d8ef96f221a0e1576c8c1077">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:29</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s___core___sys_tick_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:29</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0c0a58f4457c488200d28d9e3935f899">b</link></para>
</listitem>
            <listitem><para>__IM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1df83089e7726e2723e2c4f370814832">ID_MFR</link> [4U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga209b4026c2994d0e18e883aa9af5c3cc">AHBPCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga39711bf09810b078ac81b2c76c6908f6">CACR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga25bb4ac449a4122217e2ca74b9ad4e3e">AHBSCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac51834a471d74e0522dd2734079d57cb">RESERVED8</link> [1U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa104b9e01b129abe3de43c439916f655">ABFSR</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gadcc4020b81b0b401e20db4f3d14f929f">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13">LAR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga57b2e41d1aa1671358fb895634074bc2">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4ac8af424df62ee10337d5a40b9e6fa8">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6254fd9c7aeecc526904d21b26168fdb">B</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga74c76ececf7d1666f0a8cc77aac64f7d">_reserved2</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6254fd9c7aeecc526904d21b26168fdb">B</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga74c76ececf7d1666f0a8cc77aac64f7d">_reserved2</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa6657448cf42deedd78f61e3dd94560c">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga07126f87de41d176bd43911c718c1e1c">BTI_EN</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab18f38e65df84fe9c32200d4bbf0c46f">UBTI_EN</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8aa9ff295564aaf56a772f2820b8170f">PAC_EN</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga78322acfd44d68f63a3d81f0de6a7619">UPAC_EN</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:24</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga07126f87de41d176bd43911c718c1e1c">BTI_EN</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab18f38e65df84fe9c32200d4bbf0c46f">UBTI_EN</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8aa9ff295564aaf56a772f2820b8170f">PAC_EN</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga78322acfd44d68f63a3d81f0de6a7619">UPAC_EN</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:24</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga390f549e8de8de7475444061e51b2eff">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaeaf265275388ee2befdc2f3ecf34b7cf">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaea50a9ac4bcf336b3c36516fe17c2a36"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga78b563d3d607a4e28569748853084fc4"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaea50a9ac4bcf336b3c36516fe17c2a36"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:27</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:27</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga88b0c955f313ae25ea69a388fe6b575b">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga23c49fc589e09026d71b6395f9127791">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:8</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3">ICI_IT_1</link>:6</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:8</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df">ICI_IT_2</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8af76519ecd3cf5839b231eebb8809a3">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:30</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:30</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga775736f1f36f0067985a24d98f14bc4a">b</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga97dff990f4c00976c72040e73050f75f">PORT</link> [32U]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:16</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga87b93dbd6fb53779c482ebc51187f3f7">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:23</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga07ceeef09782505d5fdcc694b3919e78">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d">ISR</link>:9</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</link>:7</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099">GE</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:4</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972">T</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777">IT</link>:2</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a">Q</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222">V</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e">Z</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f">N</link>:1</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7369d8d8bdefd9d72d4468ae0ee67b51">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
            <listitem><para>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332">nPRIV</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b">SPSEL</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468">FPCA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb">SFPA</link>:1</para>
</listitem>
            <listitem><para>&#160;&#160;&#160;uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</link>:28</para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga6f7ca52c8652af56eb60e44c09218dc5">b</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga192953a3fe07f34b7c8b5660865891ca">RESERVED_ADD1</link> [21U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga39711bf09810b078ac81b2c76c6908f6">CACR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8">ITCMCR</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</link></para>
</listitem>
            <listitem><para>__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__OM uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c">u8</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739">u16</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__OM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa25248ad1336c7552f365b27b458e349">PORT</link> [32U]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac40f537a7a65cd00ca088d44442f507e"/>struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} </para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6741d5ecce0a92d996b6905ec4642f74"/>union {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4">MAIR</link> [2]</para>
</listitem>
            <listitem><para><anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac40f537a7a65cd00ca088d44442f507e"/>&#160;&#160;&#160;struct {</para>
        <itemizedlist>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1">MAIR0</link></para>
</listitem>
            <listitem><para>&#160;&#160;&#160;&#160;&#160;&#160;__IOM uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9">MAIR1</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>&#160;&#160;&#160;} </para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>}; </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
            <listitem><para>__STATIC_INLINE uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</link> (uint32_t ch)</para>

<para>ITM Send Character. </para>
</listitem>
            <listitem><para>__STATIC_INLINE int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</link> (void)</para>

<para>ITM Receive Character. </para>
</listitem>
            <listitem><para>__STATIC_INLINE int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</link> (void)</para>

<para>ITM Check Character. </para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>volatile int32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</link>&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Functions that access the ITM debug interface. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l04152">4152</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l03133">3133</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01867">1867</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l03201">3201</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l03201">3201</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l02053">2053</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l04741">4741</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l02290">2290</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l04596">4596</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01841">1841</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa822cb398ee022b59e9e6c5d7bbb228a"/><section>
    <title>ITM_RXBUFFER_EMPTY<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>ITM_RXBUFFER_EMPTY</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RXBUFFER_EMPTY</secondary></indexterm>
<para><computeroutput>#define ITM_RXBUFFER_EMPTY&#160;&#160;&#160;((int32_t)0x5AA55AA5U)</computeroutput></para>
<para>Value identifying <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link> is ready for next character. </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l03516">3516</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
</section>
<section>
<title>Function Documentation</title>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae61ce9ca5917735325cd93b0fb21dd29"/><section>
    <title>ITM_CheckChar()</title>
<indexterm><primary>ITM_CheckChar</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_CheckChar</secondary></indexterm>
<para><computeroutput>__STATIC_INLINE int32_t ITM_CheckChar (void )</computeroutput></para><para>

<para>ITM Check Character. </para>
</para>

<para>Checks whether a character is pending for reading in the variable <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link>. <formalpara><title>Returns</title>

<para>0 No character available. </para>

<para>1 Character available. </para>
</formalpara>
</para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l04204">4204</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac3ee2c30a1ac4ed34c8a866a17decd53"/><section>
    <title>ITM_ReceiveChar()</title>
<indexterm><primary>ITM_ReceiveChar</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_ReceiveChar</secondary></indexterm>
<para><computeroutput>__STATIC_INLINE int32_t ITM_ReceiveChar (void )</computeroutput></para><para>

<para>ITM Receive Character. </para>
</para>

<para>Inputs a character via the external variable <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</link>. <formalpara><title>Returns</title>

<para>Received character. </para>

<para>-1 No character pending. </para>
</formalpara>
</para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l04184">4184</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac90a497bd64286b84552c2c553d3419e"/><section>
    <title>ITM_SendChar()</title>
<indexterm><primary>ITM_SendChar</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_SendChar</secondary></indexterm>
<para><computeroutput>__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</computeroutput></para><para>

<para>ITM Send Character. </para>
</para>

<para>Transmits a character via the ITM channel 0, and <itemizedlist>
<listitem>
<para>Just returns when no debugger is connected that has booked the output. </para>
</listitem>
<listitem>
<para>Is blocking when a debugger is connected, but the previous character sent has not been transmitted. 
                <formalpara>
                    <title>
Parameters</title>
                    <para>
                    <table frame="all">
                        <tgroup cols="3" align="left" colsep="1" rowsep="1">
                        <colspec colwidth="1*"/>
                        <colspec colwidth="1*"/>
                        <colspec colwidth="4*"/>
                        <tbody>
                            <row>
<entry>in</entry><entry>ch</entry><entry>
<para>Character to transmit. </para>
</entry>
                            </row>
                        </tbody>
                        </tgroup>
                    </table>
                    </para>
                </formalpara>
                <formalpara><title>Returns</title>

<para>Character to transmit. </para>
</formalpara>
</para>
</listitem>
</itemizedlist>
</para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l04163">4163</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
</section>
<section>
<title>Variable Documentation</title>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[1/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00332">332</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[2/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..26 Reserved </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00215">215</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[3/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00331">331</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[4/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00325">325</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[5/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00215">215</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[6/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00325">325</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[7/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00325">325</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[8/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00268">268</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[9/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00334">334</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[10/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00283">283</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[11/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00330">330</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[12/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 0..15 Reserved</para>

<para>bit: 0..27 Reserved</para>

<para>bit: 0..26 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00332">332</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[13/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 3..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00383">383</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[14/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 3..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00398">398</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[15/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00250">250</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[16/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00371">371</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[17/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00365">365</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[18/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00372">372</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[19/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00250">250</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[20/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00365">365</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[21/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00365">365</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[22/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00308">308</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[23/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00374">374</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[24/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00323">323</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[25/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00370">370</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[26/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00372">372</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[27/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9 Reserved </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00268">268</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[28/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00389">389</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[29/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00383">383</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[30/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00390">390</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[31/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9 Reserved </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00268">268</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[32/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00383">383</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[33/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00383">383</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[34/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00326">326</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[35/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00392">392</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[36/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00341">341</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[37/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00388">388</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac8a6a13838a897c8d0b8bc991bbaf7c1"/><section>
    <title>_reserved0<computeroutput>[38/38]</computeroutput></title>
<indexterm><primary>_reserved0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved0</secondary></indexterm>
<para><computeroutput>uint32_t _reserved0</computeroutput></para>
<para>bit: 9..15 Reserved</para>

<para>bit: 9..23 Reserved</para>

<para>bit: 9 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00390">390</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[1/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00334">334</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[2/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00333">333</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[3/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00327">327</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[4/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00327">327</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[5/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00327">327</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[6/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00270">270</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[7/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00336">336</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[8/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00285">285</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[9/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00332">332</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[10/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..26 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00334">334</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[11/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 2..31 Reserved </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00320">320</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[12/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00443">443</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[13/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00437">437</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[14/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00444">444</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[15/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 2..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00320">320</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[16/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00437">437</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[17/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00437">437</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[18/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00446">446</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[19/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 8..31 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00451">451</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[20/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 4..31 Reserved</para>

<para>bit: 2..31 Reserved</para>

<para>bit: 8..31 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00444">444</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[21/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 16..23 Reserved </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00270">270</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[22/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00391">391</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[23/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00385">385</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[24/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00392">392</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[25/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 16..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00270">270</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[26/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00385">385</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[27/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00385">385</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[28/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00329">329</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[29/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00394">394</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[30/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00344">344</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[31/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00390">390</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga959a73d8faee56599b7e792a7c5a2d16"/><section>
    <title>_reserved1<computeroutput>[32/32]</computeroutput></title>
<indexterm><primary>_reserved1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved1</secondary></indexterm>
<para><computeroutput>uint32_t _reserved1</computeroutput></para>
<para>bit: 20..23 Reserved</para>

<para>bit: 25..27 Reserved</para>

<para>bit: 16..23 Reserved</para>

<para>bit: 20 Reserved </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00392">392</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga74c76ececf7d1666f0a8cc77aac64f7d"/><section>
    <title>_reserved2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>_reserved2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved2</secondary></indexterm>
<para><computeroutput>uint32_t _reserved2</computeroutput></para>
<para>bit: 22..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00392">392</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga74c76ececf7d1666f0a8cc77aac64f7d"/><section>
    <title>_reserved2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>_reserved2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>_reserved2</secondary></indexterm>
<para><computeroutput>uint32_t _reserved2</computeroutput></para>
<para>bit: 22..23 Reserved </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00392">392</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa104b9e01b129abe3de43c439916f655"/><section>
    <title>ABFSR</title>
<indexterm><primary>ABFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ABFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ABFSR</computeroutput></para>
<para>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00512">512</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga49a770cf0b7ec970f919f8ac22634fff"/><section>
    <title>ACPR</title>
<indexterm><primary>ACPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ACPR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ACPR</computeroutput></para>
<para>Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01370">1370</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafabed911b9f91f9df848999e1b5d6504"/><section>
    <title>ACTLR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ACTLR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ACTLR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ACTLR</computeroutput></para>
<para>Offset: 0x008 (R/W) Auxiliary Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01007">1007</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafabed911b9f91f9df848999e1b5d6504"/><section>
    <title>ACTLR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ACTLR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ACTLR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ACTLR</computeroutput></para>
<para>Offset: 0x008 (R/W) Auxiliary Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01005">1005</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga72572af6d5dece4947453aeabd52575f"/><section>
    <title>ADR</title>
<indexterm><primary>ADR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ADR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ADR</computeroutput></para>
<para>Offset: 0x04C (R/ ) Auxiliary Feature Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00397">397</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3ef0057e48fdef798f2ee12125a80d9f"/><section>
    <title>AFSR</title>
<indexterm><primary>AFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>AFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t AFSR</computeroutput></para>
<para>Offset: 0x03C (R/W) Auxiliary Fault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00526">526</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga209b4026c2994d0e18e883aa9af5c3cc"/><section>
    <title>AHBPCR</title>
<indexterm><primary>AHBPCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>AHBPCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t AHBPCR</computeroutput></para>
<para>Offset: 0x298 (R/W) AHBP Control Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00508">508</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga25bb4ac449a4122217e2ca74b9ad4e3e"/><section>
    <title>AHBSCR</title>
<indexterm><primary>AHBSCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>AHBSCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t AHBSCR</computeroutput></para>
<para>Offset: 0x2A0 (R/W) AHB Slave Control Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00510">510</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9b6ccd9c0c0865f8facad77ea37240b0"/><section>
    <title>AIRCR</title>
<indexterm><primary>AIRCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>AIRCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t AIRCR</computeroutput></para>
<para>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00516">516</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6254fd9c7aeecc526904d21b26168fdb"/><section>
    <title>B<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>B</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>B</secondary></indexterm>
<para><computeroutput>uint32_t B</computeroutput></para>
<para>bit: 21 BTI active (read 0) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00391">391</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6254fd9c7aeecc526904d21b26168fdb"/><section>
    <title>B<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>B</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>B</secondary></indexterm>
<para><computeroutput>uint32_t B</computeroutput></para>
<para>bit: 21 BTI active (read 0) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00391">391</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga84de5f534817cdbf8bd9064080effca2"/><section>
    <title>[struct]<computeroutput>[1/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga155224c8703c5227e075d53ad8d675af"/><section>
    <title>[struct]<computeroutput>[2/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1f4e7d7ea34db0d3c5acd234a77e535a"/><section>
    <title>[struct]<computeroutput>[3/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1625d2d78cd5b21f0c8de2b4fd5f0d4c"/><section>
    <title>[struct]<computeroutput>[4/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3b79009399f8054e0d7dbccd33b42ace"/><section>
    <title>[struct]<computeroutput>[5/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga807aef2911011a7f14d7632ae77ba35e"/><section>
    <title>[struct]<computeroutput>[6/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga436e0183f7dac5dee028fbbb11729c45"/><section>
    <title>[struct]<computeroutput>[7/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3a9b16b87611918369356203e1bd91a8"/><section>
    <title>[struct]<computeroutput>[8/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga57b2e41d1aa1671358fb895634074bc2"/><section>
    <title>[struct]<computeroutput>[9/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga88b0c955f313ae25ea69a388fe6b575b"/><section>
    <title>[struct]<computeroutput>[10/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga87b93dbd6fb53779c482ebc51187f3f7"/><section>
    <title>[struct]<computeroutput>[11/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5d690aa9e65fccaa320e1b8613f502c9"/><section>
    <title>[struct]<computeroutput>[12/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga023a5445c54a860a9d009f1420683c23"/><section>
    <title>[struct]<computeroutput>[13/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf88bcf4795cb8b8437f0718cee752005"/><section>
    <title>[struct]<computeroutput>[14/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7d11118dcac514449af01682d16f4d70"/><section>
    <title>[struct]<computeroutput>[15/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabead5f474665448854a631722f6eccdf"/><section>
    <title>[struct]<computeroutput>[16/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabc5fb0f803abdbc4b3de853a911ce04f"/><section>
    <title>[struct]<computeroutput>[17/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga73d78a395b5f9da8f76875261e6facd4"/><section>
    <title>[struct]<computeroutput>[18/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0c0a58f4457c488200d28d9e3935f899"/><section>
    <title>[struct]<computeroutput>[19/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga390f549e8de8de7475444061e51b2eff"/><section>
    <title>[struct]<computeroutput>[20/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga775736f1f36f0067985a24d98f14bc4a"/><section>
    <title>[struct]<computeroutput>[21/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6f7ca52c8652af56eb60e44c09218dc5"/><section>
    <title>[struct]<computeroutput>[22/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e920e9d2e9a2738f8face0863888c0e"/><section>
    <title>[struct]<computeroutput>[23/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaad70e10fcb3afbcb25ab1cf8234ff4ca"/><section>
    <title>[struct]<computeroutput>[24/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac023d0f9d8c7488f7781fe4565f122d5"/><section>
    <title>[struct]<computeroutput>[25/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga43d16944d0306e949a0f0ed7466ad4f1"/><section>
    <title>[struct]<computeroutput>[26/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga217bd8c04b8cc5843640ad6e83cc25cf"/><section>
    <title>[struct]<computeroutput>[27/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab489bd4371944192df771b13361bb2bf"/><section>
    <title>[struct]<computeroutput>[28/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8cf6a1fe827396ad3845fc98d7cfbc0e"/><section>
    <title>[struct]<computeroutput>[29/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9d2793c72fca910b966c00e961379f59"/><section>
    <title>[struct]<computeroutput>[30/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4ac8af424df62ee10337d5a40b9e6fa8"/><section>
    <title>[struct]<computeroutput>[31/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga23c49fc589e09026d71b6395f9127791"/><section>
    <title>[struct]<computeroutput>[32/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga07ceeef09782505d5fdcc694b3919e78"/><section>
    <title>[struct]<computeroutput>[33/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga61873807b9abee3dfa090c036e580d2e"/><section>
    <title>[struct]<computeroutput>[34/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad2c6abf86ebe8085365f6d5d9f68e458"/><section>
    <title>[struct]<computeroutput>[35/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga642fbb610bf0a3aa196c9c9aca469478"/><section>
    <title>[struct]<computeroutput>[36/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae7580c69a1f47733d678ff9bbf992d67"/><section>
    <title>[struct]<computeroutput>[37/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1caef814881317b3fa3c2d3552e8f47b"/><section>
    <title>[struct]<computeroutput>[38/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6211ec8327a0b0c88d4461286644237e"/><section>
    <title>[struct]<computeroutput>[39/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8bd8b615be33ffd7d70a20785abfa03a"/><section>
    <title>[struct]<computeroutput>[40/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac0d1a8c5d8ef96f221a0e1576c8c1077"/><section>
    <title>[struct]<computeroutput>[41/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa6657448cf42deedd78f61e3dd94560c"/><section>
    <title>[struct]<computeroutput>[42/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8af76519ecd3cf5839b231eebb8809a3"/><section>
    <title>[struct]<computeroutput>[43/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7369d8d8bdefd9d72d4468ae0ee67b51"/><section>
    <title>[struct]<computeroutput>[44/44]</computeroutput></title>
<indexterm><primary>b</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>b</secondary></indexterm>
<para><computeroutput>struct  { ... }  b</computeroutput></para>
<para>Structure used for bit access </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3fde073744418e2fe476333cb4d55d0d"/><section>
    <title>BFAR</title>
<indexterm><primary>BFAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>BFAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t BFAR</computeroutput></para>
<para>Offset: 0x038 (R/W) BusFault Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00525">525</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad1b49604e8fd8d0ce3a98677fcfde380"/><section>
    <title>BPIALL</title>
<indexterm><primary>BPIALL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>BPIALL</secondary></indexterm>
<para><computeroutput>__OM uint32_t BPIALL</computeroutput></para>
<para>Offset: 0x278 ( /W) Branch Predictor Invalidate All </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00559">559</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga07126f87de41d176bd43911c718c1e1c"/><section>
    <title>BTI_EN<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>BTI_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>BTI_EN</secondary></indexterm>
<para><computeroutput>uint32_t BTI_EN</computeroutput></para>
<para>bit: 4 Privileged branch target identification enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00447">447</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga07126f87de41d176bd43911c718c1e1c"/><section>
    <title>BTI_EN<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>BTI_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>BTI_EN</secondary></indexterm>
<para><computeroutput>uint32_t BTI_EN</computeroutput></para>
<para>bit: 4 Privileged branch target identification enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00447">447</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00337">337</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00218">218</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00336">336</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00330">330</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00218">218</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00330">330</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00330">330</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00273">273</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00339">339</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00288">288</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00335">335</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00337">337</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00275">275</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00396">396</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00390">390</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00397">397</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00275">275</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00390">390</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00390">390</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00334">334</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00399">399</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00349">349</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00397">397</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a1caf92f32fe9ebd8d1fe89b06c7776"/><section>
    <title>C<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>C</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>C</secondary></indexterm>
<para><computeroutput>uint32_t C</computeroutput></para>
<para>bit: 29 Carry condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00397">397</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga39711bf09810b078ac81b2c76c6908f6"/><section>
    <title>CACR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CACR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CACR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CACR</computeroutput></para>
<para>Offset: 0x0 (R/W) L1 Cache Control Register </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00562">562</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga39711bf09810b078ac81b2c76c6908f6"/><section>
    <title>CACR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CACR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CACR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CACR</computeroutput></para>
<para>Offset: 0x29C (R/W) L1 Cache Control Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00509">509</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaedf0dff29a9cacdaa2fb7eec6b116a13"/><section>
    <title>CALIB</title>
<indexterm><primary>CALIB</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CALIB</secondary></indexterm>
<para><computeroutput>__IM uint32_t CALIB</computeroutput></para>
<para>Offset: 0x00C (R/ ) SysTick Calibration Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01031">1031</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad68b5c1f2d9845ef4247cf2d9b041336"/><section>
    <title>CCR</title>
<indexterm><primary>CCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CCR</computeroutput></para>
<para>Offset: 0x014 (R/W) Configuration Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00518">518</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga90c793639fc9470e50e4f4fc4b3464da"/><section>
    <title>CCSIDR</title>
<indexterm><primary>CCSIDR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CCSIDR</secondary></indexterm>
<para><computeroutput>__IM uint32_t CCSIDR</computeroutput></para>
<para>Offset: 0x080 (R/ ) Cache Size ID Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00534">534</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga55465b5c7b80f63214c7df464a5567b7"/><section>
    <title>CFGINFORD</title>
<indexterm><primary>CFGINFORD</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CFGINFORD</secondary></indexterm>
<para><computeroutput>__IM uint32_t CFGINFORD</computeroutput></para>
<para>Offset: 0x004 (R/ ) Processor Configuration Information Read Data Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01758">1758</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga77100e169f150d7f315e3f8b06fb34c6"/><section>
    <title>CFGINFOSEL</title>
<indexterm><primary>CFGINFOSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CFGINFOSEL</secondary></indexterm>
<para><computeroutput>__OM uint32_t CFGINFOSEL</computeroutput></para>
<para>Offset: 0x000 ( /W) Processor Configuration Information Selection Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01757">1757</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0f9e27357254e6e953a94f95bda040b1"/><section>
    <title>CFSR</title>
<indexterm><primary>CFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CFSR</computeroutput></para>
<para>Offset: 0x028 (R/W) Configurable Fault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00521">521</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga26bbad5d9e0f1d302611d52373aef839"/><section>
    <title>CID0</title>
<indexterm><primary>CID0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CID0</secondary></indexterm>
<para><computeroutput>__IM uint32_t CID0</computeroutput></para>
<para>Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01108">1108</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4e60a608afd6433ecd943d95e417b80b"/><section>
    <title>CID1</title>
<indexterm><primary>CID1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CID1</secondary></indexterm>
<para><computeroutput>__IM uint32_t CID1</computeroutput></para>
<para>Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01109">1109</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad98950702e55d1851e91b22de07b11aa"/><section>
    <title>CID2</title>
<indexterm><primary>CID2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CID2</secondary></indexterm>
<para><computeroutput>__IM uint32_t CID2</computeroutput></para>
<para>Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01110">1110</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab9af64f413bf6f67e2a8044481292f67"/><section>
    <title>CID3</title>
<indexterm><primary>CID3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CID3</secondary></indexterm>
<para><computeroutput>__IM uint32_t CID3</computeroutput></para>
<para>Offset: 0xFFC (R/ ) ITM Component Identification Register #3 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01111">1111</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40b4dc749a25d1c95c2125e88683a591"/><section>
    <title>CLIDR</title>
<indexterm><primary>CLIDR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CLIDR</secondary></indexterm>
<para><computeroutput>__IM uint32_t CLIDR</computeroutput></para>
<para>Offset: 0x078 (R/ ) Cache Level ID register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00532">532</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5d0c69187f8abc99ecbde49431cf0050"/><section>
    <title>COMP0</title>
<indexterm><primary>COMP0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP0</computeroutput></para>
<para>Offset: 0x020 (R/W) Comparator Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01189">1189</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf9126caaf63b99d6df5d1e040c96e2ab"/><section>
    <title>COMP1</title>
<indexterm><primary>COMP1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP1</computeroutput></para>
<para>Offset: 0x030 (R/W) Comparator Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01193">1193</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8d5685c2bd0db66c3adaf19bc10a1150"/><section>
    <title>COMP10</title>
<indexterm><primary>COMP10</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP10</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP10</computeroutput></para>
<para>Offset: 0x0C0 (R/W) Comparator Register 10 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01229">1229</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab5e5be1f4cce832413b02bd6eb8175f6"/><section>
    <title>COMP11</title>
<indexterm><primary>COMP11</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP11</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP11</computeroutput></para>
<para>Offset: 0x0D0 (R/W) Comparator Register 11 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01233">1233</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga73bbb409205cd8ae8438c8a58998d205"/><section>
    <title>COMP12</title>
<indexterm><primary>COMP12</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP12</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP12</computeroutput></para>
<para>Offset: 0x0E0 (R/W) Comparator Register 12 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01237">1237</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8e7c69cbac19ef0b26b0ae0cc928da36"/><section>
    <title>COMP13</title>
<indexterm><primary>COMP13</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP13</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP13</computeroutput></para>
<para>Offset: 0x0F0 (R/W) Comparator Register 13 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01241">1241</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf5930659b3107c17fa71e61803d63f97"/><section>
    <title>COMP14</title>
<indexterm><primary>COMP14</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP14</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP14</computeroutput></para>
<para>Offset: 0x100 (R/W) Comparator Register 14 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01245">1245</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae55e0087f992cfd56003fc3fe1394cb0"/><section>
    <title>COMP15</title>
<indexterm><primary>COMP15</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP15</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP15</computeroutput></para>
<para>Offset: 0x110 (R/W) Comparator Register 15 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01249">1249</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaeeb1e36001c60a167399683280d6ec39"/><section>
    <title>COMP2</title>
<indexterm><primary>COMP2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP2</computeroutput></para>
<para>Offset: 0x040 (R/W) Comparator Register 2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01197">1197</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga20b0b62a3576ee88db4a7c065cd988ac"/><section>
    <title>COMP3</title>
<indexterm><primary>COMP3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP3</computeroutput></para>
<para>Offset: 0x050 (R/W) Comparator Register 3 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01201">1201</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8ea52ce87f7d0225db1b5ba91313f4b7"/><section>
    <title>COMP4</title>
<indexterm><primary>COMP4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP4</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP4</computeroutput></para>
<para>Offset: 0x060 (R/W) Comparator Register 4 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01205">1205</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga290e024c0b0f35317de6363a4135c3bc"/><section>
    <title>COMP5</title>
<indexterm><primary>COMP5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP5</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP5</computeroutput></para>
<para>Offset: 0x070 (R/W) Comparator Register 5 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01209">1209</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga263131067f0ad2d04a2711962a455bfa"/><section>
    <title>COMP6</title>
<indexterm><primary>COMP6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP6</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP6</computeroutput></para>
<para>Offset: 0x080 (R/W) Comparator Register 6 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01213">1213</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga26932a20b1cd18331bbe245caf8a6a92"/><section>
    <title>COMP7</title>
<indexterm><primary>COMP7</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP7</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP7</computeroutput></para>
<para>Offset: 0x090 (R/W) Comparator Register 7 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01217">1217</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9b9d9bb4b4ecab022a3d88d9cae6b5e0"/><section>
    <title>COMP8</title>
<indexterm><primary>COMP8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP8</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP8</computeroutput></para>
<para>Offset: 0x0A0 (R/W) Comparator Register 8 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01221">1221</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4e090c0e6b818b63724c774f38ccab14"/><section>
    <title>COMP9</title>
<indexterm><primary>COMP9</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>COMP9</secondary></indexterm>
<para><computeroutput>__IOM uint32_t COMP9</computeroutput></para>
<para>Offset: 0x0B0 (R/W) Comparator Register 9 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01225">1225</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab8e9dd6ca5f31244ea352ed0c19155d8"/><section>
    <title>CPACR</title>
<indexterm><primary>CPACR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPACR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CPACR</computeroutput></para>
<para>Offset: 0x088 (R/W) Coprocessor Access Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00536">536</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac78e610d52240c82fab16be25c28b60a"/><section>
    <title>CPDLPSTATE</title>
<indexterm><primary>CPDLPSTATE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPDLPSTATE</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CPDLPSTATE</computeroutput></para>
<para>Offset: 0x000 (R/W) Core Power Domain Low Power State Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01539">1539</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga29ca657c77928334be08a2e6555be950"/><section>
    <title>CPICNT</title>
<indexterm><primary>CPICNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPICNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CPICNT</computeroutput></para>
<para>Offset: 0x008 (R/W) CPI Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01183">1183</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6236035fc90059a599910d9cb9299ff0"/><section>
    <title>CPPWR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CPPWR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPPWR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CPPWR</computeroutput></para>
<para>Offset: 0x00C (R/W) Coprocessor Power Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01008">1008</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6236035fc90059a599910d9cb9299ff0"/><section>
    <title>CPPWR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CPPWR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPPWR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CPPWR</computeroutput></para>
<para>Offset: 0x00C (R/W) Coprocessor Power Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01006">1006</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gadbf8292503748ba6421a523bdee6819d"/><section>
    <title>CPUID</title>
<indexterm><primary>CPUID</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CPUID</secondary></indexterm>
<para><computeroutput>__IM uint32_t CPUID</computeroutput></para>
<para>Offset: 0x000 (R/ ) CPUID Base Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00513">513</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabf4a378b17278d98d2a5f9315fce7a5e"/><section>
    <title>CSPSR</title>
<indexterm><primary>CSPSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CSPSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CSPSR</computeroutput></para>
<para>Offset: 0x004 (R/W) Current Parallel Port Sizes Register</para>

<para>Offset: 0x004 (R/W) Current Parallel Port Size Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01368">1368</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae627674bc3ccfc2d67caccfc1f4ea4ed"/><section>
    <title>CSSELR</title>
<indexterm><primary>CSSELR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CSSELR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CSSELR</computeroutput></para>
<para>Offset: 0x084 (R/W) Cache Size Selection Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00535">535</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaad937861e203bb05ae22c4369c458561"/><section>
    <title>CTR</title>
<indexterm><primary>CTR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CTR</secondary></indexterm>
<para><computeroutput>__IM uint32_t CTR</computeroutput></para>
<para>Offset: 0x07C (R/ ) Cache Type register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00533">533</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b"/><section>
    <title>CTRL<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>CTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CTRL</computeroutput></para>
<para>Offset: 0x000 (R/W) Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01181">1181</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b"/><section>
    <title>CTRL<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>CTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CTRL</computeroutput></para>
<para>Offset: 0x004 (R/W) MPU Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02283">2283</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac81efc171e9852a36caeb47122bfec5b"/><section>
    <title>CTRL<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>CTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CTRL</computeroutput></para>
<para>Offset: 0x000 (R/W) SysTick Control and Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01028">1028</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga14822f5ad3426799332ac537d9293f3c"/><section>
    <title>CYCCNT</title>
<indexterm><primary>CYCCNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>CYCCNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t CYCCNT</computeroutput></para>
<para>Offset: 0x004 (R/W) Cycle Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01182">1182</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65047e5b8051fa0c84200f8229a155b3"/><section>
    <title>DAUTHCTRL<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DAUTHCTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DAUTHCTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DAUTHCTRL</computeroutput></para>
<para>Offset: 0x014 (R/W) Debug Authentication Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02630">2630</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65047e5b8051fa0c84200f8229a155b3"/><section>
    <title>DAUTHCTRL<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DAUTHCTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DAUTHCTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DAUTHCTRL</computeroutput></para>
<para>Offset: 0x014 (R/W) Debug Authentication Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02801">2801</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gadd26c1ab268693e763910789a06adf9e"/><section>
    <title>DAUTHSTATUS</title>
<indexterm><primary>DAUTHSTATUS</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DAUTHSTATUS</secondary></indexterm>
<para><computeroutput>__IM uint32_t DAUTHSTATUS</computeroutput></para>
<para>Offset: 0x008 (R/ ) Debug Authentication Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02989">2989</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga18ef4bf4fbbb205544985598b1bb64f4"/><section>
    <title>DCCIMVAC</title>
<indexterm><primary>DCCIMVAC</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCCIMVAC</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCCIMVAC</computeroutput></para>
<para>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00557">557</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab6e447723358e736a9f69ffc88a97ba1"/><section>
    <title>DCCISW</title>
<indexterm><primary>DCCISW</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCCISW</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCCISW</computeroutput></para>
<para>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00558">558</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacc23dc74d8f0378d81bc72302e325e50"/><section>
    <title>DCCMVAC</title>
<indexterm><primary>DCCMVAC</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCCMVAC</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCCMVAC</computeroutput></para>
<para>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00555">555</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9d4029e220311690756d836948e71393"/><section>
    <title>DCCMVAU</title>
<indexterm><primary>DCCMVAU</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCCMVAU</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCCMVAU</computeroutput></para>
<para>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00554">554</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2bf149d6d8f4fa59e25aee340512cb79"/><section>
    <title>DCCSW</title>
<indexterm><primary>DCCSW</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCCSW</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCCSW</computeroutput></para>
<para>Offset: 0x26C ( /W) D-Cache Clean by Set-way </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00556">556</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga72402d657f9e448afce57bbd8577864d"/><section>
    <title>DCIMVAC</title>
<indexterm><primary>DCIMVAC</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCIMVAC</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCIMVAC</computeroutput></para>
<para>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00552">552</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaca1ec746911b0934dd11c31d93a369be"/><section>
    <title>DCISW</title>
<indexterm><primary>DCISW</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCISW</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCISW</computeroutput></para>
<para>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00553">553</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad1dbd0dd98b6d9327f70545e0081ddbf"/><section>
    <title>DCRDR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DCRDR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCRDR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DCRDR</computeroutput></para>
<para>Offset: 0x008 (R/W) Debug Core Register Data Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02627">2627</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad1dbd0dd98b6d9327f70545e0081ddbf"/><section>
    <title>DCRDR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DCRDR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCRDR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DCRDR</computeroutput></para>
<para>Offset: 0x008 (R/W) Debug Core Register Data Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02798">2798</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab74a9ec90ad18e4f7a20362d362b754a"/><section>
    <title>DCRSR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DCRSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCRSR</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCRSR</computeroutput></para>
<para>Offset: 0x004 ( /W) Debug Core Register Selector Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02626">2626</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab74a9ec90ad18e4f7a20362d362b754a"/><section>
    <title>DCRSR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DCRSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DCRSR</secondary></indexterm>
<para><computeroutput>__OM uint32_t DCRSR</computeroutput></para>
<para>Offset: 0x004 ( /W) Debug Core Register Selector Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02797">2797</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga487394977ea138271a27dbb9540662d8"/><section>
    <title>DDEVARCH</title>
<indexterm><primary>DDEVARCH</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DDEVARCH</secondary></indexterm>
<para><computeroutput>__IM uint32_t DDEVARCH</computeroutput></para>
<para>Offset: 0x00C (R/ ) SCS Device Architecture Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02990">2990</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1c10e7044b4fed4e3a5009b899bc2cf3"/><section>
    <title>DDEVTYPE</title>
<indexterm><primary>DDEVTYPE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DDEVTYPE</secondary></indexterm>
<para><computeroutput>__IM uint32_t DDEVTYPE</computeroutput></para>
<para>Offset: 0x010 (R/ ) SCS Device Type Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02991">2991</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga23e6f75cfc2dc7af3d75eb3d480232d3"/><section>
    <title>DEBR0</title>
<indexterm><primary>DEBR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEBR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DEBR0</computeroutput></para>
<para>Offset: 0x010 (R/W) Data Cache Error Bank Register 0 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01620">1620</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga81ed6524b42207cf903eff7e38b08c6c"/><section>
    <title>DEBR1</title>
<indexterm><primary>DEBR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEBR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DEBR1</computeroutput></para>
<para>Offset: 0x014 (R/W) Data Cache Error Bank Register 1 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01621">1621</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa99de5f8c609f10c25ed51f57b2edd74"/><section>
    <title>DEMCR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DEMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DEMCR</computeroutput></para>
<para>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02628">2628</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa99de5f8c609f10c25ed51f57b2edd74"/><section>
    <title>DEMCR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DEMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DEMCR</computeroutput></para>
<para>Offset: 0x00C (R/W) Debug Exception and Monitor Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02799">2799</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae370aa5dc47fe03310e1d847333030e7"/><section>
    <title>DEVARCH<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DEVARCH</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEVARCH</secondary></indexterm>
<para><computeroutput>__IM uint32_t DEVARCH</computeroutput></para>
<para>Offset: 0xFBC (R/ ) Device Architecture Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01255">1255</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae370aa5dc47fe03310e1d847333030e7"/><section>
    <title>DEVARCH<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DEVARCH</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEVARCH</secondary></indexterm>
<para><computeroutput>__IM uint32_t DEVARCH</computeroutput></para>
<para>Offset: 0xFBC (R/ ) ITM Device Architecture Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01097">1097</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga81f643aff0e4bed2638a618e2b1fd3bb"/><section>
    <title>DEVTYPE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DEVTYPE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEVTYPE</secondary></indexterm>
<para><computeroutput>__IM uint32_t DEVTYPE</computeroutput></para>
<para>Offset: 0xFCC (R/ ) ITM Device Type Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01099">1099</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga81f643aff0e4bed2638a618e2b1fd3bb"/><section>
    <title>DEVTYPE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DEVTYPE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DEVTYPE</secondary></indexterm>
<para><computeroutput>__IM uint32_t DEVTYPE</computeroutput></para>
<para>Offset: 0xFCC (R/ ) Device Type Register</para>

<para>Offset: 0xFCC (R/ ) Device Type Identifier Register</para>

<para>Offset: 0xFCC (R/ ) TPIU_DEVTYPE </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01382">1382</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae2b3d4530d1b0c05593b634dc46348bd"/><section>
    <title>DFR</title>
<indexterm><primary>DFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t DFR</computeroutput></para>
<para>Offset: 0x048 (R/ ) Debug Feature Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00396">396</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3b590075aa07880ce686d5cfb4e61c5c"/><section>
    <title>DFSR</title>
<indexterm><primary>DFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DFSR</computeroutput></para>
<para>Offset: 0x030 (R/W) Debug Fault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00523">523</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga94ca828091a9226ab6684fbf30e52909"/><section>
    <title>DHCSR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DHCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DHCSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DHCSR</computeroutput></para>
<para>Offset: 0x000 (R/W) Debug Halting Control and Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02625">2625</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga94ca828091a9226ab6684fbf30e52909"/><section>
    <title>DHCSR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DHCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DHCSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DHCSR</computeroutput></para>
<para>Offset: 0x000 (R/W) Debug Halting Control and Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02796">2796</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga28821179e31468c31aba2997679f74d3"/><section>
    <title>DLAR</title>
<indexterm><primary>DLAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DLAR</secondary></indexterm>
<para><computeroutput>__OM uint32_t DLAR</computeroutput></para>
<para>Offset: 0x000 ( /W) SCS Software Lock Access Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02987">2987</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6fcce5258bf54a32b105430861fd3a1c"/><section>
    <title>DLSR</title>
<indexterm><primary>DLSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DLSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t DLSR</computeroutput></para>
<para>Offset: 0x004 (R/ ) SCS Software Lock Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02988">2988</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab736d9570b990c71f211a5d74af7fa8f"/><section>
    <title>DPDLPSTATE</title>
<indexterm><primary>DPDLPSTATE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DPDLPSTATE</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DPDLPSTATE</computeroutput></para>
<para>Offset: 0x004 (R/W) Debug Power Domain Low Power State Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01540">1540</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga25fb33822fac1fb5979f8c0d4a52e3c1"/><section>
    <title>DSCEMCR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DSCEMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DSCEMCR</secondary></indexterm>
<para><computeroutput>__OM uint32_t DSCEMCR</computeroutput></para>
<para>Offset: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02629">2629</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga25fb33822fac1fb5979f8c0d4a52e3c1"/><section>
    <title>DSCEMCR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DSCEMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DSCEMCR</secondary></indexterm>
<para><computeroutput>__OM uint32_t DSCEMCR</computeroutput></para>
<para>Offset: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02800">2800</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2916e1173ded6e0fc26e8445e72a6087"/><section>
    <title>DSCSR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>DSCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DSCSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DSCSR</computeroutput></para>
<para>Offset: 0x018 (R/W) Debug Security Control and Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02631">2631</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2916e1173ded6e0fc26e8445e72a6087"/><section>
    <title>DSCSR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>DSCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DSCSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DSCSR</computeroutput></para>
<para>Offset: 0x018 (R/W) Debug Security Control and Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02802">2802</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc"/><section>
    <title>DTCMCR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>DTCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTCMCR</computeroutput></para>
<para>Offset: 0x14 (R/W) Data Tightly-Coupled Memory Control Registers </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00564">564</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc"/><section>
    <title>DTCMCR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>DTCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTCMCR</computeroutput></para>
<para>Offset: 0x014 (R/W) DTCM Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01416">1416</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad5a9c8098433fa3ac108487e0ccd9cfc"/><section>
    <title>DTCMCR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>DTCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTCMCR</computeroutput></para>
<para>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00507">507</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga731fe42d219dff4a0e742a50c5503403"/><section>
    <title>DTGU_CFG</title>
<indexterm><primary>DTGU_CFG</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTGU_CFG</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTGU_CFG</computeroutput></para>
<para>Offset: 0x604 (R/W) DTGU Configuration Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01425">1425</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga52ece715123311355eb86c601aebf357"/><section>
    <title>DTGU_CTRL</title>
<indexterm><primary>DTGU_CTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTGU_CTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTGU_CTRL</computeroutput></para>
<para>Offset: 0x600 (R/W) DTGU Control Registers </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01424">1424</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2ca1f43e85a564e594f65850dd0b2ac0"/><section>
    <title>DTGU_LUT</title>
<indexterm><primary>DTGU_LUT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>DTGU_LUT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t DTGU_LUT</computeroutput></para>
<para>Offset: 0x610 (R/W) DTGU Look Up Table Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01427">1427</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7a9e0c184d9b20e0a65c94943f2c99c0"/><section>
    <title>EVENTMASK</title>
<indexterm><primary>EVENTMASK</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>EVENTMASK</secondary></indexterm>
<para><computeroutput>__IM uint32_t EVENTMASK</computeroutput></para>
<para>Offset: 0x084 (R/W) Event Mask Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01575">1575</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae010e6a7e51acc3e194782e8bd6280b1"/><section>
    <title>EVENTMASKA</title>
<indexterm><primary>EVENTMASKA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>EVENTMASKA</secondary></indexterm>
<para><computeroutput>__IM uint32_t EVENTMASKA</computeroutput></para>
<para>Offset: 0x080 (R/W) Event Mask A Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01574">1574</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga94458e6529ff2837e509193e739f445b"/><section>
    <title>EVENTSPR</title>
<indexterm><primary>EVENTSPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>EVENTSPR</secondary></indexterm>
<para><computeroutput>__OM uint32_t EVENTSPR</computeroutput></para>
<para>Offset: 0x000 ( /W) Event Set Pending Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01572">1572</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafe0bbc124e53ad450abc72bfb56bd74f"/><section>
    <title>EXCCNT</title>
<indexterm><primary>EXCCNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>EXCCNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t EXCCNT</computeroutput></para>
<para>Offset: 0x00C (R/W) Exception Overhead Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01184">1184</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafe3ca1410c32188d26be24c4ee9e180c"/><section>
    <title>FFCR</title>
<indexterm><primary>FFCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FFCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FFCR</computeroutput></para>
<para>Offset: 0x304 (R/W) Formatter and Flush Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01375">1375</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a049b49e9da6772d38166397ce8fc70"/><section>
    <title>FFSR</title>
<indexterm><primary>FFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FFSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t FFSR</computeroutput></para>
<para>Offset: 0x300 (R/ ) Formatter and Flush Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01374">1374</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gace73d78eff029b698e11cd5cf3efaf94"/><section>
    <title>FIFO0</title>
<indexterm><primary>FIFO0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FIFO0</secondary></indexterm>
<para><computeroutput>__IM uint32_t FIFO0</computeroutput></para>
<para>Offset: 0xEEC (R/ ) Integration ETM Data </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01007">1007</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabad7737b3d46cc6d4813d37171d29745"/><section>
    <title>FIFO1</title>
<indexterm><primary>FIFO1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FIFO1</secondary></indexterm>
<para><computeroutput>__IM uint32_t FIFO1</computeroutput></para>
<para>Offset: 0xEFC (R/ ) Integration ITM Data </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01011">1011</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6324c1fbf6c94f1eaf742d09ad678216"/><section>
    <title>FOLDCNT</title>
<indexterm><primary>FOLDCNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FOLDCNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FOLDCNT</computeroutput></para>
<para>Offset: 0x018 (R/W) Folded-instruction Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01187">1187</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00441">441</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00435">435</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00442">442</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00435">435</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00435">435</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 FP extension active flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00382">382</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00444">444</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 FP extension active flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00397">397</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00445">445</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2518558c090f60161ba4e718a54ee468"/><section>
    <title>FPCA<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>FPCA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCA</secondary></indexterm>
<para><computeroutput>uint32_t FPCA</computeroutput></para>
<para>bit: 2 Floating-point context active</para>

<para>bit: 2 FP extension active flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00442">442</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4fa83b560b046f9cec201c68fbe33507"/><section>
    <title>FPCAR</title>
<indexterm><primary>FPCAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FPCAR</computeroutput></para>
<para>Offset: 0x008 (R/W) Floating-Point Context Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02486">2486</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga242040bad11980d6250848a44cc967e3"/><section>
    <title>FPCCR</title>
<indexterm><primary>FPCCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPCCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FPCCR</computeroutput></para>
<para>Offset: 0x004 (R/W) Floating-Point Context Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02485">2485</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga05a8c9a999e6ca4ff19f30c93ec50217"/><section>
    <title>FPDSCR</title>
<indexterm><primary>FPDSCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FPDSCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FPDSCR</computeroutput></para>
<para>Offset: 0x00C (R/W) Floating-Point Default Status Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02487">2487</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga36370b2b0879b7b497f6dd854ba02873"/><section>
    <title>FSCR</title>
<indexterm><primary>FSCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FSCR</secondary></indexterm>
<para><computeroutput>__IM uint32_t FSCR</computeroutput></para>
<para>Offset: 0x308 (R/ ) Formatter Synchronization Counter Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01004">1004</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad3c69d206a52a85165eb7bd8077b0608"/><section>
    <title>FUNCTION0</title>
<indexterm><primary>FUNCTION0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION0</computeroutput></para>
<para>Offset: 0x028 (R/W) Function Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01191">1191</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae8f02e32e101c4cc61115d271fa12ffb"/><section>
    <title>FUNCTION1</title>
<indexterm><primary>FUNCTION1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION1</computeroutput></para>
<para>Offset: 0x038 (R/W) Function Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01195">1195</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga87175ae057853babe4b55c2bf32ff933"/><section>
    <title>FUNCTION10</title>
<indexterm><primary>FUNCTION10</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION10</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION10</computeroutput></para>
<para>Offset: 0x0C8 (R/W) Function Register 10 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01231">1231</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8e6200039c3ad48f811bd3dac9733523"/><section>
    <title>FUNCTION11</title>
<indexterm><primary>FUNCTION11</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION11</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION11</computeroutput></para>
<para>Offset: 0x0D8 (R/W) Function Register 11 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01235">1235</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga46eae26a5823b24ae4211b6b8f27ecf0"/><section>
    <title>FUNCTION12</title>
<indexterm><primary>FUNCTION12</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION12</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION12</computeroutput></para>
<para>Offset: 0x0E8 (R/W) Function Register 12 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01239">1239</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga72376480973424928cdc455caf65ff17"/><section>
    <title>FUNCTION13</title>
<indexterm><primary>FUNCTION13</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION13</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION13</computeroutput></para>
<para>Offset: 0x0F8 (R/W) Function Register 13 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01243">1243</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa11d2375486524bb0503fb100a5350af"/><section>
    <title>FUNCTION14</title>
<indexterm><primary>FUNCTION14</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION14</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION14</computeroutput></para>
<para>Offset: 0x108 (R/W) Function Register 14 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01247">1247</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac08524fa409351f1dedf993cc2d3b2b7"/><section>
    <title>FUNCTION15</title>
<indexterm><primary>FUNCTION15</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION15</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION15</computeroutput></para>
<para>Offset: 0x118 (R/W) Function Register 15 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01251">1251</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8ba3cc103077080ae3c0fc41e87d1197"/><section>
    <title>FUNCTION2</title>
<indexterm><primary>FUNCTION2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION2</computeroutput></para>
<para>Offset: 0x048 (R/W) Function Register 2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01199">1199</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafbfaba1d10558329868c6c55f91f82df"/><section>
    <title>FUNCTION3</title>
<indexterm><primary>FUNCTION3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION3</computeroutput></para>
<para>Offset: 0x058 (R/W) Function Register 3 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01203">1203</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac6e22e104dd39b27e256b2850de70521"/><section>
    <title>FUNCTION4</title>
<indexterm><primary>FUNCTION4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION4</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION4</computeroutput></para>
<para>Offset: 0x068 (R/W) Function Register 4 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01207">1207</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9b7aee338904a0499cdfbc375a1e9f07"/><section>
    <title>FUNCTION5</title>
<indexterm><primary>FUNCTION5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION5</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION5</computeroutput></para>
<para>Offset: 0x078 (R/W) Function Register 5 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01211">1211</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab783d2034e8b4ee931a01929aa7f4372"/><section>
    <title>FUNCTION6</title>
<indexterm><primary>FUNCTION6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION6</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION6</computeroutput></para>
<para>Offset: 0x088 (R/W) Function Register 6 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01215">1215</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga16e2f314ca3e2bf3383b81ec9a03a436"/><section>
    <title>FUNCTION7</title>
<indexterm><primary>FUNCTION7</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION7</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION7</computeroutput></para>
<para>Offset: 0x098 (R/W) Function Register 7 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01219">1219</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabe84d144b85c8dae18f7dc6d290a04ea"/><section>
    <title>FUNCTION8</title>
<indexterm><primary>FUNCTION8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION8</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION8</computeroutput></para>
<para>Offset: 0x0A8 (R/W) Function Register 8 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01223">1223</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga70ada7a7062083e68edb96698f25ba6e"/><section>
    <title>FUNCTION9</title>
<indexterm><primary>FUNCTION9</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>FUNCTION9</secondary></indexterm>
<para><computeroutput>__IOM uint32_t FUNCTION9</computeroutput></para>
<para>Offset: 0x0B8 (R/W) Function Register 9 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01227">1227</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[1/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00333">333</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[2/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00332">332</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[3/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00326">326</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[4/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00326">326</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[5/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00326">326</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[6/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00269">269</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[7/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00335">335</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[8/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00284">284</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[9/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00331">331</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[10/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00333">333</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[11/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00390">390</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[12/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00384">384</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[13/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00391">391</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[14/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00384">384</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[15/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00384">384</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[16/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00328">328</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[17/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00393">393</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[18/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00343">343</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[19/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00389">389</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa91800ec6e90e457c7a1acd1f2e17099"/><section>
    <title>GE<computeroutput>[20/20]</computeroutput></title>
<indexterm><primary>GE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>GE</secondary></indexterm>
<para><computeroutput>uint32_t GE</computeroutput></para>
<para>bit: 16..19 Greater than or Equal flags </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00391">391</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab974e7ceb2e52a3fbcaa84e06e52922d"/><section>
    <title>HFSR</title>
<indexterm><primary>HFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>HFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t HFSR</computeroutput></para>
<para>Offset: 0x02C (R/W) HardFault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00522">522</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12dfc70e0aa06804ff91817c6a3c7d6e"/><section>
    <title>IABR</title>
<indexterm><primary>IABR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IABR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t IABR</computeroutput></para>
<para>Offset: 0x200 (R/W) Interrupt Active bit Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00485">485</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae7aedd01fc75b7b98c6ef887cc21245b"/><section>
    <title>ICER</title>
<indexterm><primary>ICER</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICER</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ICER</computeroutput></para>
<para>Offset: 0x080 (R/W) Interrupt Clear Enable Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00479">479</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3"/><section>
    <title>ICI_IT_1<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>ICI_IT_1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_1</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_1</computeroutput></para>
<para>bit: 10..15 ICI/IT part 1 </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00269">269</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3"/><section>
    <title>ICI_IT_1<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>ICI_IT_1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_1</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_1</computeroutput></para>
<para>bit: 10..15 ICI/IT part 1 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00269">269</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3"/><section>
    <title>ICI_IT_1<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>ICI_IT_1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_1</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_1</computeroutput></para>
<para>bit: 10..15 ICI/IT part 1 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00327">327</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3"/><section>
    <title>ICI_IT_1<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>ICI_IT_1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_1</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_1</computeroutput></para>
<para>bit: 10..15 ICI/IT part 1 </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00342">342</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabedfacab5e6f9c329bfa0051cb88a9d3"/><section>
    <title>ICI_IT_1<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>ICI_IT_1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_1</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_1</computeroutput></para>
<para>bit: 10..15 ICI/IT part 1 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00269">269</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df"/><section>
    <title>ICI_IT_2<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>ICI_IT_2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_2</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_2</computeroutput></para>
<para>bit: 25..26 ICI/IT part 2 </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00272">272</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df"/><section>
    <title>ICI_IT_2<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>ICI_IT_2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_2</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_2</computeroutput></para>
<para>bit: 25..26 ICI/IT part 2 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00272">272</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df"/><section>
    <title>ICI_IT_2<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>ICI_IT_2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_2</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_2</computeroutput></para>
<para>bit: 25..26 ICI/IT part 2 </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00331">331</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df"/><section>
    <title>ICI_IT_2<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>ICI_IT_2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_2</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_2</computeroutput></para>
<para>bit: 25..26 ICI/IT part 2 </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00346">346</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae1df616880ca701154eba05e747605df"/><section>
    <title>ICI_IT_2<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>ICI_IT_2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICI_IT_2</secondary></indexterm>
<para><computeroutput>uint32_t ICI_IT_2</computeroutput></para>
<para>bit: 25..26 ICI/IT part 2 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00272">272</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga011024c365e7c5bd13a63830af60b10c"/><section>
    <title>ICIALLU</title>
<indexterm><primary>ICIALLU</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICIALLU</secondary></indexterm>
<para><computeroutput>__OM uint32_t ICIALLU</computeroutput></para>
<para>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00549">549</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1a8ecda7b1e4a1100dd82fc694bb4eb5"/><section>
    <title>ICIMVAU</title>
<indexterm><primary>ICIMVAU</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICIMVAU</secondary></indexterm>
<para><computeroutput>__OM uint32_t ICIMVAU</computeroutput></para>
<para>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00551">551</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf27404125e8333bfac9a13da10f924ca"/><section>
    <title>ICPR</title>
<indexterm><primary>ICPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICPR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ICPR</computeroutput></para>
<para>Offset: 0x180 (R/W) Interrupt Clear Pending Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00483">483</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaced895d6aba03d72b0d865fcc5ce44ee"/><section>
    <title>ICSR</title>
<indexterm><primary>ICSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ICSR</computeroutput></para>
<para>Offset: 0x004 (R/W) Interrupt Control and State Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00514">514</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacf9b76331abd768af25a10b3625da4b4"/><section>
    <title>ICTR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICTR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICTR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ICTR</computeroutput></para>
<para>Offset: 0x004 (R/ ) Interrupt Controller Type Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01006">1006</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacf9b76331abd768af25a10b3625da4b4"/><section>
    <title>ICTR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICTR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ICTR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ICTR</computeroutput></para>
<para>Offset: 0x004 (R/ ) Interrupt Controller Type Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01004">1004</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga70c88751f9ace03b5ca3e364c65b9617"/><section>
    <title>ID_AFR</title>
<indexterm><primary>ID_AFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_AFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_AFR</computeroutput></para>
<para>Offset: 0x04C (R/ ) Auxiliary Feature Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00529">529</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga883f7e28417c51d3a3bf03185baf448f"/><section>
    <title>ID_DFR</title>
<indexterm><primary>ID_DFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_DFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_DFR</computeroutput></para>
<para>Offset: 0x048 (R/ ) Debug Feature Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00528">528</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae6615f4da8c7691bf3b474f70f29a43c"/><section>
    <title>ID_ISAR</title>
<indexterm><primary>ID_ISAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_ISAR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_ISAR</computeroutput></para>
<para>Offset: 0x060 (R/ ) Instruction Set Attributes Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00531">531</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1df83089e7726e2723e2c4f370814832"/><section>
    <title>ID_MFR</title>
<indexterm><primary>ID_MFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_MFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_MFR[4U]</computeroutput></para>
<para>Offset: 0x050 (R/ ) Memory Model Feature Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00479">479</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2337a27929a11c9ef8d3ec77cf12255a"/><section>
    <title>ID_MMFR</title>
<indexterm><primary>ID_MMFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_MMFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_MMFR</computeroutput></para>
<para>Offset: 0x050 (R/ ) Memory Model Feature Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00530">530</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga294fd7c7494a55a8f25b0a6333939473"/><section>
    <title>ID_PFR</title>
<indexterm><primary>ID_PFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ID_PFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ID_PFR</computeroutput></para>
<para>Offset: 0x040 (R/ ) Processor Feature Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00527">527</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabdd196c0876979401b5928990efef875"/><section>
    <title>IEBR0</title>
<indexterm><primary>IEBR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IEBR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t IEBR0</computeroutput></para>
<para>Offset: 0x000 (R/W) Instruction Cache Error Bank Register 0 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01617">1617</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0dd7999cde584b8c3656505d2000c4ec"/><section>
    <title>IEBR1</title>
<indexterm><primary>IEBR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IEBR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t IEBR1</computeroutput></para>
<para>Offset: 0x004 (R/W) Instruction Cache Error Bank Register 1 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01618">1618</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4fda947a8fd3237a89d43b7d5a1057cb"/><section>
    <title>IP</title>
<indexterm><primary>IP</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IP</secondary></indexterm>
<para><computeroutput>__IOM uint8_t IP[240U]</computeroutput></para>
<para>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00357">357</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga05eb0e8297dff88c314d42ab3d91320f"/><section>
    <title>IPR</title>
<indexterm><primary>IPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IPR</secondary></indexterm>
<para><computeroutput>__IOM uint8_t IPR</computeroutput></para>
<para>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)</para>

<para>Offset: 0x300 (R/W) Interrupt Priority Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00489">489</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf3bf768338667219b55cc904fa5b87f9"/><section>
    <title>ISAR</title>
<indexterm><primary>ISAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISAR</secondary></indexterm>
<para><computeroutput>__IM uint32_t ISAR</computeroutput></para>
<para>Offset: 0x060 (R/ ) Instruction Set Attributes Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00399">399</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga040b60157eb7348b9325cb804333c48f"/><section>
    <title>ISER</title>
<indexterm><primary>ISER</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISER</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ISER</computeroutput></para>
<para>Offset: 0x000 (R/W) Interrupt Set Enable Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00477">477</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga19081cde0360514d37cefa9b5fdfc0fe"/><section>
    <title>ISPR</title>
<indexterm><primary>ISPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISPR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ISPR</computeroutput></para>
<para>Offset: 0x100 (R/W) Interrupt Set Pending Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00481">481</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00249">249</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00370">370</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00364">364</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00371">371</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00249">249</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00364">364</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00364">364</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00307">307</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00373">373</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00322">322</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00369">369</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00371">371</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00267">267</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00388">388</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00382">382</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00389">389</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00267">267</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00382">382</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00382">382</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00325">325</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00391">391</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00340">340</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00387">387</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad502ba7dbb2aab5f87c782b28f02622d"/><section>
    <title>ISR<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>uint32_t ISR</computeroutput></para>
<para>bit: 0.. 8 Exception number </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00389">389</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00393">393</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00387">387</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00394">394</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00387">387</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00387">387</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00396">396</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00394">394</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga76485660fe8ad98cdc71ddd7cb0ed777"/><section>
    <title>IT<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>IT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>IT</secondary></indexterm>
<para><computeroutput>uint32_t IT</computeroutput></para>
<para>bit: 25..26 saved IT state (read 0) </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00394">394</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga97fb8816ad001f4910de095aa17d9db5"/><section>
    <title>ITATBCTR2</title>
<indexterm><primary>ITATBCTR2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITATBCTR2</secondary></indexterm>
<para><computeroutput>__IM uint32_t ITATBCTR2</computeroutput></para>
<para>Offset: 0xEF0 (R/ ) ITATBCTR2 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01008">1008</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8"/><section>
    <title>ITCMCR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>ITCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITCMCR</computeroutput></para>
<para>Offset: 0x10 (R/W) Instruction Tightly-Coupled Memory Control Register </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00563">563</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8"/><section>
    <title>ITCMCR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>ITCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITCMCR</computeroutput></para>
<para>Offset: 0x010 (R/W) ITCM Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01415">1415</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga18d1734811b40e7edf6e5213bf336ca8"/><section>
    <title>ITCMCR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>ITCMCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITCMCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITCMCR</computeroutput></para>
<para>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00506">506</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga72ea3a63a719b8a7b8f3fe9c2e684124"/><section>
    <title>ITGU_CFG</title>
<indexterm><primary>ITGU_CFG</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITGU_CFG</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITGU_CFG</computeroutput></para>
<para>Offset: 0x504 (R/W) ITGU Configuration Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01420">1420</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab66c0a54637c8b7d0d4b1cb792744092"/><section>
    <title>ITGU_CTRL</title>
<indexterm><primary>ITGU_CTRL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITGU_CTRL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITGU_CTRL</computeroutput></para>
<para>Offset: 0x500 (R/W) ITGU Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01419">1419</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3919fe0388446bfe403cb0ad41bb400e"/><section>
    <title>ITGU_LUT</title>
<indexterm><primary>ITGU_LUT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITGU_LUT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITGU_LUT</computeroutput></para>
<para>Offset: 0x510 (R/W) ITGU Look Up Table Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01422">1422</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga12e68e55a7badc271b948d6c7230b2a8"/><section>
    <title>ITM_RxBuffer<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>ITM_RxBuffer</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITM_RxBuffer</secondary></indexterm>
<para><computeroutput>volatile int32_t ITM_RxBuffer<computeroutput>[extern]</computeroutput></computeroutput></para>
<para>External variable to receive characters. </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaddfcdde1da9ca4b87b4b8068b5df0dda"/><section>
    <title>ITNS</title>
<indexterm><primary>ITNS</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>ITNS</secondary></indexterm>
<para><computeroutput>__IOM uint32_t ITNS</computeroutput></para>
<para>Offset: 0x280 (R/W) Interrupt Non-Secure State Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00487">487</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13"/><section>
    <title>LAR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>LAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LAR</secondary></indexterm>
<para><computeroutput>__OM uint32_t LAR</computeroutput></para>
<para>Offset: 0xFB0 ( W) Lock Access Register </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01154">1154</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13"/><section>
    <title>LAR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>LAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LAR</secondary></indexterm>
<para><computeroutput>__OM uint32_t LAR</computeroutput></para>
<para>Offset: 0xFB0 ( /W) ITM Lock Access Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01094">1094</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacc9e51f871c357a9094105435b150d13"/><section>
    <title>LAR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>LAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LAR</secondary></indexterm>
<para><computeroutput>__OM uint32_t LAR</computeroutput></para>
<para>Offset: 0xFB0 ( /W) Software Lock Access Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01378">1378</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0c1333686137b7e25a46bd548a5b5bc3"/><section>
    <title>LOAD</title>
<indexterm><primary>LOAD</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LOAD</secondary></indexterm>
<para><computeroutput>__IOM uint32_t LOAD</computeroutput></para>
<para>Offset: 0x004 (R/W) SysTick Reload Value Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01029">1029</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880"/><section>
    <title>LSR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>LSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t LSR</computeroutput></para>
<para>Offset: 0xFB4 (R ) Lock Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01253">1253</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880"/><section>
    <title>LSR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>LSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t LSR</computeroutput></para>
<para>Offset: 0xFB4 (R/ ) ITM Lock Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01095">1095</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7219432d03f6cd1d220f4fe10aef4880"/><section>
    <title>LSR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>LSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t LSR</computeroutput></para>
<para>Offset: 0xFB4 (R/ ) Software Lock Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01379">1379</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae886261750c8c90d67a2f276d074e9c3"/><section>
    <title>LSUCNT</title>
<indexterm><primary>LSUCNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>LSUCNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t LSUCNT</computeroutput></para>
<para>Offset: 0x014 (R/W) LSU Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01186">1186</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01550">1550</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01417">1417</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__cm33_8h_source_1l01492">1492</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02295">2295</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01492">1492</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l02791">2791</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__cm85_8h_source_1l02696">2696</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4926beceb043d0f01096e88dba6062a4"/><section>
    <title>MAIR<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>MAIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR[2]</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02295">2295</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01552">1552</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01419">1419</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01494">1494</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02297">2297</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01494">1494</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02793">2793</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02698">2698</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga057e6bbe03c9a5cfaf3d77ecd5b03eb1"/><section>
    <title>MAIR0<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>MAIR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR0</computeroutput></para>
<para>Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02297">2297</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01553">1553</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01420">1420</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01495">1495</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02298">2298</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01495">1495</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02794">2794</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02699">2699</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2eaf19017cd4ccc9af912e6cf61cebd9"/><section>
    <title>MAIR1<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>MAIR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MAIR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MAIR1</computeroutput></para>
<para>Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02298">2298</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga84089e08ecf14b86f92c727a568ceac4"/><section>
    <title>MASK0</title>
<indexterm><primary>MASK0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MASK0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MASK0</computeroutput></para>
<para>Offset: 0x024 (R/W) Mask Register 0 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00857">857</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6f663226a4f3409b0a73651b5a90b3af"/><section>
    <title>MASK1</title>
<indexterm><primary>MASK1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MASK1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MASK1</computeroutput></para>
<para>Offset: 0x034 (R/W) Mask Register 1 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00861">861</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga32213bf45fbe36e1823e69028f7edef2"/><section>
    <title>MASK2</title>
<indexterm><primary>MASK2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MASK2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MASK2</computeroutput></para>
<para>Offset: 0x044 (R/W) Mask Register 2 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00865">865</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga51e9ef8e2238e82f3b40aa2599397637"/><section>
    <title>MASK3</title>
<indexterm><primary>MASK3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MASK3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MASK3</computeroutput></para>
<para>Offset: 0x054 (R/W) Mask Register 3 </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00869">869</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae9d94d186615d57d38c9253cb842d244"/><section>
    <title>MMFAR</title>
<indexterm><primary>MMFAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MMFAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MMFAR</computeroutput></para>
<para>Offset: 0x034 (R/W) MemManage Fault Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00524">524</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2d4cde1c9462f3733ab65d97f308c6fb"/><section>
    <title>MMFR</title>
<indexterm><primary>MMFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MMFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t MMFR</computeroutput></para>
<para>Offset: 0x050 (R/ ) Memory Model Feature Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00398">398</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf7ab00e25170faced6023d7f387319c5"/><section>
    <title>MSCR</title>
<indexterm><primary>MSCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MSCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t MSCR</computeroutput></para>
<para>Offset: 0x000 (R/W) Memory System Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01412">1412</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9b0103b438c8922eaea5624f71afbbc8"/><section>
    <title>MVFR0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MVFR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR0</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR0</computeroutput></para>
<para>Offset: 0x010 (R/ ) Media and VFP Feature Register 0</para>

<para>Offset: 0x010 (R/ ) Media and FP Feature Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02488">2488</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9b0103b438c8922eaea5624f71afbbc8"/><section>
    <title>MVFR0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MVFR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR0</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR0</computeroutput></para>
<para>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00545">545</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0a610dc4212de3ce1ad62e9afa76c728"/><section>
    <title>MVFR1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MVFR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR1</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR1</computeroutput></para>
<para>Offset: 0x014 (R/ ) Media and VFP Feature Register 1</para>

<para>Offset: 0x014 (R/ ) Media and FP Feature Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02489">2489</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0a610dc4212de3ce1ad62e9afa76c728"/><section>
    <title>MVFR1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MVFR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR1</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR1</computeroutput></para>
<para>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00546">546</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8353348c9336aa1aadcbf86b6f0f18c9"/><section>
    <title>MVFR2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MVFR2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR2</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR2</computeroutput></para>
<para>Offset: 0x018 (R/ ) Media and VFP Feature Register 2</para>

<para>Offset: 0x018 (R/ ) Media and FP Feature Register 2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02490">2490</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8353348c9336aa1aadcbf86b6f0f18c9"/><section>
    <title>MVFR2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MVFR2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>MVFR2</secondary></indexterm>
<para><computeroutput>__IM uint32_t MVFR2</computeroutput></para>
<para>Offset: 0x248 (R/ ) Media and VFP Feature Register 2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00547">547</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00339">339</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00220">220</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00338">338</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00332">332</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00220">220</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00332">332</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00332">332</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00275">275</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00341">341</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00290">290</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00337">337</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00339">339</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00277">277</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00398">398</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00392">392</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00399">399</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00277">277</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00392">392</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00392">392</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00336">336</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00401">401</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00351">351</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00399">399</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabae0610bc2a97bbf7f689e953e0b451f"/><section>
    <title>N<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>N</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>N</secondary></indexterm>
<para><computeroutput>uint32_t N</computeroutput></para>
<para>bit: 31 Negative condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00399">399</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00318">318</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00439">439</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00433">433</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00440">440</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00318">318</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00433">433</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00433">433</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00380">380</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00442">442</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00395">395</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00443">443</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2a6e513e8a6bf4e58db169e312172332"/><section>
    <title>nPRIV<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>nPRIV</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>nPRIV</secondary></indexterm>
<para><computeroutput>uint32_t nPRIV</computeroutput></para>
<para>bit: 0 Execution privilege in Thread mode </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00440">440</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3b7fa817ab498ce63563c73ae316c9b6"/><section>
    <title>NSACR</title>
<indexterm><primary>NSACR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>NSACR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t NSACR</computeroutput></para>
<para>Offset: 0x08C (R/W) Non-Secure Access Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00537">537</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8aa9ff295564aaf56a772f2820b8170f"/><section>
    <title>PAC_EN<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PAC_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PAC_EN</secondary></indexterm>
<para><computeroutput>uint32_t PAC_EN</computeroutput></para>
<para>bit: 6 Privileged pointer authentication enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00449">449</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8aa9ff295564aaf56a772f2820b8170f"/><section>
    <title>PAC_EN<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PAC_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PAC_EN</secondary></indexterm>
<para><computeroutput>uint32_t PAC_EN</computeroutput></para>
<para>bit: 6 Privileged pointer authentication enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00449">449</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4f28bbd8ac5d7711b7eefcd16458eb5a"/><section>
    <title>PAHBCR</title>
<indexterm><primary>PAHBCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PAHBCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t PAHBCR</computeroutput></para>
<para>Offset: 0x018 (R/W) P-AHB Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01417">1417</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga72e52fffe9ac6af0ee15877e2d5dac41"/><section>
    <title>PCSR</title>
<indexterm><primary>PCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PCSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t PCSR</computeroutput></para>
<para>Offset: 0x01C (R/ ) Program Counter Sample Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01188">1188</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga173e03baeebcf7476f3f11b19fc6744a"/><section>
    <title>PFCR</title>
<indexterm><primary>PFCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PFCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t PFCR</computeroutput></para>
<para>Offset: 0x004 (R/W) Prefetcher Control Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01413">1413</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1ecf64bb2faf3ee512e4b40a290e4d71"/><section>
    <title>PFR</title>
<indexterm><primary>PFR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PFR</secondary></indexterm>
<para><computeroutput>__IM uint32_t PFR</computeroutput></para>
<para>Offset: 0x040 (R/ ) Processor Feature Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00395">395</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e3343cc3c4a8a5a6f14937882e9202a"/><section>
    <title>PID0</title>
<indexterm><primary>PID0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID0</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID0</computeroutput></para>
<para>Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01104">1104</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafa06959344f4991b00e6c545dd2fa30b"/><section>
    <title>PID1</title>
<indexterm><primary>PID1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID1</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID1</computeroutput></para>
<para>Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01105">1105</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga63db39f871596d28e69c283288ea2eba"/><section>
    <title>PID2</title>
<indexterm><primary>PID2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID2</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID2</computeroutput></para>
<para>Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01106">1106</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac2d006eed52ba550a309e5f61ed9c401"/><section>
    <title>PID3</title>
<indexterm><primary>PID3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID3</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID3</computeroutput></para>
<para>Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01107">1107</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c002e97cda2375d7421ad6415b6a02f"/><section>
    <title>PID4</title>
<indexterm><primary>PID4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID4</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID4</computeroutput></para>
<para>Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01100">1100</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac085b26f43fefeef9a4cf5c2af5e4a38"/><section>
    <title>PID5</title>
<indexterm><primary>PID5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID5</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID5</computeroutput></para>
<para>Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01101">1101</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga83ac5d00dee24cc7f805b5c147625593"/><section>
    <title>PID6</title>
<indexterm><primary>PID6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID6</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID6</computeroutput></para>
<para>Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01102">1102</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f"/><section>
    <title>PID7</title>
<indexterm><primary>PID7</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PID7</secondary></indexterm>
<para><computeroutput>__IM uint32_t PID7</computeroutput></para>
<para>Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01103">1103</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1f5da59fa27aae410806b7dbe9e499c6"/><section>
    <title>[union]<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad3d5c192da569b68f5d949271ec61fc4"/><section>
    <title>[union]<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac852e7a73f9ce55cbc8d727e131efbaa"/><section>
    <title>[union]<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga21066afdb4c3e7dc0518a4765d25b73a"/><section>
    <title>[union]<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad9635335b2fecf5fe20e3be61f018ad0"/><section>
    <title>[union]<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga45fa41a7f4aad9cfd3b77ce3252ee920"/><section>
    <title>[union]<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5832361c0681ff4f940ecdc3989fb730"/><section>
    <title>[union]<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gadcc4020b81b0b401e20db4f3d14f929f"/><section>
    <title>[union]<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaeaf265275388ee2befdc2f3ecf34b7cf"/><section>
    <title>[union]<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga97dff990f4c00976c72040e73050f75f"/><section>
    <title>[union]<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa25248ad1336c7552f365b27b458e349"/><section>
    <title>[union]<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>PORT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PORT</secondary></indexterm>
<para><computeroutput>__OM union  { ... }  PORT[32U]</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port Registers </para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3fbc5c84a2a24bd6195e970ff8898024"/><section>
    <title>PSCR</title>
<indexterm><primary>PSCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>PSCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t PSCR</computeroutput></para>
<para>Offset: 0x308 (R/W) Periodic Synchronization Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01376">1376</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00335">335</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00216">216</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00334">334</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00328">328</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00216">216</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00328">328</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00328">328</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00271">271</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00337">337</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00286">286</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00333">333</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00335">335</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00273">273</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00394">394</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00388">388</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00395">395</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00273">273</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00388">388</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00388">388</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00332">332</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00397">397</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00347">347</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00395">395</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65f27ddc4f7e09c14ce7c5211b2e000a"/><section>
    <title>Q<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>Q</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Q</secondary></indexterm>
<para><computeroutput>uint32_t Q</computeroutput></para>
<para>bit: 27 Saturation condition flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00395">395</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad44a348327e8033dafcda034c7c077fc"/><section>
    <title>RASR_A1</title>
<indexterm><primary>RASR_A1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RASR_A1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RASR_A1</computeroutput></para>
<para>Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01163">1163</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5763e9adcf2fd52b4b1e120db2b5d040"/><section>
    <title>RASR_A2</title>
<indexterm><primary>RASR_A2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RASR_A2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RASR_A2</computeroutput></para>
<para>Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01165">1165</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacce01d8f20570510d98e9633e4620f62"/><section>
    <title>RASR_A3</title>
<indexterm><primary>RASR_A3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RASR_A3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RASR_A3</computeroutput></para>
<para>Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01167">1167</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9c6ca0b5d8ba77e54cb0b01855a2f753"/><section>
    <title>RBAR</title>
<indexterm><primary>RBAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RBAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RBAR</computeroutput></para>
<para>Offset: 0x00C (R/W) MPU Region Base Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02285">2285</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafe44c1572bc8b056060b86a7265cfb69"/><section>
    <title>RBAR_A1</title>
<indexterm><primary>RBAR_A1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RBAR_A1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RBAR_A1</computeroutput></para>
<para>Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1</para>

<para>Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02287">2287</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga883319c839e8c5d2cc768bf2289686c9"/><section>
    <title>RBAR_A2</title>
<indexterm><primary>RBAR_A2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RBAR_A2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RBAR_A2</computeroutput></para>
<para>Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2</para>

<para>Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02289">2289</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4718bd9732fdf87af917188aa79c7af3"/><section>
    <title>RBAR_A3</title>
<indexterm><primary>RBAR_A3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RBAR_A3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RBAR_A3</computeroutput></para>
<para>Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3</para>

<para>Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02291">2291</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa57754b8f88bb376d184aaf6fe74f391"/><section>
    <title>RESERVED0<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01619">1619</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga99ed1d1bbc9e85b465fb29f40f37aa3a"/><section>
    <title>RESERVED0<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01573">1573</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec"/><section>
    <title>RESERVED0<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02484">2484</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec"/><section>
    <title>RESERVED0<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01005">1005</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabbf2da13b6377b5a759cca640bd0e552"/><section>
    <title>RESERVED0<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01086">1086</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3bc109a372d05329e22cb7e3bf2b84ba"/><section>
    <title>RESERVED0<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02293">2293</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4e715edc749310cecbc19fa91c81fc7f"/><section>
    <title>RESERVED0<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00478">478</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaffae06cd6df5e9fe9a92994052fd3bec"/><section>
    <title>RESERVED0<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01003">1003</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac9b95db444f893c84f01e49a91d22651"/><section>
    <title>RESERVED0<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2U]</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01782">1782</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa57754b8f88bb376d184aaf6fe74f391"/><section>
    <title>RESERVED0<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01369">1369</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaaa45b15c650670f4f84000a1f419ca00"/><section>
    <title>RESERVED1<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01190">1190</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaeab57fe9b109127c3a1e1ecc508247c7"/><section>
    <title>RESERVED1<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01622">1622</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga8800cb3dfa65c86b1808c4bd27f99900"/><section>
    <title>RESERVED1<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01088">1088</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaeab57fe9b109127c3a1e1ecc508247c7"/><section>
    <title>RESERVED1<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01414">1414</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga22597a52981a247dfd72fc83fb1a54a3"/><section>
    <title>RESERVED1<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[1U]</computeroutput></para><para>
Definition at line <link linkend="_core__cm3_8h_source_1l00667">667</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4d91e8d0f8791a2d137be359e6ca669f"/><section>
    <title>RESERVED1<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01371">1371</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga41c96adf03a0ce2e5e1b0795b006cec9"/><section>
    <title>RESERVED10</title>
<indexterm><primary>RESERVED10</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED10</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED10</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01208">1208</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab50f65d78de18f6c1162b71c63ef90cf"/><section>
    <title>RESERVED11</title>
<indexterm><primary>RESERVED11</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED11</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED11</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01210">1210</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae36f3b1c21c12e0c9e76a8bf2146222f"/><section>
    <title>RESERVED12</title>
<indexterm><primary>RESERVED12</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED12</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED12</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01212">1212</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac6fc010c08497aab8a67940de4cdf947"/><section>
    <title>RESERVED13</title>
<indexterm><primary>RESERVED13</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED13</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED13</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01214">1214</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga70fcdd25167c77e7fc085a2afa91471a"/><section>
    <title>RESERVED14</title>
<indexterm><primary>RESERVED14</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED14</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED14</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01216">1216</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga04bbc458fccb219217113583d8e1cf0d"/><section>
    <title>RESERVED15</title>
<indexterm><primary>RESERVED15</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED15</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED15</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01218">1218</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1c18d707653399d2228813bdf7cf6ffb"/><section>
    <title>RESERVED16</title>
<indexterm><primary>RESERVED16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED16</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED16</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01220">1220</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaba61874f0eac372a611c3163ca61369c"/><section>
    <title>RESERVED17</title>
<indexterm><primary>RESERVED17</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED17</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED17</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01222">1222</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga21a175d13003bf8a59534104ad4699fb"/><section>
    <title>RESERVED18</title>
<indexterm><primary>RESERVED18</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED18</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED18</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01224">1224</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf476d7901cd2a48e4ecd52d471a9c07a"/><section>
    <title>RESERVED19</title>
<indexterm><primary>RESERVED19</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED19</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED19</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01226">1226</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga093dc351b7db0476c625f462acb9fd7f"/><section>
    <title>RESERVED2<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01192">1192</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga093dc351b7db0476c625f462acb9fd7f"/><section>
    <title>RESERVED2<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01624">1624</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga801095aba8ccf34540292b96b047981f"/><section>
    <title>RESERVED2<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01090">1090</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab77679a6c2745379a57f9c7155bfd606"/><section>
    <title>RESERVED2<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01418">1418</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7743c8252af4b0bd8a8440f66d859cf5"/><section>
    <title>RESERVED2<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00482">482</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad34dc93fd7d41ef2c3365292cc8a178d"/><section>
    <title>RESERVED2<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01373">1373</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf337378e1922d523d03560693d76ec67"/><section>
    <title>RESERVED20</title>
<indexterm><primary>RESERVED20</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED20</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED20</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01228">1228</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga485451d515c8b75eefaf7e5f4dcc7c3a"/><section>
    <title>RESERVED21</title>
<indexterm><primary>RESERVED21</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED21</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED21</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01230">1230</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa681df6cc7c4648ad03416ceb3ad0002"/><section>
    <title>RESERVED22</title>
<indexterm><primary>RESERVED22</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED22</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED22</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01232">1232</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga214d76797c9fe16de56e22f950f55662"/><section>
    <title>RESERVED23</title>
<indexterm><primary>RESERVED23</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED23</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED23</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01234">1234</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga831c72f73ca4a91bc1014ab528a93fc8"/><section>
    <title>RESERVED24</title>
<indexterm><primary>RESERVED24</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED24</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED24</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01236">1236</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga2249e45a0457ba4cb8acf37632535c7a"/><section>
    <title>RESERVED25</title>
<indexterm><primary>RESERVED25</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED25</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED25</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01238">1238</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga32a257dafeefc6d32acbfb46c907cc8b"/><section>
    <title>RESERVED26</title>
<indexterm><primary>RESERVED26</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED26</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED26</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01240">1240</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab2616eeaef16e043f78f8fd70c28343b"/><section>
    <title>RESERVED27</title>
<indexterm><primary>RESERVED27</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED27</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED27</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01242">1242</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa01a9b92d0df2a2c48314908696bc327"/><section>
    <title>RESERVED28</title>
<indexterm><primary>RESERVED28</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED28</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED28</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01244">1244</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga943f635a1ccfae4b50c837b540c1dda7"/><section>
    <title>RESERVED29</title>
<indexterm><primary>RESERVED29</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED29</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED29</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01246">1246</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9cc84ea2573359cd11acd5779e5a1261"/><section>
    <title>RESERVED3<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01194">1194</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf5ac8c21cdba5fa8ee1dade9f58e6a6b"/><section>
    <title>RESERVED3<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01092">1092</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7362542c431beabf242dcab33471da81"/><section>
    <title>RESERVED3<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01421">1421</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa4bffe09d298bc1210833fde1d290086"/><section>
    <title>RESERVED3<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00484">484</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaff1eefe483c7b3ed2c391d83083b1efa"/><section>
    <title>RESERVED3<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00541">541</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5d2f5426c1c8dfd973687938ed24b45d"/><section>
    <title>RESERVED3<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01377">1377</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7d80a58642fbf3d12fd3fe56edcd58be"/><section>
    <title>RESERVED30</title>
<indexterm><primary>RESERVED30</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED30</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED30</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01248">1248</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga425a2332a06a717c38a5997b14425eb2"/><section>
    <title>RESERVED31</title>
<indexterm><primary>RESERVED31</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED31</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED31</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01250">1250</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1f1b36d682ed46ff0abe3b064e55e747"/><section>
    <title>RESERVED32</title>
<indexterm><primary>RESERVED32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED32</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED32</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01252">1252</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd88b2bd1b17624cc31c9c66496c087d"/><section>
    <title>RESERVED33</title>
<indexterm><primary>RESERVED33</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED33</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED33</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01254">1254</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1defe18fe95571e383d754b13d3f6c51"/><section>
    <title>RESERVED4<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01196">1196</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga36fbed6985e5cd320e8eecfc73eb2846"/><section>
    <title>RESERVED4<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01093">1093</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga69f82df3423581cb720a7615cfcd28ca"/><section>
    <title>RESERVED4<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01423">1423</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0701d75c5b133d8d5a4436097a202236"/><section>
    <title>RESERVED4<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00486">486</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac62686cd3425efb12a20c5acabad368f"/><section>
    <title>RESERVED4<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00544">544</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac383eaddb064c33eacf2d60480c3eb71"/><section>
    <title>RESERVED4<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01380">1380</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d"/><section>
    <title>RESERVED5<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01198">1198</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d"/><section>
    <title>RESERVED5<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01096">1096</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga95ce4179fa1b1d27fe791e61011f1ee7"/><section>
    <title>RESERVED5<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l01426">1426</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gabd5ef8d9e3caace25094ac684840b270"/><section>
    <title>RESERVED5<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00488">488</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga171526446695fcdbfaf7992e567f881d"/><section>
    <title>RESERVED5<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00548">548</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5009eeafbfdd33771613e8f36c4e6a34"/><section>
    <title>RESERVED6<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01200">1200</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gadd577333c65c06ff107a21a3be9e748f"/><section>
    <title>RESERVED6<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01098">1098</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga438158c308a5c50a2d80c21adb72228d"/><section>
    <title>RESERVED6<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00490">490</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5009eeafbfdd33771613e8f36c4e6a34"/><section>
    <title>RESERVED6<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00550">550</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga0dbbc4810d588e942a16caeea77da414"/><section>
    <title>RESERVED7<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED7</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01202">1202</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaaf70515cf60effb48f95485c056c8da5"/><section>
    <title>RESERVED7<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED7</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00538">538</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaf6560e8bddb551e45119bc49bcd1c52f"/><section>
    <title>RESERVED8<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED8</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01204">1204</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac51834a471d74e0522dd2734079d57cb"/><section>
    <title>RESERVED8<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED8[1U]</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l00511">511</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gadd96c3a797009b4a2ff376fb8b5ef965"/><section>
    <title>RESERVED9</title>
<indexterm><primary>RESERVED9</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED9</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED9</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01206">1206</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga192953a3fe07f34b7c8b5660865891ca"/><section>
    <title>RESERVED_ADD1</title>
<indexterm><primary>RESERVED_ADD1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RESERVED_ADD1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED_ADD1[21U]</computeroutput></para><para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00538">538</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gac777e23db6dd5e140d04ceaa5cc0537f"/><section>
    <title>RFSR</title>
<indexterm><primary>RFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RFSR</computeroutput></para>
<para>Offset: 0x204 (R/W) RAS Fault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00543">543</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacf27430ffaf2940fc019c14364112353"/><section>
    <title>RLAR</title>
<indexterm><primary>RLAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RLAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RLAR</computeroutput></para>
<para>Offset: 0x010 (R/W) MPU Region Limit Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02286">2286</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga264112fc47526e1f333c8f4b380ad31e"/><section>
    <title>RLAR_A1</title>
<indexterm><primary>RLAR_A1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RLAR_A1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RLAR_A1</computeroutput></para>
<para>Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02288">2288</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga36a1e26a1eb74903e8d918ecd6c20234"/><section>
    <title>RLAR_A2</title>
<indexterm><primary>RLAR_A2</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RLAR_A2</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RLAR_A2</computeroutput></para>
<para>Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02290">2290</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga9801960adf7090637f232df31bba7746"/><section>
    <title>RLAR_A3</title>
<indexterm><primary>RLAR_A3</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RLAR_A3</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RLAR_A3</computeroutput></para>
<para>Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02292">2292</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga840e54c4f1cf688fc9f7495ea386abb4"/><section>
    <title>RNR</title>
<indexterm><primary>RNR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RNR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t RNR</computeroutput></para>
<para>Offset: 0x008 (R/W) MPU Region Number Register</para>

<para>Offset: 0x008 (R/W) MPU Region RNRber Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02284">2284</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga3323ebb4ecad890dcf5e5dc126205312"/><section>
    <title>RSERVED1</title>
<indexterm><primary>RSERVED1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>RSERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RSERVED1</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00480">480</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacac65f229cb3fcb5369a0a9e0393b8c0"/><section>
    <title>SCR</title>
<indexterm><primary>SCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SCR</computeroutput></para>
<para>Offset: 0x010 (R/W) System Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00517">517</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga82f32b2c555595dfc68d1594f2f4c850"/><section>
    <title>SFAR</title>
<indexterm><primary>SFAR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFAR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SFAR</computeroutput></para>
<para>Offset: 0x0E8 (R/W) Secure Fault Address Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00540">540</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00442">442</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00436">436</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00443">443</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00436">436</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00436">436</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00445">445</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00446">446</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga40e45b21a6a619be3b6d5ce9c5bc5ffb"/><section>
    <title>SFPA<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>SFPA</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFPA</secondary></indexterm>
<para><computeroutput>uint32_t SFPA</computeroutput></para>
<para>bit: 3 Secure floating-point active </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00443">443</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5e5e68ac1050ef13a036db5ea30e73c5"/><section>
    <title>SFSR</title>
<indexterm><primary>SFSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SFSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SFSR</computeroutput></para>
<para>Offset: 0x0E4 (R/W) Secure Fault Status Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00539">539</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga44ad5c292dbd77e72f310902375a8a06"/><section>
    <title>SHCSR</title>
<indexterm><primary>SHCSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SHCSR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SHCSR</computeroutput></para>
<para>Offset: 0x024 (R/W) System Handler Control and State Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00520">520</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga293826a2c44f754e80af03d62f62f9e6"/><section>
    <title>SHP</title>
<indexterm><primary>SHP</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SHP</secondary></indexterm>
<para><computeroutput>__IOM uint8_t SHP[12U]</computeroutput></para>
<para>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00387">387</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga7ad5506df4709580091a9af0a9f6a28e"/><section>
    <title>SHPR</title>
<indexterm><primary>SHPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SHPR</secondary></indexterm>
<para><computeroutput>__IOM uint8_t SHPR</computeroutput></para>
<para>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)</para>

<para>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00519">519</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaafa1400cd3168b21652b86599ad3ed83"/><section>
    <title>SLEEPCNT</title>
<indexterm><primary>SLEEPCNT</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SLEEPCNT</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SLEEPCNT</computeroutput></para>
<para>Offset: 0x010 (R/W) Sleep Count Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01185">1185</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae9673e1acb75a46ed9852fd7a557cb7d"/><section>
    <title>SPPR</title>
<indexterm><primary>SPPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPPR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t SPPR</computeroutput></para>
<para>Offset: 0x0F0 (R/W) Selected Pin Protocol Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01372">1372</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack to be used </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00319">319</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00440">440</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00434">434</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00441">441</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack to be used </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00319">319</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00434">434</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00434">434</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack to be used </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00381">381</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00443">443</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack to be used </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00396">396</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00444">444</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae185aac93686ffc78e998a9daf41415b"/><section>
    <title>SPSEL<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>SPSEL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SPSEL</secondary></indexterm>
<para><computeroutput>uint32_t SPSEL</computeroutput></para>
<para>bit: 1 Stack-pointer select</para>

<para>bit: 1 Stack to be used </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00441">441</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga1585b32a1ab860d0d77803475d08c7c6"/><section>
    <title>SSPSR</title>
<indexterm><primary>SSPSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>SSPSR</secondary></indexterm>
<para><computeroutput>__IM uint32_t SSPSR</computeroutput></para>
<para>Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register</para>

<para>Offset: 0x000 (R/ ) Supported Parallel Port Size Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01367">1367</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8"/><section>
    <title>STIR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>STIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STIR</secondary></indexterm>
<para><computeroutput>__OM uint32_t STIR</computeroutput></para>
<para>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00491">491</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gada9cbba14ab1cc3fddd585f870932db8"/><section>
    <title>STIR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>STIR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STIR</secondary></indexterm>
<para><computeroutput>__OM uint32_t STIR</computeroutput></para>
<para>Offset: 0x200 ( /W) Software Triggered Interrupt Register</para>

<para>Offset: F00-D00=0x200 ( /W) Software Triggered Interrupt Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00542">542</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae7a5a4b24605b06d417c53a116abdf84"/><section>
    <title>STLD0MPUOR</title>
<indexterm><primary>STLD0MPUOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLD0MPUOR</secondary></indexterm>
<para><computeroutput>__IM uint32_t STLD0MPUOR</computeroutput></para>
<para>Offset: 0x018 (R/ ) MPU Memory Attributes Register 0 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01785">1785</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6889f2172b275ed5504d859c3b164bcb"/><section>
    <title>STLD1MPUOR</title>
<indexterm><primary>STLD1MPUOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLD1MPUOR</secondary></indexterm>
<para><computeroutput>__IM uint32_t STLD1MPUOR</computeroutput></para>
<para>Offset: 0x01C (R/ ) MPU Memory Attributes Register 1 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01786">1786</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga07901544923c85d84dc89bcbee505904"/><section>
    <title>STLIDMPUSR</title>
<indexterm><primary>STLIDMPUSR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLIDMPUSR</secondary></indexterm>
<para><computeroutput>__OM uint32_t STLIDMPUSR</computeroutput></para>
<para>Offset: 0x010 ( /W) MPU Sanple Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01783">1783</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga23948e228365c8f92c904ed979e47397"/><section>
    <title>STLIMPUOR</title>
<indexterm><primary>STLIMPUOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLIMPUOR</secondary></indexterm>
<para><computeroutput>__IM uint32_t STLIMPUOR</computeroutput></para>
<para>Offset: 0x014 (R/ ) MPU Region Hit Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01784">1784</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga65b0db66b8e922cb2102774f2b813c3e"/><section>
    <title>STLNVICACTVOR</title>
<indexterm><primary>STLNVICACTVOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLNVICACTVOR</secondary></indexterm>
<para><computeroutput>__IM uint32_t STLNVICACTVOR</computeroutput></para>
<para>Offset: 0x004 (R/ ) NVIC Active Priority Tree Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01781">1781</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga007a759d95e71d623c7d4fe9635a2a32"/><section>
    <title>STLNVICPENDOR</title>
<indexterm><primary>STLNVICPENDOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>STLNVICPENDOR</secondary></indexterm>
<para><computeroutput>__IM uint32_t STLNVICPENDOR</computeroutput></para>
<para>Offset: 0x000 (R/ ) NVIC Pending Priority Tree Register </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01780">1780</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00271">271</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00392">392</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00386">386</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00393">393</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00271">271</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00386">386</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00386">386</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00330">330</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00395">395</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00345">345</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0) </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00393">393</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga6e1cf12e53a20224f6f62c001d9be972"/><section>
    <title>T<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>T</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>T</secondary></indexterm>
<para><computeroutput>uint32_t T</computeroutput></para>
<para>bit: 24 Thumb bit (read 0)</para>

<para>bit: 24 Thumb bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00393">393</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4111c001c1e56fd3f51d27c5a63b04e6"/><section>
    <title>TCR</title>
<indexterm><primary>TCR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TCR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t TCR</computeroutput></para>
<para>Offset: 0xE80 (R/W) ITM Trace Control Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01091">1091</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaee87890959972bb2ff1f5a8354dc6c85"/><section>
    <title>TEBR0</title>
<indexterm><primary>TEBR0</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TEBR0</secondary></indexterm>
<para><computeroutput>__IOM uint32_t TEBR0</computeroutput></para>
<para>Offset: 0x020 (R/W) TCM Error Bank Register 0 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01623">1623</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga44ba96ff3c8b86f8542f5f10eb72031e"/><section>
    <title>TEBR1</title>
<indexterm><primary>TEBR1</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TEBR1</secondary></indexterm>
<para><computeroutput>__IOM uint32_t TEBR1</computeroutput></para>
<para>Offset: 0x028 (R/W) TCM Error Bank Register 1 </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01625">1625</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaa6530efad3a727fb3cc8f509403b9948"/><section>
    <title>TER</title>
<indexterm><primary>TER</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TER</secondary></indexterm>
<para><computeroutput>__IOM uint32_t TER</computeroutput></para>
<para>Offset: 0xE00 (R/W) ITM Trace Enable Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01087">1087</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gafe5e266862734ca1082ceddff7180688"/><section>
    <title>TPR</title>
<indexterm><primary>TPR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TPR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t TPR</computeroutput></para>
<para>Offset: 0xE40 (R/W) ITM Trace Privilege Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01089">1089</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaee6e8f4171b9024d763ba87f3ce92e73"/><section>
    <title>TYPE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>TYPE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TYPE</secondary></indexterm>
<para><computeroutput>__IM uint32_t TYPE</computeroutput></para>
<para>Offset: 0x000 (R/ ) MPU Type Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02282">2282</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gaee6e8f4171b9024d763ba87f3ce92e73"/><section>
    <title>TYPE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>TYPE</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>TYPE</secondary></indexterm>
<para><computeroutput>__IM uint32_t TYPE</computeroutput></para>
<para>Offset: 0xFC8 (R/ ) Device Identifier Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01381">1381</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00748">748</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01080">1080</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01022">1022</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01083">1083</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00763">763</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01022">1022</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01022">1022</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00821">821</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01128">1128</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01045">1045</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01124">1124</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae93660eefe2482a8564fae9a1ca39739"/><section>
    <title>u16<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>u16</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u16</secondary></indexterm>
<para><computeroutput>__OM uint16_t u16</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 16-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01083">1083</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00749">749</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01081">1081</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01023">1023</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01084">1084</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00764">764</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01023">1023</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01023">1023</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00822">822</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01129">1129</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01046">1046</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01125">1125</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae89dd50f788f12863c681fba1a5b60d1"/><section>
    <title>u32<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>u32</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u32</secondary></indexterm>
<para><computeroutput>__OM uint32_t u32</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 32-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01084">1084</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00747">747</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01079">1079</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01021">1021</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01082">1082</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00762">762</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01021">1021</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01021">1021</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00820">820</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l01127">1127</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01044">1044</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l01123">1123</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga4c0550e859d614c607bd4b575f05425c"/><section>
    <title>u8<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>u8</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>u8</secondary></indexterm>
<para><computeroutput>__OM uint8_t u8</computeroutput></para>
<para>Offset: 0x000 ( /W) ITM Stimulus Port 8-bit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01082">1082</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab18f38e65df84fe9c32200d4bbf0c46f"/><section>
    <title>UBTI_EN<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>UBTI_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>UBTI_EN</secondary></indexterm>
<para><computeroutput>uint32_t UBTI_EN</computeroutput></para>
<para>bit: 5 Unprivileged branch target identification enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00448">448</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gab18f38e65df84fe9c32200d4bbf0c46f"/><section>
    <title>UBTI_EN<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>UBTI_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>UBTI_EN</secondary></indexterm>
<para><computeroutput>uint32_t UBTI_EN</computeroutput></para>
<para>bit: 5 Unprivileged branch target identification enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00448">448</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga78322acfd44d68f63a3d81f0de6a7619"/><section>
    <title>UPAC_EN<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>UPAC_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>UPAC_EN</secondary></indexterm>
<para><computeroutput>uint32_t UPAC_EN</computeroutput></para>
<para>bit: 7 Unprivileged pointer authentication enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00450">450</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga78322acfd44d68f63a3d81f0de6a7619"/><section>
    <title>UPAC_EN<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>UPAC_EN</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>UPAC_EN</secondary></indexterm>
<para><computeroutput>uint32_t UPAC_EN</computeroutput></para>
<para>bit: 7 Unprivileged pointer authentication enable </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00450">450</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00336">336</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00217">217</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00335">335</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00329">329</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00217">217</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00329">329</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00329">329</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00272">272</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00338">338</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00287">287</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00334">334</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00336">336</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00274">274</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00395">395</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00389">389</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00396">396</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00274">274</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00389">389</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00389">389</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00333">333</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00398">398</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00348">348</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00396">396</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gacd4a2b64faee91e4a9eef300667fa222"/><section>
    <title>V<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>V</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>V</secondary></indexterm>
<para><computeroutput>uint32_t V</computeroutput></para>
<para>bit: 28 Overflow condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00396">396</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae7a655a853654127f3dfb7fa32c3f457"/><section>
    <title>VAL</title>
<indexterm><primary>VAL</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>VAL</secondary></indexterm>
<para><computeroutput>__IOM uint32_t VAL</computeroutput></para>
<para>Offset: 0x008 (R/W) SysTick Current Value Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l01030">1030</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gae457d2615e203c3d5904a43a1bc9df71"/><section>
    <title>VTOR</title>
<indexterm><primary>VTOR</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>VTOR</secondary></indexterm>
<para><computeroutput>__IOM uint32_t VTOR</computeroutput></para>
<para>Offset: 0x008 (R/W) Vector Table Offset Register </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00515">515</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b"/><section>
    <title>w<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>w</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>w</secondary></indexterm>
<para><computeroutput>uint32_t w</computeroutput></para>
<para>Type used for word access </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00341">341</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b"/><section>
    <title>w<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>w</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>w</secondary></indexterm>
<para><computeroutput>uint32_t w</computeroutput></para>
<para>Type used for word access </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00446">446</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b"/><section>
    <title>w<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>w</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>w</secondary></indexterm>
<para><computeroutput>uint32_t w</computeroutput></para>
<para>Type used for word access </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00374">374</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1gad0fb62e7a08e70fc5e0a76b67809f84b"/><section>
    <title>w<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>w</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>w</secondary></indexterm>
<para><computeroutput>uint32_t w</computeroutput></para>
<para>Type used for word access </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00401">401</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[1/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00338">338</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[2/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00219">219</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[3/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00337">337</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[4/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00331">331</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[5/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00219">219</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[6/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00331">331</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[7/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00331">331</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[8/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00274">274</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[9/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00340">340</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[10/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00289">289</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[11/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00336">336</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[12/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00338">338</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[13/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l00276">276</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[14/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l00397">397</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[15/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l00391">391</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[16/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00398">398</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[17/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00276">276</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[18/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l00391">391</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[19/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l00391">391</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[20/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l00335">335</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[21/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l00400">400</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[22/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l00350">350</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[23/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l00398">398</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core___debug_functions_1ga5ae954cbd9986cd64625d7fa00943c8e"/><section>
    <title>Z<computeroutput>[24/24]</computeroutput></title>
<indexterm><primary>Z</primary><secondary>ITM Functions</secondary></indexterm>
<indexterm><primary>ITM Functions</primary><secondary>Z</secondary></indexterm>
<para><computeroutput>uint32_t Z</computeroutput></para>
<para>bit: 30 Zero condition code flag </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l00398">398</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
</section>
</section>
