

================================================================
== Vitis HLS Report for 'horn_schunck_hls'
================================================================
* Date:           Thu Dec 18 17:59:51 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        horn_schunck_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.908 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1813521|  1813521|  28.849 ms|  28.849 ms|  1813522|  1813522|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |  1813520|  1813520|    181352|          -|          -|    10|        no|
        | + VITIS_LOOP_12_2  |   181350|   181350|      2925|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 7 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../hsl/src/horn_schunck_hsl.cpp:3]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Ix, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Ix"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Iy, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Iy"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %It, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %It"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %u, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %u"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %v"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%store_ln11 = store i4 0, i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 19 'store' 'store_ln11' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iter_1 = load i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 21 'load' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln11 = icmp_eq  i4 %iter_1, i4 10" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 22 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.84ns)   --->   "%iter_2 = add i4 %iter_1, i4 1" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 23 'add' 'iter_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end118" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 26 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.47ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.47>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [../hsl/src/horn_schunck_hsl.cpp:42]   --->   Operation 28 'ret' 'ret_ln42' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %VITIS_LOOP_12_2.split, i6 %add_ln21, void %VITIS_LOOP_13_3.split" [../hsl/src/horn_schunck_hsl.cpp:21]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.97ns)   --->   "%icmp_ln12 = icmp_eq  i6 %i, i6 63" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 30 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc116" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 31 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %tmp" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 33 'zext' 'zext_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i16 %u, i64 0, i64 %zext_ln32" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 34 'getelementptr' 'u_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln32" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 35 'getelementptr' 'v_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%v_load = load i12 %v_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 36 'load' 'v_load' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%u_load = load i12 %u_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 37 'load' 'u_load' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 38 [1/1] (0.47ns)   --->   "%store_ln11 = store i4 %iter_2, i4 %iter" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 38 'store' 'store_ln11' <Predicate = (icmp_ln12)> <Delay = 0.47>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [../hsl/src/horn_schunck_hsl.cpp:11]   --->   Operation 39 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] ( I:0.00ns O:0.00ns )   --->   "%v_load = load i12 %v_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 40 'load' 'v_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 41 [1/2] ( I:0.00ns O:0.00ns )   --->   "%u_load = load i12 %u_addr" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 41 'load' 'u_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 42 [1/1] (0.97ns)   --->   "%add_ln20 = add i6 %i, i6 63" [../hsl/src/horn_schunck_hsl.cpp:20]   --->   Operation 42 'add' 'add_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.97ns)   --->   "%add_ln21 = add i6 %i, i6 1" [../hsl/src/horn_schunck_hsl.cpp:21]   --->   Operation 43 'add' 'add_ln21' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [2/2] (0.47ns)   --->   "%call_ln32 = call void @horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, i16 %u_load, i16 %v_load, i6 %i, i16 %Ix, i16 %Iy, i16 %It, i6 %add_ln20, i16 %u, i6 %add_ln21, i16 %v" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 44 'call' 'call_ln32' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 46 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln32 = call void @horn_schunck_hls_Pipeline_VITIS_LOOP_13_3, i16 %u_load, i16 %v_load, i6 %i, i16 %Ix, i16 %Iy, i16 %It, i6 %add_ln20, i16 %u, i6 %add_ln21, i16 %v" [../hsl/src/horn_schunck_hsl.cpp:32]   --->   Operation 47 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [../hsl/src/horn_schunck_hsl.cpp:12]   --->   Operation 48 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.478ns
The critical path consists of the following:
	'alloca' operation 4 bit ('iter', ../hsl/src/horn_schunck_hsl.cpp:11) [6]  (0.000 ns)
	'store' operation ('store_ln11', ../hsl/src/horn_schunck_hsl.cpp:11) of constant 0 4 bit on local variable 'iter', ../hsl/src/horn_schunck_hsl.cpp:11 [18]  (0.478 ns)

 <State 2>: 1.320ns
The critical path consists of the following:
	'load' operation 4 bit ('iter', ../hsl/src/horn_schunck_hsl.cpp:11) on local variable 'iter', ../hsl/src/horn_schunck_hsl.cpp:11 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', ../hsl/src/horn_schunck_hsl.cpp:11) [22]  (0.842 ns)
	blocking operation 0.478 ns on control path)

 <State 3>: 1.453ns
The critical path consists of the following:
	'phi' operation 6 bit ('i', ../hsl/src/horn_schunck_hsl.cpp:21) with incoming values : ('add_ln21', ../hsl/src/horn_schunck_hsl.cpp:21) [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', ../hsl/src/horn_schunck_hsl.cpp:12) [31]  (0.975 ns)
	blocking operation 0.478 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.453ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln20', ../hsl/src/horn_schunck_hsl.cpp:20) [40]  (0.975 ns)
	'call' operation ('call_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) to 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' [44]  (0.478 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
