#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019cac6d6220 .scope module, "test_tb" "test_tb" 2 23;
 .timescale 0 0;
P_0000019cac6d13f0 .param/l "clk_period_p" 0 2 25, +C4<00000000000000000000000000001010>;
v0000019cac73ba70_0 .var "ADDRESS_MODE", 0 0;
v0000019cac73cb50_0 .var "Ctrl0", 0 0;
v0000019cac73d2d0_0 .net "Ctrl0_out", 0 0, L_0000019cac6e0010;  1 drivers
v0000019cac73bcf0_0 .var "INTERNAL_DEC", 0 0;
v0000019cac73cdd0_0 .var "INTERNAL_INC_DEC", 0 0;
v0000019cac73cfb0_0 .var "INTERNAL_MOV", 0 0;
S_0000019cac6d63b0 .scope module, "decode_ctrl0" "decode_ctrl0" 2 30, 3 1 0, S_0000019cac6d6220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ctrl0";
    .port_info 1 /INPUT 1 "INTERNAL_MOV";
    .port_info 2 /INPUT 1 "ADDRESS_MODE";
    .port_info 3 /INPUT 1 "INTERNAL_INC_DEC";
    .port_info 4 /INPUT 1 "INTERNAL_DEC";
    .port_info 5 /OUTPUT 1 "Ctrl0_out";
v0000019cac73a9c0_0 .net "ADDRESS_MODE", 0 0, v0000019cac73ba70_0;  1 drivers
v0000019cac73ad80_0 .net "Ctrl0", 0 0, v0000019cac73cb50_0;  1 drivers
v0000019cac73b280_0 .net "Ctrl0_out", 0 0, L_0000019cac6e0010;  alias, 1 drivers
v0000019cac73ae20_0 .net "INTERNAL_DEC", 0 0, v0000019cac73bcf0_0;  1 drivers
v0000019cac73af60_0 .net "INTERNAL_INC_DEC", 0 0, v0000019cac73cdd0_0;  1 drivers
v0000019cac73b000_0 .net "INTERNAL_MOV", 0 0, v0000019cac73cfb0_0;  1 drivers
v0000019cac73cbf0_0 .net "tmp1", 0 0, L_0000019cac6dfd70;  1 drivers
v0000019cac73c010_0 .net "tmp2", 0 0, L_0000019cac6dfe50;  1 drivers
v0000019cac73bd90_0 .net "tmp3", 0 0, L_0000019cac6dff30;  1 drivers
S_0000019cac6e0a60 .scope module, "NAND1" "NAND" 3 5, 2 12 0, S_0000019cac6d63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019cac6dfd70 .functor NOT 1, L_0000019cac6dfd00, C4<0>, C4<0>, C4<0>;
v0000019cac6e0e20_0 .net "a", 0 0, v0000019cac73cb50_0;  alias, 1 drivers
v0000019cac6d6540_0 .net "b", 0 0, v0000019cac73ba70_0;  alias, 1 drivers
v0000019cac6d65e0_0 .net "tmp", 0 0, L_0000019cac6dfd00;  1 drivers
v0000019cac6cc0b0_0 .net "y", 0 0, L_0000019cac6dfd70;  alias, 1 drivers
S_0000019cac6e0bf0 .scope module, "AND" "AND" 2 16, 2 1 0, S_0000019cac6e0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0000019cac6dfd00 .functor AND 1, v0000019cac73cb50_0, v0000019cac73ba70_0, C4<1>, C4<1>;
v0000019cac6a31a0_0 .net "a", 0 0, v0000019cac73cb50_0;  alias, 1 drivers
v0000019cac7e9730_0 .net "b", 0 0, v0000019cac73ba70_0;  alias, 1 drivers
v0000019cac6e0d80_0 .net "x", 0 0, L_0000019cac6dfd00;  alias, 1 drivers
S_0000019cac6cc150 .scope module, "NAND2" "NAND" 3 6, 2 12 0, S_0000019cac6d63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019cac6dfe50 .functor NOT 1, L_0000019cac6e0080, C4<0>, C4<0>, C4<0>;
v0000019cac73b320_0 .net "a", 0 0, L_0000019cac6dfd70;  alias, 1 drivers
v0000019cac73b1e0_0 .net "b", 0 0, L_0000019cac6dfd70;  alias, 1 drivers
v0000019cac73b460_0 .net "tmp", 0 0, L_0000019cac6e0080;  1 drivers
v0000019cac73b3c0_0 .net "y", 0 0, L_0000019cac6dfe50;  alias, 1 drivers
S_0000019cac6a2720 .scope module, "AND" "AND" 2 16, 2 1 0, S_0000019cac6cc150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0000019cac6e0080 .functor AND 1, L_0000019cac6dfd70, L_0000019cac6dfd70, C4<1>, C4<1>;
v0000019cac6a28b0_0 .net "a", 0 0, L_0000019cac6dfd70;  alias, 1 drivers
v0000019cac6a2950_0 .net "b", 0 0, L_0000019cac6dfd70;  alias, 1 drivers
v0000019cac73b780_0 .net "x", 0 0, L_0000019cac6e0080;  alias, 1 drivers
S_0000019cac6a29f0 .scope module, "NAND3" "NAND" 3 7, 2 12 0, S_0000019cac6d63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019cac6dff30 .functor NOT 1, L_0000019cac6dfec0, C4<0>, C4<0>, C4<0>;
v0000019cac73aec0_0 .net "a", 0 0, L_0000019cac6dfe50;  alias, 1 drivers
v0000019cac73ac40_0 .net "b", 0 0, v0000019cac73cfb0_0;  alias, 1 drivers
v0000019cac73ab00_0 .net "tmp", 0 0, L_0000019cac6dfec0;  1 drivers
v0000019cac73aba0_0 .net "y", 0 0, L_0000019cac6dff30;  alias, 1 drivers
S_0000019cac6d4160 .scope module, "AND" "AND" 2 16, 2 1 0, S_0000019cac6a29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0000019cac6dfec0 .functor AND 1, L_0000019cac6dfe50, v0000019cac73cfb0_0, C4<1>, C4<1>;
v0000019cac73aa60_0 .net "a", 0 0, L_0000019cac6dfe50;  alias, 1 drivers
v0000019cac73b500_0 .net "b", 0 0, v0000019cac73cfb0_0;  alias, 1 drivers
v0000019cac73a880_0 .net "x", 0 0, L_0000019cac6dfec0;  alias, 1 drivers
S_0000019cac6d42f0 .scope module, "NAND4" "NAND" 3 8, 2 12 0, S_0000019cac6d63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000019cac6e0010 .functor NOT 1, L_0000019cac6dffa0, C4<0>, C4<0>, C4<0>;
v0000019cac73b640_0 .net "a", 0 0, L_0000019cac6dff30;  alias, 1 drivers
v0000019cac73b5a0_0 .net "b", 0 0, L_0000019cac6dff30;  alias, 1 drivers
v0000019cac73b6e0_0 .net "tmp", 0 0, L_0000019cac6dffa0;  1 drivers
v0000019cac73a920_0 .net "y", 0 0, L_0000019cac6e0010;  alias, 1 drivers
S_0000019cac6d4480 .scope module, "AND" "AND" 2 16, 2 1 0, S_0000019cac6d42f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "x";
L_0000019cac6dffa0 .functor AND 1, L_0000019cac6dff30, L_0000019cac6dff30, C4<1>, C4<1>;
v0000019cac73b0a0_0 .net "a", 0 0, L_0000019cac6dff30;  alias, 1 drivers
v0000019cac73ace0_0 .net "b", 0 0, L_0000019cac6dff30;  alias, 1 drivers
v0000019cac73b140_0 .net "x", 0 0, L_0000019cac6dffa0;  alias, 1 drivers
    .scope S_0000019cac6d6220;
T_0 ;
    %vpi_call 2 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 35 "$monitor", "%t: Ctrl0 = %b, INTERNAL_MOV =%b, ADDRESS_MODE = %b, INTERNAL_INC_DEC = %b, INTERNAL_DEC = %b, Ctrl0_out = %b", $time, v0000019cac73cb50_0, v0000019cac73cfb0_0, v0000019cac73ba70_0, v0000019cac73cdd0_0, v0000019cac73bcf0_0, v0000019cac73d2d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019cac73ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019cac73bcf0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 143 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Ctrl0.v";
    "decoder_ctrl0.v";
