# do {tb_spikep_top_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xpm questa_lib/msim/xpm 
# Copying E:/apps/Modelsim/modelsim10.5/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:40:32 on Jun 18,2024
# vlog -mfcu -sv -work xpm "+incdir+../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_0" E:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv E:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv E:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_cdc_low_latency_handshake
# -- Compiling module xpm_fifo_base
# -- Compiling module xpm_fifo_rst
# -- Compiling module xpm_counter_updn
# -- Compiling module xpm_fifo_reg_vec
# -- Compiling module xpm_fifo_reg_bit
# -- Compiling module xpm_reg_pipe_bit
# -- Compiling module xpm_fifo_sync
# -- Compiling module xpm_fifo_async
# -- Compiling module xpm_fifo_axis
# -- Compiling module xpm_fifo_axif
# -- Compiling module xpm_fifo_axil
# -- Compiling module xpm_fifo_axi_reg_slice
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_fifo_axif
# 	xpm_fifo_axil
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 10:40:32 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:40:32 on Jun 18,2024
# vlog -mfcu -work xil_defaultlib "+incdir+../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_0" ../../../../HA_CJ_690t_match.srcs/sources_1/ip/ila_2/sim/ila_2.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/vio_2/sim/vio_2.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k_sim_netlist.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/ila_1/sim/ila_1.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/vio_1/sim/vio_1.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v ../../../../HA_CJ_690t_match.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v ../../../../HA_CJ_690t_match.srcs/sim_1/cisBfm.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/new/mem_1r1w_2000x509.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/new/pixl_receive.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/new/pixl_top.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/new/pp_pix.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/new/pp_ram2_r_w_ctrl.v ../../../../HA_CJ_690t_match.srcs/sources_1/imports/sources_1/imports/code/spi_config.v ../../../../HA_CJ_690t_match.srcs/sim_1/virtul_top_690t.v ../../../../HA_CJ_690t_match.srcs/sim_1/tb_spike_top_690t.v 
# -- Compiling module ila_2
# -- Compiling module vio_2
# -- Compiling module fifo512bit_1k
# -- Compiling module fifo512bit_1k_xpm_cdc_gray
# -- Compiling module fifo512bit_1k_xpm_cdc_gray__2
# -- Compiling module fifo512bit_1k_xpm_cdc_single
# -- Compiling module fifo512bit_1k_xpm_cdc_single__2
# -- Compiling module fifo512bit_1k_xpm_cdc_sync_rst
# -- Compiling module fifo512bit_1k_xpm_cdc_sync_rst__2
# -- Compiling module glbl
# -- Compiling module ila_1
# -- Compiling module vio_1
# -- Compiling module clk_wiz_1
# -- Compiling module clk_wiz_1_clk_wiz
# -- Compiling module clk_wiz_0
# -- Compiling module clk_wiz_0_clk_wiz
# -- Compiling module cisBfm
# -- Compiling module mem_1r1w_2000x512
# -- Compiling module pixl_receive
# -- Compiling module pixl_top
# -- Compiling module pp_pix
# -- Compiling module pp_ram2_r_w_ctrl
# -- Compiling module spi_config
# -- Compiling module virtul_top_690t
# -- Compiling module tb_spikep_top
# 
# Top level modules:
# 	glbl
# 	tb_spikep_top
# End time: 10:40:32 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:40:34 on Jun 18,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:40:34 on Jun 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
