
---------- Begin Simulation Statistics ----------
final_tick                                31070413500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 854224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723524                       # Number of bytes of host memory used
host_op_rate                                  1222376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.86                       # Real time elapsed on the host
host_tick_rate                             1647854868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16106174                       # Number of instructions simulated
sim_ops                                      23047937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031070                       # Number of seconds simulated
sim_ticks                                 31070413500                       # Number of ticks simulated
system.cpu.Branches                            874894                       # Number of branches fetched
system.cpu.committedInsts                    16106174                       # Number of instructions committed
system.cpu.committedOps                      23047937                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     7688195                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           132                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1727066                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            57                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    21114275                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           172                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         62140827                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               62140826.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              4085645                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             6569318                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       753603                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5315386                       # Number of float alu accesses
system.cpu.num_fp_insts                       5315386                       # number of float instructions
system.cpu.num_fp_register_reads              5516238                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4728868                       # number of times the floating registers were written
system.cpu.num_func_calls                       94438                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              19980666                       # Number of integer alu accesses
system.cpu.num_int_insts                     19980666                       # number of integer instructions
system.cpu.num_int_register_reads            47081435                       # number of times the integer registers were read
system.cpu.num_int_register_writes           15740580                       # number of times the integer registers were written
system.cpu.num_load_insts                     7676116                       # Number of load instructions
system.cpu.num_mem_refs                       9403178                       # number of memory refs
system.cpu.num_store_insts                    1727062                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  4954      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                  11263201     48.87%     48.89% # Class of executed instruction
system.cpu.op_class::IntMult                     6114      0.03%     48.92% # Class of executed instruction
system.cpu.op_class::IntDiv                     16192      0.07%     48.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1134638      4.92%     53.91% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     53.91% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1268      0.01%     53.92% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     53.92% # Class of executed instruction
system.cpu.op_class::SimdAlu                    26732      0.12%     54.03% # Class of executed instruction
system.cpu.op_class::SimdCmp                       44      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2280      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                   46325      0.20%     54.24% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdShift                    537      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.24% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              553736      2.40%     56.65% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.65% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               58033      0.25%     56.90% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 214      0.00%     56.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.90% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             530459      2.30%     59.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.20% # Class of executed instruction
system.cpu.op_class::MemRead                  5996059     26.02%     85.22% # Class of executed instruction
system.cpu.op_class::MemWrite                 1199892      5.21%     90.42% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1680057      7.29%     97.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             527170      2.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   23047937                       # Class of executed instruction
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3689                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3143                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3689                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6832                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6832    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6832                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6845500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36229250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       114816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       542528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 657344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7876     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9516000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2302500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1033                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1047                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                1033                       # number of overall hits
system.l2.overall_hits::total                    1047                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5311                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1521                       # number of overall misses
system.l2.overall_misses::.cpu.data              5311                       # number of overall misses
system.l2.overall_misses::total                  6832                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    407299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        524100500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116801500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    407299000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       524100500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7879                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7879                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.990879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.837169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.867115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.990879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.837169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.867115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76792.570677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76689.700621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76712.602459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76792.570677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76689.700621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76712.602459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6832                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101591500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    354189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    455780500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101591500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    354189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    455780500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.990879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.837169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867115                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.990879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.837169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867115                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66792.570677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66689.700621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66712.602459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66792.570677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66689.700621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66712.602459                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2133                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2133                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          259                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3143                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    239423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     239423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.963815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76176.582883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76176.582883                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    207993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    207993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66176.582883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66176.582883                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116801500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116801500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.990879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76792.570677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76792.570677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101591500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.990879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66792.570677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66792.570677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    167876000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167876000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.703211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.703211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77433.579336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77433.579336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    146196000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    146196000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.703211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67433.579336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67433.579336                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5844.257672                       # Cycle average of tags in use
system.l2.tags.total_refs                       12431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.819526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1329.557412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4514.700259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.040575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178353                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208496                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    106280                       # Number of tag accesses
system.l2.tags.data_accesses                   106280                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          97344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         339904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6832                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3133013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10939796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14072809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3133013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3133013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3133013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10939796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14072809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6832                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     48901750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               177001750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7157.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25907.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5534                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6832                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.324053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.730312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.064503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          338     26.14%     26.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          312     24.13%     50.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112      8.66%     58.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          261     20.19%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      5.10%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.86%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.78%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.31%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1293                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 437248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  437248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31070339500                       # Total gap between requests
system.mem_ctrls.avgGap                    4547766.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       339904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3133012.697111353278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10939796.472293488681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39498000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    137503750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25968.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25890.37                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4683840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2481930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25704000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2452413600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1214634660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10908188640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14608106670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.161321                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28347733250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1037400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1685280250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4583880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2425005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23076480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2452413600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1141440390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10969825920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14593765275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        469.699744                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28508562000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1037400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1524451500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     21112740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21112740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21112740                       # number of overall hits
system.cpu.icache.overall_hits::total        21112740                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1535                       # number of overall misses
system.cpu.icache.overall_misses::total          1535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    120792000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120792000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120792000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120792000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21114275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21114275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21114275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21114275                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78691.856678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78691.856678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78691.856678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78691.856678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          259                       # number of writebacks
system.cpu.icache.writebacks::total               259                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    119257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    119257000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119257000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77691.856678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77691.856678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77691.856678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77691.856678                       # average overall mshr miss latency
system.cpu.icache.replacements                    259                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21112740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21112740                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120792000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21114275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21114275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78691.856678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78691.856678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    119257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119257000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77691.856678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77691.856678                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1167.083943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21114275                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13755.228013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1167.083943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.569865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.569865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42230085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42230085                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9408917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9408917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9408917                       # number of overall hits
system.cpu.dcache.overall_hits::total         9408917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6344                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6344                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6344                       # number of overall misses
system.cpu.dcache.overall_misses::total          6344                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    434008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    434008000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    434008000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    434008000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9415261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9415261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9415261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9415261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68412.358134                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68412.358134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68412.358134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68412.358134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2133                       # number of writebacks
system.cpu.dcache.writebacks::total              2133                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         6344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6344                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    427664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    427664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    427664000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    427664000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67412.358134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67412.358134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67412.358134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67412.358134                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4296                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7685112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7685112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    185193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    185193000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7688195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7688195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60069.088550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60069.088550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    182110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    182110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000401                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000401                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59069.088550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59069.088550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1723805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1723805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    248815000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    248815000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1727066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1727066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76300.214658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76300.214658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3261                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    245554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    245554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001888                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75300.214658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75300.214658                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31070413500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2026.178462                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9415261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1484.120586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2026.178462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989345                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989345                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1831                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18836866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18836866                       # Number of data accesses

---------- End Simulation Statistics   ----------
