

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 14:16:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 108 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln13 = add i64 %p_read, i64 468" [dfg_199.c:13]   --->   Operation 109 'add' 'add_ln13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 110 [22/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 110 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 111 [21/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 111 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 112 [20/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 112 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 113 [19/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 113 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 114 [18/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 114 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 115 [17/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 115 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 116 [16/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 116 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 117 [15/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 117 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 118 [14/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 118 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 119 [13/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 119 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 120 [12/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 120 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 121 [11/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 121 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 122 [10/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 122 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 123 [9/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 123 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 124 [8/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 124 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 125 [7/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 125 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 126 [6/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 126 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 127 [5/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 127 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 128 [4/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 128 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 129 [3/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 129 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 130 [2/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 130 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 131 [1/22] (5.07ns)   --->   "%sdiv_ln13 = sdiv i64 59799, i64 %add_ln13" [dfg_199.c:13]   --->   Operation 131 'sdiv' 'sdiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i64 %p_read, i64 951" [dfg_199.c:13]   --->   Operation 132 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_24 : Operation 133 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln13 = sub i64 %add_ln13_1, i64 %sdiv_ln13" [dfg_199.c:13]   --->   Operation 133 'sub' 'sub_ln13' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 25 <SV = 24> <Delay = 6.06>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%p_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_7" [dfg_199.c:7]   --->   Operation 134 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:7]   --->   Operation 135 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12)   --->   "%sext_ln12 = sext i8 %p_5_read" [dfg_199.c:12]   --->   Operation 136 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12)   --->   "%and_ln12 = and i64 %sext_ln12, i64 %p_7_read" [dfg_199.c:12]   --->   Operation 137 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln12 = xor i64 %and_ln12, i64 18446744073709551615" [dfg_199.c:12]   --->   Operation 138 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [68/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 139 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 140 [67/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 140 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 141 [66/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 141 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 142 [65/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 142 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 143 [64/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 143 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 144 [63/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 144 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 145 [62/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 145 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 146 [61/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 146 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 147 [60/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 147 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 148 [59/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 148 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 149 [58/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 149 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 150 [57/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 150 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 151 [56/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 151 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 152 [55/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 152 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 153 [54/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 153 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 154 [53/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 154 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 155 [52/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 155 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 156 [51/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 156 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 157 [50/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 157 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 158 [49/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 158 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 159 [48/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 159 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 160 [47/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 160 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 161 [46/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 161 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 162 [45/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 162 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 163 [44/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 163 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 164 [43/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 164 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 165 [42/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 165 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 166 [41/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 166 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 167 [40/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 167 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 168 [39/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 168 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 169 [38/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 169 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 170 [37/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 170 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 171 [36/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 171 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 172 [35/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 172 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 173 [34/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 173 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 174 [33/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 174 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 175 [32/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 175 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 176 [31/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 176 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 177 [30/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 177 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 178 [29/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 178 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 179 [28/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 179 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 180 [27/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 180 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 181 [26/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 181 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 182 [25/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 182 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 183 [24/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 183 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 184 [23/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 184 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 185 [22/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 185 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 186 [21/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 186 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 187 [20/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 187 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 188 [19/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 188 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 189 [18/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 189 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 190 [17/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 190 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 191 [16/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 191 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 192 [15/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 192 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 193 [14/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 193 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 194 [13/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 194 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 195 [12/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 195 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 196 [11/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 196 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 197 [10/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 197 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 198 [9/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 198 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 199 [8/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 199 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 200 [7/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 200 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 201 [6/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 201 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.94>
ST_88 : Operation 202 [1/1] (0.00ns)   --->   "%p_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_9" [dfg_199.c:7]   --->   Operation 202 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 203 [5/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 203 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 204 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %p_9_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 204 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 205 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %data_V"   --->   Operation 206 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 207 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_3, i1 0"   --->   Operation 207 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 208 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 209 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 210 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 210 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 211 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 211 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 212 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_2"   --->   Operation 212 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 213 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 214 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 214 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 215 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 215 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 216 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 216 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln68, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 217 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln68, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 218 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 219 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 220 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 221 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 222 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 222 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.91>
ST_89 : Operation 223 [1/1] (0.00ns)   --->   "%p_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_11" [dfg_199.c:7]   --->   Operation 223 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 224 [4/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 224 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 225 [2/2] (6.91ns)   --->   "%mul_ln14 = mul i32 %val, i32 %p_11_read" [dfg_199.c:14]   --->   Operation 225 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.91>
ST_90 : Operation 226 [3/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 226 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 227 [1/2] (6.91ns)   --->   "%mul_ln14 = mul i32 %val, i32 %p_11_read" [dfg_199.c:14]   --->   Operation 227 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.91>
ST_91 : Operation 228 [2/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 228 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i32 %mul_ln14" [dfg_199.c:14]   --->   Operation 229 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln14_1 = mul i65 %zext_ln14, i65 4299933412" [dfg_199.c:14]   --->   Operation 230 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.91>
ST_92 : Operation 231 [1/68] (5.07ns)   --->   "%udiv_ln12 = udiv i64 %xor_ln12, i64 %sub_ln13" [dfg_199.c:12]   --->   Operation 231 'udiv' 'udiv_ln12' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 232 [1/2] (6.91ns)   --->   "%mul_ln14_1 = mul i65 %zext_ln14, i65 4299933412" [dfg_199.c:14]   --->   Operation 232 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i65.i32.i32, i65 %mul_ln14_1, i32 62, i32 64" [dfg_199.c:13]   --->   Operation 233 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 93 <SV = 92> <Delay = 5.82>
ST_93 : Operation 234 [1/1] (1.65ns)   --->   "%sub_ln13_1 = sub i3 1, i3 %trunc_ln" [dfg_199.c:13]   --->   Operation 234 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i3 %sub_ln13_1" [dfg_199.c:13]   --->   Operation 235 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i8 %udiv_ln12" [dfg_199.c:13]   --->   Operation 236 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 237 [1/1] (4.17ns)   --->   "%v = mul i8 %sext_ln13, i8 %trunc_ln13" [dfg_199.c:12]   --->   Operation 237 'mul' 'v' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 238 [1/1] (3.52ns)   --->   "%sub_ln15_1 = sub i64 145, i64 %p_read" [dfg_199.c:15]   --->   Operation 238 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.98>
ST_94 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %v" [dfg_199.c:15]   --->   Operation 239 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 240 [1/1] (1.91ns)   --->   "%sub_ln15 = sub i9 0, i9 %sext_ln15" [dfg_199.c:15]   --->   Operation 240 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i9 %sub_ln15" [dfg_199.c:15]   --->   Operation 241 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 242 [14/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 242 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 243 [13/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 243 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 244 [12/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 244 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 245 [11/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 245 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 246 [10/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 246 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 247 [9/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 247 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 248 [8/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 248 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 249 [7/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 249 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 250 [6/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 250 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 251 [5/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 251 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 252 [4/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 252 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 253 [3/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 253 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 254 [2/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 254 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.84>
ST_107 : Operation 255 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 255 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 256 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 256 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 259 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 259 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 261 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 261 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 263 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 263 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 265 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 265 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 267 [1/14] (5.07ns)   --->   "%sdiv_ln15 = sdiv i64 %sext_ln15_1, i64 %sub_ln15_1" [dfg_199.c:15]   --->   Operation 267 'sdiv' 'sdiv_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 10> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i10 %sdiv_ln15" [dfg_199.c:15]   --->   Operation 268 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 269 [1/1] (1.77ns)   --->   "%result = icmp_eq  i10 %trunc_ln15, i10 0" [dfg_199.c:15]   --->   Operation 269 'icmp' 'result' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %result" [dfg_199.c:15]   --->   Operation 270 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 271 [1/1] (0.00ns)   --->   "%ret_ln16 = ret i8 %zext_ln15" [dfg_199.c:16]   --->   Operation 271 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [22]  (0 ns)
	'add' operation ('add_ln13', dfg_199.c:13) [26]  (3.52 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln13', dfg_199.c:13) [27]  (5.07 ns)

 <State 24>: 5.31ns
The critical path consists of the following:
	'add' operation ('add_ln13_1', dfg_199.c:13) [28]  (0 ns)
	'sub' operation ('sub_ln13', dfg_199.c:13) [29]  (5.31 ns)

 <State 25>: 6.06ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [20]  (0 ns)
	'and' operation ('and_ln12', dfg_199.c:12) [24]  (0 ns)
	'xor' operation ('xor_ln12', dfg_199.c:12) [25]  (0.99 ns)
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 85>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 86>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 87>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln12', dfg_199.c:12) [30]  (5.07 ns)

 <State 88>: 6.95ns
The critical path consists of the following:
	wire read on port 'p_9' (dfg_199.c:7) [19]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [37]  (1.64 ns)
	'select' operation ('ush') [41]  (0.697 ns)
	'lshr' operation ('r.V') [44]  (0 ns)
	'select' operation ('val') [49]  (4.61 ns)

 <State 89>: 6.91ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:7) [18]  (0 ns)
	'mul' operation ('mul_ln14', dfg_199.c:14) [50]  (6.91 ns)

 <State 90>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln14', dfg_199.c:14) [50]  (6.91 ns)

 <State 91>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln14_1', dfg_199.c:14) [52]  (6.91 ns)

 <State 92>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln14_1', dfg_199.c:14) [52]  (6.91 ns)

 <State 93>: 5.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln13_1', dfg_199.c:13) [54]  (1.65 ns)
	'mul' operation ('v', dfg_199.c:12) [57]  (4.17 ns)

 <State 94>: 6.99ns
The critical path consists of the following:
	'sub' operation ('sub_ln15', dfg_199.c:15) [59]  (1.92 ns)
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 95>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 96>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 97>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 98>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 99>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 100>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 101>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 102>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 105>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 106>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)

 <State 107>: 6.84ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln15', dfg_199.c:15) [62]  (5.07 ns)
	'icmp' operation ('result', dfg_199.c:15) [64]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
