''' toDo:
    * Read and write at the same time -> DONE!
    * Write the full length and read back -> DONE!
    * Instantiate a block ram with WR_DATA_WIDTH=8bits and RD_DATA_WIDTH=16bits
    to make multiple reads in one clock -> NO.
    * Get the interface right -> DONE!
    * Controller that writes on consecutive addresses, and reads the last N samples when requested -> DONE!
'''

from random import randint
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import Timer, RisingEdge, FallingEdge, Edge
from cocotb.result import TestFailure, TestError


@cocotb.coroutine
def nsTimer (t):
    yield Timer(t,units='ns')


class CHANNEL:
    def __init__ (self, clk, din, rdy, ack):
        self.clk = clk
        self.din = din
        self.rdy = rdy
        self.ack = ack
        self.fifo = []

        self.din <= 0
        self.rdy <= 0

    def write(self,val):
        self.fifo.append(val)

    @cocotb.coroutine
    def generator (self):
        while True:
            yield RisingEdge(self.clk)
            if len(self.fifo) > 0 :
                self.din <= self.fifo.pop(0)
                self.rdy <= 1
            yield RisingEdge(self.clk)
            self.rdy <= 0
            self.din <= 0
            for i in range(2): yield RisingEdge(self.clk)


class TX_PROTOCOL:
    def __init__ (self, clk, data_out, data_rdy, data_eof, data_ack, rqst, wr_en):
        self.clk = clk
        self.data_out = data_out
        self.data_rdy = data_rdy
        self.data_eof = data_eof
        self.data_ack = data_ack
        self.rqst = rqst
        self.fifo = []
        self.wr_en = wr_en

        self.data_ack <= 0
        self.rqst <= 0
        self.wr_en <= 0

    @cocotb.coroutine
    def request_data (self):
        self.data_ack <= 0
        self.wr_en <= 0
        self.rqst <= 1
        yield RisingEdge(self.clk)
        self.rqst <= 0
        yield RisingEdge(self.clk)
        if (self.data_rdy.value.integer == 0): yield RisingEdge(self.data_rdy)
        yield FallingEdge(self.clk)
        while (self.data_eof.value.integer == 0):
            if(self.data_rdy.value.integer == 1):
                self.fifo.append(self.data_out.value.integer)
                self.data_ack <= 1
            yield RisingEdge(self.clk)
            self.data_ack <= 0
            for i in range(3):
                if(self.data_eof.value.integer == 1): break
                yield RisingEdge(self.clk) # simulando demora en lectura
            yield FallingEdge(self.clk)

@cocotb.coroutine
def Reset (dut):
    dut.rst <= 1
    for i in range(10): yield RisingEdge(dut.clk)
    dut.rst <= 0
    yield RisingEdge(dut.clk)


@cocotb.test()
def test (dut):
    fifo_test = []
    datos_cant = 1024
    num_samples = 100
    dut.wr_en <= 0
    dut.n_samples <= num_samples
    channel = CHANNEL(dut.clk, dut.din, dut.si_rdy_adc, dut.si_ack_adc)
    tx_protocol = TX_PROTOCOL(dut.clk, dut.data_out, dut.data_rdy, dut.data_eof, dut.data_ack, dut.rqst_buff, dut.wr_en)
    cocotb.fork(Clock(dut.clk, 10, units='ns').start())
    for i in range(datos_cant):
        #aux = randint(0,100)
        aux = (1+i) % 256
        fifo_test.append(aux)
        channel.write(aux)

    dut.wr_en <= 1
    cocotb.fork(channel.generator() )
    yield RisingEdge(dut.clk)
    for i in range (datos_cant): yield RisingEdge(dut.clk)

    cocotb.fork(tx_protocol.request_data() )
    for i in range (2*datos_cant): yield RisingEdge(dut.clk)

    err = 0
    print "tx length: " + repr(len(tx_protocol.fifo))
    for i in range (len(tx_protocol.fifo)):
        a = tx_protocol.fifo[i]
        b = fifo_test[datos_cant-1-i]
        if (a == b):
            print (repr(a) + ' == ' + repr(b) )
        else:
	        print (repr(a) + ' != ' + repr(b) )
	        err = 1

    if(err==1):
        raise TestFailure("Error, reading isn't equal to writing")
    else:
        print "______________________________"
        print " The CHAAAAAMPIONSHIP-POINT !!"
        print "______________________________"
        print ""
