=====
SETUP
-1.462
11.515
10.053
lcd_initiator_init/ins_count_1_s1
8.775
9.209
lcd_initiator_init/scl_reg_s7
9.704
10.220
lcd_initiator_init/scl_reg_s5
10.377
10.667
lcd_initiator_init/n117_s4
10.999
11.515
lcd_initiator_init/scl_reg_s8
11.515
=====
SETUP
5.643
12.815
18.458
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n182_s21
11.167
11.430
lcd_initiator_init/shift_reg_3_s16
11.590
12.087
lcd_initiator_init/shift_reg_3_s14
12.815
=====
SETUP
5.715
13.051
18.766
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/next_state_1_s5
10.014
10.475
lcd_initiator_init/next_state_1_s4
10.477
10.994
lcd_initiator_init/next_state_1_s3
11.624
12.150
lcd_initiator_init/next_state_2_s1
12.525
13.051
lcd_initiator_init/current_state_2_s0
13.051
=====
SETUP
5.774
12.692
18.467
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n180_s21
11.167
11.684
lcd_initiator_init/shift_reg_5_s16
11.824
12.345
lcd_initiator_init/shift_reg_5_s14
12.692
=====
SETUP
5.859
12.607
18.467
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n181_s21
10.977
11.475
lcd_initiator_init/shift_reg_4_s16
11.615
11.880
lcd_initiator_init/shift_reg_4_s14
12.608
=====
SETUP
5.901
12.865
18.766
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n176_s21
10.977
11.392
lcd_initiator_init/n175_s5
11.885
12.346
lcd_initiator_init/n175_s4
12.349
12.865
lcd_initiator_init/n199_s0
12.865
=====
SETUP
6.034
12.424
18.458
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n184_s21
11.167
11.665
lcd_initiator_init/shift_reg_1_s16
11.825
12.286
lcd_initiator_init/shift_reg_1_s14
12.424
=====
SETUP
6.095
12.671
18.766
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/next_state_1_s5
10.014
10.475
lcd_initiator_init/next_state_1_s4
10.477
10.994
lcd_initiator_init/next_state_1_s3
11.624
12.150
lcd_initiator_init/next_state_1_s1
12.155
12.671
lcd_initiator_init/current_state_1_s0
12.671
=====
SETUP
6.116
12.341
18.458
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n183_s22
11.323
11.738
lcd_initiator_init/shift_reg_2_s16
11.743
12.204
lcd_initiator_init/shift_reg_2_s14
12.341
=====
SETUP
6.388
12.089
18.476
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n179_s21
11.113
11.375
lcd_initiator_init/shift_reg_6_s16
11.380
11.896
lcd_initiator_init/shift_reg_6_s14
12.089
=====
SETUP
6.413
12.045
18.458
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n178_s21
11.167
11.430
lcd_initiator_init/shift_reg_7_s16
11.435
11.697
lcd_initiator_init/shift_reg_7_s14
12.045
=====
SETUP
6.454
11.818
18.271
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/n174_s4
9.821
10.283
lcd_initiator_init/n193_s3
11.291
11.818
lcd_initiator_init/bit_cnt_3_s0
11.818
=====
SETUP
6.479
11.979
18.458
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n177_s21
11.113
11.375
lcd_initiator_init/shift_reg_8_s16
11.380
11.841
lcd_initiator_init/shift_reg_8_s14
11.979
=====
SETUP
6.616
12.160
18.776
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n183_s22
11.323
11.738
lcd_initiator_init/shift_reg_1_s8
12.160
=====
SETUP
6.619
12.147
18.766
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n176_s21
10.977
11.392
lcd_initiator_init/shift_reg_8_s8
12.148
=====
SETUP
6.654
11.618
18.271
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/n174_s4
9.821
10.283
lcd_initiator_init/n195_s3
11.156
11.618
lcd_initiator_init/bit_cnt_1_s0
11.618
=====
SETUP
6.654
11.618
18.271
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/n174_s4
9.821
10.283
lcd_initiator_init/n194_s3
11.156
11.618
lcd_initiator_init/bit_cnt_2_s0
11.618
=====
SETUP
6.689
12.086
18.776
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n180_s21
11.167
11.684
lcd_initiator_init/shift_reg_4_s8
12.086
=====
SETUP
6.708
12.067
18.776
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n184_s21
11.167
11.665
lcd_initiator_init/shift_reg_0_s8
12.068
=====
SETUP
6.880
11.886
18.766
lcd_initiator_init/current_state_1_s0
8.775
9.217
lcd_initiator_init/next_state_1_s5
10.014
10.475
lcd_initiator_init/next_state_1_s4
10.477
10.994
lcd_initiator_init/n143_s17
11.624
11.886
lcd_initiator_init/current_state_0_s1
11.886
=====
SETUP
6.898
11.877
18.776
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n181_s21
10.977
11.475
lcd_initiator_init/shift_reg_3_s8
11.878
=====
SETUP
6.931
11.835
18.766
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n182_s21
11.167
11.430
lcd_initiator_init/shift_reg_2_s8
11.835
=====
SETUP
6.989
11.778
18.766
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n177_s21
11.113
11.375
lcd_initiator_init/shift_reg_7_s8
11.778
=====
SETUP
6.998
11.778
18.776
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n179_s21
11.113
11.375
lcd_initiator_init/shift_reg_5_s8
11.778
=====
SETUP
7.088
11.697
18.785
lcd_initiator_init/ins_ram_ins_ram_0_0_s
8.775
10.785
lcd_initiator_init/n178_s21
11.167
11.430
lcd_initiator_init/shift_reg_6_s8
11.697
=====
HOLD
-0.959
1.967
2.926
lcd_initiator_init/n117_s4
1.712
1.967
lcd_initiator_init/scl_reg_s8
1.967
=====
HOLD
0.273
7.017
6.744
lcd_initiator_init/ins_count_1_s1
6.702
6.858
lcd_initiator_init/n191_s12
6.864
7.017
lcd_initiator_init/ins_count_1_s1
7.017
=====
HOLD
0.273
7.021
6.748
lcd_initiator_init/bit_cnt_0_s0
6.706
6.862
lcd_initiator_init/n196_s4
6.868
7.021
lcd_initiator_init/bit_cnt_0_s0
7.021
=====
HOLD
0.273
6.820
6.547
lcd_initiator_init/bit_cnt_3_s0
6.505
6.661
lcd_initiator_init/n193_s3
6.667
6.820
lcd_initiator_init/bit_cnt_3_s0
6.820
=====
HOLD
0.275
3.158
2.883
tft_ctrl_inst/cnt_v_2_s1
2.858
2.999
tft_ctrl_inst/n90_s2
3.005
3.158
tft_ctrl_inst/cnt_v_2_s1
3.158
=====
HOLD
0.275
3.158
2.883
tft_ctrl_inst/cnt_v_4_s1
2.858
2.999
tft_ctrl_inst/n88_s2
3.005
3.158
tft_ctrl_inst/cnt_v_4_s1
3.158
=====
HOLD
0.275
2.965
2.690
tft_ctrl_inst/cnt_v_8_s1
2.665
2.806
tft_ctrl_inst/n84_s2
2.812
2.965
tft_ctrl_inst/cnt_v_8_s1
2.965
=====
HOLD
0.275
3.162
2.887
tft_ctrl_inst/cnt_v_10_s1
2.862
3.003
tft_ctrl_inst/n82_s2
3.009
3.162
tft_ctrl_inst/cnt_v_10_s1
3.162
=====
HOLD
0.275
2.965
2.690
tft_ctrl_inst/cnt_h_0_s0
2.665
2.806
tft_ctrl_inst/n36_s3
2.812
2.965
tft_ctrl_inst/cnt_h_0_s0
2.965
=====
HOLD
0.275
2.969
2.694
lcd_initiator_init/clk_div_cnt_2_s0
2.669
2.810
lcd_initiator_init/n72_s2
2.816
2.969
lcd_initiator_init/clk_div_cnt_2_s0
2.969
=====
HOLD
0.275
2.965
2.690
lcd_initiator_init/clk_div_cnt_12_s0
2.665
2.806
lcd_initiator_init/n62_s2
2.812
2.965
lcd_initiator_init/clk_div_cnt_12_s0
2.965
=====
HOLD
0.275
2.969
2.694
lcd_initiator_init/clk_div_cnt_22_s0
2.669
2.810
lcd_initiator_init/n52_s2
2.816
2.969
lcd_initiator_init/clk_div_cnt_22_s0
2.969
=====
HOLD
0.275
3.162
2.887
lcd_initiator_init/clk_div_cnt_28_s0
2.862
3.003
lcd_initiator_init/n46_s2
3.009
3.162
lcd_initiator_init/clk_div_cnt_28_s0
3.162
=====
HOLD
0.278
3.165
2.887
tft_ctrl_inst/cnt_v_5_s1
2.862
3.003
tft_ctrl_inst/n87_s2
3.012
3.165
tft_ctrl_inst/cnt_v_5_s1
3.165
=====
HOLD
0.278
3.165
2.887
tft_ctrl_inst/cnt_v_7_s1
2.862
3.003
tft_ctrl_inst/n85_s2
3.012
3.165
tft_ctrl_inst/cnt_v_7_s1
3.165
=====
HOLD
0.278
3.165
2.887
tft_ctrl_inst/cnt_h_1_s0
2.862
3.003
tft_ctrl_inst/n35_s2
3.012
3.165
tft_ctrl_inst/cnt_h_1_s0
3.165
=====
HOLD
0.278
2.972
2.694
lcd_initiator_init/clk_div_cnt_1_s0
2.669
2.810
lcd_initiator_init/n73_s2
2.819
2.972
lcd_initiator_init/clk_div_cnt_1_s0
2.972
=====
HOLD
0.278
2.964
2.686
lcd_initiator_init/clk_div_cnt_18_s0
2.661
2.802
lcd_initiator_init/n56_s2
2.811
2.964
lcd_initiator_init/clk_div_cnt_18_s0
2.964
=====
HOLD
0.281
3.168
2.887
tft_ctrl_inst/cnt_v_0_s1
2.862
3.003
tft_ctrl_inst/n92_s4
3.015
3.168
tft_ctrl_inst/cnt_v_0_s1
3.168
=====
HOLD
0.281
2.971
2.690
lcd_initiator_init/clk_div_cnt_8_s0
2.665
2.806
lcd_initiator_init/n66_s2
2.818
2.971
lcd_initiator_init/clk_div_cnt_8_s0
2.971
=====
HOLD
0.281
2.971
2.690
lcd_initiator_init/clk_div_cnt_17_s0
2.665
2.806
lcd_initiator_init/n57_s2
2.818
2.971
lcd_initiator_init/clk_div_cnt_17_s0
2.971
=====
HOLD
0.287
3.174
2.887
tft_ctrl_inst/cnt_h_9_s0
2.862
3.006
tft_ctrl_inst/n27_s2
3.021
3.174
tft_ctrl_inst/cnt_h_9_s0
3.174
=====
HOLD
0.290
3.177
2.887
tft_ctrl_inst/cnt_h_5_s0
2.862
3.006
tft_ctrl_inst/n31_s2
3.024
3.177
tft_ctrl_inst/cnt_h_5_s0
3.177
=====
HOLD
0.325
7.062
6.737
lcd_initiator_init/ins_count_7_s1
6.706
6.864
lcd_initiator_init/ins_ram_ins_ram_0_0_s
7.062
=====
HOLD
0.326
7.070
6.744
lcd_initiator_init/ins_count_3_s1
6.702
6.858
lcd_initiator_init/n189_s15
6.864
7.070
lcd_initiator_init/ins_count_3_s1
7.070
