Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 01:45:13 2025
| Host         : DESKTOP-M070VJ3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|           Clock Signal          |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                  |                         |                               |                1 |              1 |         1.00 |
|  blink_reg_i_1_n_0              |                         |                               |                1 |              1 |         1.00 |
|  shift_index_reg[2]_i_1_n_0     |                         |                               |                1 |              3 |         3.00 |
|  shift_egg_index_reg[4]_i_1_n_0 |                         |                               |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                  | shift_counter           | RST_IBUF                      |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                  | shift_timer[25]_i_1_n_0 | shift_egg_counter[22]_i_1_n_0 |                6 |             23 |         3.83 |
|  CLK_IBUF_BUFG                  | shift_timer[25]_i_2_n_0 | shift_timer[25]_i_1_n_0       |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG                  |                         | RST_IBUF                      |                7 |             26 |         3.71 |
+---------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+


