INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Luke/Desktop/Xilinx/factorial/factorial.srcs/sim_1/new/tb_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CU
