title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	instruction|NN fetch|NN may|MD cause|VB machine|NN check|NN if|IN page|NN size|NN and|CC memory|NN type|NN was|VBD changed|VBN without|IN invalidation|NN
problem	this|DT erratum|NN may|MD cause|VB a|DT machine-check|JJ error|NN (|( ia32_mci_status.mcacod=0150h|NN )|) on|IN the|DT fetch|NN of|IN an|DT instruction|NN that|WDT crosses|VBZ a|DT 4-|JJ kbyte|NN address|NN boundary|NN .|. it|PRP applies|VBZ only|RB if|IN (|( 1|CD )|) the|DT 4-kbyte|JJ linear|JJ region|NN on|IN which|WDT the|DT instruction|NN begins|VBZ is|VBZ originally|RB translated|VBN using|VBG a|DT 4-kbyte|JJ page|NN with|IN the|DT wb|JJ memory|NN type|NN ;|: (|( 2|CD )|) the|DT paging|NN structures|NNS are|VBP later|RB modified|VBN so|IN that|DT linear|JJ region|NN is|VBZ translated|VBN using|VBG a|DT large|JJ page|NN (|( 2-mbyte|JJ ,|, 4-mbyte|JJ ,|, or|CC 1-gbyte|NNS )|) with|IN the|DT uc|JJ memory|NN type|NN ;|: and|CC (|( 3|CD )|) the|DT instruction|NN fetch|NN occurs|VBZ after|IN the|DT paging-structure|JJ modification|NN but|CC before|IN software|NN invalidates|VBZ any|DT tlb|JJ entries|NNS for|IN the|DT linear|JJ region|NN .|.
implication	due|JJ to|TO this|DT erratum|NN an|DT unexpected|JJ machine|NN check|NN with|IN error|NN code|NN 0150h|CD may|MD occur|VB ,|, possibly|RB resulting|VBG in|IN a|DT shutdown|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB write|VB to|TO a|DT paging-structure|JJ entry|NN in|IN a|DT way|NN that|WDT would|MD change|VB ,|, for|IN any|DT linear|JJ address|NN ,|, both|CC the|DT page|NN size|NN and|CC the|DT memory|NN type|NN .|. it|PRP can|MD instead|RB use|VB the|DT following|JJ algorithm|NN :|: first|JJ clear|VBP the|DT p|NN flag|NN in|IN the|DT relevant|JJ paging-structure|NN entry|NN (|( e.g.|JJ ,|, pde|NN )|) ;|: then|RB invalidate|VB any|DT translations|NNS for|IN the|DT affected|JJ linear|JJ addresses|NNS ;|: and|CC then|RB modify|VB the|DT relevant|JJ paging-structure|JJ entry|NN to|TO set|VB the|DT p|NN flag|NN and|CC establish|VB the|DT new|JJ page|NN size|NN and|CC memory|NN type|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-|JJ not-available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBD
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4gb|CD boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	x87|JJ fpu|NN exception|NN (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executing|VBG when|WRB an|DT enhanced|JJ intel|NN speedstep|NN technology|NN transitions|NNS ,|, an|DT intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC a|DT thermal|JJ monitor|NN events|NNS occurs|VBZ ,|, the|DT #|# mf|NN may|MD be|VB taken|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NNS register|NN may|MD contain|VB an|DT incorrect|JJ value|NN when|WRB a|DT mov|NN to|TO ss|VB or|CC pop|VB ss|JJ instruction|NN is|VBZ followed|VBN by|IN an|DT xbegin|NN instruction|NN
problem	if|IN xbegin|VBN is|VBZ executed|VBN immediately|RB after|IN an|DT execution|NN of|IN mov|NN to|TO ss|VB or|CC pop|VB ss|NN ,|, a|DT transactional|JJ abort|NN occurs|NNS and|CC the|DT logical|JJ processor|NN restarts|NNS execution|NN from|IN the|DT fallback|NN instruction|NN address|NN .|. if|IN execution|NN of|IN the|DT instruction|NN at|IN that|DT address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, bits|VBZ [|$ 3:0|CD ]|NN of|IN the|DT dr6|JJ register|NN may|MD contain|VB an|DT incorrect|JJ value|NN .|.
implication	when|WRB the|DT instruction|NN at|IN the|DT fallback|NN instruction|NN address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, dr6|NN may|MD report|VB a|DT breakpoint|NN that|WDT was|VBD not|RB triggered|VBN by|IN that|DT instruction|NN ,|, or|CC it|PRP may|MD fail|VB to|TO report|VB a|DT breakpoint|NN that|WDT was|VBD triggered|VBN by|IN the|DT instruction|NN .|.
workaround	avoid|NN following|VBG a|DT mov|JJ ss|NN or|CC pop|NN ss|JJ instruction|NN immediately|RB with|IN an|DT xbegin|JJ instruction|NN .|.
title	opcode|NN bytes|VBZ f3|RB 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NNS even|RB when|WRB tzcnt|NN not|RB enumerated|VBN by|IN cpuid|NN
problem	if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD then|RB opcode|VB bytes|NNS f3|VBP 0f|CD bc|NN should|MD be|VB interpreted|VBN as|IN tzcnt|JJ otherwise|IN they|PRP will|MD be|VB interpreted|VBN as|IN rep|NN bsf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, opcode|NN bytes|NNS f3|VBP 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NN even|RB if|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 0|CD .|.
implication	software|NN that|WDT expects|VBZ rep|JJ prefix|NN before|IN a|DT bsf|NN instruction|NN to|TO be|VB ignored|VBN may|MD not|RB operate|VB correctly|RB since|IN there|EX are|VBP cases|NNS in|IN which|WDT bsf|NN and|CC tzcnt|NN differ|NN with|IN regard|NN to|TO the|DT flags|NNS that|WDT are|VBP set|VBN and|CC how|WRB the|DT destination|NN operand|NN is|VBZ established|VBN .|.
workaround	software|NN should|MD use|VB the|DT opcode|NN bytes|VBZ f3|RB 0f|CD bc|NNS only|RB if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD and|CC only|RB if|IN the|DT functionality|NN of|IN tzcnt|NN (|( and|CC not|RB bsf|VB )|) is|VBZ desired|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT smsw|JJ instruction|NN may|MD execute|VB within|IN an|DT enclave|NN
problem	the|DT smsw|JJ instruction|NN is|VBZ illegal|JJ within|IN an|DT sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclave|VBP ,|, and|CC an|DT attempt|NN to|TO execute|VB it|PRP within|IN an|DT enclave|NN should|MD result|VB in|IN a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN executes|VBZ normally|RB within|IN an|DT enclave|NN and|CC does|VBZ not|RB cause|VB a|DT #|# ud|NN .|.
implication	the|DT smsw|JJ instruction|NN provides|VBZ access|NN to|TO cr0|VB bits|NNS 15:0|CD and|CC will|MD provide|VB that|DT information|NN inside|IN an|DT enclave|NN .|. these|DT bits|NNS include|VBP ne|JJ ,|, et|FW ,|, ts|NN ,|, em|NN ,|, mp|NN and|CC pe|NN .|.
workaround	none|NN identified|VBN .|. if|IN smsw|JJ execution|NN inside|IN an|DT enclave|NN is|VBZ unacceptable|JJ ,|, system|NN software|NN should|MD not|RB enable|VB sgx|NN .|.
title	wrmsr|NN to|TO ia32_bios_updt_trig|VB concurrent|NN with|IN an|DT smx|JJ senter/sexit|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	performing|VBG wrmsr|NN to|TO ia32_bios_updt_trig|VB (|( msr|VB 79h|CD )|) on|IN a|DT logical|JJ processor|NN while|IN another|DT logical|JJ processor|NN is|VBZ executing|VBG an|DT smx|NN (|( safer|VB mode|NN extensions|NNS )|) senter/sexit|NN operation|NN (|( getsec|JJ [|NNP senter|NN ]|NN or|CC getsec|NN [|JJ sexit|NN ]|NNP instruction|NN )|) may|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NNS tip.pgd|VBP may|MD not|RB have|VB target|NN ip|NNS payload|NN
problem	when|WRB intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) is|VBZ enabled|VBN and|CC a|DT direct|JJ unconditional|JJ branch|NN clears|NNS ia32_rtit_status.filteren|VBP (|( msr|JJ 571h|CD ,|, bit|RB 0|CD )|) ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT resulting|VBG tip.pgd|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN disable|JJ )|) may|MD not|RB have|VB an|DT ip|JJ payload|NN with|IN the|DT target|NN ip|NN .|.
implication	it|PRP may|MD not|RB be|VB possible|JJ to|TO tell|VB which|WDT instruction|NN in|IN the|DT flow|NN caused|VBD the|DT tip.pgd|NN using|VBG only|RB the|DT information|NN in|IN trace|NN packets|NNS when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	the|DT intel|NN pt|NN trace|NN decoder|NN can|MD compare|VB direct|JJ unconditional|JJ branch|NN targets|NNS in|IN the|DT source|NN with|IN the|DT filteren|NN address|NN range|NN (|( s|PRP )|) to|TO determine|VB which|WDT branch|NN cleared|VBD filteren|NNS .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT #|# ud|NN
problem	execution|NN of|IN a|DT 64|CD bit|NN operand|JJ movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	wrmsr|NN may|MD not|RB clear|VB the|DT sticky|JJ count|NN overflow|JJ bit|NN in|IN the|DT ia32_mci_status|NN msrs|NN corrected|VBD error|NN count|NN field|NN
problem	the|DT sticky|JJ count|NN overflow|JJ bit|NN is|VBZ the|DT most|RBS significant|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN field|NN (|( bits|NNS [|VBP 52:38|CD ]|NN )|) in|IN ia32_mci_status|NN msrs|NN .|. once|RB set|VBN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN may|MD not|RB be|VB cleared|VBN by|IN a|DT wrmsr|JJ instruction|NN .|. when|WRB this|DT occurs|VBZ ,|, that|IN bit|NN can|MD only|RB be|VB cleared|VBN by|IN power-on|JJ reset|NN .|.
implication	software|NN that|WDT uses|VBZ the|DT corrected|JJ error|NN count|NN field|NN and|CC expects|VBZ to|TO be|VB able|JJ to|TO clear|VB the|DT sticky|JJ count|NN overflow|JJ bit|NN may|MD misinterpret|VB the|DT number|NN of|IN corrected|JJ errors|NNS when|WRB the|DT sticky|JJ count|NN overflow|JJ bit|NN is|VBZ set|VBN .|. this|DT erratum|NN does|VBZ not|RB affect|VB threshold-based|JJ cmci|NN (|( corrected|VBN machine|NN check|NN error|NN interrupt|NN )|) signaling|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|JJ exceptions|NNS may|MD be|VB lost|VBN or|CC misreported|VBN following|VBG wrmsr|NN to|TO ia32_bios_updt_trig|VB
problem	if|IN the|DT wrmsr|NN instruction|NN writes|VBZ to|TO the|DT ia32_bios_updt_trig|NN msr|NN (|( 79h|CD )|) immediately|RB after|IN an|DT execution|NN of|IN mov|JJ ss|NN or|CC pop|NN ss|NN that|WDT generated|VBD a|DT debug|JJ exception|NN ,|, the|DT processor|NN may|MD fail|VB to|TO deliver|VB the|DT debug|NN exception|NN or|CC ,|, if|IN it|PRP does|VBZ ,|, the|DT dr6|NN register|NN contents|NNS may|MD not|RB correctly|VB reflect|VBP the|DT causes|NNS of|IN the|DT debug|NN exception|NN .|.
implication	debugging|VBG software|NN may|MD fail|VB to|TO operate|VB properly|RB if|IN a|DT debug|NN exception|NN is|VBZ lost|VBN or|CC does|VBZ not|RB report|VB complete|JJ information|NN .|.
workaround	software|NN should|MD avoid|VB using|VBG wrmsr|JJ instruction|NN immediately|RB after|IN executing|VBG mov|JJ ss|NN or|CC pop|NN ss|NN
title	complex|JJ interactions|NNS with|IN internal|JJ graphics|NNS may|MD impact|VB processor|NN responsiveness|NN
problem	under|IN complex|JJ conditions|NNS associated|VBN with|IN the|DT use|NN of|IN internal|JJ graphics|NNS ,|, the|DT processor|NN may|MD exceed|VB the|DT max_lat|JJ csr|NN values|NNS (|( pci|JJ configuration|NN space|NN ,|, offset|VB 03fh|CD ,|, bits|NNS [|VBP 7:0|CD ]|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN responsiveness|NN is|VBZ affected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN processor|NN trace|NN psb+|JJ packets|NNS may|MD contain|VB unexpected|JJ packets|NNS
problem	some|DT intel|NN processor|NN trace|NN packets|NNS should|MD be|VB issued|VBN only|RB between|IN tip.pge|NN (|( target|VB ip|NN packet.packet|NN generation|NN enable|NN )|) and|CC tip.pgd|$ (|( target|VB ip|NN packet.packet|NN generation|NN disable|NN )|) packets|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB a|DT tip.pge|NN packet|NN is|VBZ generated|VBN it|PRP may|MD be|VB preceded|VBN by|IN a|DT psb+|NN (|( packet|NN stream|RB boundary|JJ )|) that|WDT incorrectly|RB includes|VBZ fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC mode.exec|JJ packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, fup|NN and|CC mode.exec|NN may|MD be|VB generated|VBN unexpectedly|RB .|.
workaround	decoders|NNS should|MD ignore|VB fup|NN and|CC mode.exec|NN packets|NNS that|WDT are|VBP not|RB between|IN tip.pge|NNS and|CC tip.pgd|JJ packets|NNS .|.
title	placing|VBG an|DT intel|NN pt|NN topa|NN in|IN non-wb|JJ memory|NN or|CC writing|VBG it|PRP within|IN a|DT transactional|JJ region|NN may|MD lead|VB to|TO system|NN instability|NN
problem	if|IN an|DT intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) topa|NN (|( table|NN of|IN physical|JJ addresses|NNS )|) is|VBZ not|RB placed|VBN in|IN wb|NN (|( writeback|NN )|) memory|NN or|CC is|VBZ written|VBN by|IN software|NN executing|VBG within|IN an|DT intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extension|NN )|) transactional|JJ region|NN ,|, the|DT system|NN may|MD become|VB unstable|JJ .|.
implication	unusual|JJ treatment|NN of|IN the|DT topa|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	none|NN identified|VBN .|. intel|NN pt|NN topa|NN should|MD reside|VB in|IN wb|JJ memory|NN and|CC should|MD not|RB be|VB written|VBN within|IN a|DT transactional|JJ region|NN .|.
title	vm|NN entry|NN that|WDT clears|VBZ traceen|JJ may|MD generate|VB a|DT fup|NN
problem	if|IN vm|JJ entry|NN clears|VBZ intel|JJ pt|NN (|( intel|NN processor|NN trace|NN )|) ia32_rtit_ctl.traceen|NN (|( msr|JJ 570h|CD ,|, bit|RB 0|CD )|) while|IN packeten|NN is|VBZ 1|CD then|RB a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) will|MD precede|VB the|DT tip.pgd|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN disable|NN )|) .|. vm|JJ entry|NN can|MD clear|VB traceen|JJ if|IN the|DT vm-entry|NN msr-load|JJ area|NN includes|VBZ an|DT entry|NN for|IN the|DT ia32_rtit_ctl|NN msr|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unexpected|JJ fup|NN may|MD be|VB generated|VBN that|IN creates|VBZ the|DT appearance|NN of|IN an|DT asynchronous|JJ event|NN taking|VBG place|NN immediately|RB before|IN or|CC during|IN the|DT vm|JJ entry|NN .|.
workaround	the|DT intel|NN pt|NN trace|NN decoder|NN may|MD opt|VB to|TO ignore|VB any|DT fup|NN whose|WP$ ip|NN matches|VBZ that|IN of|IN a|DT vm|JJ entry|NN instruction|NN .|.
title	performance|NN monitor|NN event|NN for|IN outstanding|JJ offcore|NN requests|NNS and|CC snoop|JJ requests|NNS may|MD be|VB incorrect|JJ
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN offcore|RB outstanding|JJ transactions|NNS each|DT cycle|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT counts|NNS may|MD be|VB higher|JJR or|CC lower|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN may|MD reflect|VB an|DT incorrect|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	enclu|NN [|NNP egetkey|NN ]|NNP ignores|VBZ keyrequest.miscmask|VB
problem	the|DT intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclu|VBP [|JJ egetkey|JJ ]|NNP instruction|NN ignores|VBZ the|DT miscmask|NN field|NN in|IN keyrequest|JJS structure|NN when|WRB computing|VBG a|DT provisioning|NN key|NN ,|, a|DT provisioning|VBG seal|NN key|NN ,|, or|CC a|DT seal|JJ key|NN .|.
implication	enclu|NN [|NNP egetkey|NN ]|NNP will|MD return|VB the|DT same|JJ key|NN in|IN response|NN to|TO two|CD requests|NNS that|WDT differ|VBP only|RB in|IN the|DT value|NN of|IN keyrequest.miscmask|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	when|WRB executing|VBG the|DT enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN ,|, software|NN should|MD ensure|VB the|DT bits|NNS set|VBN in|IN keyrequest.miscmask|NN are|VBP a|DT subset|NN of|IN the|DT bits|NNS set|VBN in|IN the|DT current|JJ secss|NN miscselect|JJ field|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBD
title	enclu|NN [|NNP ereport|NN ]|NN may|MD cause|VB a|DT #|# gp|NN when|WRB targetinfo.miscselect|NN is|VBZ non-|JJ zero|NN
problem	the|DT intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclu|VBP [|JJ ereport|NN ]|NNP instruction|NN may|MD cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) if|IN any|DT bit|NN is|VBZ set|VBN in|IN targetinfo|JJ structures|NNS miscselect|JJ field|NN .|.
implication	this|DT erratum|NN may|MD cause|VB unexpected|JJ general-protection|JJ exceptions|NNS inside|IN enclaves|NNS .|.
workaround	when|WRB executing|VBG the|DT enclu|NN [|NNP ereport|NN ]|NNP instruction|NN ,|, software|NN should|MD ensure|VB the|DT bits|NNS set|VBN in|IN targetinfo.miscselect|NN are|VBP a|DT subset|NN of|IN the|DT bits|NNS set|VBN in|IN the|DT current|JJ secss|NN miscselect|JJ field|NN .|.
title	a|DT vmx|JJ transition|NN attempting|VBG to|TO load|VB a|DT non-existent|JJ msr|NN may|MD result|VB in|IN a|DT shutdown|NN
problem	a|DT vmx|JJ transition|NN may|MD result|VB in|IN a|DT shutdown|NN (|( without|IN generating|VBG a|DT machine-check|JJ event|NN )|) if|IN a|DT non-existent|JJ msr|NN is|VBZ included|VBN in|IN the|DT associated|JJ msr-load|JJ area|NN .|. when|WRB such|JJ a|DT shutdown|JJ occurs|NN ,|, a|DT machine|NN check|NN error|NN will|MD be|VB logged|VBN with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 406h|CD ,|, but|CC the|DT processor|NN does|VBZ not|RB issue|VB the|DT special|JJ shutdown|JJ cycle|NN .|. a|DT hardware|JJ reset|NN must|MD be|VB used|VBN to|TO restart|VB the|DT processor|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT hypervisor|NN may|MD experience|VB an|DT unexpected|JJ shutdown|NN .|.
workaround	software|NN should|MD not|RB configure|VB vmx|JJ transitions|NNS to|TO load|VB non-existent|JJ msrs|NN .|.
title	transitions|NNS out|IN of|IN 64-bit|JJ mode|NN may|MD lead|VB to|TO an|DT incorrect|JJ fdp|NN and|CC fip|NN
problem	a|DT transition|NN from|IN 64-bit|JJ mode|NN to|TO compatibility|NN or|CC legacy|NN modes|NNS may|MD result|VB in|IN cause|NN a|DT subsequent|JJ x87|NN fpu|NN state|NN save|NN to|TO zeroing|VBG bits|NNS [|$ 63:32|CD ]|NN of|IN the|DT fdp|NN (|( x87|JJ fpu|NN data|NNS pointer|RB offset|VBN )|) and|CC the|DT fip|NN (|( x87|JJ fpu|NN instruction|NN pointer|NN offset|NN )|) .|.
implication	leaving|VBG 64-bit|JJ mode|NN may|MD result|VB in|IN incorrect|JJ fdp|NN and|CC fip|NN values|NNS when|WRB x87|NN fpu|NN state|NN is|VBZ saved|VBN .|.
workaround	none|NN identified|VBN .|. 64-bit|JJ software|NN should|MD save|VB x87|NNP fpu|JJ state|NN before|IN leaving|VBG 64-bit|JJ mode|NN if|IN it|PRP needs|VBZ to|TO access|NN the|DT fdp|NN and/or|NN fip|NN values|NNS .|.
title	intel|NN pt|NNS fup|VBP may|MD be|VB dropped|VBN after|IN ovf|NN
problem	some|DT intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) ovf|NN (|( overflow|IN )|) packets|NNS may|MD not|RB be|VB followed|VBN by|IN a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) or|CC tip.pge|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN enable|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unexpected|JJ packet|NN sequence|NN is|VBZ generated|VBN .|.
workaround	when|WRB it|PRP encounters|VBZ an|DT ovf|NN without|IN a|DT following|JJ fup|NN or|CC tip.pge|NN ,|, the|DT intel|NN pt|NN trace|NN decoder|NN should|MD scan|VB for|IN the|DT next|JJ tip|NN ,|, tip.pge|NN ,|, or|CC psb+|NN to|TO resume|VB operation|NN .|.
title	encls|NN [|NN ecreate|NN ]|NNP causes|VBZ #|# gp|NN if|IN enclave|JJ base|NN address|NN is|VBZ not|RB canonical|JJ
problem	the|DT encls|NN [|NNP ecreate|NN ]|NNP instruction|NN uses|VBZ an|DT secs|NN (|( sgx|JJ enclave|VBP control|NN structure|NN )|) referenced|VBN by|IN the|DT srcpage|NN pointer|NN in|IN the|DT pageinfo|NN structure|NN ,|, which|WDT is|VBZ referenced|VBN by|IN the|DT rbx|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN causes|VBZ a|DT #|# gp|NN (|( general-|JJ protection|NN fault|NN )|) if|IN the|DT secs|NN attributes|VBZ indicate|VBP that|IN the|DT enclave|NN should|MD operate|VB in|IN 64-|JJ bit|NN mode|NN and|CC the|DT enclave|JJ base|NN linear|JJ address|NN in|IN the|DT secs|NN is|VBZ not|RB canonical|JJ .|.
implication	system|NN software|NN will|MD incur|VB a|DT general-protection|NN fault|NN if|IN it|PRP mistakenly|RB programs|NNS the|DT secs|NN with|IN a|DT non-canonical|JJ address|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	system|NN software|NN should|MD always|RB specify|VB a|DT canonical|JJ address|NN as|IN the|DT base|NN address|NN of|IN the|DT 64-bit|JJ mode|NN enclave|NN .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD report|VB spurious|JJ faults|NNS
problem	the|DT iommu|JJ unit|NN for|IN processor|NN graphics|NNS pre-fetches|NNS context|NN (|( or|CC extended-context|NN )|) entries|VBZ to|TO improve|VB performance|NN .|. due|JJ to|TO the|DT erratum|NN ,|, the|DT iommu|JJ unit|NN may|MD report|VB spurious|JJ dma|NNS remapping|VBG faults|NNS if|IN prefetching|VBG encounters|NNS a|DT context|NN (|( or|CC extended-|VB context|NN )|) entry|NN which|WDT is|VBZ not|RB marked|JJ present|NN .|.
implication	software|NN may|MD observe|VB spurious|JJ dma|NNS remapping|VBG faults|NNS when|WRB the|DT present|JJ bit|NN for|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN corresponding|VBG to|TO the|DT processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) is|VBZ cleared|VBN .|. these|DT faults|NNS may|MD be|VB reported|VBN when|WRB the|DT processor|NN graphics|NNS device|NN is|VBZ quiescent|JJ .|.
workaround	none|NN identified|VBN .|. instead|RB of|IN marking|VBG a|DT context|NN not|RB present|JJ ,|, software|NN should|MD mark|VB the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN present|NN while|IN using|VBG the|DT page|NN table|NN to|TO indicate|VB all|PDT the|DT memory|NN pages|NNS referenced|VBN by|IN the|DT context|NN entry|NN is|VBZ not|RB present|JJ .|.
title	processor|NN ddr|NN vref|NN signals|NNS may|MD briefly|VB exceed|VB jedec|NNS spec|VB when|WRB entering|VBG s3|NN state|NN
problem	voltage|NN glitch|NN of|IN up|IN to|TO 200mv|CD on|IN the|DT vref|JJ signal|NN lasting|NN for|IN about|IN 1ms|CD may|MD be|VB observed|VBN when|WRB entering|VBG system|NN s3|JJ state|NN .|. this|DT violates|VBZ the|DT jedec|NN ddr|NN specifications|NNS .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	encls|NN [|NNP einit|NN ]|NNP instruction|NN may|MD unexpectedly|RB #|# gp|NN
problem	when|WRB using|VBG intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) ,|, the|DT encls|NN [|NNP einit|NN ]|NNP instruction|NN will|MD incorrectly|RB cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) if|IN the|DT miscselect|JJ field|NN of|IN the|DT sigstruct|NN structure|NN is|VBZ not|RB zero|CD .|.
implication	this|DT erratum|NN may|MD cause|VB an|DT unexpected|JJ #|# gp|NN ,|, but|CC only|RB if|IN software|NN has|VBZ set|VBN bits|NNS in|IN the|DT miscselect|JJ field|NN in|IN sigstruct|NN structure|NN that|WDT do|VBP not|RB correspond|VB to|TO extended|VB features|NNS that|WDT can|MD be|VB written|VBN to|TO the|DT misc|JJ region|NN of|IN the|DT ssa|NN (|( state|NN save|VB area|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	when|WRB executing|VBG the|DT encls|NN [|NNP einit|NN ]|NNP instruction|NN ,|, software|NN should|MD only|RB set|VB bits|NNS in|IN the|DT miscselect|JJ field|NN in|IN the|DT sigstruct|NN structure|NN that|WDT are|VBP enumerated|VBN as|IN 1|CD by|IN cpuid|NN .|. (|( eax=12h|JJ ,|, ecx=0|JJ )|) :|: ebx|NN (|( the|DT bit|NN vector|NN of|IN extended|JJ features|NNS that|WDT can|MD be|VB written|VBN to|TO the|DT misc|JJ region|NN of|IN the|DT ssa|NN )|) .|.
title	intel|NN pt|NN ovf|VBP packet|NN may|MD be|VB lost|VBN if|IN immediately|RB preceding|VBG a|DT tracestop|NN
problem	if|IN an|DT intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) internal|JJ buffer|NN overflow|JJ occurs|VBZ immediately|RB before|IN software|NN executes|VBZ a|DT taken|VBN branch|NN or|CC event|NN that|IN enters|VBZ an|DT intel|NN pt|NN tracestop|JJ region|NN ,|, the|DT ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB lost|VBN .|.
implication	the|DT trace|NN decoder|NN will|MD not|RB see|VB the|DT ovf|NN packet|NN ,|, nor|CC any|DT subsequent|JJ packets|NNS (|( e.g.|NN ,|, tracestop|NN )|) that|WDT were|VBD lost|VBN due|JJ to|TO overflow|VB .|.
workaround	none|NN identified|VBN .|.
title	wrmsr|NN to|TO ia32_bios_updt_trig|VB may|MD be|VB counted|VBN as|IN multiple|JJ instructions|NNS
problem	when|WRB software|NN loads|VBZ a|DT microcode|NN update|NN by|IN writing|VBG to|TO msr|VB ia32_bios_updt_trig|NN (|( 79h|CD )|) on|IN multiple|JJ logical|JJ processors|NNS in|IN parallel|NN ,|, a|DT logical|JJ processor|NN may|MD ,|, due|JJ to|TO this|DT erratum|NN ,|, count|VBP the|DT wrmsr|JJ instruction|NN as|IN multiple|JJ instruction-retired|JJ events|NNS .|.
implication	performance|NN monitoring|NN with|IN the|DT instruction-retired|JJ event|NN may|MD over|VB count|NN by|IN up|IN to|TO four|CD extra|JJ events|NNS per|IN instance|NN of|IN wrmsr|NN which|WDT targets|VBZ the|DT ia32_bios_updt_trig|JJ register|NN .|.
workaround	none|NN identified|VBN .|.
title	branch|NN instructions|NNS may|MD initialize|VB mpx|NN bound|IN registers|NNS incorrectly|RB
problem	depending|VBG on|IN the|DT current|JJ intel|NN mpx|NN (|( memory|NN protection|NN extensions|NNS )|) configuration|NN ,|, execution|NN of|IN certain|JJ branch|NN instructions|NNS (|( near|IN call|NN ,|, near|IN ret|NN ,|, near|IN jmp|NN ,|, and|CC jcc|JJ instructions|NNS )|) without|IN a|DT bnd|NN prefix|NN (|( f2h|NN )|) initialize|VB the|DT mpx|NN bound|NN registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, execution|NN of|IN such|JJ a|DT branch|NN instruction|NN on|IN a|DT user-mode|JJ page|NN may|MD not|RB use|VB the|DT mpx|NN configuration|NN register|NN appropriate|NN to|TO the|DT current|JJ privilege|NN level|NN (|( bndcfgu|NN for|IN cpl|NN 3|CD or|CC bndcfgs|VB otherwise|RB )|) for|IN determining|VBG whether|IN to|TO initialize|VB the|DT bound|NN registers|NNS ;|: it|PRP may|MD thus|RB initialize|VB the|DT bound|NN registers|NNS when|WRB it|PRP should|MD not|RB ,|, or|CC fail|VB to|TO initialize|VB them|PRP when|WRB it|PRP should|MD .|.
implication	after|IN a|DT branch|NN instruction|NN on|IN a|DT user-mode|JJ page|NN has|VBZ executed|VBN ,|, a|DT #|# br|NN (|( bound-range|NN )|) exception|NN may|MD occur|VB when|WRB it|PRP should|MD not|RB have|VB or|CC a|DT #|# br|NN may|MD not|RB occur|VB when|WRB one|NN should|MD have|VB .|.
workaround	if|IN supervisor|VBN software|NN is|VBZ not|RB expected|VBN to|TO execute|VB instructions|NNS on|IN user-mode|JJ pages|NNS ,|, software|NN can|MD avoid|VB this|DT erratum|NN by|IN setting|VBG cr4.smep|NN [|NNP bit|NN 20|CD ]|NN to|TO enable|VB supervisor-|JJ mode|NN execution|NN prevention|NN (|( smep|NN )|) .|. if|IN smep|NN is|VBZ not|RB available|JJ or|CC if|IN supervisor|JJ software|NN is|VBZ expected|VBN to|TO execute|VB instructions|NNS on|IN user-mode|JJ pages|NNS ,|, no|DT workaround|NN is|VBZ identified|VBN .|.
title	writing|VBG a|DT non-canonical|JJ value|NN to|TO an|DT lbr|JJ msr|NN does|VBZ not|RB signal|VB a|DT #|# gp|NN when|WRB intel|NN pt|NN is|VBZ enabled|VBN
problem	if|IN intel|VBN pt|NN (|( intel|NN processor|NN trace|NN )|) is|VBZ enabled|VBN ,|, wrmsr|WP will|MD not|RB cause|VB a|DT general-|JJ protection|NN exception|NN (|( #|# gp|NN )|) on|IN an|DT attempt|NN to|TO write|VB a|DT non-canonical|JJ value|NN to|TO any|DT of|IN the|DT following|JJ msrs|NN :|: msr_lastbranch_|NN {|( 0-31|JJ }|) _from_ip|NNP (|( 680h69fh|CD )|) msr_lastbranch__|NN {|( 0-31|JJ }|) _to_ip|NNP (|( 6c0h6dfh|CD )|) msr_lastbranch_from_ip|NN (|( 1dbh|CD )|) msr_lastbranch_to_ip|NN (|( 1dch|CD )|) msr_lastint_from_ip|NN (|( 1ddh|CD )|) msr_lastint_to_ip|NN (|( 1deh|CD )|) insteadthesamebehaviorwilloccurasifacanonical|JJ value|NN had|VBD been|VBN written|VBN .|. specifically|RB ,|, the|DT wrmsr|NN will|MD be|VB dropped|VBN and|CC the|DT msr|NN value|NN will|MD not|RB be|VB changed|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT expected|JJ #|# gp|NN may|MD not|RB be|VB signaled|VBN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD run|VB intel|NN avx|IN code|NN much|RB slower|JJR than|IN expected|VBN
problem	after|IN a|DT c6|NN state|NN exit|NN ,|, the|DT execution|NN rate|NN of|IN avx|JJ instructions|NNS may|MD be|VB reduced|VBN .|.
implication	applications|NNS using|VBG avx|JJ instructions|NNS may|MD run|VB slower|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN
title	intel|NN pt|NN buffer|VBP overflow|NN may|MD result|VB in|IN incorrect|JJ packets|NNS
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, an|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB issued|VBN after|IN the|DT first|JJ byte|NN of|IN a|DT multi-byte|JJ cyc|NN (|( cycle|NN count|NN )|) packet|NN ,|, instead|RB of|IN any|DT remaining|VBG bytes|NNS of|IN the|DT cyc|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT splicing|NN of|IN the|DT cyc|NN and|CC ovf|JJ packets|NNS may|MD prevent|VB the|DT intel|NN pt|NN decoder|NN from|IN recognizing|VBG the|DT overflow|NN .|. the|DT intel|NN pt|NN decoder|NN may|MD then|RB encounter|VB subsequent|JJ packets|NNS that|WDT are|VBP not|RB consistent|JJ with|IN expected|VBN behavior|NN .|.
workaround	none|NN identified|VBN .|. the|DT decoder|NN may|MD be|VB able|JJ to|TO recognize|VB that|IN this|DT erratum|NN has|VBZ occurred|VBN when|WRB a|DT two-byte|JJ cyc|NN packet|NN is|VBZ followed|VBN by|IN a|DT single|JJ byte|NN cyc|NN ,|, where|WRB the|DT latter|JJ 2|CD bytes|NNS are|VBP 0xf302|CD ,|, and|CC where|WRB the|DT cyc|NN packets|NNS are|VBP followed|VBN by|IN a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC a|DT psb+|NN (|( packet|NN stream|NN boundary+|NN )|) .|. it|PRP should|MD then|RB treat|VB the|DT two|CD cyc|NN packets|NNS as|IN indicating|VBG an|DT overflow|NN .|.
title	last|JJ level|NN cache|NN performance|NN monitoring|VBG events|NNS may|MD be|VB inaccurate|JJ
problem	the|DT performance|NN monitoring|NN events|NNS longest_lat_cache.reference|NN (|( event|NN 2eh|CD ;|: umask|JJ 4fh|CD )|) and|CC longest_lat_cache.miss|JJ (|( event|NN 2eh|CD ;|: umask|JJ 41h|CD )|) count|NN requests|NNS that|WDT reference|NN or|CC miss|NN in|IN the|DT last|JJ level|NN cache|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT count|NN may|MD be|VB incorrect|JJ .|.
implication	longest_lat_cache|NN events|NNS may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|. software|NN may|MD use|VB the|DT following|JJ offcore_requests|NNS model-specific|JJ sub|JJ events|NNS that|WDT provide|VBP related|VBN performance|NN monitoring|NN data|NNS :|: demand_data_rd|NN ,|, demand_code_rd|NN ,|, demand_rfo|NN ,|, all_data_rd|NN ,|, l3_miss_demand_data_rd|NN ,|, all_requests|NNS .|.
title	#|# gp|NN occurs|VBZ rather|RB than|IN #|# db|NN on|IN code|NN page|NN split|VBD inside|IN an|DT intel|NN sgx|NN enclave|VBP
problem	when|WRB executing|VBG within|IN an|DT intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclave|VBP ,|, a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) may|MD be|VB delivered|VBN instead|RB of|IN a|DT #|# db|NN (|( debug|JJ exception|NN )|) when|WRB an|DT instruction|NN breakpoint|NN is|VBZ detected|VBN .|. this|DT occurs|VBZ when|WRB the|DT instruction|NN to|TO be|VB executed|VBN spans|NNS two|CD pages|NNS ,|, the|DT second|NN of|IN which|WDT has|VBZ an|DT entry|NN in|IN the|DT epcm|NN (|( enclave|JJ page|NN cache|NN map|NN )|) that|WDT is|VBZ not|RB valid|JJ .|.
implication	debugging|VBG software|NN may|MD not|RB be|VB invoked|VBN when|WRB an|DT instruction|NN breakpoint|NN is|VBZ detected|VBN .|.
workaround	software|NN should|MD ensure|VB that|IN all|DT pages|NNS containing|VBG enclave|VBP instructions|NNS have|VBP valid|JJ epcm|NN entries|NNS .|.
title	execution|NN of|IN vaesenclast|JJ instruction|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN instead|RB of|IN a|DT #|# ud|JJ exception|NN
problem	execution|NN of|IN vaesenclast|NN with|IN vex.l=|JJ 1|CD should|MD signal|VB a|DT #|# ud|NN (|( invalid|JJ opcode|NN )|) exception|NN ,|, however|RB ,|, due|JJ to|TO the|DT erratum|NN ,|, a|DT #|# nm|NN (|( device|NN not|RB available|JJ )|) exception|NN may|MD be|VB signaled|VBN .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, an|DT operating|NN system|NN may|MD restore|VB avx|NN and|CC other|JJ state|NN unnecessarily|RB .|.
workaround	none|NN identified|VBN .|.
title	intel|NN sgx|NN enclave|VBP accesses|NNS to|TO the|DT apic-access|JJ page|NN may|MD cause|VB apic-|JJ access|NN vm|NN exits|NNS
problem	in|IN vmx|JJ non-root|JJ operation|NN ,|, intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclave|VBP accesses|NNS to|TO the|DT apic-access|JJ page|NN may|MD cause|VB apic-access|JJ vm|NN exits|NNS instead|RB of|IN page|NN faults|NNS .|.
implication	a|DT vmm|NN (|( virtual-machine|JJ monitor|NN )|) may|MD receive|VB a|DT vm|NN exit|NN due|JJ to|TO an|DT access|NN that|WDT should|MD have|VB caused|VBN a|DT page|NN fault|NN ,|, which|WDT would|MD be|VB handled|VBN by|IN the|DT guest|NN os|NN (|( operating|VBG system|NN )|) .|.
workaround	a|DT vmm|JJ avoids|NNS this|DT erratum|NN if|IN it|PRP does|VBZ not|RB map|VB any|DT part|NN of|IN the|DT epc|NN (|( enclave|JJ page|NN cache|NN )|) to|TO the|DT guests|NNS apic-access|JJ address|NN ;|: an|DT operating|NN system|NN avoids|VBZ this|DT erratum|NN if|IN it|PRP does|VBZ not|RB attempt|VB indirect|JJ enclave|NN accesses|NNS to|TO the|DT apic|NN .|.
title	cr3|NN filtering|NN does|VBZ not|RB compare|VB bits|NNS [|$ 11:5|CD ]|NN of|IN cr3|NN and|CC ia32_rtit_cr3_match|NN in|IN pae|NN paging|NN mode|NN
problem	in|IN pae|NN paging|NN mode|NN ,|, the|DT cr3|NN [|VBZ 11:5|CD ]|NN are|VBP used|VBN to|TO locate|VB the|DT page-directory-pointer|NN table|NN .|. due|JJ to|TO this|DT erratum|NN ,|, those|DT bits|NNS of|IN cr3|NNS are|VBP not|RB compared|VBN to|TO ia32_rtit_cr3_match|VB (|( msr|VB 572h|CD )|) when|WRB ia32_rtit_ctl.cr3filter|NN (|( msr|JJ 570h|CD ,|, bit|RB 7|CD )|) is|VBZ set|VBN .|.
implication	if|IN multiple|JJ page-directory-pointer|JJ tables|NNS are|VBP co-located|JJ within|IN a|DT 4kb|CD region|NN ,|, cr3|NN filtering|NN will|MD not|RB be|VB able|JJ to|TO distinguish|VB between|IN them|PRP so|RB additional|JJ processes|NNS may|MD be|VB traced|VBN .|.
workaround	none|NN identified|VBN .|.
title	x87|NN fdp|VBZ value|NN may|MD be|VB saved|VBN incorrectly|RB
problem	execution|NN of|IN the|DT fsave|NN ,|, fnsave|VBP ,|, fstenv|JJ ,|, or|CC fnstenv|JJ instructions|NNS in|IN real-address|JJ mode|NN or|CC virtual-8086|JJ mode|NN may|MD save|VB an|DT incorrect|JJ value|NN for|IN the|DT x87|NNP fdp|NN (|( fpu|JJ data|NNS pointer|NN )|) .|. this|DT erratum|NN does|VBZ not|RB apply|VB if|IN the|DT last|JJ non-control|JJ x87|NN instruction|NN had|VBD an|DT unmasked|JJ exception|NN .|.
implication	software|NN operating|VBG in|IN real-address|JJ mode|NN or|CC virtual-8086|JJ mode|NN that|WDT depends|VBZ on|IN the|DT fdp|NN value|NN for|IN non-control|JJ x87|JJ instructions|NNS without|IN unmasked|JJ exceptions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN should|MD use|VB the|DT fdp|NN value|NN saved|VBN by|IN the|DT listed|VBN instructions|NNS only|RB when|WRB the|DT most|RBS recent|JJ non-control|JJ x87|NNP instruction|NN incurred|VBD an|DT unmasked|JJ exception|NN .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) 3.1|CD specifications|NNS operating|VBG frequency|NN range|NN is|VBZ 0.2|CD mhz|NN to|TO 2|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD be|VB unreliable|JJ when|WRB operated|VBN above|IN 1|CD mhz|NN .|.
implication	platforms|NNS attempting|VBG to|TO run|VB peci|RB above|IN 1|CD mhz|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. platforms|NNS should|MD limit|VB peci|NN operating|VBG frequency|NN to|TO 1|CD mhz|NNS .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD not|RB mask|VB dma|NN remapping|VBG faults|NNS
problem	intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|JJ specification|NN specifies|NNS setting|VBG the|DT fpd|NN (|( fault|NN processing|VBG disable|JJ )|) field|NN in|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN of|IN iommu|NN to|TO mask|VB recording|NN of|IN qualified|JJ dma|NN remapping|VBG faults|NNS for|IN dma|NN requests|NNS processed|VBD through|IN that|DT context|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT iommu|NN unit|NN for|IN processor|NN graphics|NNS device|NN may|MD record|VB dma|NN remapping|VBG faults|NNS from|IN processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) even|RB when|WRB the|DT fpd|JJ field|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	software|NN may|MD continue|VB to|TO observe|VB dma|NN remapping|VBG faults|NNS recorded|VBN in|IN the|DT iommu|NN fault|NN recording|VBG register|NN even|RB after|IN setting|VBG the|DT fpd|JJ field|NN .|.
workaround	none|NN identified|VBN .|. software|NN may|MD mask|VB the|DT fault|NN reporting|VBG event|NN by|IN setting|VBG the|DT im|NN (|( interrupt|JJ mask|NN )|) field|NN in|IN the|DT iommu|NN fault|NN event|NN control|NN register|NN (|( offset|VB 038h|CD in|IN gfxvtbar|NN )|) .|.
title	intel|NN pt|NN cycthresh|JJ value|NN of|IN 13|CD is|VBZ not|RB supported|VBN
problem	intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) cyc|NN (|( cycle|NN count|NN )|) threshold|NN is|VBZ configured|VBN through|IN cycthresh|JJ field|NN in|IN bits|NNS [|VBP 22:19|CD ]|NN of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) .|. a|DT value|NN of|IN 13|CD is|VBZ advertised|VBN as|IN supported|VBN by|IN cpuid|NN (|( leaf|JJ 14h|CD ,|, sub-lead|JJ 1h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cycthresh|JJ is|VBZ set|VBN to|TO 13|CD then|RB the|DT cyc|NN threshold|NN will|MD be|VB 0|CD cycles|NNS instead|RB of|IN 4096|CD (|( 213-|JJ 1|CD )|) cycles|NNS .|.
implication	cyc|JJ packets|NNS may|MD be|VB issued|VBN in|IN higher|JJR rate|NN than|IN expected|VBN if|IN threshold|JJ value|NN of|IN 13|CD is|VBZ used|VBN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD not|RB use|VB value|NN of|IN 13|CD for|IN cyc|NN threshold|NN .|.
title	enabling|VBG vmx-preemption|NN timer|NN blocks|NNS hdc|VBP operation|NN
problem	hdc|NN (|( hardware|JJ duty|NN cycling|NN )|) will|MD not|RB put|VB the|DT physical|JJ package|NN into|IN the|DT forced|VBN idle|JJ state|NN while|IN any|DT logical|JJ processor|NN is|VBZ in|IN vmx|JJ non-root|JJ operation|NN and|CC the|DT activate|JJ vmx-|JJ preemption|NN timer|IN vm-execution|NN control|NN is|VBZ 1|CD .|.
implication	hdc|NN will|MD not|RB provide|VB the|DT desired|JJ power|NN reduction|NN when|WRB the|DT vmx-preemption|NN timer|NN is|VBZ active|JJ in|IN vmx|JJ non-root|JJ operation|NN .|.
workaround	none|NN identified|VBN .|.
title	integrated|VBN audio|JJ codec|NN may|MD not|RB be|VB detected|VBN
problem	integrated|VBN audio|JJ codec|NN may|MD lose|VB power|NN when|WRB lpsp|NN (|( low-power|JJ single|JJ pipe|NN )|) mode|NN is|VBZ enabled|VBN for|IN an|DT edp*|NN (|( embedded|JJ displayport|NN )|) or|CC dp/hdmi|JJ ports|NNS .|. platforms|NNS with|IN intel|NN sst|NN (|( intel|JJ smart|VBP sound|JJ technology|NN )|) enabled|VBD are|VBP not|RB affected|VBN .|.
implication	the|DT audio|JJ bus|NN driver|NN may|MD attempt|VB to|TO do|VB enumeration|NN of|IN codecs|NN when|WRB edp|NN or|CC dp/hdmi|VB port|NN enters|NNS lpsp|VBP mode|NN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ audio|NN codec|NN will|MD not|RB be|VB detected|VBN and|CC audio|JJ maybe|RB be|VB lost|VBN .|.
workaround	intel|NN graphics|NNS driver|VBP 15.40.11.4312|CD or|CC later|RB will|MD prevent|VB the|DT integrated|JJ audio|JJ codec|NN from|IN losing|VBG power|NN when|WRB lpsp|NN mode|NN is|VBZ enabled|VBN .|.
title	display|NN flickering|NN may|MD be|VB observed|VBN with|IN specific|JJ edp|NN panels|NNS
problem	the|DT processor|NN may|MD incorrectly|RB configure|VB transmitter|NN buffer|NN characteristics|NNS if|IN the|DT associated|VBN edp|NN panel|NN requests|NNS vesa|VBP equalization|NN preset|NN 3|CD ,|, 5|CD ,|, 6|CD ,|, or|CC 8|CD .|.
implication	display|NN flickering|NN or|CC display|NN loss|NN maybe|RB observed|VBD .|.
workaround	intel|NN graphics|NNS driver|VBP version|NN 15.40.12.4326|CD or|CC later|RB contains|VBZ a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	incorrect|JJ branch|NN predicted|VBD bit|NN in|IN bts/btm|NN branch|NN records|NNS
problem	bts|NNS (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) send|VBP branch|NN records|NNS to|TO the|DT debug|NN store|NN management|NN area|NN and|CC system|NN bus|NN respectively|RB .|. the|DT branch|NN predicted|VBD bit|NN (|( bit|JJ 4|CD of|IN eighth|JJ byte|NN in|IN bts/btm|NN records|NNS )|) should|MD report|VB whether|IN the|DT most|RBS recent|JJ branch|NN was|VBD predicted|VBN correctly|RB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT branch|NN predicted|VBD bit|NN may|MD be|VB incorrect|JJ .|.
implication	bts|NNS and|CC btm|NNS can|MD not|RB be|VB used|VBN to|TO determine|VB the|DT accuracy|NN of|IN branch|NN prediction|NN .|.
workaround	none|NN identified|VBN .|.
title	machine_clears.memory_ordering|VBG performance|NN monitoring|NN event|NN may|MD undercount|VB
problem	the|DT performance|NN monitoring|NN event|NN machine_clears.memory_ordering|NN (|( event|NN c3h|NN ;|: umask|JJ 02h|CD )|) counts|VBZ the|DT number|NN of|IN machine|NN clears|NNS caused|VBN by|IN memory|NN ordering|VBG conflicts|NNS .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, this|DT event|NN may|MD undercount|VB for|IN vgather*/vpgather*|JJ instructions|NNS of|IN four|CD or|CC more|JJR elements|NNS .|.
implication	machine_clears.memory_ordering|VBG performance|NN monitoring|NN event|NN may|MD undercount|VB .|.
workaround	none|NN identified|VBN .|.
title	ctr_frz|NN may|MD not|RB freeze|VB some|DT counters|NNS
problem	ia32_perf_global_status.ctr_frz|NN (|( msr|JJ 38eh|CD ,|, bit|RB 59|CD )|) is|VBZ set|VBN when|WRB either|DT (|( 1|CD )|) ia32_debugctl.freeze_perfmon_on_pmi|NN (|( msr|JJ 1d9h|CD ,|, bit|RB 12|CD )|) is|VBZ set|VBN and|CC a|DT pmi|NN is|VBZ triggered|VBN ,|, or|CC (|( 2|CD )|) software|NN sets|VBZ bit|RB 59|CD of|IN ia32_perf_global_status_set|NN (|( msr|JJ 391h|CD )|) .|. when|WRB set|NN ,|, ctr_frz|NN should|MD stop|VB all|DT core|NN performance|NN monitoring|NN counters|NNS from|IN counting|VBG .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, ia32_pmc4-7|JJ (|( msr|JJ c5-c8h|NN )|) may|MD not|RB stop|VB counting|NN .|. ia32_pmc4-7|NN are|VBP only|RB available|JJ when|WRB a|DT processor|NN core|NN is|VBZ not|RB shared|VBN by|IN two|CD logical|JJ processors|NNS .|.
implication	general|JJ performance|NN monitoring|NN counters|NNS 4-7|JJ may|MD not|RB freeze|VB when|WRB ia32_perf_global_status.ctr_frz|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	instructions|NNS and|CC branches|NNS retired|VBD performance|NN monitoring|NN events|NNS may|MD overcount|VB
problem	the|DT performance|NN monitoring|NN events|NNS inst_retired|VBN (|( event|NN c0h|NN ;|: any|DT umask|JJ value|NN )|) and|CC br_inst_retired|VBN (|( event|NN c4h|NN ;|: any|DT umask|JJ value|NN )|) count|NN instructions|NNS retired|VBD and|CC branches|NNS retired|VBD ,|, respectively|RB .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD overcount|VB in|IN certain|JJ conditions|NNS when|WRB :|: -|: executing|VBG vmaskmov*|JJ instructions|NNS with|IN at|IN least|JJS one|CD masked|VBD vector|NN element|NN -|: executing|VBG rep|JJ movs|NN or|CC rep|VB stos|NNS with|IN fast|JJ strings|NNS enabled|VBN (|( ia32_misc_enables|NNS msr|RB (|( 1a0h|CD )|) ,|, bit|RB 0|CD set|NN )|) -|: an|DT mpx|JJ #|# br|JJ exception|NN occurred|VBD on|IN bndldx/bndstx|NN instructions|NNS and|CC the|DT br_inst_retired|VBN (|( event|NN c4h|NN ;|: umask|NN is|VBZ 00h|CD or|CC 04h|CD )|) is|VBZ used|VBN .|.
implication	inst_retired|VBN and|CC br_inst_retired|VBN performance|NN monitoring|VBG events|NNS may|MD overcount|VB .|.
workaround	none|NN identified|VBN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS may|MD overcount|VB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB off-core|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsp_0|NN and|CC msr_offcore_rsp_1|NN (|( 1a6h|CD and|CC 1a7h|CD ,|, respectively|RB )|) for|IN core-originated|JJ requests|NNS .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, dmnd_rfo|NN (|( bit|IN 1|CD )|) ,|, dmnd_ifetch|NN (|( bit|IN 2|CD )|) and|CC other|JJ (|( bit|IN 15|CD )|) request|NN types|NNS may|MD overcount|VB .|.
implication	some|DT offcore_response|JJ events|NNS may|MD overcount|VB .|.
workaround	none|NN identified|VBN .|. software|NN may|MD use|VB the|DT following|JJ model-specific|JJ events|NNS that|WDT provide|VBP related|VBN performance|NN monitoring|NN data|NNS :|: offcore_requests|NNS (|( all|DT sub-events|NNS )|) ,|, l2_trans.l2_wb|JJ and|CC l2_rqsts.pf_miss|JJ .|.
title	instructions|NNS fetch|VBP #|# gp|NN after|IN rsm|NN during|IN inter|JJ pt|NN may|MD push|VB incorrect|NN rflags|VBZ value|NN on|IN stack|NN
problem	if|IN intel|VBN pt|NN (|( processor|JJ trace|NN )|) is|VBZ enabled|VBN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) caused|VBN by|IN the|DT instruction|NN fetch|NN immediately|RB following|VBG execution|NN of|IN an|DT rsm|JJ instruction|NN may|MD push|VB an|DT incorrect|JJ value|NN for|IN rflags|NNS onto|IN the|DT stack|NN .|.
implication	software|NN that|WDT relies|VBZ on|IN rflags|NNS value|NN pushed|VBN on|IN the|DT stack|NN under|IN the|DT conditions|NNS described|VBD may|MD not|RB work|VB properly|RB .|.
workaround	none|NN identified|VBN .|.
title	access|NN to|TO sgx|VB epc|JJ page|NN in|IN blocked|JJ state|NN is|VBZ not|RB reported|VBN as|IN an|DT sgx-|NN induced|JJ page|NN fault|NN
problem	if|IN a|DT page|NN fault|NN results|NNS from|IN attempting|VBG to|TO access|NN a|DT page|NN in|IN the|DT sgx|NN (|( intel|NN software|NN guard|JJ extensions|NNS )|) epc|VBP (|( enclave|JJ page|NN cache|NN )|) that|WDT is|VBZ in|IN the|DT blocked|JJ state|NN ,|, the|DT processor|NN does|VBZ not|RB set|VB bit|RB 15|CD of|IN the|DT error|NN code|NN and|CC thus|RB fails|NNS to|TO indicate|VB that|IN the|DT page|NN fault|NN was|VBD sgx-induced|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD not|RB recognize|VB these|DT page|NN faults|NNS as|IN being|VBG sgx-|JJ induced|NNS .|.
workaround	before|IN using|VBG the|DT eblock|NN instruction|NN to|TO marking|VBG a|DT page|NN as|IN blocked|VBN ,|, software|NN should|MD use|VB paging|VBG to|TO mark|VB the|DT page|NN not|RB present|JJ .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB as|IN instruction|NN pointer|IN the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|JJ instruction|NN .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	intel|NN turbo|NN boost|NN technology|NN may|MD be|VB incorrectly|RB reported|VBN as|IN supported|VBN on|IN intel|NN coretm|NN i3|NN u/h/s|NN ,|, select|JJ intel|NN mobile|JJ pentium|NN ,|, intel|NN mobile|JJ celeron|NN ,|, intel|NN pentium|NN and|CC intel|NN celeron|NN processors|NNS
problem	these|DT processors|NNS may|MD incorrectly|RB report|VB support|NN for|IN intel|NN turbo|NN boost|NN technology|NN via|IN cpuid.06h.eax|JJ bit|NN 1|CD .|.
implication	the|DT cpuid|JJ instruction|NN may|MD report|VB turbo|VB boost|RB technology|NN as|IN supported|VBN even|RB though|IN the|DT processor|NN does|VBZ not|RB permit|VB operation|NN above|IN the|DT base|NN frequency|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN counters|NNS may|MD undercount|VB when|WRB using|VBG cpl|NN filtering|NN
problem	performance|NN monitoring|NN counters|NNS configured|VBD to|TO count|VB only|RB os|NN or|CC only|RB usr|JJ events|NNS by|IN setting|VBG exactly|RB one|CD of|IN bits|NNS 16|CD or|CC 17|CD in|IN ia32_perfevtselx|NN msrs|NN (|( 186h-18dh|JJ )|) may|MD not|RB count|VB for|IN a|DT brief|JJ period|NN during|IN the|DT transition|NN to|TO a|DT new|JJ cpl|NN .|.
implication	a|DT measurement|NN of|IN ring|VBG transitions|NNS (|( using|VBG the|DT edge-detect|JJ bit|NN 18|CD in|IN ia32_perfevtselx|NN )|) may|MD undercount|VB ,|, such|JJ as|IN cpl_cycles.ring0_trans|NNS (|( event|NN 5ch|CD ,|, umask|JJ 01h|CD )|) .|. additionally|RB ,|, the|DT sum|NN of|IN an|DT os-only|JJ event|NN and|CC a|DT usr-only|JJ event|NN may|MD not|RB exactly|RB equal|VBP an|DT event|NN counting|VBG both|DT os|NN and|CC usr|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT other|JJ software-visible|JJ impact|NN
workaround	none|NN identified|VBN .|.
title	executing|VBG a|DT 256|CD bit|NN avx|JJ instruction|NN may|MD cause|VB unpredictable|JJ behavior|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, executing|VBG a|DT 256|CD avx|JJ bit|NN instruction|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD behave|VB unpredictably|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB during|IN display|NN power|NN cycles|NNS
problem	when|WRB the|DT display|NN is|VBZ turned|VBN on|IN after|IN being|VBG shutoff|NN to|TO save|VB power|NN or|CC when|WRB the|DT display|NN is|VBZ exiting|VBG psr|NN (|( panel|NN self|PRP refresh|VBP )|) mode|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ non-canonical|JJ ia32_bndcfgs|NN values|NNS will|MD not|RB cause|VB vm-entry|NN failures|NNS
problem	if|IN the|DT vm-entry|NN controls|NNS load|JJ ia32_bndcfgs|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ 1|CD ,|, vm-entry|NN should|MD fail|VB when|WRB the|DT value|NN of|IN the|DT guest|JJS ia32_bndcfgs|JJ field|NN in|IN the|DT vmcs|NN is|VBZ not|RB canonical|JJ (|( that|WDT is|VBZ ,|, when|WRB bits|NNS 63:47|CD are|VBP not|RB identical|JJ )|) .|. due|JJ to|TO this|DT erratum|NN ,|, vm-entry|NN does|VBZ not|RB fail|VB if|IN bits|NNS 63:48|CD are|VBP identical|JJ but|CC differ|VBP from|IN bit|NN 47.|CD in|IN this|DT case|NN ,|, vm-entry|NN loads|VBZ the|DT ia32_bndcfgs|NN msr|NN with|IN a|DT value|NN in|IN which|WDT bits|VBZ 63:48|CD are|VBP identical|JJ to|TO the|DT value|NN of|IN bit|NN 47|CD in|IN the|DT vmcs|JJ field|NN .|.
implication	if|IN the|DT value|NN of|IN the|DT guest|JJS ia32_bndcfgs|JJ field|NN in|IN the|DT vmcs|NN is|VBZ not|RB canonical|JJ ,|, vm-entry|NN may|MD load|VB the|DT ia32_bndcfgs|NN msr|NN with|IN a|DT value|NN different|JJ from|IN that|DT of|IN the|DT vmcs|JJ field|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN monitoring|NN software|NN may|MD not|RB attribute|VB the|DT pebs|NN events|NNS to|TO the|DT correct|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	hwps|NN guaranteed_performance|NN updated|VBD only|RB on|IN configurable|JJ tdp|NN changes|NNS
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT guaranteed_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN the|DT ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) should|MD be|VB updated|VBN as|IN a|DT result|NN of|IN changes|NNS in|IN the|DT configuration|NN of|IN tdp|NN ,|, rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) ,|, and|CC other|JJ platform|NN tuning|VBG options|NNS that|WDT may|MD have|VB dynamic|JJ effects|NNS on|IN the|DT actual|JJ guaranteed|NN performance|NN support|NN level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD update|VB the|DT guaranteed_performance|NN field|NN only|RB as|IN a|DT result|NN of|IN configurable|JJ tdp|JJ dynamic|JJ changes|NNS .|.
implication	software|NN may|MD read|VB a|DT stale|JJ value|NN of|IN the|DT guaranteed|JJ _performance|NN field|NN .|.
workaround	none|NN identified|VBN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	intel|NN pt|NN topa|JJ pmi|NN does|VBZ not|RB freeze|VB performance|NN monitoring|NN counters|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN ia32_debugctl.freeze_perfmon_on_pmi|VBN (|( msr|JJ 1d9h|CD ,|, bit|RB 12|CD )|) is|VBZ set|VBN to|TO 1|CD when|WRB intel|NN pt|NN (|( processor|JJ trace|NN )|) triggers|VBZ a|DT topa|NN (|( table|NN of|IN physical|JJ addresses|NNS )|) pmi|NN (|( perfmon|JJ interrupt|NN )|) ,|, performance|NN monitoring|NN counters|NNS are|VBP not|RB frozen|JJ as|IN expected|VBN .|.
implication	performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB for|IN events|NNS that|WDT occur|VBP during|IN pmi|JJ handler|NN execution|NN .|.
workaround	pmi|NN handler|NN software|NN can|MD programmatically|RB stop|VB performance|NN monitoring|NN counters|NNS upon|IN entry|NN .|.
title	hwps|NN maximum_performance|NN value|NN is|VBZ reset|VBN to|TO 0xff|CD
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT reset|NN value|NN of|IN the|DT maximum_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN ia32_hwp_request|NN msr|NN (|( 774h|CD )|) should|MD be|VB set|VBN to|TO the|DT value|NN of|IN ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) highest_performance|NN field|NN (|( bits|NNS [|VBP 7:0|CD ]|NN )|) after|IN reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT reset|NN value|NN of|IN maximum_performance|NN is|VBZ always|RB set|VBN to|TO 0xff|CD .|.
implication	software|NN may|MD see|VB an|DT unexpected|JJ value|NN in|IN maximum|JJ performance|NN field|NN .|. hardware|NN clipping|VBG will|MD prevent|VB invalid|JJ performance|NN states|NNS .|.
workaround	none|NN identified|VBN .|.
title	hwps|NN guaranteed_performance|NN and|CC relevant|JJ status/interrupt|NN may|MD be|VB updated|VBN more|JJR than|IN once|RB per|IN second|NN
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT guaranteed_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN the|DT ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) and|CC the|DT guaranteed_performance_change|NN (|( bit|IN 0|CD )|) bit|NN in|IN ia32_hwp_status|NN msr|NN (|( 777h|CD )|) should|MD not|RB be|VB changed|VBN more|JJR than|IN once|RB per|IN second|JJ nor|CC should|MD the|DT thermal|JJ interrupt|NN associated|VBN with|IN the|DT change|NN to|TO these|DT fields|NNS be|VB signaled|VBN more|JJR than|IN once|RB per|IN second|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD change|VB these|DT fields|NNS and|CC generate|VB the|DT associated|JJ interrupt|NN more|RBR than|IN once|RB per|IN second|NN
implication	hwp|JJ interrupt|JJ rate|NN due|JJ to|TO guaranteed_performance|VB field|NN change|NN can|MD be|VB higher|JJR than|IN specified|VBN
workaround	clearing|VBG the|DT guaranteed_performance_change|NN status|NN bit|NN no|RB more|RBR than|IN once|RB per|IN second|NN will|MD ensure|VB that|IN interrupts|NNS are|VBP not|RB generated|VBN at|IN too|RB fast|RB a|DT rate|NN
title	some|DT memory|NN performance|NN monitoring|VBG events|NNS may|MD produce|VB incorrect|JJ results|NNS when|WRB filtering|VBG on|IN either|CC os|JJ or|CC usr|JJ modes|NNS
problem	the|DT memory|NN at-retirement|JJ performance|NN monitoring|NN events|NNS (|( listed|VBN below|IN )|) may|MD produce|VB incorrect|JJ results|NNS when|WRB a|DT performance|NN counter|NN is|VBZ configured|VBN in|IN os-only|JJ or|CC usr-only|JJ modes|NNS (|( bits|NNS 17|CD or|CC 16|CD in|IN ia32_perfevtselx|JJ msr|NN )|) .|. counters|NNS with|IN both|DT os|NNS and|CC usr|JJ bits|NNS set|VBN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_inst_retired.stlb_miss_loads|NNS event|NN d0h|NN ,|, umask|JJ 11h|CD mem_inst_retired.stlb_miss_stores|NNS event|NN d0h|NN ,|, umask|JJ 12h|CD mem_inst_retired.lock_loads|NNS event|NN d0h|NN ,|, umask|JJ 21h|CD mem_inst_retired.split_loads|NNS event|NN d0h|NN ,|, umask|JJ 41h|CD mem_inst_retired.split_stores|NNS event|NN d0h|NN ,|, umask|JJ 42h|CD mem_load_retired.l2_hit|JJ event|NN d1h|NN ,|, umask|JJ 02h|CD mem_load_retired.l3_hit|JJ event|NN d1h|NN ,|, umask|JJ 04h|CD mem_load_retired.l4_hit|JJ event|NN d1h|NN ,|, umask|JJ 80h|CD mem_load_retired.l1_miss|JJ event|NN d1h|NN ,|, umask|JJ 08h|CD mem_load_retired.l2_miss|JJ event|NN d1h|NN ,|, umask|JJ 10h|CD mem_load_retired.l3_miss|JJ event|NN d1h|NN ,|, umask|JJ 20h|CD mem_load_retired.fb_hit|JJ event|NN d1h|NN ,|, umask|JJ 40h|CD
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD produce|VB incorrect|JJ results|NNS including|VBG pebs|NN records|NNS generated|VBD at|IN an|DT incorrect|JJ point|NN
workaround	none|NN identified|VBD
title	hwp|NN may|MD generate|VB thermal|JJ interrupt|NNS while|IN not|RB enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT conditions|NNS for|IN hwp|NN (|( hardware|JJ p-states|NNS )|) to|TO generate|VB a|DT thermal|JJ interrupt|NN on|IN a|DT logical|JJ processor|NN may|MD generate|VB thermal|JJ interrupts|NNS on|IN both|DT logical|JJ processors|NNS of|IN that|DT core|NN .|.
implication	if|IN two|CD logical|JJ processors|NNS of|IN a|DT core|NN have|VBP different|JJ configurations|NNS of|IN hwp|NN (|( e.g|NN .|. only|RB enabled|VBD on|IN one|CD )|) ,|, an|DT unexpected|JJ thermal|JJ interrupt|NN may|MD occur|VB on|IN one|CD logical|JJ processor|NN due|JJ to|TO the|DT hwp|JJ settings|NNS of|IN the|DT other|JJ logical|JJ processor|NN .|.
workaround	software|NN should|MD configure|VB hwp|VB consistently|RB on|IN all|DT logical|JJ processors|NNS of|IN a|DT core|NN .|.
title	camera|NN device|NN does|VBZ not|RB issue|VB an|DT msi|NN when|WRB intx|NN is|VBZ enabled|VBN
problem	when|WRB both|DT msi|FW (|( message|NN signaled|VBN interrupts|NNS )|) and|CC legacy|NN intx|NNS are|VBP enabled|VBN by|IN the|DT camera|NN device|NN ,|, intx|NN is|VBZ asserted|VBN rather|RB than|IN issuing|VBG the|DT msi|NN ,|, in|IN violation|NN of|IN the|DT pci|JJ local|JJ bus|NN specification|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, camera|NN device|NN interrupts|NNS can|MD be|VB lost|VBN leading|VBG to|TO device|VB failure|NN .|.
workaround	the|DT camera|NN device|NN must|MD disable|VB legacy|NN intx|NN by|IN setting|VBG bit|NN 10|CD of|IN pcicmd|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 0|CD ;|: offset|VB 04h|CD )|) before|IN msi|NN is|VBZ enabled|VBN
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN may|MD lead|VB to|TO unexpected|JJ behavior|NN when|WRB ept|NN a/d|NN is|VBZ enabled|VBN .|.
problem	an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC updates|VBZ an|DT ept|NN (|( extended|JJ page|NN tables|NNS )|) a/d|VBP bit|NN may|MD lead|VB to|TO unexpected|JJ behavior|NN .|.
implication	the|DT vmm|NN may|MD experience|VB unexpected|JJ x87|NNP fault|NN or|CC a|DT machine|NN check|NN exception|NN with|IN the|DT value|NN of|IN 0x150|CD in|IN ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN in|IN msr|$ 401h|CD )|)
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	use|NN of|IN vmaskmov|NN to|TO store|VB when|WRB using|VBG ept|NN may|MD fail|VB
problem	use|NN of|IN vmaskmov|NN instructions|NNS to|TO store|VB data|NNS that|WDT splits|VBZ over|IN two|CD pages|NNS ,|, when|WRB the|DT instruction|NN resides|VBZ on|IN the|DT first|JJ page|NN may|MD cause|VB a|DT hang|NN if|IN ept|FW (|( extended|VBN page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, and|CC the|DT store|NN to|TO the|DT second|JJ page|NN requires|VBZ setting|VBG the|DT a/d|NN bits|NNS in|IN the|DT ept|JJ entry|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT cpu|NN may|MD hang|VB on|IN the|DT execution|NN of|IN vmaskmov|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN may|MD not|RB be|VB functional|JJ after|IN package|NN c10|NN resume|NN
problem	when|WRB resuming|VBG from|IN package|NN c10|NN ,|, peci|NN may|MD fail|VB to|TO function|VB properly|RB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT peci|NN does|VBZ not|RB respond|VB to|TO any|DT command|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	attempts|NNS to|TO retrain|VB a|DT pcie*|JJ link|NN may|MD be|VB ignored|VBN
problem	a|DT pcie|JJ link|NN should|MD retrain|VB when|WRB retrain|NN link|NN (|( bit|IN 5|CD )|) in|IN the|DT link|NN control|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 1|CD ;|: functions|NNS 0,1,2|CD ;|: offset|VB 0xb0|CD )|) is|VBZ set|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT link|NN is|VBZ in|IN the|DT l1|NN state|NN ,|, it|PRP may|MD ignore|VB the|DT retrain|NN request|NN
implication	the|DT pcie|NN link|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|JJ expansion|NN rom|NN base|NN address|NN register|NN may|MD be|VB incorrect|JJ
problem	after|IN pcie|$ 8.0|CD gt/s|NN link|NN equalization|NN on|IN a|DT root|NN port|NN (|( bus|JJ 0|CD ;|: device|NN 1|CD ;|: function|NN 0|CD ,|, 1|CD ,|, 2|CD )|) has|VBZ completed|VBN ,|, the|DT expansion|NN rom|NN base|NN address|NN register|NN (|( offset|VB 38h|CD )|) may|MD be|VB incorrect|JJ .|.
implication	software|NN that|WDT uses|VBZ this|DT bar|NN may|MD behave|VB unexpectedly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	pcie*|JJ port|NN does|VBZ not|RB support|VB dll|JJ link|NN activity|NN reporting|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ dll|JJ (|( data|NNS link|VBP layer|NN )|) link|NN activity|NN reporting|NN when|WRB 8|CD gt/s|NN link|NN speed|NN is|VBZ supported|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, link|VBP activity|NN reporting|NN is|VBZ not|RB supported|VBN
implication	due|JJ to|TO this|DT erratum|NN ,|, pcie|FW port|NN does|VBZ not|RB support|VB dll|JJ link|NN activity|NN reporting|NN when|WRB 8|CD gt/s|NN is|VBZ supported|VBN .|.
workaround	none|NN identified|VBD
title	bndldx|NN and|CC bndstx|NN may|MD not|RB signal|VB #|# gp|NN on|IN non-canonical|JJ bound|NN directory|NN access|NN
problem	bndldx|NN and|CC bndstx|NN instructions|NNS access|NN the|DT bounds|NNS directory|NN and|CC table|NN to|TO load|NN or|CC store|NN bounds|NNS .|. these|DT accesses|NNS should|MD signal|VB #|# gp|NN (|( general|JJ protection|NN exception|NN )|) when|WRB the|DT address|NN is|VBZ not|RB canonical|JJ (|( i.e|JJ .|. bits|NNS 48|CD to|TO 63|CD are|VBP not|RB the|DT sign|NN extension|NN of|IN bit|NN 47|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, #|# gp|NN may|MD not|RB be|VB generated|VBN by|IN the|DT processor|NN when|WRB a|DT non-|JJ canonical|JJ address|NN is|VBZ used|VBN by|IN bndldx|NN or|CC bndstx|NN for|IN their|PRP$ bound|NN directory|NN memory|NN access|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD use|VB canonical|JJ addresses|NNS for|IN bound|NN directory|NN accesses|NNS .|.
title	ring_perf_limit_reasons|NNS may|MD be|VB incorrect|JJ
problem	under|IN certain|JJ conditions|NNS ,|, ring_perf_limit_reasons|NNS (|( msr|VB 6b1h|CD )|) may|MD incorrectly|RB assert|VB the|DT other|JJ status|NN bit|NN (|( bit|IN 8|CD )|) as|RB well|RB as|IN the|DT other|JJ log|NN bit|NN (|( bit|IN 24|CD )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN using|VBG this|DT register|NN will|MD incorrectly|VB report|VB clipping|VBG because|IN of|IN the|DT other|JJ reason|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD exceed|VB vcccore|JJR iccmax|JJ during|IN multi-core|NN turbo|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT maximum|JJ ring|JJ frequency|NN limit|NN is|VBZ incorrectly|RB configured|VBN to|TO be|VB 100mhz|CD higher|JJR than|IN intended|VBN .|.
implication	vcccore|RB iccmax|NN may|MD be|VB temporarily|RB exceeded|VBN when|WRB all|PDT the|DT cores|NNS are|VBP executing|VBG at|IN a|DT turbo|JJ frequency|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN load|NN latency|NN events|NNS may|MD be|VB inaccurate|JJ for|IN gather|NN instructions|NNS
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( an|DT extension|NN of|IN pebs|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD count|VB incorrectly|RB for|IN vgather*/vpgather*|JJ instructions|NNS .|.
implication	the|DT load|NN latency|NN performance|NN monitoring|VBG events|NNS may|MD be|VB inaccurate|JJ for|IN gather|NN instructions|NNS .|.
workaround	none|NN identified|VBD
title	edram|RB corrected|VBN error|NN events|NNS may|MD not|RB be|VB properly|RB logged|VBN after|IN a|DT warm|JJ reset|NN
problem	after|IN a|DT warm|JJ reset|NN ,|, an|DT edram|NN corrected|VBN error|NN may|MD not|RB be|VB logged|VBN correctly|RB until|IN the|DT associated|JJ machine|NN check|NN register|NN is|VBZ initialized|VBN .|. this|DT erratum|NN may|MD affect|VB ia32_mc8_status|NN or|CC ia32_mc10_status|NN .|.
implication	the|DT edram|NN corrected|VBD error|NN information|NN may|MD be|VB lost|VBN when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	data|NNS from|IN the|DT affected|JJ machine|NN check|NN registers|NNS should|MD be|VB read|VBN and|CC the|DT registers|NNS initialized|VBD as|RB soon|RB as|IN practical|JJ after|IN a|DT warm|JJ reset|NN .|.
title	unpredictable|JJ system|NN behavior|NN may|MD occur|VB when|WRB system|NN agent|NN enhanced|VBD intel|JJ speedstep|NN is|VBZ enabled|VBN
problem	under|IN complex|JJ system|NN conditions|NNS ,|, sa-gv|NN (|( system|NN agent|NN enhanced|VBD intel|JJ speedstep|NN )|) may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD behave|VB unpredictably|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB under|IN complex|JJ scenarios|NNS
problem	under|IN a|DT complex|JJ micro-architectural|JJ conditions|NNS ,|, the|DT processor|NN may|MD hang|VB with|IN an|DT internal|JJ timeout|NN error|NN (|( mcacod|JJ 0400h|CD )|) logged|VBD into|IN ia32_mci_status|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN a|DT processor|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT bits|NNS in|IN msr_misc_pwr_mgmt|NN may|MD be|VB updated|VBN on|IN writing|VBG illegal|JJ values|NNS to|TO this|DT msr|NN
problem	attempts|NNS to|TO write|VB illegal|JJ values|NNS to|TO msr_misc_pwr_mgmt|VB (|( msr|VB 0x1aa|CD )|) result|NN in|IN #|# gp|NN (|( general|JJ protection|NN fault|NN )|) and|CC should|MD not|RB change|VB the|DT msr|NN value|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT bits|NNS in|IN the|DT msr|NN may|MD be|VB updated|VBN on|IN writing|VBG an|DT illegal|JJ value|NN .|.
implication	certain|JJ fields|NNS may|MD be|VB updated|VBN with|IN allowed|VBN values|NNS when|WRB writing|VBG illegal|JJ values|NNS to|TO msr_misc_pwr_mgmt|VB .|. such|JJ writes|NNS will|MD always|RB result|VB in|IN #|# gp|NN as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD not|RB attempt|VB to|TO write|VB illegal|JJ values|NNS to|TO this|DT msr|NN .|.
title	violations|NNS of|IN intel|NN software|NN guard|NN extensions|NNS (|( intel|NN sgx|NN )|) access-control|NN requirements|NNS produce|VBP #|# gp|JJ instead|RB of|IN #|# pf|NN
problem	intel|NN software|NN guard|NN extensions|NNS (|( intel|NN sgx|NN )|) define|VB new|JJ access-control|JJ requirements|NNS on|IN memory|NN accesses|NNS .|. a|DT violation|NN of|IN any|DT of|IN these|DT requirements|NNS causes|VBZ a|DT page|NN fault|NN (|( #|# pf|NN )|) that|WDT sets|VBZ bit|RB 15|CD (|( sgx|NN )|) in|IN the|DT page-fault|NN error|NN code|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT violations|NNS instead|RB cause|VBP general-protection|JJ exceptions|NNS (|( #|# gp|NN )|) .|.
implication	software|NN resuming|VBG from|IN system|NN sleep|JJ states|NNS s3|VBP or|CC s4|NN and|CC relying|VBG on|IN receiving|VBG a|DT page|NN fault|NN from|IN the|DT above|NN enclave|VBP accesses|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN can|MD monitor|VB #|# gp|NN faults|NNS to|TO detect|VB that|IN an|DT enclave|NN has|VBZ been|VBN destroyed|VBN and|CC needs|NNS to|TO be|VB rebuilt|VBN after|IN resuming|VBG from|IN s3|NN or|CC s4|NN
title	ia32_rtit_cr3_match|NN msr|NN bits|NNS [|VBP 11:5|CD ]|NNS are|VBP treated|VBN as|IN reserved|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, bits|VBZ [|$ 11:5|CD ]|NN in|IN ia32_rtit_cr3_match|NN (|( msr|JJ 572h|CD )|) are|VBP reserved|VBN ;|: an|DT msr|NN write|NN that|WDT attempts|VBZ to|TO set|VB that|DT field|NN to|TO a|DT non-zero|JJ value|NN will|MD result|VB in|IN a|DT #|# gp|NN fault|NN .|.
implication	the|DT inability|NN to|TO write|VB the|DT identified|JJ bit|NN field|NN does|VBZ not|RB affect|VB the|DT functioning|NN of|IN intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) operation|NN because|RB ,|, as|IN described|VBN in|IN erratum|NN skl061|NN ,|, the|DT bit|NN field|NN that|WDT is|VBZ the|DT subject|NN of|IN this|DT erratum|NN is|VBZ not|RB used|VBN during|IN intel|NN pt|NN cr3|NN filtering|NN .|.
workaround	ensure|VB that|IN bits|VBZ 11:5|CD of|IN the|DT value|NN written|VBN to|TO ia32_rtit_cr3_match|VB are|VBP zero|CD ,|, including|VBG cases|NNS where|WRB the|DT selected|VBN page-directory-pointer-table|JJ base|NN address|NN has|VBZ non-zero|JJ bits|NNS in|IN this|DT range|NN .|.
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-|JJ deadline|NN mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT intel|NN pt|NN cr3|NN filter|NN is|VBZ not|RB re-evaluated|VBN on|IN vm|NNS entry|NN
problem	on|IN a|DT vmresume|NN or|CC vmlaunch|NN with|IN both|DT traceen|JJ [|NN 0|CD ]|NN and|CC cr3filter|NN [|VBP 7|CD ]|NN in|IN ia32_rtit_ctl|NN (|( msr|JJ 0570h|CD )|) set|VBN to|TO 1|CD both|DT before|IN the|DT vm|NN entry|NN and|CC after|IN ,|, the|DT new|JJ value|NN of|IN cr3|NN is|VBZ not|RB compared|VBN with|IN ia32_rtit_cr3_match|NN (|( msr|JJ 0572h|CD )|) .|.
implication	the|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) cr3|NN filtering|VBG mechanism|NN may|MD continue|VB to|TO generate|VB packets|NNS despite|IN a|DT mismatching|NN cr3|NN value|NN ,|, or|CC may|MD fail|VB to|TO generate|VB packets|NNS despite|IN a|DT matching|JJ cr3|NN ,|, as|IN a|DT result|NN of|IN an|DT incorrect|JJ value|NN of|IN ia32_rtit_status.contexten|JJ [|JJ 1|CD ]|NN (|( msr|JJ 0571h|CD )|) that|WDT results|NNS from|IN the|DT failure|NN to|TO re-evaluate|VB the|DT cr3|NN match|NN on|IN vm|JJ entry|NN .|.
workaround	none|NN identified|VBN .|.
title	display|NN slowness|NN may|MD be|VB observed|VBN under|IN certain|JJ display|NN commands|VBZ scenario|NN
problem	back|RB to|TO back|VB access|NN to|TO the|DT vga|NN register|NN ports|NNS (|( i/o|JJ addresses|VBZ 0x3c2|CD ,|, 0x3ce|CD ,|, 0x3cf|CD )|) will|MD experience|VB higher|JJR than|IN expected|VBN latency|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD redraw|VB the|DT slowly|NN when|WRB in|IN vga|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	short|JJ loops|NNS which|WDT use|VBP ah/bh/ch/dh|JJ registers|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, short|JJ loops|NNS of|IN less|JJR than|IN 64|CD instructions|NNS that|WDT use|VBP ah|NN ,|, bh|NN ,|, ch|NN or|CC dh|NN registers|NNS as|RB well|RB as|IN their|PRP$ corresponding|NN wider|NN register|NN (|( e.g|JJ .|. rax|NN ,|, eax|NN or|CC ax|NN for|IN ah|NN )|) may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. this|DT can|MD only|RB happen|VB when|WRB both|DT logical|JJ processors|NNS on|IN the|DT same|JJ physical|JJ processor|NN are|VBP active|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	cpuid|NN tlb|NN associativity|NN information|NN is|VBZ inaccurate|JJ
problem	cpuid|NN leaf|NN 2|CD (|( eax=02h|NN )|) tlb|NN information|NN inaccurately|RB reports|VBZ that|IN the|DT shared|VBN 2nd-|JJ level|NN tlb|NN is|VBZ 6-way|JJ set|NN associative|NN (|( value|NN c3h|NN )|) ,|, although|IN it|PRP is|VBZ 12-way|JJ set|NN associative|NN .|. other|JJ information|NN reported|VBN by|IN cpuid|NN leaf|NN 2|CD is|VBZ accurate|JJ .|.
implication	software|NN that|WDT uses|VBZ cpuid|NN shared|VBD 2nd-level|JJ tlb|JJ associativity|NN information|NN for|IN value|NN c3h|NN may|MD operate|VB incorrectly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN
workaround	none|NN identified|VBN .|. software|NN should|MD ignore|VB the|DT shared|VBN 2nd-level|JJ tlb|NN associativity|NN information|NN reported|VBN by|IN cpuid|NN for|IN the|DT affected|JJ processors|NNS .|.
title	processor|NN graphics|NNS may|MD render|VB incorrectly|RB or|CC may|MD hang|VB following|VBG warm|JJ reset|NN with|IN package|NN c8|NN disabled|VBD
problem	processor|NN graphics|NNS may|MD not|RB properly|VB restore|RBR internal|JJ configuration|NN after|IN warm|JJ reset|NN when|WRB package|NN c8|NN is|VBZ disabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN processor|NN graphics|NNS may|MD render|VB incorrectly|RB or|CC hang|VB on|IN warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	using|VBG different|JJ vendors|NNS for|IN 2400|CD mhz|NN ddr4|NN udimms|NN may|MD cause|VB correctable|JJ errors|NNS or|CC a|DT system|NN hang|NN
problem	when|WRB using|VBG 2400|CD mhz|NN ddr4|NN udimms|VBP from|IN different|JJ vendors|NNS within|IN the|DT same|JJ channel|NN ,|, a|DT higher|JJR rate|NN of|IN correctable|JJ errors|NNS may|MD occur|VB or|CC the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, reported|VBD correctable|JJ error|NN counts|NNS may|MD increase|VB or|CC the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. use|VB a|DT single|JJ vendor|NN for|IN 2400|CD mhz|NN udimms|NN
title	two|CD dimms|NN per|IN channel|NN 2133mhz|CD ddr4|NN sodimm|JJ daisy-chain|JJ systems|NNS with|IN different|JJ vendors|NNS may|MD hang|VB
problem	when|WRB ,|, on|IN a|DT single|JJ memory|NN channel|NN with|IN 2133|CD mhz|NN ddr4|NN sodimms|NN ,|, mixing|VBG different|JJ vendors|NNS or|CC mixing|VBG single|JJ rank|NN and|CC dual|JJ rank|NN dimms|NN ,|, may|MD lead|VB to|TO a|DT higher|JJR rate|NN of|IN correctable|JJ error|NN to|TO system|NN hangs|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, reported|VBD correctable|JJ error|NN counts|NNS may|MD increase|VB or|CC system|NN may|MD hang|VB .|.
workaround	use|VB a|DT single|JJ vendor|NN for|IN and|CC do|VB not|RB mix|VB single|JJ rank|NN and|CC dual|JJ rank|NN 2133|CD mhz|NN ddr4|NN sodimm|NN .|.
title	unpredictable|JJ system|NN behavior|NN may|MD occur|VB in|IN ddr4|JJ multi-rank|NN system|NN
problem	due|JJ to|TO incorrect|VB configuration|NN of|IN ddr4|NN odt|NN by|IN bios|NNS ,|, it|PRP is|VBZ possible|JJ for|IN a|DT multi-rank|JJ system|NN to|TO violate|VB section|NN 4.27|CD of|IN the|DT ddr4|NN jedec|NN spec|JJ revision|NN jesed79-4a|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, complex|JJ microarchitectural|JJ conditions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|.
title	processor|NN graphics|NNS may|MD render|VB incorrectly|RB when|WRB edram|NN is|VBZ enabled|VBN
problem	during|IN high|JJ display|NN bandwidth|VBD scenarios|NNS with|IN edram|NN is|VBZ enabled|VBN ,|, the|DT display|NN engine|NN may|MD generate|VB display|NN artifacts|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT display|NN engine|NN may|MD generate|VB display|NN artifacts|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. additionally|RB ,|, an|DT updated|JJ intel|NN graphics|NNS driver|NN may|MD be|VB needed|VBN for|IN this|DT workaround|NN .|.
title	processor|NN may|MD hang|VB on|IN complex|JJ sequence|NN of|IN conditions|NNS
problem	a|DT complex|JJ set|NN of|IN architectural|JJ and|CC micro-architectural|JJ conditions|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN with|IN an|DT internal|JJ timeout|NN error|NN (|( mcacod|JJ 0400h|CD )|) logged|VBD into|IN ia32_mci_status|NN .|. when|WRB both|DT logical|JJ processors|NNS in|IN a|DT core|NN are|VBP active|JJ ,|, this|DT erratum|NN will|MD not|RB occur|VB unless|IN there|EX is|VBZ no|DT store|NN on|IN one|CD of|IN the|DT logical|JJ processors|NNS for|IN more|JJR than|IN 10|CD seconds|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN a|DT processor|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	potential|JJ partial|JJ trace|NN data|NNS loss|NN in|IN intel|JJ trace|NN hub|NN odla|NN when|WRB storing|VBG to|TO memory|NN
problem	when|WRB intel|NN trace|NN hubs|NN odla|NN (|( on-die|JJ logic|NN analyzer|NN )|) is|VBZ configured|VBN to|TO trace|VB to|TO memory|NN ,|, under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT trace|NN may|MD lose|VB a|DT timestamp|NN .|.
implication	some|DT odla|JJ trace|NN data|NNS may|MD be|VB lost|VBN .|. this|DT erratum|NN does|VBZ not|RB affect|VB other|JJ trace|NN data|NNS sources|NNS .|. typically|RB ,|, lost|VBD trace|NN data|NNS will|MD be|VB displayed|VBN as|IN overflow|NN .|. subsequent|JJ timestamps|NN will|MD allow|VB the|DT trace|NN decoder|NN to|TO resume|VB tracing|VBG .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. for|IN a|DT particular|JJ workload|NN ,|, changing|VBG the|DT memory|NN buffer|NN size|NN or|CC disabling|VBG deep|JJ compression|NN may|MD eliminate|VB the|DT microarchitectural|JJ condition|NN that|WDT causes|VBZ the|DT erratum|NN .|.
title	the|DT soc|NN may|MD not|RB detect|VB a|DT battery|NN charger|NN or|CC may|MD fail|VB to|TO connect|VB to|TO a|DT usb|JJ host|NN
problem	during|IN power-on|NNS ,|, when|WRB the|DT soc|NN is|VBZ used|VBN in|IN device|NN mode|NN instead|RB of|IN host|NN mode|NN ,|, the|DT usb|JJ d+|NN line|NN may|MD have|VB a|DT 2|CD sec|NN glitch|NN to|TO 3.3|CD v|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT platform|NN may|MD not|RB detect|VB a|DT battery|NN charger|NN (|( and|CC hence|RB not|RB charge|VB the|DT battery|NN )|) or|CC the|DT soc|NN may|MD not|RB successfully|RB connect|VB to|TO an|DT attached|VBN usb|NN host|NN .|.
workaround	power|NN the|DT soc|NN on|IN before|IN connecting|VBG to|TO its|PRP$ usb|JJ port|NN .|. alternatively|RB ,|, manually|RB disconnecting|VBG and|CC re-connecting|VBG the|DT usb|JJ cable|NN restores|NNS operation|NN after|IN the|DT erratum|NN has|VBZ occurred|VBN .|.
title	rgb666|NN pixel|NN format|NN display|NN panel|NN may|MD not|RB operate|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT rgb666|NN format|JJ support|NN on|IN the|DT soc|NN has|VBZ restrictions|NNS on|IN the|DT horizontal|JJ resolution|NN .|. for|IN single|JJ link|NN mipi*|NN dsi|NN (|( display|JJ serial|JJ interface|NN )|) ,|, the|DT horizontal|JJ resolution|NN must|MD be|VB evenly|RB divisible|JJ by|IN 4.|CD for|IN dual|JJ link|NN mipi|NN dsi|NN ,|, one-half|JJ the|DT horizontal|JJ resolution|NN plus|CC the|DT overlapping|JJ pixels|NNS must|MD be|VB evenly|RB divisible|JJ by|IN 4|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT rgb666|JJ panel|NN may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	for|IN dual|JJ link|NN panels|NNS with|IN overlap|NN ,|, choose|VB the|DT overlap|NN so|IN that|DT one-half|JJ the|DT horizontal|JJ resolution|NN plus|CC the|DT overlapping|JJ pixels|NNS is|VBZ evenly|RB divisible|JJ by|IN 4.|CD for|IN single|JJ link|NN panels|VBZ the|DT horizontal|JJ resolution|NN must|MD be|VB evenly|RB divisible|JJ by|IN 4|CD
title	lpddr3|NN tinit0|NN jedec*|NN duration|NN may|MD be|VB longer|JJR than|IN specification|NN requirement|NN
problem	jedec|JJ standard|JJ jesd209-3|NN requires|VBZ a|DT maximum|JJ power|NN ramp|NN duration|NN tinit0|NN of|IN 20ms|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD not|RB comply|VB with|IN the|DT tinit0|JJ specification|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT functionality|NN or|CC performance|NN of|IN any|DT commercially|RB available|JJ lpddr3|NN parts|NNS .|. intel|NN has|VBZ obtained|VBN waivers|NNS from|IN vendors|NNS who|WP provide|VBP commonly|RB used|VBN lpddr3|NN dram|NN parts|NNS
workaround	none|NN identified|VBN .|.
title	hdmi|NN and|CC dvi|NN displays|NNS may|MD flicker|VB or|CC blank|VB out|RP when|WRB using|VBG certain|JJ pixel|NN frequencies|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, hdmi|NN (|( high-definition|JJ multimedia|NNP interface|NN )|) and|CC dvi|NN (|( digital|JJ visual|JJ interface|NN )|) ports|NNS may|MD send|VB data|NNS out|RP at|IN an|DT incorrect|JJ rate|NN ,|, that|WDT is|VBZ different|JJ than|IN the|DT one|NN requested|VBD when|WRB using|VBG certain|JJ pixel|JJ frequencies|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, panels|NNS may|MD flicker|VB or|CC blank|VB out|RP .|. the|DT impacted|JJ pixel|NN frequencies|NNS are|VBP :|: 218.25mhz|CD ,|, 218.70mhz|CD ,|, 220.50mhz|CD ,|, 221.20mhz|CD ,|, 229.50mhz|CD ,|, 233.793mhz|CD and|CC 234.00mhz|CD .|.
workaround	select|VB a|DT video|NN mode|NN that|WDT does|VBZ not|RB use|VB an|DT affected|JJ pixel|NN frequency|NN .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	lpss|JJ uart|JJ not|RB fully|RB compatible|JJ with|IN 16550|CD uart|NN
problem	stick|JJ parity|NN bit|NN ,|, lcr|JJ [|FW 5|CD ]|NN ,|, (|( line|NN control|NN register|NN ,|, hsuart0_bar0|NN ,|, offset|VB 0ch|CD ;|: bit|NN [|JJ 5|CD ]|NN for|IN hsuart0|NN and|CC hsuart1_bar0|NN ,|, offset|VB 0ch|CD ;|: bit|NN [|JJ 5|CD ]|NN for|IN hsuart1|NN )|) does|VBZ not|RB follow|VB the|DT 16550|CD specified|VBD behavior|NN ,|, instead|RB the|DT parity|NN bit|NN is|VBZ always|RB logic|JJ 0|CD .|.
implication	lpss|NN (|( low|JJ power|NN sub-system|NN )|) uarts|NNS are|VBP not|RB fully|RB 16550|CD compatible|JJ and|CC may|MD cause|VB an|DT error|NN when|WRB connected|VBN to|TO a|DT uart|JJ device|NN that|WDT requires|VBZ the|DT stick|JJ parity|NN feature|NN .|.
workaround	do|VB not|RB use|VB stick|JJ parity|NN mode|NN of|IN uart|NN .|.
title	lalala|NN
problem	after|IN processing|VBG a|DT usb|JJ wake|NN event|NN ,|, the|DT usb|JJ xhci|NNP controller|NN may|MD not|RB reenter|VB d3|NN state|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT affected|JJ usb|JJ xhci|NNP controller|NN may|MD not|RB recognize|VB subsequent|JJ usb|JJ wake|NN events|NNS .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, pme|JJ status|NN bit|NN [|JJ 15|CD ]|NN of|IN register|NN power|NN management|NN control/status|NN (|( pm_cs|NN )|) (|( bus|$ 0|CD ;|: device|NN 20|CD ;|: function|NN 20|CD ;|: offset|VB 74h|CD )|) remains|VBZ at|IN 1|CD .|.
workaround	the|DT software|NN driver|NN should|MD set|VB pmctrl|NN [|$ 28|CD ]|NNP (|( bus|JJ 0|CD ;|: device|NN 14|CD ;|: function|NN 0|CD ;|: offset|VB 80a4h|CD )|) after|IN the|DT xhci|NNP controller|NN enters|NNS d0|VBP state|NN following|VBG an|DT exit|NN from|IN d3|JJ state|NN .|.
title	soc|NN pcie*|NN gen|NN 2|CD refclk|NN jitter|NN does|VBZ not|RB meet|VB pcie*|JJ specification|NN with|IN ssc|NN enabled|VBD
problem	soc|NN pcie*|NN refclk|NN does|VBZ not|RB meet|VB pcie*|JJ jitter|NN specification|NN when|WRB ssc|NN is|VBZ enabled|VBN .|.
implication	this|DT issue|NN only|RB impacts|VBZ pcie*|JJ interface|NN when|WRB it|PRP is|VBZ running|VBG at|IN gen|NN 2|CD speed|NN when|WRB ssc|NN is|VBZ enabled|VBN .|. no|DT impact|NN to|TO pcie*|VB gen|NN 1|CD operation|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	there|EX are|VBP no|DT known|JJ issues|NNS with|IN enabling|VBG ssc|NN on|IN pcie|NN interface|NN that|WDT operates|VBZ at|IN gen|NN 1|CD speed|NN .|. however|RB ,|, if|IN ssc|VBN is|VBZ enabled|VBN while|IN pcie*|JJ interface|NN is|VBZ running|VBG at|IN gen|NN 2|CD speed|NN ,|, system|NN refclk|NN will|MD experience|VB jitter|NN would|MD not|RB meet|VB pcie|JJ specifications|NNS .|.
title	sd|JJ card|NN /|NNP sdio|NN controller|NN preset_value|NN does|VBZ not|RB change|VB transfer|NN frequency|NN
problem	the|DT preset_value|NN (|( cmd12_err_stat_host_ctrl_2|JJ csr|NN at|IN bus|NN 0|CD ;|: device|NN 18|CD ;|: function|NN 0|CD ;|: offset|VBN 3ch|CD ,|, bit|RB 31|CD )|) does|VBZ not|RB change|VB the|DT sd|NN card/|NN sdio|NN bus|NN transfer|NN frequency|NN as|IN required|VBN by|IN the|DT sd|NN host|NN controller|NN standard|JJ specification|NN version|NN 3.0|CD .|.
implication	drivers|NNS that|WDT attempt|VBP to|TO utilize|VB preset_value|NN may|MD not|RB obtain|VB the|DT maximum|JJ transfer|NN rate|NN of|IN an|DT attached|JJ uhs|NN sd|JJ card|NN or|CC sdio|NN bus|NN .|.
workaround	software|NN should|MD set|VB the|DT uhs_mode|JJ field|NN (|( bits|NNS [|VBP 1816|CD ]|NN of|IN the|DT cmd12_err_stat_host_ctrl_2|NN csr|NN )|) before|IN setting|VBG the|DT preset_value|JJ bit|NN to|TO reach|VB the|DT maximum|JJ transfer|NN rate|NN .|.
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|VBZ the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB an|DT lbr|NN record|NN
problem	a|DT redirection|NN of|IN the|DT rsm|NN instruction|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) record|NN that|WDT would|MD have|VB been|VBN generated|VBN by|IN a|DT non-redirected|JJ rsm|NN instruction|NN .|.
implication	the|DT lbr|JJ stack|NN may|MD be|VB missing|VBG a|DT record|NN when|WRB redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN is|VBZ used|VBN .|. The|DT LBR|NNP stack|NN will|MD still|RB properly|RB describe|VB the|DT code|NN flow|NN of|IN non-SMM|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD system|NN programming|VBG guide|JJ section|NN handling|VBG self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN the|DT ps|NN bit|NN (|( page|JJ size|NN bit|NN 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	some|DT performance|NN counter|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN clearing|VBG the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN and|CC two|CD or|CC more|JJR pmcs|NNS overflow|IN within|IN a|DT small|JJ window|NN of|IN time|NN and|CC pmi|NN is|VBZ requested|VBN ,|, then|RB subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|.
implication	on|IN a|DT pmi|NN ,|, subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN .|.
title	cs|NN limit|NN violations|NNS may|MD not|RB be|VB detected|VBN after|IN vm|NN entry|NN
problem	the|DT processor|NN may|MD fail|VB to|TO detect|VB a|DT cs|NN limit|NN violation|NN on|IN fetching|VBG the|DT first|JJ instruction|NN after|IN vm|JJ entry|NN if|IN the|DT first|JJ byte|NN of|IN that|DT instruction|NN is|VBZ outside|IN the|DT cs|JJ limit|NN but|CC the|DT last|JJ byte|NN of|IN the|DT instruction|NN is|VBZ inside|IN the|DT limit|NN .|.
implication	the|DT processor|NN may|MD erroneously|RB execute|VB an|DT instruction|NN that|WDT should|MD have|VB caused|VBN a|DT general|JJ protection|NN exception|NN .|.
workaround	when|WRB a|DT vmm|NN emulates|VBZ a|DT branch|NN instruction|NN it|PRP should|MD inject|VB a|DT general|JJ protection|NN exception|NN if|IN the|DT instructions|NNS target|NN eip|NN is|VBZ beyond|IN the|DT cs|JJ limit|NN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN which|WDT changes|VBZ cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN which|WDT caused|VBD the|DT pebs|JJ event|NN may|MD identify|VB the|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB a|DT fencing|NN or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB freeze_lbrs_on_pmi|JJ flag|NN (|( bit|IN 11|CD )|) in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN ,|, the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) stack|NN is|VBZ frozen|VBN on|IN a|DT hardware|NN pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN .|. when|WRB freeze_perfmon_on_pmi|JJ flag|NN (|( bit|IN 12|CD )|) in|IN ia32_debugctl|NN msr|NN is|VBZ set|VBN ,|, a|DT pmi|NN request|NN clears|VBZ each|DT of|IN the|DT enable|JJ fields|NNS of|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) to|TO disable|JJ counters|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_lbrs_on_pmi|NN and/or|NN freeze_perfmon_on_pmi|NN is|VBZ set|VBN in|IN ia32_debugctl|JJ msr|NN and|CC the|DT local|JJ apic|NN is|VBZ disabled|VBN or|CC the|DT pmi|JJ lvt|NN is|VBZ masked|VBN ,|, the|DT lbr|JJ stack|NN and/or|NN performance|NN counters|NNS freeze|VBP on|IN pmi|NN may|MD not|RB function|VB correctly|RB .|.
implication	performance|NN monitoring|NN software|NN may|MD not|RB function|VB properly|RB if|IN the|DT lbr|NN stack|NN and|CC performance|NN counters|NNS freeze|VBP on|IN pmi|NNS do|VBP not|RB operate|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ MSR|NNP .|. Intel|NNP has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	lpddr3|NN tinit0|JJ duration|NN may|MD be|VB longer|JJR than|IN specification|NN requirement|NN
problem	jedec|JJ standard|JJ jesd209-3|NN requires|VBZ a|DT maximum|JJ power|NN ramp|NN duration|NN tinit0|NN of|IN 20ms|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD not|RB comply|VB with|IN the|DT tinit0|JJ specification|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT functionality|NN or|CC performance|NN of|IN any|DT commercially|RB available|JJ lpddr3|NN parts|NNS .|. intel|NN has|VBZ obtained|VBN waivers|NNS from|IN vendors|NNS who|WP provide|VBP commonly|RB used|VBN lpddr3|NN dram|NN parts|NNS .|.
workaround	none|NN identified|VBN .|.
title	xhci|JJ usb2.0|JJ split-transactions|NNS error|NN counter|NN reset|NN issue|NN
problem	the|DT xhci|NNP controller|NN may|MD not|RB reset|VB its|PRP$ split|JJ transaction|NN error|NN counter|NN if|IN a|DT high-speed|JJ usb|JJ hub|NN propagates|VBZ a|DT mal-formed|JJ bit|NN from|IN a|DT low-speed|JJ or|CC full-speed|JJ usb|JJ device|NN exhibiting|VBG non-usb|JJ specification|NN compliant|JJ signal|JJ quality|NN .|.
implication	the|DT implication|NN is|VBZ device|JJ dependent|NN .|. full|JJ speed|NN and|CC low|JJ speed|NN devices|NNS behind|IN the|DT hub|NN may|MD be|VB re-enumerated|JJ and|CC may|MD cause|VB a|DT device|NN to|TO not|RB function|VB as|IN expected|VBN
workaround	software|NN driver|NN can|MD be|VB modified|VBN to|TO workaround|VB this|DT erratum|NN .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	soc|NN may|MD not|RB meet|VB pcie*|JJ clock|NN jitter|NN specification|NN
problem	the|DT socs|NN pcie|NN refclk|NN signals|NNS may|MD not|RB meet|VB pcie|JJ jitter|NN specifications|NNS when|WRB operating|VBG at|IN 5.0|CD gt/s|NN with|IN ssc|NN (|( spread|JJ spectrum|NN clocking|VBG )|) enabled|VBD .|.
implication	the|DT platform|NN may|MD not|RB meet|VB refclk|JJ jitter|NN specification|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	sata|NNS host|NN controller|NN does|VBZ not|RB pass|VB certain|JJ compliance|NN tests|NNS
problem	the|DT soc|NN sata|NN host|NN controller|NN oob|NN (|( out|IN of|IN band|NN )|) host|NN responses|NNS ,|, oob|JJ transmit|NN gap|NN ,|, and|CC oob|JJ transmit|NN burst|NN length|NN do|VBP not|RB pass|VB serial|JJ ata|JJ interoperability|NN program|NN revision|NN 1.4.3|CD ,|, unified|VBN test|NN document|NN version|NN 1.01|CD tests|NNS oob-03|JJ [|NNP a/b|NN ]|NN ,|, oob-05|JJ ,|, and|CC oob-06|JJ [|NNP a/b|NN ]|NN .|.
implication	intel|NN has|VBZ obtained|VBN a|DT waiver|NN for|IN these|DT tests|NNS .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	rtit|JJ trace|NN may|MD contain|VB fup.far|JJ packet|NN with|IN incorrect|JJ address|NN
problem	the|DT fup.far|NN (|( flow|JJ update|NN packet|NN for|IN far|RB transfer|NN )|) generated|VBN by|IN rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) on|IN a|DT far|RB transfer|NN instruction|NN should|MD contain|VB the|DT linear|JJ address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT next|JJ sequential|JJ instruction|NN after|IN the|DT far|RB transfer|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, far|RB transfer|NN instructions|NNS with|IN more|JJR than|IN 3|CD prefixes|NNS may|MD incorrectly|RB include|VB an|DT address|NN between|IN the|DT first|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN and|CC the|DT last|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN .|.
implication	the|DT rtit|NN trace|NN decoder|NN may|MD incorrectly|RB decode|VB the|DT trace|NN due|JJ to|TO an|DT incorrect|JJ address|NN in|IN the|DT fup|NN packet|NN .|.
workaround	the|DT rtit|NN trace|NN decoder|NN can|MD identify|VB a|DT fup.far|NN in|IN the|DT middle|NN of|IN a|DT far|RB transfer|NN instruction|NN and|CC treat|NN that|WDT fup.far|VBZ as|IN if|IN it|PRP was|VBD coming|VBG from|IN the|DT first|JJ byte|NN of|IN the|DT following|JJ sequential|JJ instruction|NN .|.
title	rtit|NN fup.buffovf|NN packet|NN may|MD be|VB incorrectly|RB followed|VBN by|IN a|DT tip|NN packet|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) suffers|VBZ an|DT internal|JJ buffer|NN overflow|NN ,|, packet|NN generation|NN stops|VBZ temporarily|RB ,|, after|IN which|WDT a|DT fup.buffovf|NN (|( flow|JJ update|NN packet|NN for|IN buffer|NN overflow|NN )|) is|VBZ sent|VBN to|TO indicate|VB the|DT lip|NN that|WDT follows|VBZ the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|. in|IN some|DT cases|NNS ,|, however|RB ,|, this|DT packet|NN will|MD be|VB immediately|RB followed|VBN by|IN a|DT fup.tip|NN (|( flow|JJ update|NN packet|NN for|IN target|NN ip|NN )|) which|WDT was|VBD generated|VBN by|IN a|DT branch|NN instruction|NN that|WDT executed|VBD during|IN the|DT overflow|NN .|. the|DT ip|JJ payload|NN of|IN this|DT fup.tip|NN will|MD be|VB the|DT lip|NN of|IN the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|.
implication	the|DT spurious|JJ fup.tip|NN packet|NN may|MD cause|VB the|DT rtit|NN trace|NN decoder|NN to|TO fail|VB .|.
workaround	the|DT rtit|NN trace|NN decoder|NN should|MD ignore|VB any|DT fup.tip|NN packet|NN that|WDT immediately|RB follows|VBZ a|DT fup.buffovf|NN whose|WP$ ip|NN matches|VBZ the|DT ip|JJ payload|NN of|IN the|DT fup.buffovf|NN .|.
title	rtit|NN cyc|NN packet|NN payload|NN values|NNS may|MD be|VB off|RP by|IN 1|CD cycle|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) is|VBZ enabled|VBN with|IN rtit_ctl.cyc_acc|NN msr|NN (|( 768h|CD )|) bit|NN 1|CD set|NN to|TO 1|CD ,|, all|DT cyc|NN (|( cycle|NN count|NN )|) packets|NNS have|VBP a|DT payload|NN value|NN that|WDT is|VBZ one|CD less|JJR than|IN the|DT number|NN of|IN cycles|NNS that|WDT have|VBP actually|RB passed|VBN .|. note|NN that|IN for|IN cyc|JJ packets|NNS with|IN a|DT payload|NN value|NN of|IN 0|CD ,|, the|DT correct|JJ value|NN may|MD be|VB 0|CD or|CC 1|CD .|.
implication	the|DT trace|NN decoder|NN will|MD produce|VB inaccurate|JJ performance|NN data|NNS when|WRB using|VBG cyc|JJ packets|NNS to|TO track|VB software|NN performance|NN .|.
workaround	as|IN a|DT partial|JJ workaround|NN ,|, the|DT trace|NN decoder|NN should|MD add|VB 1|CD to|TO the|DT payload|NN value|NN of|IN any|DT cyc|NN packet|NN with|IN a|DT non-zero|JJ payload|NN .|.
title	first|RB mtc|NN packet|NN after|IN rtit|NN enable|NN may|MD be|VB incorrect|JJ
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) is|VBZ enabled|VBN ,|, indicated|VBN by|IN triggeren|NNS in|IN bit|NN 2|CD of|IN the|DT rtit_status|NN msr|NN (|( 769h|CD )|) transitioning|VBG from|IN 0|CD to|TO 1|CD ,|, the|DT first|JJ mtc|NN (|( mini|JJ time|NN counter|NN )|) packet|NN may|MD be|VB sent|VBN at|IN the|DT wrong|JJ time|NN .|.
implication	the|DT rtit|NN trace|NN decoder|NN will|MD make|VB incorrect|JJ assumptions|NNS about|IN the|DT tsc|NN value|NN based|VBN on|IN an|DT asynchronous|JJ mtc|NN packet|NN .|.
workaround	the|DT rtit|NN trace|NN decoder|NN should|MD ignore|VB the|DT first|JJ mtc|NN that|WDT follows|VBZ trace|NN enabling|VBG .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	usb|JJ device|NN mode|NN may|MD not|RB be|VB functional|JJ when|WRB connected|VBN to|TO usb1.x|VB
problem	device|NN mode|NN may|MD not|RB be|VB functional|JJ when|WRB connected|VBN to|TO usb|VB 1.x|CD host|NN or|CC hub|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN in|IN device|NN mode|NN may|MD be|VB unable|JJ to|TO connect|VB to|TO usb|VB 1.x|CD host|NN or|CC hub|NN .|.
workaround	none|NN identified..|NN
title	multiple|JJ drivers|NNS that|WDT access|NN the|DT gpio|NN registers|NNS concurrently|RB may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT pcu|NN (|( platform|VB control|NN unit|NN )|) in|IN soc|NN may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS to|TO the|DT gpio|NN registers|NNS .|. due|JJ to|TO this|DT sighting|NN ,|, read|JJ instructions|NNS may|MD return|VB 0xffffffff|CD and|CC write|JJ instructions|NNS may|MD be|VB dropped|VBN .|.
implication	multiple|JJ drivers|NNS concurrently|RB accessing|VBG gpio|JJ registers|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT display|NN driver|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	power|NN rail|NN leakage|NN at|IN power|NN on|IN
problem	at|IN power|NN on|IN ,|, leakage|NN from|IN the|DT v1p05a|NN power|NN rail|NN to|TO the|DT v1p8a|NN power|NN rail|NN may|MD result|VB in|IN raising|VBG the|DT v1p8a|NN rail|NN to|TO about|IN 400mv|CD prior|JJ to|TO that|DT rail|NN being|VBG powered|VBN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN refclk|NN drivers|NNS remain|VBP enabled|JJ in|IN sx|JJ states|NNS
problem	in|IN sx|JJ states|NNS ,|, the|DT pcie|NN refclk|NN (|( clk_diff_n|JJ [|$ 0:3|CD ]|NNP )|) signals|NNS stay|VBP at|IN 1.05v|CD level|NN instead|RB of|IN shutting|VBG off|RP completely|RB .|.
implication	intel|NN has|VBZ observed|VBN a|DT worst|JJ case|NN leakage|NN of|IN about|IN 6mw|CD per|IN clock|NN pair|NN during|IN sx|JJ states|NNS for|IN each|DT connected|VBN pcie|NN device|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	sd|JJ card|NN /|NNP sdio|NN controller|NN preset_value|NN does|VBZ not|RB change|VB transfer|NN frequency|NN
problem	the|DT preset_value|NN (|( cmd12_err_stat_host_ctrl_2|JJ csr|NN at|IN bus|NN 0|CD ;|: device|NN 18|CD ;|: function|NN 0|CD ;|: mmio|NN offset|VBD 3ch|CD ,|, bit|RB 31|CD )|) does|VBZ not|RB change|VB the|DT sd|NN card/|NN sdio|NN bus|NN transfer|NN frequency|NN as|IN required|VBN by|IN the|DT sd|NN host|NN controller|NN standard|JJ specification|NN version|NN 3.0|CD .|.
implication	drivers|NNS that|WDT attempt|VBP to|TO utilize|VB preset_value|NN may|MD not|RB obtain|VB the|DT maximum|JJ transfer|NN rate|NN of|IN an|DT attached|JJ uhs|NN sd|JJ card|NN or|CC sdio|NN bus|NN .|.
workaround	software|NN should|MD set|VB the|DT uhs_mode|JJ field|NN (|( bits|NNS [|VBP 1816|CD ]|NN of|IN the|DT cmd12_err_stat_host_ctrl_2|NN csr|NN )|) before|IN setting|VBG the|DT preset_value|JJ bit|NN to|TO reach|VB the|DT maximum|JJ transfer|NN rate|NN .|.
title	incorrect|JJ detection|NN of|IN usb|JJ lfps|NN may|MD lead|VB to|TO usb|JJ 3.0|CD link|NN errors|NNS
problem	the|DT usb|JJ 3.0|CD host|NN controller|NN may|MD incorrectly|RB detect|VB lfps|NN (|( low|JJ frequency|NN periodic|JJ signal|NN )|) on|IN certain|JJ soc|NN parts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT usb|JJ 3.0|CD host|NN controller|NN may|MD not|RB enumerate|VB the|DT link|NN or|CC may|MD encounter|VB unrecoverable|JJ errors|NNS during|IN operation|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ high|JJ speed|NN links|NNS may|MD disconnect|VB when|WRB subject|JJ to|TO eft|VB events|NNS
problem	when|WRB subjected|VBN to|TO eft|VB (|( electric|JJ fast|RB transient|NN )|) events|NNS ,|, the|DT xhci|NN host|NN controller|NN usb|NN When|WRB subjected|VBN to|TO EFT|NNP (|( Electric|NNP Fast|NNP Transient|NNP )|) events|NNS ,|, the|DT xHCI|NN host|NN controller|NN USB|NNP
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT usb|JJ high|JJ speed|NN device|NN may|MD be|VB falsely|RB disconnected|VBN .|.
workaround	none|NN identified|VBN .|.
title	xhci|JJ usb|JJ controller|NN may|MD not|RB resume|VB after|IN s3|JJ exit|NN problem|NN
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lpc|NN serr|NN generation|NN can|MD not|RB be|VB independently|RB disabled|JJ
problem	lpc|JJ serr|JJ #|# events|NNS are|VBP incorrectly|RB propagated|VBN to|TO trigger|VB the|DT nmi|NN interrupt|NN when|WRB the|DT see|NN field|NN of|IN the|DT pcie_reg_command|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 4h|CD )|) is|VBZ cleared|VBN .|. this|DT erratum|VBZ only|RB affects|VBZ systems|NNS with|IN attached|JJ lpc|NN devices|NNS that|WDT signal|VBP serr|JJ #|# events|NNS .|.
implication	serr|NN for|IN lpc|NN can|MD not|RB be|VB disabled|VBN using|VBG pcie_reg_command|NN see|VBP bit|NN .|. serr|JJ #|# is|VBZ used|VBN on|IN the|DT lpc|NN bus|NN to|TO carry|VB the|DT legacy|NN isa|JJ iochk|RB #|# parity|NN error|NN indication|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD clear|VB nsc|JJ (|( nmi|JJ status|NN and|CC control|NN )|) msr|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 61h|CD )|) sne|NN field|NN to|TO disable|JJ serr|NN for|IN both|DT nmi|JJ and|CC lpc|NN .|.
title	some|DT rtit|JJ packets|NNS following|VBG psb|NN may|MD be|VB sent|VBN out|IN of|IN order|NN or|CC dropped|VBD
problem	when|WRB a|DT complex|JJ micro-architectural|JJ condition|NN occurs|VBZ concurrently|RB with|IN the|DT generation|NN of|IN a|DT rtit|NN (|( real-time|JJ instruction|NN trace|NN )|) psb|NN (|( packet|NN stream|RB boundary|JJ )|) packet|NN ,|, the|DT packets|NNS that|WDT immediately|RB follow|VBP the|DT psb|NN could|MD precede|VB or|CC overwrite|VB some|DT older|JJR packets|NNS .|. this|DT erratum|NN applies|VBZ to|TO no|DT more|JJR than|IN 21|CD packets|NNS immediately|RB following|VBG the|DT psb|NN .|.
implication	the|DT rtit|NN packet|NN output|NN immediately|RB following|VBG a|DT psb|NN may|MD not|RB accurately|RB reflect|JJ software|NN behavior|NN ,|, and|CC may|MD result|VB in|IN an|DT rtit|NN decoder|NN error|NN .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD hang|VB when|WRB ddr|JJ dynamic|JJ self-refresh|JJ is|VBZ enabled|VBN
problem	the|DT system|NN may|MD hang|VB when|WRB ddr|JJ dynamic|JJ self-refresh|JJ is|VBZ enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN hangs|VBZ .|. a|DT cold|JJ reset|NN is|VBZ required|VBN to|TO recover|VB the|DT system|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb3|JJ phy|NN may|MD become|VB unreliable|JJ on|IN certain|JJ soc|NN parts|NNS
problem	when|WRB the|DT system|NN enters|VBZ s0i3|JJ sleep|JJ state|NN ,|, the|DT contents|NNS of|IN usb3|JJ phy|NN configuration|NN registers|NNS may|MD change|VB sometimes|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT usb3|JJ device|NN connected|VBN to|TO the|DT port|NN may|MD not|RB be|VB detected|VBN or|CC the|DT port|NN may|MD downgrade|VB to|TO usb2|VB speed|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	system|NN may|MD experience|VB inability|NN to|TO boot|NN or|CC may|MD cease|VB operation|NN
problem	under|IN certain|JJ conditions|NNS where|WRB activity|NN is|VBZ high|JJ for|IN several|JJ years|NNS the|DT lpc|NN ,|, rtc|NN and|CC sd|JJ card|NN may|MD stop|VB functioning|NN in|IN the|DT outer|NN years|NNS of|IN use|NN .|.
implication	lpc|NN and|CC rtc|VB circuitry|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB operation|NN to|TO cease|VB or|CC inability|NN to|TO boot|NN .|. sd|VB card|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB sd|NN cards|NNS to|TO be|VB unrecognized|VBN .|. intel|NN has|VBZ only|RB observed|VBN this|DT behavior|NN in|IN simulation|NN .|. designs|NNS that|WDT implement|VBP the|DT lpc|JJ interface|NN at|IN the|DT 1.8v|CD signal|JJ voltage|NN are|VBP not|RB affected|VBN by|IN the|DT lpc|JJ part|NN of|IN this|DT erratum|NN .|.
workaround	firmware|NN code|NN changes|NNS for|IN lpc|NN and|CC rtc|NN circuitry|NN and|CC mitigations|NNS for|IN sd|JJ card|NN circuitry|NN have|VBP been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN for|IN this|DT erratum|NN .|.
title	xhci|NN host|NN controller|NN reset|NN may|MD lead|VB to|TO system|NN hang|NN
problem	an|DT access|NN to|TO xhci|VB configuration|NN space|NN within|IN 1ms|CD of|IN setting|VBG the|DT xhci|NN hcrst|NN (|( host|JJ controller|NN reset|NN )|) bit|NN of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar|UH ,|, offset|VBD 80h|CD ,|, bit|NN [|JJ 1|CD ]|NN )|) or|CC a|DT second|JJ setting|NN of|IN the|DT hcrst|JJ bit|NN within|IN 120ms|CD may|MD cause|VB the|DT xhci|NN host|NN controller|NN to|TO fail|VB to|TO respond|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	software|NN must|MD not|RB access|NN xhci|JJ configuration|NN space|NN within|IN 1ms|CD or|CC set|VBN hcrst|JJ bit|NN within|IN 120ms|CD of|IN setting|VBG the|DT hcrst|JJ bit|NN .|.
title	processor|NN may|MD not|RB wake|VB from|IN c6|NN or|CC deeper|JJR sleep|NN state|NN
problem	the|DT processor|NN may|MD not|RB wake|VB after|IN a|DT sleep|JJ state|NN entered|VBD with|IN mwait|JJ target|NN c-state|NN of|IN c6|NN and|CC sub|JJ c-state|NN of|IN 2|CD or|CC a|DT target|NN c-state|NN deeper|NN than|IN c6|NN is|VBZ requested|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. statusfor|VB the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	cr0|NN
problem	if|IN cr0.cd=1|VBN ,|, the|DT mtrrs|NN and|CC pat|NN should|MD be|VB ignored|VBN and|CC the|DT uc|JJ memory|NN type|NN should|MD be|VB used|VBN for|IN all|DT memory|NN accesses|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN in|IN vmx|NN operation|NN will|MD operate|VB as|IN if|IN cr0.cd=0|NN even|RB if|IN that|DT bit|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN may|MD not|RB function|VB properly|RB in|IN vmx|JJ operation|NN .|.
workaround	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN should|MD not|RB be|VB executed|VBN in|IN vmx|JJ root|NN operation|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	processor|NN may|MD fail|VB to|TO acknowledge|VB a|DT tlp|NN request|NN
problem	when|WRB a|DT pcie|NN root|NN ports|NNS receiver|NN is|VBZ in|IN receiver|NN l0s|NN power|NN state|NN and|CC the|DT port|NN initiates|VBZ a|DT recovery|NN event|NN ,|, it|PRP will|MD issue|VB training|VBG sets|NNS to|TO the|DT link|NN partner|NN .|. the|DT link|NN partner|NN will|MD respond|VB by|IN initiating|VBG an|DT l0s|JJ exit|NN sequence|NN .|. prior|JJ to|TO transmitting|VBG its|PRP$ own|JJ training|NN sets|NNS ,|, the|DT link|NN partner|NN may|MD transmit|VB a|DT tlp|NN (|( transaction|NN layer|NN packet|NN )|) request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT root|NN port|NN may|MD not|RB acknowledge|VB the|DT tlp|NN request|NN .|.
implication	after|IN completing|VBG the|DT recovery|NN event|NN ,|, the|DT pcie|NN link|NN partner|NN will|MD replay|VB the|DT tlp|NN request|NN .|. the|DT link|NN partner|NN may|MD set|VB a|DT correctable|JJ error|NN status|NN bit|NN ,|, which|WDT has|VBZ no|DT functional|JJ effect|NN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	pcie*|JJ root-port|NN initiated|VBD compliance|NN state|NN transmitter|NN equalization|NN settings|NNS may|MD be|VB incorrect|JJ
problem	if|IN the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB pcie|JJ polling.compliance|NN at|IN 5.0|CD gt/s|NN or|CC 8.0|CD gt/s|NN transfer|NN rates|NNS ,|, it|PRP should|MD use|VB the|DT link|NN control|NN 2|CD compliance|NN preset/de-emphasis|JJ field|NN (|( bits|NNS [|VBP 15:12|CD ]|NN )|) to|TO determine|VB the|DT correct|JJ de-emphasis|JJ level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB polling.compliance|NN from|IN 2.5|CD gt/s|NNS transfer|NN rate|NN ,|, it|PRP retains|VBZ 2.5|CD gt/s|JJ de-emphasis|NN values|NNS .|.
implication	the|DT processor|NN may|MD operate|VB in|IN polling.compliance|NN mode|NN with|IN an|DT incorrect|JJ transmitter|NN de-emphasis|NN level|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD incorrectly|RB log|VB errors|NNS on|IN transition|NN to|TO rxl0s|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT link|NN partner|NN transitions|NNS to|TO rxl0s|VB state|NN within|IN 20|CD ns|NNS of|IN entering|VBG l0|JJ state|NN ,|, the|DT pcie|NN controller|NN may|MD incorrectly|RB log|VB an|DT error|NN in|IN correctable|JJ error|NN status.receiver|NN error|NN status|NN field|NN (|( bus|JJ 0|CD ,|, device|NN 2|CD ,|, function|NN 0|CD ,|, 1|CD ,|, 2|CD and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 1d0h|CD ,|, bit|RB 0|CD )|) .|.
implication	correctable|JJ receiver|NN errors|NNS may|MD be|VB incorrectly|RB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	unused|JJ pcie*|NN lanes|NNS may|MD report|VB correctable|JJ errors|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, during|IN pcie*|NN link|VBP down|IN configuration|NN ,|, unused|JJ lanes|NNS may|MD report|VB a|DT correctable|JJ error|NN detected|VBN in|IN bus|NN 0|CD ,|, device|NN 1|CD ,|, function|NN 0-2|NN ,|, and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 158h|CD ,|, bit|RB 0|CD .|.
implication	correctable|JJ errors|NNS may|MD be|VB reported|VBN by|IN a|DT pcie|NN controller|NN for|IN unused|JJ lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	pcie|JJ root|NN port|NN may|MD not|RB initiate|VB link|NN speed|NN change|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ the|DT upstream|JJ component|NN to|TO maintain|VB the|DT pcie|NN link|NN at|IN the|DT target|NN link|VBP speed|NN or|CC the|DT highest|JJS speed|NN supported|VBN by|IN both|DT components|NNS on|IN the|DT link|NN ,|, whichever|WP is|VBZ lower|JJR .|. pcie|JJ root|NN port|NN will|MD not|RB initiate|VB the|DT link|NN speed|NN change|NN without|IN being|VBG triggered|VBN by|IN the|DT software|NN when|WRB the|DT root|NN port|NN maximum|NN link|VBP speed|NN is|VBZ configured|VBN to|TO be|VB 5.0|CD gt/s|NN .|. system|NN bios|NNS will|MD trigger|VB the|DT link|NN speed|NN change|NN under|IN normal|JJ boot|NN scenarios|NNS .|. however|RB ,|, bios|NNS is|VBZ not|RB involved|VBN in|IN some|DT scenarios|NNS such|JJ as|IN link|JJ disable/re-|JJ enable|NN or|CC secondary|JJ bus|NN reset|NN and|CC therefore|VB the|DT speed|NN change|NN may|MD not|RB occur|VB unless|IN initiated|VBN by|IN the|DT downstream|NN component|NN .|. this|DT erratum|NN does|VBZ not|RB affect|VB the|DT ability|NN of|IN the|DT downstream|NN component|NN to|TO initiate|VB a|DT link|NN speed|NN change|NN .|. all|DT known|VBN 5.0gb/s-capable|JJ pcie|NN downstream|NN components|NNS have|VBP been|VBN observed|VBN to|TO initiate|VB the|DT link|NN speed|NN change|NN without|IN relying|VBG on|IN the|DT root|NN port|NN to|TO do|VB so|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN root|NN port|NN may|MD not|RB initiate|VB a|DT link|NN speed|NN change|NN during|IN some|DT hardware|JJ scenarios|NNS causing|VBG the|DT pcie|NN link|NN to|TO operate|VB at|IN a|DT lower|JJR than|IN expected|VBN speed|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	vex|NN
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	pcie*|JJ atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD cause|VB starvation|NN
problem	on|IN a|DT processor|NN pcie|NN controller|NN configuration|NN in|IN which|WDT two|CD or|CC more|JJR controllers|NNS receive|VBP concurrent|JJ atomic|JJ transactions|NNS ,|, a|DT pcie|JJ controller|NN may|MD experience|VB starvation|NN which|WDT eventually|RB can|MD lead|VB to|TO a|DT completion|NN timeout|NN .|.
implication	atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD lead|VB to|TO a|DT completion|NN timeout|NN .|. atomic|JJ transactions|NNS from|IN only|RB one|CD controller|NN will|MD not|RB be|VB affected|VBN by|IN this|DT erratum|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ device|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN dl_init|NN state|NN causing|VBG certain|JJ pcie|JJ devices|NNS to|TO fail|VB to|TO train|VB
problem	the|DT pcie|NN controller|NN supports|NNS hardware|VBP autonomous|JJ speed|NN change|NN capabilities|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN the|DT dl_init|NN state|NN which|WDT may|MD prevent|VB link|NN training|NN for|IN certain|JJ pcie|JJ devices|NNS .|.
implication	certain|JJ pcie|JJ devices|NNS may|MD fail|VB to|TO complete|VB dl_init|NN causing|VBG the|DT pcie|NN link|NN to|TO fail|VB to|TO train|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ vt-d|JJ interrupts|NNS may|MD occur|VB when|WRB the|DT pfo|NN bit|NN is|VBZ set|VBN
problem	when|WRB the|DT pfo|NN (|( primary|JJ fault|NN overflow|NN )|) field|NN (|( bit|JJ [|JJ 0|CD ]|NN in|IN the|DT vt-d|JJ fsts|NNS [|VBP fault|NN status|NN ]|NNP register|NN )|) is|VBZ set|VBN to|TO 1|CD ,|, further|JJ faults|NNS should|MD not|RB generate|VB an|DT interrupt|NN .|. due|JJ to|TO this|DT erratum|NN ,|, further|JJ interrupts|NNS may|MD still|RB occur|VB .|.
implication	unexpected|JJ invalidation|NN queue|NN error|NN interrupts|NNS may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD be|VB written|VBN to|TO handle|VB spurious|JJ vt-d|JJ fault|NN interrupts|NNS .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
implication	ia32_mc2_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN uncorrectable|JJ internal|JJ parity|NN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN events|NNS other_assists|VBZ other_assists.sse_to_avx|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN (|( event|NN c1h|NN ;|: umask|JJ 08h|CD )|) and|CC other_assists.sse_to_avx|$ (|( event|NN c1h|NN ;|: umask|JJ 10h|CD )|) incorrectly|RB increment|JJ and|CC over|RB count|NN when|WRB an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) abort|NN occurs|VBZ .|.
implication	the|DT performance|NN monirtor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN event|NN dsb2mite_switches|NNS count|NN
problem	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN (|( event|NN abh|NN ;|: umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN dsb|NN (|( decode|JJ stream|NN buffer|NN )|) to|TO mite|VB (|( macro|JJ instruction|NN translation|NN engine|NN )|) switches|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dsb2mite_switches.count|NN event|NN will|MD count|VB speculative|JJ switches|NNS and|CC cause|VB the|DT count|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	timed|VBN mwait|NN may|MD use|VB deadline|NN of|IN a|DT previous|JJ execution|NN
problem	a|DT timed|JJ mwait|NN instruction|NN specifies|VBZ a|DT tsc|JJ deadline|NN for|IN execution|NN resumption|NN .|. if|IN a|DT wake|NN event|NN causes|VBZ execution|NN to|TO resume|VB before|IN the|DT deadline|NN is|VBZ reached|VBN ,|, a|DT subsequent|JJ timed|JJ mwait|NN instruction|NN may|MD incorrectly|RB use|VB the|DT deadline|NN of|IN the|DT previous|JJ timed|VBD mwait|NN when|WRB that|DT previous|JJ deadline|NN is|VBZ earlier|JJR than|IN the|DT new|JJ one|CD .|.
implication	a|DT timed|JJ mwait|NN may|MD end|VB earlier|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9|CD any|DT vmcs|NN encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9|CD write|NN all|DT vmcs|VBP fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	locked|VBN load|JJ performance|NN monitoring|NN events|NNS may|MD under|IN count|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency|NN (|( event|NN cdh|NN ;|: umask|JJ 01h|CD )|) ,|, mem_load_retired.l2_hit|FW (|( event|NN d1h|NN ;|: umask|JJ 02h|CD )|) ,|, and|CC mem_uops_retired.locked|VBD (|( event|NN doh|NN ;|: umask|JJ 20h|CD )|) should|MD count|VB the|DT number|NN of|IN locked|JJ loads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD under|IN count|NN for|IN locked|JJ transactions|NNS that|WDT hit|VBD the|DT l2|NN cache|NN .|.
implication	the|DT above|JJ event|NN count|NN will|MD under|IN count|NN on|IN locked|JJ loads|NNS hitting|VBG the|DT l2|NN cache|NN .|.
workaround	none|NN identified|VBN .|.
title	transactional|JJ abort|NN may|MD produce|VB an|DT incorrect|JJ branch|NN record|NN
problem	if|IN an|DT intel|NN tsx|NN transactional|JJ abort|NN event|NN occurs|VBZ during|IN a|DT string|NN instruction|NN ,|, the|DT from-|JJ ip|NN in|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) is|VBZ not|RB correctly|RB reported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|JJ from-ip|NN on|IN the|DT lbr|JJ stack|NN may|MD be|VB observed|VBN .|.
workaround	none|NN identified|VBN .|.
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4gb|CD boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	pmi|NN may|MD be|VB signaled|VBN more|JJR than|IN once|RB for|IN performance|NN monitor|NN counter|NN overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) may|MD be|VB repeatedly|RB issued|VBN until|IN the|DT counter|NN overflow|JJ bit|NN is|VBZ cleared|VBN in|IN the|DT overflowing|NN counter|NN .|.
implication	multiple|JJ pmis|NN may|MD be|VB received|VBN when|WRB a|DT performance|NN monitor|NN counter|NN overflows|NNS .|.
workaround	none|NN identified|VBN .|. if|IN the|DT pmi|NN is|VBZ programmed|VBN to|TO generate|VB an|DT nmi|NN ,|, software|NN may|MD delay|VB the|DT eoi|NN (|( end-of-|JJ interrupt|NN )|) register|NN write|NN for|IN the|DT interrupt|NN until|IN after|IN the|DT overflow|JJ indications|NNS have|VBP been|VBN cleared|VBN .|.
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	intel|NN turbo|NN boost|NN technology|NN may|MD be|VB incorrectly|RB reported|VBN as|IN
problem	mobile|JJ intel|NN pentium|NN processors|NNS and|CC mobile|JJ intel|NN celeron|NN processors|NNS celeron|VBP processors|NNS may|MD incorrectly|RB report|VB support|NN for|IN intel|NN turbo|NN boost|NN technology|NN via|IN cpuid.06h.eax|JJ bit|NN 1|CD .|.
implication	the|DT cpuid|JJ instruction|NN may|MD report|VB turbo|VB boost|RB technology|NN as|IN supported|VBN even|RB though|IN the|DT processor|NN does|VBZ not|RB permit|VB operation|NN above|IN the|DT maximum|JJ non-turbo|JJ frequency|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT sample/preload|NN jtag|NN command|NN does|VBZ not|RB sample|VB the|DT display|NN transmit|NN signals|NNS
problem	the|DT display|NN transmit|NN signals|NNS are|VBP not|RB correctly|RB sampled|VBN by|IN the|DT sample/preload|NN jtag|NN command|NN ,|, violating|VBG the|DT boundary|JJ scan|JJ specification|NN (|( ieee|JJ 1149.1|CD )|) .|.
implication	the|DT sample/preload|NN command|NN can|MD not|RB be|VB used|VBN to|TO sample|VB display|NN transmit|NN signals|NNS .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual|JJ machine|NN monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	for|IN the|DT steppings|NNS affected|VBD ,|, see|VB the|DT summary|JJ table|NN of|IN changes|NNS .|. chap|NN counter|NN values|NNS may|MD be|VB cleared|VBN after|IN package|NN c7|NN or|CC deeper|JJR c-state|NN
problem	the|DT chap|NN (|( chipset|VBN hardware|NN architecture|NN performance|NN )|) counters|NNS which|WDT do|VBP not|RB have|VB a|DT ``|`` start|NN ''|'' opcode|JJ present|NN in|IN the|DT cmd|NN register|NN will|MD not|RB be|VB preserved|VBN across|IN a|DT package|NN c7|NN or|CC deeper|JJR c-state|NN .|.
implication	chap|NN counter|NN data|NNS is|VBZ not|RB saved/restored|VBN after|IN package|NN c7|NN or|CC deeper|JJR c-state|NN causing|VBG counts|NNS to|TO be|VB lost|VBN ;|: actions|NNS based|VBN on|IN those|DT counts|NNS may|MD not|RB occur|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	opcode|NN bytes|VBZ f3|RB 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NNS even|RB when|WRB tzcnt|NN not|RB enumerated|VBN by|IN cpuid|NN
problem	if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD then|RB opcode|VB bytes|NNS f3|VBP 0f|CD bc|NN should|MD be|VB interpreted|VBN as|IN tzcnt|JJ otherwise|IN they|PRP will|MD be|VB interpreted|VBN as|IN rep|NN bsf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, opcode|NN bytes|NNS f3|VBP 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NN even|RB if|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 0|CD .|.
implication	software|NN that|WDT expects|VBZ rep|JJ prefix|NN before|IN a|DT bsf|NN instruction|NN to|TO be|VB ignored|VBN may|MD not|RB operate|VB correctly|RB since|IN there|EX are|VBP cases|NNS in|IN which|WDT bsf|NN and|CC tzcnt|NN differ|NN with|IN regard|NN to|TO the|DT flags|NNS that|WDT are|VBP set|VBN and|CC how|WRB the|DT destination|NN operand|NN is|VBZ established|VBN .|.
workaround	software|NN should|MD use|VB the|DT opcode|NN bytes|VBZ f3|RB 0f|CD bc|NNS only|RB if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|NN )|)
title	back|RB to|TO back|VB updates|NNS of|IN the|DT vt-d|JJ root|NN table|JJ pointer|NN may|MD lead|VB to|TO an|DT unexpected|JJ dma|NN remapping|VBG fault|NN
problem	a|DT vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) root|NN table|JJ pointer|NN update|NN that|WDT completes|VBZ followed|VBN by|IN a|DT second|JJ root|NN table|NN pointer|NN update|NN that|WDT also|RB completes|VBZ ,|, without|IN performing|VBG a|DT global|JJ invalidation|NN of|IN either|CC the|DT context-cache|NN or|CC the|DT iotlb|NN between|IN the|DT two|CD updates|NNS ,|, may|MD lead|VB to|TO an|DT unexpected|JJ dma|NN remapping|VBG fault|NN .|. july|NN 2017|CD 5th|JJ generation|NN intel|NN core|NN and|CC m-|NN processor|NN families|NNS ,|, mobile|JJ intel|NN pentium|NN and|CC celeron|NN processor|NN families|NNS 27|CD
implication	back|RB to|TO back|VB root|NN table|NN pointer|NN updates|NNS may|MD cause|VB an|DT unexpected|JJ dma|NN remapping|VBG fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN must|MD not|RB perform|VB a|DT second|JJ root|NN table|NN pointer|NN update|NN before|IN doing|VBG a|DT global|JJ invalidation|NN of|IN either|CC the|DT context-cache|NN or|CC the|DT iotlb|NN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peer|NN io|NN device|NN writes|VBZ to|TO the|DT gmadr|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	the|DT system|NN may|MD hang|VB when|WRB a|DT peer|NN io|NN device|NN uses|VBZ the|DT peer|NN aperture|NN to|TO directly|RB write|VB into|IN the|DT gmadr|NN (|( graphics|JJ memory|NN address|NN range|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN (|( bit|RB 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN packet|NN generation|NN may|MD stop|VB sooner|JJR than|IN expected|VBN
problem	setting|VBG the|DT stop|JJ bit|NN (|( bit|IN 4|CD )|) in|IN a|DT table|NN of|IN physical|JJ addresses|NNS entry|NN directs|VBZ the|DT processor|NN to|TO stop|VB intel|NN pt|NN (|( processor|JJ trace|NN )|) packet|NN generation|NN when|WRB the|DT associated|VBN output|NN region|NN is|VBZ filled|VBN .|. the|DT processor|NN indicates|VBZ this|DT has|VBZ occurred|VBN by|IN setting|VBG the|DT stopped|JJ bit|NN (|( bit|IN 5|CD )|) of|IN ia32_rtit_status|NN msr|NN (|( 571h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, packet|NN generation|NN may|MD stop|VB earlier|JJR than|IN expected|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT outputoffset|JJ field|NN [|VBD 62|CD ia32_rtit_output_mask_ptrs|NN msr|NN (|( 561h|CD )|) holds|VBZ a|DT value|NN that|WDT is|VBZ less|JJR than|IN the|DT size|NN of|IN the|DT output|NN region|NN which|WDT triggered|VBD the|DT stop|JJ condition|NN ;|: intel|NN pt|NN analysis|NN software|NN should|MD not|RB attempt|VB to|TO decode|VB packet|NN data|NNS bytes|VBZ beyond|IN the|DT outputoffset|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	reading|VBG the|DT memory|NN destination|NN of|IN an|DT instruction|NN that|WDT begins|VBZ an|DT hle|JJ transaction|NN may|MD return|VB the|DT original|JJ value|NN
problem	an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) transactional|JJ region|NN begins|VBZ with|IN an|DT instruction|NN with|IN the|DT xacquire|NN prefix|NN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|VBZ from|IN within|IN the|DT transactional|JJ region|NN of|IN the|DT memory|NN destination|NN of|IN that|DT instruction|NN may|MD return|VB the|DT value|NN that|WDT was|VBD in|IN memory|NN before|IN the|DT transactional|JJ region|NN began|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c7|NNS entry|NN may|MD cause|VB display|NN artifact|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, package|NN c7|JJ entry|NN may|MD exceed|VB published|VBN latencies|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP is|VBZ possible|JJ that|IN isochronous|JJ requirements|NNS may|MD not|RB be|VB met|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO affect|VB isochronous|JJ elements|NNS other|JJ than|IN display|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN tsx|NN instructions|NNS not|RB available|JJ
problem	intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS are|VBP not|RB supported|VBN and|CC not|RB reported|VBN by|IN cpuid|NN .|.
implication	the|DT intel|NN tsx|NN feature|NN is|VBZ not|RB available|JJ .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT mc0_status|NN register|NN with|IN the|DT valid|JJ (|( bit|VB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN (|( bit|IN 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN event|NN instr_retired|VBD redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN feature|NN pdir|NN (|( precise|JJ distribution|NN of|IN instructions|NNS retired|VBN )|) for|IN instr_retired.all|NN (|( event|NN c0h|NN ;|: umask|JJ 01h|CD )|) will|MD generate|VB redundant|JJ pebs|NN (|( precise|JJ event|NN based|VBN sample|NN )|) records|NNS for|IN a|DT counter|NN overflow|NN .|. this|DT can|MD occur|VB if|IN the|DT lower|JJR 6|CD bits|NNS of|IN the|DT performance|NN monitoring|NN counter|NN are|VBP not|RB initialized|VBN or|CC reset|VBN to|TO 0|CD ,|, in|IN the|DT pebs|NN counter|NN reset|VBD field|NN of|IN the|DT ds|NN buffer|NN management|NN area|NN .|.
implication	the|DT performance|NN monitor|NN feature|NN pdir|NN ,|, may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN .|.
workaround	initialize|NN or|CC reset|VB the|DT counters|NNS such|JJ that|IN lower|JJR 6|CD bits|NNS are|VBP 0|CD .|.
title	concurrent|NN core|NN and|CC graphics|NNS operation|NN at|IN turbo|JJ ratios|NNS may|MD lead|VB to|TO system|NN hang|NN
problem	workloads|NNS that|WDT attempt|VBP concurrent|JJ operation|NN of|IN cores|NNS and|CC graphics|NNS in|IN their|PRP$ respective|JJ turbo|NN ranges|VBZ ,|, under|IN certain|JJ conditions|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	concurrent|NN core|NN and|CC graphics|NNS operation|NN may|MD hang|VB the|DT system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN may|MD hang|VB on|IN first|JJ package|NN c6|NN or|CC deeper|JJR c-state|NN
problem	under|IN certain|JJ conditions|NNS following|VBG a|DT cold|JJ boot|NN ,|, exiting|VBG the|DT first|JJ package|NN c6|NN or|CC deeper|JJR c-|NN state|NN may|MD hang|VB the|DT system|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB exiting|VBG a|DT package|NN c6|NN or|CC deeper|JJR c-state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	svm|NN doorbells|NNS are|VBP not|RB correctly|RB preserved|VBN across|IN package|NN c-states|NNS
problem	svm|NN (|( shared|VBN virtual|JJ memory|NN )|) doorbell|NN registers|NNS are|VBP incorrectly|RB preserved|VBN across|IN package|NN c-states|NNS (|( c7|NN and|CC deeper|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN that|WDT uses|VBZ svm|NN may|MD experience|VB unreliable|JJ behavior|NN from|IN the|DT graphics|NNS device|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	using|VBG the|DT fivr|NN spread|NN spectrum|NN control|NN mailbox|NN may|MD not|RB produce|VB the|DT requested|JJ range|NN
problem	values|NNS programmed|VBD into|IN the|DT fivr|NN ssc|NN (|( fully|RB integrated|VBN voltage|NN regulator|NN spread|NN spectrum|VB control|NN )|) mailbox|NN may|MD not|RB result|VB in|IN the|DT expected|VBN spread|NN spectrum|NN range|NN .|.
implication	the|DT actual|JJ fivr|NN spread|NN spectrum|NN range|NN may|MD not|RB be|VB the|DT same|JJ as|IN the|DT programmed|JJ values|NNS affecting|VBG the|DT usefulness|NN of|IN fivr|JJ ssc|NN mailbox|NN as|IN a|DT means|NN to|TO reduce|VB emi|NN (|( electromagnetic|JJ interference|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) mode|NN are|VBP not|RB generated|VBN as|IN expected|VBN
problem	the|DT intel|NN pt|NN mode.exec|NN (|( mode|JJ packet|NN execution|NN mode|NNP leaf|NN )|) ,|, pip|FW (|( paging|VBG information|NN packet|NN )|) ,|, and|CC cbr|NN (|( core|NN :|: bus|NN ratio|NN )|) packets|NNS are|VBP generated|VBN at|IN the|DT following|VBG psb+|NN (|( packet|NN stream|RB boundary|JJ )|) event|NN rather|RB than|IN at|IN the|DT time|NN of|IN the|DT originating|VBG event|NN as|IN expected|VBN .|.
implication	the|DT decoder|NN may|MD not|RB be|VB able|JJ to|TO properly|RB disassemble|JJ portions|NNS of|IN the|DT binary|NN or|CC interpret|JJ portions|NNS of|IN the|DT trace|NN because|IN many|JJ packets|NNS may|MD be|VB generated|VBN between|IN the|DT mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ events|NNS and|CC the|DT following|JJ psb+|NN event|NN .|.
workaround	the|DT processor|NN inserts|VBZ these|DT packets|NNS as|IN status|NN packets|NNS in|IN the|DT psb+|NN block|NN .|. the|DT decoder|NN may|MD have|VB to|TO skip|VB forward|RB to|TO the|DT next|JJ psb+|NN block|NN in|IN the|DT trace|NN to|TO obtain|VB the|DT proper|JJ updated|JJ information|NN to|TO continue|VB decoding|VBG .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	general-purpose|JJ performance|NN counters|NNS may|MD be|VB inaccurate|JJ with|IN any|DT thread|NN
problem	the|DT ia32_pmcx|NN msr|NN (|( c1h|JJ -|: c8h|NN )|) general-purpose|JJ performance|NN counters|NNS may|MD report|VB inaccurate|NN counts|NNS when|WRB the|DT associated|VBN event|NN selection|NN ia32_perfevtselx|NN msrs|NN (|( 186h|CD -|: 18dh|CD )|) anythread|NN field|NN (|( bit|RB 21|CD )|) is|VBZ set|VBN and|CC either|CC the|DT os|JJ field|NN (|( bit|RB 17|CD )|) or|CC usr|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ set|VBN (|( but|CC not|RB both|DT set|VBN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_pmcx|NN counters|NNS may|MD be|VB inaccurate|JJ .|.
workaround	none|NN identified|VBD
title	glitches|NNS on|IN internal|JJ voltage|NN planes|NNS during|IN package|NN c9/c10|JJ exit|NN may|MD cause|VB a|DT system|NN hang|NN
problem	internally|RB generated|VBN processor|NN voltage|NN planes|NNS may|MD exhibit|VB unexpected|JJ voltage|NN glitches|NNS during|IN a|DT package|NN c9/c10|NN exit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
workaround	if|IN software|NN enables|VBZ intel|NN pt|NN in|IN system-management|JJ mode|NN ,|, it|PRP should|MD disable|VB intel|NN pt|NN before|IN executing|VBG rsm|NN .|.
title	intel|NN processor|NN trace|NN pip|NN may|MD be|VB unexpectedly|RB generated|JJ
problem	when|WRB intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) is|VBZ enabled|VBN ,|, psb+|FW (|( packet|NN stream|RB boundary|JJ )|) packets|NNS may|MD include|VB a|DT pip|NN (|( paging|VBG information|NN packet|NN )|) even|RB though|IN the|DT os|JJ field|NN (|( bit|RB 2|CD )|) of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) is|VBZ 0|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, user-mode|JJ tracing|NN (|( indicated|VBN by|IN ia32_rtit_ctl.os|NN =|NNP 0|CD )|) may|MD include|VB cr3|JJ address|JJ information|NN .|. this|DT may|MD be|VB an|DT undesirable|JJ leakage|NN of|IN kernel|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	a|DT #|# ve|NN may|MD not|RB invalidate|VB cached|JJ translation|NN information|NN
problem	an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN that|WDT causes|VBZ a|DT #|# ve|NN (|( virtualization|JJ exception|NN )|) may|MD not|RB invalidate|VB the|DT guest-physical|JJ mappings|NNS that|WDT were|VBD used|VBN to|TO translate|VB the|DT guest-physical|JJ address|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	frequent|JJ entries|NNS into|IN package|NN c8|NN ,|, c9|NN ,|, or|CC c10|NN may|MD cause|VB a|DT hang|NN
problem	it|PRP is|VBZ possible|JJ for|IN the|DT processor|NN to|TO signal|VB a|DT machine|NN check|NN exception|NN when|WRB deep|JJ packages|NNS c-states|NNS ,|, c8|NN ,|, c9|NN ,|, or|CC c10|NN ,|, are|VBP entered|VBN too|RB frequently|RB ,|, typically|RB less|JJR than|IN 200us|CD apart|RB .|. the|DT processor|NN will|MD not|RB be|VB able|JJ to|TO process|VB the|DT machine|NN check|NN and|CC will|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD signal|VB a|DT machine|NN check|NN exception|NN (|( ia32_mci_status.mccod|JJ =|NNP 0x0400|CD )|) and|CC the|DT processor|NN will|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT performance|NN monitor|NN events|NNS may|MD overcount|VB during|IN tlb|NN misses|NNS
problem	the|DT following|JJ performance|NN monitor|NN events|NNS may|MD significantly|RB overcount|VB when|WRB multiple|JJ tlb|NN misses|NNS happen|VBP nearly|RB concurrently|RB :|: 1.itlb_misses|CD (|( event|NN 85h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) 2.dtlb_load_misses|CD (|( event|NN 08h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) 3.dtlb_store_misses|CD (|( event|NN 49h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) 4.page_walker_loads|CD (|( event|NN bch|NN ,|, all|DT umasks|NNS )|)
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, counts|NNS accumulated|VBD for|IN the|DT listed|JJ events|NNS may|MD significantly|RB exceed|VB the|DT correct|JJ counts|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN psb+|JJ packets|NNS may|MD contain|VB unexpected|JJ packets|NNS
problem	some|DT intel|NN processor|NN trace|NN packets|NNS should|MD be|VB issued|VBN only|RB between|IN tip.pge|NN (|( target|VB ip|NN packet.packet|NN generation|NN enable|NN )|) and|CC tip.pgd|$ (|( target|VB ip|NN packet.packet|NN generation|NN disable|NN )|) packets|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB a|DT tip.pge|NN packet|NN is|VBZ generated|VBN it|PRP may|MD be|VB preceded|VBN by|IN a|DT psb+|NN (|( packet|NN stream|RB boundary|JJ )|) that|WDT incorrectly|RB includes|VBZ fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC mode.exec|JJ packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, fup|NN and|CC mode.exec|NN may|MD be|VB generated|VBN unexpectedly|RB .|.
workaround	decoders|NNS should|MD ignore|VB fup|NN and|CC mode.exec|NN packets|NNS that|WDT are|VBP not|RB between|IN tip.pge|NNS and|CC tip.pgd|JJ packets|NNS .|.
title	writing|VBG non-zero|JJ value|NN to|TO ia32_rtit_cr3_match|VB [|$ 63:48|CD ]|NNP will|MD cause|VB #|# gp|NN
problem	bits|NNS [|VBP 63|CD reserved|VBN and|CC therefore|RB writing|VBG non-zero|JJ values|NNS to|TO them|PRP will|MD cause|VB a|DT #|# gp|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB if|IN a|DT non-zero|JJ value|NN is|VBZ written|VBN to|TO ia32_rtit_cr3_match|VB [|$ 63:48|CD ]|NN .|.
workaround	software|NN should|MD avoid|VB writing|VBG non-zero|JJ values|NNS to|TO bits|NNS [|$ 63|CD ia32_rtit_cr3_match|NN msr|NN .|.
title	core|NN c6|NN may|MD cause|VB interrupts|NNS to|TO be|VB serviced|VBN out|IN of|IN order|NN
problem	if|IN the|DT apic|NN isr|NN (|( in-service|JJ register|NN )|) indicates|VBZ in-progress|JJ interrupt|NN (|( s|PRP )|) at|IN core|NN c6|NN entry|NN ,|, a|DT lower|JJR priority|NN interrupt|JJ pending|VBG in|IN the|DT irr|NN (|( interrupt|JJ request|NN register|NN )|) may|MD be|VB executed|VBN after|IN core|NN c6|NN exit|NN ,|, delaying|VBG completion|NN of|IN the|DT higher|JJR priority|NN interrupts|NNS service|NN routine|NN .|.
implication	an|DT interrupt|NN may|MD be|VB processed|VBN out|IN of|IN its|PRP$ intended|VBN priority|NN order|NN immediately|RB after|IN core|NN c6|NN exit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT display|NN may|MD not|RB resume|VB correctly|RB after|IN package|NN c8-c10|JJ exit|NN
problem	display|NN configuration|NN is|VBZ not|RB properly|RB restored|VBN after|IN a|DT package|NN c8-c10|JJ exit|NN .|.
implication	the|DT display|NN engine|NN may|MD not|RB function|VB correctly|RB after|IN package|NN c8-c10|JJ exit|NN leading|VBG to|TO an|DT incorrect|JJ display|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	lpddr3|JJ memory|NN training|NN may|MD cause|VB platform|NN boot|NN failure|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, lpddr3|JJ memory|NN sub-systems|NNS may|MD not|RB successfully|RB complete|JJ training|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT platform|NN may|MD fail|VB to|TO boot|VB successfully|RB
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	aggressive|JJ ramp|VBP down|IN of|IN voltage|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN
problem	aggressive|JJ ramp|VBP down|IN of|IN vcc|JJ voltage|NN may|MD result|VB in|IN insufficient|JJ voltage|NN to|TO meet|VB power|NN demand|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN or|CC hangs|NNS may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN event|NN for|IN outstanding|JJ offcore|NN requests|NNS and|CC snoop|JJ requests|NNS may|MD be|VB incorrect|JJ
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN offcore|RB outstanding|JJ transactions|NNS each|DT cycle|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT counts|NNS may|MD be|VB higher|JJR or|CC lower|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN may|MD reflect|VB an|DT incorrect|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NNS register|NN may|MD contain|VB an|DT incorrect|JJ value|NN when|WRB a|DT mov|NN to|TO ss|VB or|CC pop|VB ss|JJ instruction|NN is|VBZ followed|VBN by|IN an|DT xbegin|NN instruction|NN
problem	if|IN xbegin|VBN is|VBZ executed|VBN immediately|RB after|IN an|DT execution|NN of|IN mov|NN to|TO ss|VB or|CC pop|VB ss|NN ,|, a|DT transactional|JJ abort|NN occurs|NNS and|CC the|DT logical|JJ processor|NN restarts|NNS execution|NN from|IN the|DT fallback|NN instruction|NN address|NN .|. if|IN execution|NN of|IN the|DT instruction|NN at|IN that|DT address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, bits|VBZ [|$ 3:0|CD ]|NN of|IN the|DT dr6|JJ register|NN may|MD contain|VB an|DT incorrect|JJ value|NN .|.
implication	when|WRB the|DT instruction|NN at|IN the|DT fallback|NN instruction|NN address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, dr6|NN may|MD report|VB a|DT breakpoint|NN that|WDT was|VBD not|RB triggered|VBN by|IN that|DT instruction|NN ,|, or|CC it|PRP may|MD fail|VB to|TO report|VB a|DT breakpoint|NN that|WDT was|VBD triggered|VBN by|IN the|DT instruction|NN .|.
workaround	avoid|NN following|VBG a|DT mov|JJ ss|NN or|CC pop|NN ss|JJ instruction|NN immediately|RB with|IN an|DT xbegin|JJ instruction|NN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN
problem	when|WRB a|DT uc|NN (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO update|VB the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD incorrectly|RB enter|VB into|IN package-c|JJ states|NNS c8|VBP ,|, c9|NN ,|, or|CC c10|NN
problem	the|DT processor|NN may|MD not|RB fully|RB honor|VB all|DT ltr|NN (|( latency|JJ tolerance|NN register|NN )|) values|NNS when|WRB selecting|VBG the|DT package|NN c-state|JJ level|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT exit|NN latency|NN of|IN an|DT incorrect|JJ package|NN c-state|NN may|MD lead|VB to|TO media|NNS artifacts|NNS such|JJ as|IN audio|JJ glitching|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ llc|JJ frequency|NN changes|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	a|DT large|JJ frequency|NN or|CC voltage|NN change|NN for|IN the|DT llc|NN (|( last|JJ level|NN cache|NN )|) and|CC associated|VBN logic|NNS can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT #|# ud|NN
problem	execution|NN of|IN a|DT 64|CD bit|NN operand|JJ movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	processor|NN operation|NN at|IN turbo|JJ frequencies|NNS above|IN 3|CD the|DT processor|NN to|TO hang|VB
problem	the|DT processor|NN may|MD not|RB run|VB reliably|RB when|WRB operating|VBG at|IN turbo|JJ frequencies|NNS above|IN 3.2|CD ghz|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr-1600|NN with|IN a|DT reference|NN clock|NN of|IN 100|CD mhz|NNS may|MD cause|VB s3|JJ entry|NN failure|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, platform|NN state|NN s3|VBD entry|NN with|IN a|DT ddr-1600|JJ memory|NN subsystem|NN may|MD cause|VB the|DT ddr|NN reference|NN clock|NN ,|, when|WRB configured|VBN at|IN 100|CD mhz|NN ,|, to|TO briefly|VB switch|VB to|TO 133|CD mhz|NNS resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN after|IN graphics|NNS rc6|JJ exit|NN
problem	in|IN a|DT specific|JJ scenario|NN ,|, when|WRB the|DT processor|NN graphics|NNS exits|VBZ rc6|NN and|CC a|DT processor|NN core|NN exits|VBZ c6|NN at|IN the|DT same|JJ time|NN ,|, the|DT system|NN may|MD become|VB unresponsive|JJ or|CC the|DT video|NN may|MD become|VB distorted|JJ .|.
implication	the|DT system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ edp*|JJ displays|NNS may|MD not|RB function|VB as|IN expected|VBN
problem	when|WRB the|DT processor|NN attempts|NNS to|TO receive|VB data|NNS on|IN the|DT edp|NN aux|NN bus|NN ,|, the|DT impedance|NN seen|VBN by|IN the|DT displays|NNS aux|VBP bus|NN drivers|NNS will|MD be|VB significantly|RB below|IN the|DT vesa*|NN edp*|NN (|( embedded|JJ displayport*|NN )|) specifications|NNS requirement|NN for|IN the|DT vaux|NN (|( rx|NN )|) (|( edp|JJ auxiliary|JJ channel|NN )|) input|NN impedance|NN .|.
implication	certain|JJ edp|JJ displays|NNS may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	instruction|NN fetch|NN power|NN saving|VBG feature|NN may|MD cause|VB unexpected|JJ instruction|NN execution|NN
problem	under|IN a|DT complex|JJ set|NN of|IN micro-architectural|JJ conditions|NNS ,|, an|DT instruction|NN fetch|NN dynamic|JJ power|NN savings|NNS feature|NN may|MD cause|VB the|DT processor|NN to|TO execute|VB unexpected|JJ instructions|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, instances|NNS of|IN unexpected|JJ #|# gp|NN (|( general|JJ protection|NN fault|NN )|) or|CC #|# pf|NN (|( page|VB fault|NN )|) have|VBP been|VBN observed|VBN .|. unexpected|JJ faults|NNS may|MD lead|VB to|TO an|DT application|NN or|CC operating|NN system|NN crash|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	c8|NN or|CC deeper|JJR sleep|NN state|NN exit|NN may|MD result|VB in|IN an|DT incorrect|JJ hdcp|NN key|NN
problem	the|DT hdcp|NN (|( high-bandwidth|JJ digital|NN content|NN protection|NN )|) key|NN may|MD be|VB incorrect|JJ after|IN a|DT package|NN c8|NN or|CC deeper|JJR sleep|NN state|NN exit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, drm|NN (|( digital|JJ rights|NNS management|NN )|) video|NN playback|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia|NN core|NN ratio|NN change|NN coincident|NN with|IN outstanding|JJ read|NN to|TO the|DT de|NN may|MD cause|VB a|DT system|NN hang|NN
problem	an|DT outstanding|JJ read|NN from|IN an|DT ia|NN core|NN to|TO the|DT de|FW (|( display|VB engine|NN )|) that|WDT is|VBZ coincident|JJ with|IN an|DT ia|NN core|NN ratio|NN change|NN may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr1600|NN clocking|VBG marginality|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	the|DT memory|NN controllers|NNS ddr|VBP clock|NN ,|, when|WRB operating|VBG at|IN ddr1600|NN frequencies|NNS and|CC at|IN elevated|JJ temperatures|NNS ,|, may|MD not|RB operate|VB within|IN tolerance|NN and|CC may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c9/c10|JJ exit|NN may|MD cause|VB a|DT system|NN hang|NN
problem	certain|JJ processors|NNS may|MD not|RB reliably|VB exit|NN package|NN c9/c10|NN states|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pl3|JJ power|NN limit|NN control|NN mechanism|NN may|MD not|RB release|VB frequency|NN restrictions|NNS
problem	the|DT pl3|NN mechanism|NN imposes|VBZ peak|JJ frequency|NN constraints|NNS on|IN all|DT domains|NNS (|( core|NN ,|, graphics|NNS ,|, and|CC ring|VBG )|) when|WRB a|DT current|JJ spike|NN that|WDT might|MD cause|VB accelerated|JJ battery|NN aging|NN is|VBZ detected|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT constraints|NNS may|MD not|RB be|VB released|VBN when|WRB the|DT current|JJ spike|NN has|VBZ ended|VBN .|.
implication	the|DT processor|NN clock|NN frequencies|NNS may|MD be|VB unnecessarily|RB limited|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	frequency|NN difference|NN between|IN ia|NN core|NN (|( s|NN )|) and|CC ring|VBG domains|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	operating|VBG one|CD or|CC more|JJR of|IN the|DT ia|NN (|( intel|JJ architecture|NN )|) cores|VBZ at|IN a|DT frequency|NN significantly|RB higher|JJR than|IN the|DT ring|NN operating|VBG frequency|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ observed|VBN this|DT erratum|NN to|TO occur|VB when|WRB the|DT software|NN explicitly|RB requests|VBZ the|DT ring|NN and|CC ia|NN core|NN (|( s|PRP )|) to|TO operate|VB at|IN different|JJ frequencies|NNS or|CC when|WRB ia|JJ core|NN (|( s|NN )|) are|VBP transitioning|VBG in|IN and|CC out|IN of|IN c-states|NNS with|IN the|DT ia|NN core|NN (|( s|PRP )|) operating|VBG at|IN frequencies|NNS much|RB higher|JJR than|IN the|DT ring|NN frequency|NN .|. exposure|NN to|TO this|DT erratum|NN may|MD be|VB increased|VBN when|WRB the|DT ia|NN cores|VBZ run|VBN at|IN or|CC close|VB to|TO p0|VB p-state|JJ frequency|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, system|NN may|MD hang|VB or|CC experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|NN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	i/o|JJ subsystem|NN clock|NN gating|NN may|MD cause|VB a|DT system|NN hang|NN
problem	certain|JJ complex|JJ internal|JJ conditions|NNS and|CC timing|VBG relationships|NNS during|IN clock|NN gating|NN of|IN the|DT i/o|JJ subsystem|NN may|MD cause|VB a|DT system|NN hang|NN and|CC may|MD lead|VB to|TO a|DT timeout|NN machine|NN check|NN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0400h|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB and|CC may|MD report|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN trusted|VBD execution|NN technology|NN uses|VBZ incorrect|JJ tpm|RB 2|CD index|NN handles|NNS
problem	intel|NN txt|NN (|( trusted|JJ execution|NN technology|NN )|) uses|VBZ tpm|NN (|( trusted|JJ platform|NN module|NN )|) 2.0|CD draft|NN specification|NN handles|NNS (|( indices|NNS )|) aux|VBP 01800003|CD ,|, ps|NN 01800001|CD ,|, and|CC po|$ 01400003.|CD those|DT handles|NNS conflict|VBP with|IN the|DT released|VBN tcg|NN (|( trusted|JJ computing|VBG group|NN )|) registry|NN of|IN reserved|VBN tpm|NN 2.0|CD handles|NNS and|CC localities|NNS ,|, version|NN 1.0|CD ,|, revision|NN 1|CD .|.
implication	txt|NN tpm|NN 2.0|CD handles|NNS may|MD conflict|VB with|IN platform|JJ manufacturer|NN or|CC owner|NN usage|NN of|IN tpm|NN nv|JJ space|NN .|. intel|NN has|VBZ not|RB identified|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	transitions|NNS through|IN package|NN c7|NN or|CC deeper|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, entry|NN into|IN a|DT package|NN c7|NN or|CC deeper|JJR c-state|NN may|MD result|VB in|IN a|DT system|NN hang|NN on|IN the|DT subsequent|JJ c-state|NN exit|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD experience|VB a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	page_walker_loads|NNS performance|NN monitoring|NN event|NN may|MD count|VB incorrectly|RB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT page_walker_loads|NNS (|( event|NN bch|NN )|) performance|NN monitoring|VBG event|NN may|MD overcount|VB or|CC may|MD undercount|VB
implication	these|DT performance|NN monitoring|NN events|NNS may|MD not|RB produce|VB reliable|JJ results|NNS
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB when|WRB exiting|VBG from|IN deep|JJ package|NN c-states|NNS
problem	when|WRB exiting|VBG from|IN package|NN c7-c10|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	the|DT system|NN may|MD hang|VB when|WRB exiting|VBG from|IN package|NN c-states|NNS
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ local|JJ memory|NN read/load|NN retired|VBD perfmon|JJ events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT local|JJ memory|NN read/load|NN retired|VBD perfmon|JJ events|NNS listed|VBN below|NN may|MD undercount|VB .|.
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. intel|NN has|VBZ observed|VBN under|IN counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB when|WRB executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS
problem	under|IN certain|JJ internal|JJ timing|NN conditions|NNS while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS ,|, the|DT system|NN may|MD hang|VB
implication	the|DT system|NN may|MD hang|VB while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS and|CC cause|VB an|DT internal|JJ timeout|NN error|NN machine|NN check|NN (|( ia32_mci_status.mcacod=0400h|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT problem|NN .|.
title	certain|JJ settings|NNS of|IN vm-execution|NN controls|NNS may|MD result|VB in|IN incorrect|JJ linear-address|JJ translations|NNS
problem	if|IN vm|JJ exit|NN occurs|VBZ from|IN a|DT guest|NN with|IN primary|JJ processor-based|JJ vm-execution|NN control|NN activate|VBP secondary|JJ controls|NNS set|VBD to|TO 0|CD and|CC the|DT secondary|JJ processor-based|JJ vm-|JJ execution|NN control|NN enable|JJ vpid|JJ set|VBN to|TO 1|CD ,|, then|RB after|IN a|DT later|JJ vm|NN entry|NN with|IN vpid|JJ fully|RB enabled|VBN (|( activate|JJ secondary|NN controls|NNS and|CC enable|JJ vpid|NN set|VBN to|TO 1|CD )|) ,|, the|DT processor|NN may|MD use|VB stale|JJ linear|JJ address|NN translations|NNS .|.
implication	the|DT processor|NN may|MD incorrectly|RB translate|VB linear|JJ addresses|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB enter|VB a|DT guest|NN with|IN enable|JJ vpid|JJ set|VBN to|TO 1|CD when|WRB activate|NN secondary|JJ controls|NNS is|VBZ set|VBN to|TO 0|CD .|.
title	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN does|VBZ not|RB serialize|VB the|DT processor|NN
problem	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN by|IN returning|VBG from|IN a|DT nested|JJ task|NN does|VBZ not|RB serialize|VB the|DT processor|NN (|( contrary|JJ to|TO the|DT software|NN developers|VBZ manual|JJ vol|NN .|. 3|CD section|NN titled|VBN ``|`` serializing|JJ instructions|NNS ''|'' )|) .|.
implication	software|NN which|WDT depends|VBZ on|IN the|DT serialization|NN property|NN of|IN iret|NN during|IN task|NN switching|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD execute|VB an|DT mfence|NN instruction|NN immediately|RB prior|RB to|TO the|DT iret|JJ instruction|NN if|IN serialization|NN is|VBZ needed|VBN .|.
title	attempting|VBG concurrent|JJ enabling|NN of|IN intel|NN pt|NN with|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|JJ results|NNS in|IN a|DT #|# gp|NN
problem	if|IN lbr|VBN (|( last|JJ branch|NN records|NNS )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) ,|, or|CC btm|NN (|( branch|JJ trace|NN messages|NNS )|) are|VBP enabled|VBN in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) ,|, an|DT attempt|NN to|TO enable|VB intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) in|IN ia32_rtit|NN _ctl|NN msr|NN (|( 570h|CD )|) results|NNS in|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|. (|( note|NN that|IN the|DT btm|NN enable|JJ bit|NN in|IN ia32_debugctl|JJ msr|NN is|VBZ named|VBN tr|NN .|. )|) correspondingly|RB ,|, if|IN intel|JJ pt|NN was|VBD previously|RB enabled|VBN when|WRB an|DT attempt|NN is|VBZ made|VBN to|TO enable|VB lbr|NN ,|, bts|NNS ,|, or|CC btm|NN ,|, a|DT #|# gp|NN will|MD occur|VB .|.
implication	an|DT unexpected|JJ #|# gp|NN may|MD occur|VB when|WRB concurrently|RB enabling|VBG any|DT one|CD of|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|NN with|IN intel|NN pt|NN .|.
workaround	none|NN identified|VBD
title	processor|NN may|MD hang|VB when|WRB package|NN c-states|NNS are|VBP enabled|VBN
problem	when|WRB package|NN c6|NN or|CC deeper|JJR c-states|NNS are|VBP enabled|VBN ,|, certain|JJ micro-architectural|JJ conditions|NNS during|IN a|DT c-state|JJ exit|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT system|NN hang|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	setting|VBG traceen|NN while|IN clearing|VBG branchen|NN in|IN ia32_rtit_ctl|JJ causes|NNS a|DT #|# gp|NN
problem	a|DT wrmsr|NN to|TO ia32_rtit_ctl|VB (|( msr|VB 0570h|CD )|) that|WDT sets|VBZ traceen|JJ (|( bit|VB 0|CD )|) and|CC clears|VBZ branchen|NN (|( bit|IN 13|CD )|) will|MD cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|)
implication	intel|NN processor|NN trace|NN can|MD not|RB be|VB enabled|VBN without|IN enabling|VBG control|NN flow|NN trace|NN packets|NNS .|.
workaround	none|NN identified|VBN .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD not|RB mask|VB dma|NN remapping|VBG faults|NNS
problem	intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|JJ specification|NN specifies|NNS setting|VBG the|DT fpd|NN (|( fault|NN processing|VBG disable|JJ )|) field|NN in|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN of|IN iommu|NN to|TO mask|VB recording|NN of|IN qualified|JJ dma|NN remapping|VBG faults|NNS for|IN dma|NN requests|NNS processed|VBD through|IN that|DT context|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT iommu|NN unit|NN for|IN processor|NN graphics|NNS device|NN may|MD record|VB dma|NN remapping|VBG faults|NNS from|IN processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) even|RB when|WRB the|DT fpd|JJ field|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	software|NN may|MD continue|VB to|TO observe|VB dma|NN remapping|VBG faults|NNS recorded|VBN in|IN the|DT iommu|NN fault|NN recording|VBG register|NN even|RB after|IN setting|VBG the|DT fpd|JJ field|NN .|.
workaround	none|NN identified|VBN .|. software|NN may|MD mask|VB the|DT fault|NN reporting|VBG event|NN by|IN setting|VBG the|DT im|NN (|( interrupt|JJ mask|NN )|) field|NN in|IN the|DT iommu|NN fault|NN event|NN control|NN register|NN (|( offset|VB 038h|CD in|IN gfxvtbar|NN )|) .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD report|VB spurious|JJ faults|NNS
problem	the|DT iommu|JJ unit|NN for|IN processor|NN graphics|NNS pre-fetches|NNS context|NN (|( or|CC extended-context|NN )|) entries|VBZ to|TO improve|VB performance|NN .|. due|JJ to|TO the|DT erratum|NN ,|, the|DT iommu|JJ unit|NN may|MD report|VB spurious|JJ dma|NNS remapping|VBG faults|NNS if|IN prefetching|VBG encounters|NNS a|DT context|NN (|( or|CC extended-context|NN )|) entry|NN which|WDT is|VBZ not|RB marked|JJ present|NN .|.
implication	software|NN may|MD observe|VB spurious|JJ dma|NNS remapping|VBG faults|NNS when|WRB the|DT present|JJ bit|NN for|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN corresponding|VBG to|TO the|DT processor|NN graphics|NNS device|NN (|( bus|NN
workaround	none|NN identified|VBN .|. instead|RB of|IN marking|VBG a|DT context|NN not|RB present|JJ ,|, software|NN should|MD mark|VB the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN present|NN while|IN using|VBG the|DT page|NN table|NN to|TO indicate|VB all|PDT the|DT memory|NN pages|NNS referenced|VBN by|IN the|DT context|NN entry|NN is|VBZ not|RB present|JJ .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT processor|NN should|MD ensure|VB internal|JJ graphics|NNS configuration|NN is|VBZ restored|VBN during|IN a|DT package|NN c7|NN or|CC deeper|JJR exit|NN event|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT internal|JJ graphics|NNS configurations|NNS may|MD not|RB be|VB correctly|RB restored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT graphics|NNS driver|IN restart|NN may|MD lead|VB to|TO system|NN instability|NN .|. such|PDT a|DT restart|NN may|MD occur|VB when|WRB upgrading|VBG the|DT graphics|NNS driver|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	reads|NNS or|CC writes|NNS to|TO lbrs|VB with|IN intel|NN pt|NN enabled|VBN will|MD result|VB in|IN a|DT #|# gp|NN
problem	on|IN processors|NNS where|WRB the|DT use|NN of|IN intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) and|CC lbrs|$ (|( last|JJ branch|NN records|NNS )|) are|VBP mutually|RB exclusive|JJ ,|, reads|NNS of|IN the|DT lbr|JJ msrs|NN should|MD return|VB 0s|CD and|CC writes|NNS to|TO them|PRP should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|NNS and|CC writes|VBZ to|TO the|DT lbr|NN msrs|NN while|IN ia32_rtit_ctl|JJ msr|NN (|( 570h|CD )|) traceen|NN bit|NN 0|CD is|VBZ 1|CD will|MD result|VB in|IN a|DT #|# gp|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT #|# gp|NN will|MD occur|VB .|. lbrs|NNS are|VBP not|RB available|JJ when|WRB intel|NN pt|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	graphics|NNS configuration|NN may|MD not|RB be|VB correctly|RB restored|VBN after|IN a|DT package|NN c7|NN exit|NN
problem	the|DT processor|NN should|MD ensure|VB internal|JJ graphics|NNS configuration|NN is|VBZ restored|VBN during|IN a|DT package|NN c7|NN or|CC deeper|JJR exit|NN event|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT internal|JJ graphics|NNS configurations|NNS may|MD not|RB be|VB correctly|RB restored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT graphics|NNS driver|IN restart|NN may|MD lead|VB to|TO system|NN instability|NN .|. such|PDT a|DT restart|NN may|MD occur|VB when|WRB upgrading|VBG the|DT graphics|NNS driver|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	back-to-back|JJ page|NN walks|NNS due|JJ to|TO instruction|VB fetches|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	multiple|JJ code|NN fetches|NNS in|IN quick|JJ succession|NN that|WDT generate|VBP page|NN walks|NNS may|MD result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( an|DT mcacod|NN value|NN of|IN 0400h|CD )|) logged|VBD into|IN ia32_mci_status|JJ bits|NNS [|VBP 15:0|CD ]|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB and|CC report|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS related|VBN to|TO rfo|VB request|JJS types|NNS may|MD count|VB incorrectly|RB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB uncore|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsp_0|NN (|( 1a6h|CD )|) and|CC msr_offcore_rsp_1|$ (|( 1a7h|CD )|) for|IN core-originated|JJ requests|NNS .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, response|NN type|NN no_supp|JJ bit|NN [|JJ 17|CD ]|NN may|MD be|VB reported|VBN instead|RB of|IN local|JJ bit|NN [|JJ 26|CD ]|NN for|IN request|NN types|NNS dmnd_rfo|VBP bit|NN [|JJ 1|CD ]|NN and|CC pf_rfo|JJ bit|NN [|JJ 5|CD ]|NN .|.
implication	the|DT specified|JJ performance|NN monitoring|NN events|NNS may|MD count|VB incorrectly|RB .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc0_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ internal|JJ parity|NN error|NN with|IN an|DT ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15|CD
implication	ia32_mc0_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT intel|NN hyper-threading|NN technology|NN enabled|VBD processor|NN may|MD exhibit|VB internal|JJ parity|NN errors|NNS or|CC unpredictable|JJ system|NN behavior|NN
implication	
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN counters|NNS may|MD undercount|VB when|WRB using|VBG cpl|NN filtering|NN
problem	performance|NN monitoring|NN counters|NNS configured|VBD to|TO count|VB only|RB os|NN or|CC only|RB usr|JJ events|NNS by|IN setting|VBG exactly|RB one|CD of|IN bits|NNS 16|CD or|CC 17|CD in|IN ia32_perfevtselx|NN msrs|NN (|( 186h-18dh|JJ )|) may|MD not|RB count|VB for|IN a|DT brief|JJ period|NN during|IN the|DT transition|NN to|TO a|DT new|JJ cpl|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, performance|NN monitoring|NN counters|NNS may|MD report|VB counts|NNS lower|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	a|DT measurement|NN of|IN ring|VBG transitions|NNS (|( using|VBG the|DT edge-detect|JJ bit|NN 18|CD in|IN ia32_perfevtselx|NN )|) may|MD undercount|VB ,|, such|JJ as|IN cpl_cycles.ring0_trans|NNS (|( event|NN 5ch|CD ,|, umask|JJ 01h|CD )|) .|. additionally|RB ,|, the|DT sum|NN of|IN an|DT os-only|JJ event|NN and|CC a|DT usr-only|JJ event|NN may|MD not|RB exactly|RB equal|VBP an|DT event|NN counting|VBG both|DT os|NN and|CC usr|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT other|JJ software-visible|JJ impact|NN .|.
workaround	none|NN identified|VBN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	some|DT memory|NN performance|NN monitoring|VBG events|NNS may|MD produce|VB incorrect|JJ results|NNS when|WRB filtering|VBG on|IN either|CC os|JJ or|CC usr|JJ modes|NNS
problem	the|DT memory|NN at-retirement|JJ performance|NN monitoring|NN events|NNS (|( listed|VBN below|IN )|) may|MD produce|VB incorrect|JJ results|NNS when|WRB a|DT performance|NN counter|NN is|VBZ configured|VBN in|IN os-only|JJ or|CC usr-only|JJ modes|NNS (|( bits|NNS 17|CD or|CC 16|CD in|IN ia32_perfevtselx|JJ msr|NN )|) .|. counters|NNS with|IN both|DT os|NNS and|CC usr|JJ bits|NNS set|VBN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS for|IN bdw|NN is|VBZ as|IN follows|VBZ :|: mem_uops_retired.stlb_miss_loads|NNS event|NN d0h|NN ,|, umask|JJ 11h|CD mem_uops_retired.stlb_miss_stores|NNS event|NN d0h|NN ,|, umask|JJ 12h|CD mem_uops_retired.lock_loads|NNS event|NN d0h|NN ,|, umask|JJ 21h|CD mem_uops_retired.split_loads|NNS event|NN d0h|NN ,|, umask|JJ 41h|CD mem_uops_retired.split_stores|NNS event|NN d0h|NN ,|, umask|JJ 42h|CD mem_load_uops_retired.l2_hit|JJ event|NN d1h|NN ,|, umask|JJ 02h|CD mem_load_uops_retired.l3_hit|JJ event|NN d1h|NN ,|, umask|JJ 04h|CD mem_load_uops_retired.l1_miss|JJ event|NN d1h|NN ,|, umask|JJ 08h|CD mem_load_uops_retired.l2_miss|JJ event|NN d1h|NN ,|, umask|JJ 10h|CD mem_load_uops_retired.l3_miss|JJ event|NN d1h|NN ,|, umask|JJ 20h|CD mem_load_uops_retired.hit_lfb|JJ event|NN d1h|NN ,|, umask|JJ 40h|CD mem_load_l3_hit_retired.xsnp_miss|JJ event|NN d2h|NN ,|, umask|JJ 01h|CD mem_load_l3_hit_retired.xsnp_hit|JJ event|NN d2h|NN ,|, umask|JJ 02h|CD mem_load_l3_hit_retired.xsnp_hitm|JJ event|NN d2h|NN ,|, umask|JJ 04h|CD mem_load_l3_hit_retired.xsnp_none|NN event|NN d2h|NN ,|, umask|JJ 08h|CD mem_load_uops_l3_miss_retired.local_dram|JJ event|NN d3h|NN ,|, umask|JJ 01h|CD
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD produce|VB incorrect|JJ results|NNS including|VBG pebs|NN records|NNS generated|VBD at|IN an|DT incorrect|JJ point|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT dram|NN and|CC l3|JJ cache|NN performance|NN monitoring|VBG events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN may|MD be|VB misattributed|VBN to|TO unknown|VB ,|, and|CC the|DT following|JJ events|NNS may|MD undercount|VB :|: mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles.for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN
workaround	none|NN identified|VBD
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT expected|JJ machine|NN check|VB exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBD
title	general-purpose|JJ performance|NN monitoring|NN counters|NNS 4-7|JJ do|VBP not|RB count|VB with|IN usr|JJ mode|NN only|RB filtering|VBG
problem	the|DT ia32_pmc4-7|JJ msr|NN (|( c5h-c8h|JJ )|) general-purpose|JJ performance|NN monitoring|NN counters|NNS will|MD not|RB count|VB when|WRB the|DT associated|VBN cpl|NN filter|NN selection|NN in|IN ia32_perfevtselx|JJ msr|NN 's|POS (|( 18ah-18dh|JJ )|) usr|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ set|VBN while|IN os|JJ field|NN (|( bit|RB 17|CD )|) is|VBZ not|RB set|VBN .|.
implication	software|NN depending|VBG upon|IN ia32_pmc4-7|JJ to|TO count|VB only|RB usr|JJ events|NNS will|MD not|RB operate|VB as|IN expected|VBN .|. counting|VBG os|IN only|JJ events|NNS or|CC os|NN and|CC usr|JJ events|NNS together|RB is|VBZ unaffected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBD
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN tsx|NN is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr|NN _lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62|CD
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT ia32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( for|IN example|NN ,|, nmi|FW (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, and|CC so|RB forth|JJ )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NN exception|NN flags|NNS dr6|NN breakpoints|NNS
problem	when|WRB a|DT debug|NN exception|NN is|VBZ signaled|VBN on|IN a|DT load|NN that|WDT crosses|VBZ cache|NN lines|NNS with|IN data|NNS forwarded|VBN from|IN a|DT store|NN and|CC whose|WP$ corresponding|VBG breakpoint|NN enable|JJ flags|NNS are|VBP disabled|JJ (|( dr7.g0-g3|JJ and|CC dr7.l0-l3|JJ )|) ,|, the|DT dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ .|.
implication	the|DT debug|JJ exception|NN dr6.b0-b3|NN flags|NNS may|MD be|VB incorrect|JJ for|IN the|DT load|NN if|IN the|DT corresponding|JJ breakpoint|NN enable|JJ flag|NN in|IN dr7|NN is|VBZ disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NN may|MD contain|VB incorrect|JJ information|NN when|WRB the|DT first|JJ instruction|NN after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN is|VBZ a|DT store|NN
problem	normally|RB ,|, each|DT instruction|NN clears|VBZ the|DT changes|NNS in|IN dr6|NN (|( debug|JJ status|NN register|NN )|) caused|VBN by|IN the|DT previous|JJ instruction|NN .|. however|RB ,|, the|DT instruction|NN following|VBG a|DT mov|JJ ss|NN ,|, r/m|NN (|( mov|UH to|TO the|DT stack|NN segment|NN selector|NN )|) or|CC pop|JJ ss|NN (|( pop|JJ stack|NN segment|NN selector|NN )|) instruction|NN will|MD not|RB clear|VB the|DT changes|NNS in|IN dr6|NN because|IN data|NN breakpoints|NNS are|VBP not|RB taken|VBN immediately|RB after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, any|DT dr6|NN changes|NNS caused|VBN by|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN may|MD be|VB cleared|VBN if|IN the|DT following|JJ instruction|NN is|VBZ a|DT store|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, incorrect|JJ information|NN may|MD exist|VB in|IN dr6|NN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN normal|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP with|IN an|DT instruction|NN that|WDT writes|VBZ [|JJ e/r|NN ]|NNP sp|NN )|) .|. when|WRB debugging|VBG or|CC when|WRB developing|VBG debuggers|NNS ,|, this|DT behavior|NN should|MD be|VB noted|VBN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( that|DT is|VBZ ,|, residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS in|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	faulting|VBG mmx|JJ instruction|NN may|MD incorrectly|RB update|VB x87|NNP fpu|JJ tag|NN word|NN
problem	under|IN a|DT specific|JJ set|NN of|IN conditions|NNS ,|, mmx|NN stores|NNS (|( movd|NN ,|, movq|NN ,|, movntq|NN ,|, maskmovq|NN )|) which|WDT cause|VBP memory|NN access|NN faults|NNS (|( #|# gp|NN ,|, #|# ss|NN ,|, #|# pf|NN ,|, or|CC #|# ac|NN )|) ,|, may|MD incorrectly|RB update|VB the|DT x87|NNP fpu|NN tag|NN word|NN register|NN .|. this|DT erratum|NN will|MD occur|VB when|WRB the|DT following|JJ additional|JJ conditions|NNS are|VBP also|RB met|VBN .|. the|DT mmx|NN store|NN instruction|NN must|MD be|VB the|DT first|JJ mmx|NN instruction|NN to|TO operate|VB on|IN x87|NN fpu|NN state|NN (|( that|WDT is|VBZ ,|, the|DT x87|NNP fp|NN tag|NN word|NN is|VBZ not|RB already|RB set|VBN to|TO 0x0000|CD )|) .|. for|IN movd|NN ,|, movq|NN ,|, movntq|NN stores|NNS ,|, the|DT instruction|NN must|MD use|VB an|DT addressing|NN mode|NN that|WDT uses|VBZ an|DT index|NN register|NN (|( this|DT condition|NN does|VBZ not|RB apply|VB to|TO maskmovq|VB )|) .|.
implication	if|IN the|DT erratum|NN conditions|NNS are|VBP met|VBN ,|, the|DT x87|NNP fpu|NN tag|NN word|NN register|NN may|MD be|VB incorrectly|RB set|VBN to|TO a|DT 0x0000|CD value|NN when|WRB it|PRP should|MD not|RB have|VB been|VBN modified|VBN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN :|: a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( for|IN example|NN ,|, page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smrams|JJ location|NN 7fa4h|CD is|VBZ set|VBN to|TO 1|CD by|IN the|DT cpu|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|: a|DT non-i/o|JJ instruction|NN smi|NN is|VBZ pending|VBG while|IN a|DT lower|JJR priority|NN event|NN interrupts|VBZ a|DT rep|JJ i/o|NN read|VBD a|DT i/o|JJ read|NN that|WDT redirects|VBZ to|TO mwait|VB
implication	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication|NN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15|CD
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN registers|NNS ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( that|DT is|VBZ ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	pebs|NN record|NN not|RB updated|VBN when|WRB in|IN probe|NN mode|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflows|VBZ of|IN the|DT counter|NN can|MD result|VB in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT overflow|JJ occurs|NN during|IN probe|NN mode|NN ,|, it|PRP may|MD be|VB ignored|VBN and|CC a|DT new|JJ pebs|NN record|NN may|MD not|RB be|VB added|VBN to|TO the|DT pebs|NN buffer|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pebs|NNS buffer|VBP may|MD not|RB be|VB updated|VBN by|IN overflows|NNS that|WDT occur|VBP during|IN probe|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53|CD uses|NNS to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53|CD will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN will|MD be|VB incorrectly|RB handled|VBN as|IN follows|VBZ #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN
problem	if|IN vm|JJ entry|NN is|VBZ executed|VBN with|IN the|DT nmi-window|JJ exiting|VBG vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB before|IN execution|NN of|IN any|DT instruction|NN if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN ,|, no|DT blocking|NN of|IN events|NNS by|IN mov|NN ss|NN ,|, and|CC no|DT blocking|NN of|IN events|NNS by|IN sti|NN .|. if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN no|DT virtual-nmi|JJ blocking|NN but|CC with|IN blocking|NN of|IN events|NNS by|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, such|PDT a|DT vm|JJ exit|NN should|MD occur|VB after|IN execution|NN of|IN one|CD instruction|NN in|IN vmx|JJ non-root|JJ operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT vm|JJ exit|NN may|MD be|VB delayed|VBN by|IN one|CD additional|JJ instruction|NN .|.
implication	vmm|NN software|NN using|VBG nmi-window|JJ exiting|NN for|IN nmi|JJ virtualization|NN should|MD generally|RB be|VB unaffected|JJ ,|, as|IN the|DT erratum|NN causes|VBZ at|IN most|JJS a|DT one-instruction|JJ delay|NN in|IN the|DT injection|NN of|IN a|DT virtual|JJ nmi|NN ,|, which|WDT is|VBZ virtually|RB asynchronous|JJ .|. the|DT erratum|NN may|MD affect|VB vmms|NN relying|VBG on|IN deterministic|JJ delivery|NN of|IN the|DT affected|JJ vm|NN exits|NNS .|.
workaround	none|NN identified|VBN .|.
title	valuesforlbr/bts/btmwillbeincorrectafteranexitfromsmm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	vphminposuw|JJ instruction|NN in|IN vex|JJ format|NN does|VBZ not|RB signal|JJ #|# ud|JJ (|( invalid|JJ opcode|NN exception|NN )|) when|WRB vex|NN
problem	processor|NN does|VBZ not|RB signal|JJ #|# ud|JJ fault|NN when|WRB executing|VBG the|DT reserved|VBN instruction|NN vphminposuw|NN with|IN vex.vvvv|NN !|. =1111|NN .|. the|DT vphminposuw|JJ instruction|NN is|VBZ described|VBN in|IN greater|JJR detail|NN in|IN the|DT intel|NN advanced|VBD vector|JJ extensions|NNS programming|VBG reference|NN .|.
implication	executing|VBG vphminposuw|NN with|IN vex.vvvv|NN !|. =|JJ 1111|CD results|NNS in|IN same|JJ behavior|NN as|IN vex.vvvv=|NN 1111|CD .|.
workaround	sw|NN should|MD not|RB use|VB vphminposuw|NN with|IN vex.vvvv|NN !|. =|NN 1111|CD in|IN order|NN to|TO ensure|VB future|JJ compatibility|NN .|.
title	vmread/vmwrite|JJ instruction|NN may|MD not|RB fail|VB when|WRB accessing|VBG an|DT unsupported|JJ field|NN in|IN vmcs|NN
problem	the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 2b|CD states|NNS that|IN execution|NN of|IN vmread|NN or|CC vmwrite|NN should|MD fail|VB if|IN the|DT value|NN of|IN the|DT instructions|NNS register|VBP source|NN operand|NN corresponds|VBZ to|TO an|DT unsupported|JJ field|NN in|IN the|DT vmcs|NN (|( virtual|JJ machine|NN control|NN structure|NN )|) .|. the|DT correct|JJ operation|NN is|VBZ that|IN the|DT logical|JJ processor|NN will|MD set|VB the|DT zf|NN (|( zero|CD flag|NN )|) ,|, write|JJ 0ch|CD into|IN the|DT vm-instruction|JJ error|NN field|NN and|CC for|IN vmread|NN leave|VBP the|DT instructions|NNS destination|NN operand|NN unmodified|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN may|MD instead|RB clear|VB the|DT zf|NN ,|, leave|VBP the|DT vm-instruction|NN error|NN field|NN unmodified|JJ and|CC for|IN vmread|JJ modify|VB the|DT contents|NNS of|IN its|PRP$ destination|NN operand|NN .|.
implication	accessing|VBG an|DT unsupported|JJ field|NN in|IN vmcs|NN will|MD fail|VB to|TO properly|VB report|NN an|DT error|NN .|. in|IN addition|NN ,|, vmread|NN from|IN an|DT unsupported|JJ vmcs|NN field|NN may|MD unexpectedly|RB change|VB its|PRP$ destination|NN operand|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB accessing|VBG unsupported|JJ fields|NNS in|IN a|DT vmcs|NN .|.
title	unexpected|JJ #|# ud|NN on|IN vzeroall/vzeroupper|NN
problem	execution|NN of|IN the|DT vzeroall|NN or|CC vzeroupper|NN instructions|NNS in|IN 64-bit|JJ mode|NN with|IN vex.w|NN set|VBN to|TO 1|CD may|MD erroneously|RB cause|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|.
implication	the|DT affected|JJ instructions|NNS may|MD produce|VB unexpected|JJ invalid-opcode|JJ exceptions|NNS in|IN 64-bit|JJ mode|NN .|.
workaround	compilers|NNS should|MD encode|VB vex.w|NN =|$ 0|CD for|IN the|DT vzeroall|NN and|CC vzeroupper|JJ instructions|NNS .|.
title	execution|NN of|IN opcode|JJ 9bh|CD with|IN the|DT vex|NN opcode|JJ extension|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB opcode|JJ 9bh|CD with|IN a|DT vex|NN opcode|NN extension|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ )|) exception|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.mp|VBN and|CC cr0.ts|VBN are|VBP both|DT 1|CD ,|, the|DT processor|NN may|MD produce|VB a|DT #|# nm|NN (|( device-not-available|JJ )|) exception|NN if|IN one|CD of|IN the|DT following|JJ conditions|NNS exists|VBZ 66h|CD ,|, f2h|NN ,|, f3h|NN or|CC rex|NN as|IN a|DT preceding|VBG prefix|NN ;|: an|DT illegal|JJ map|NN specified|VBN in|IN the|DT vex.mmmmm|JJ field|NN ;|:
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD not|RB use|VB opcode|JJ 9bh|CD with|IN the|DT vex|NN opcode|NN extension|NN .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN another|DT logical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS the|DT paging|NN structures|VBZ initially|RB specify|JJ no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( for|IN example|NN ,|, by|IN accessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|VBN paging-structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|VBZ a|DT store|NN to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	unexpected|JJ #|# ud|NN on|IN vpextrd/vpinsrd|NN
problem	execution|NN of|IN the|DT vpextrd|NN or|CC vpinsrd|NN instructions|NNS outside|IN of|IN 64-bit|JJ mode|NN with|IN vex.w|NN set|VBN to|TO 1|CD may|MD erroneously|RB cause|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|.
implication	the|DT affected|JJ instructions|NNS may|MD produce|VB unexpected|JJ invalid-opcode|JJ exceptions|NNS outside|IN 64-bit|JJ mode|NN .|.
workaround	software|NN should|MD encode|VB vex.w|NN =|$ 0|CD for|IN executions|NNS of|IN the|DT vpextrd|NN and|CC vpinsrd|NN instructions|NNS outside|IN 64-bit|JJ mode|NN .|.
title	lbr|NN ,|, btm|NN or|CC bts|NNS records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN information|NN after|IN an|DT enhanced|JJ intel|NN speedstep|NN technology/t-state/s-state/c1e|JJ transition|NN or|CC adaptive|JJ thermal|NN throttling|NN
problem	the|DT from|IN address|NN associated|VBN with|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) may|MD be|VB incorrect|JJ for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN :|: enhanced|JJ intel|NN speedstep|NN technology|NN t-state|NN (|( thermal|JJ monitor|NN states|NNS )|) s1-state|NN (|( acpi|JJ package|NN sleep|JJ state|NN )|) c1e|NN (|( enhanced|JJ c1|NN low|JJ power|NN state|NN )|) adaptive|NN thermal|JJ throttling|NN
implication	when|WRB the|DT lbrs|NN ,|, btm|NN or|CC bts|NNS are|VBP enabled|VBN ,|, some|DT records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN addresses|NNS for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN enhanced|JJ intel|NN speedstep|NN technology|NN ,|, t-states|NNS ,|, s-states|NNS ,|, c1e|NN ,|, or|CC adaptive|JJ thermal|JJ throttling|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT write|NN to|TO the|DT ia32_fixed_ctr1|JJ msr|NN may|MD result|VB in|IN incorrect|JJ value|NN in|IN certain|JJ conditions|NNS
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, if|IN software|NN tries|NNS to|TO write|VB the|DT ia32_fixed_ctr1|NN msr|NN (|( 30ah|CD )|) a|DT value|NN that|WDT has|VBZ all|DT bits|NNS [|VBP 31:1|CD ]|NNS set|VBN while|IN the|DT counter|NN was|VBD just|RB about|IN to|TO overflow|VB when|WRB the|DT write|NN is|VBZ attempted|VBN (|( that|DT is|VBZ ,|, its|PRP$ value|NN was|VBD 0xffff|CD ffff|JJ ffff|NN )|) ,|, then|RB due|JJ to|TO this|DT erratum|VBZ the|DT new|JJ value|NN in|IN the|DT msr|NN may|MD be|VB corrupted|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_fixed_ctr1|JJ msr|NN may|MD be|VB written|VBN with|IN a|DT corrupted|JJ value|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN writing|VBG zeros|NN to|TO the|DT ia32_fixed_ctr1|NN msr|NN ,|, before|IN the|DT desired|JJ write|JJ operation|NN .|.
title	l1|NN data|NNS cache|NN errors|NNS may|MD be|VB logged|VBN with|IN level|NN set|VBN to|TO 1|CD instead|RB of|IN 0|CD
problem	when|WRB an|DT l1|NN data|NNS cache|NN error|NN is|VBZ logged|VBN in|IN ia32_mci_status|NN [|$ 15|CD error|NN code|NN field|NN ,|, with|IN a|DT cache|NN error|NN type|NN of|IN the|DT format|NN 0000|CD 0001|CD rrrr|NN ttll|NN ,|, the|DT ll|JJ field|NN may|MD be|VB incorrectly|RB encoded|VBN as|IN 01b|CD instead|RB of|IN 00b|CD .|.
implication	an|DT error|NN in|IN the|DT l1|NN data|NNS cache|NN may|MD report|VB the|DT same|JJ ll|JJ value|NN as|IN the|DT l2|NN cache|NN .|. software|NN should|MD not|RB assume|VB that|IN an|DT ll|JJ value|NN of|IN 01b|CD is|VBZ the|DT l2|JJ cache|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ reset|NN may|MD leave|VB the|DT system|NN in|IN an|DT invalid|JJ poisoning|NN state|NN and|CC could|MD cause|VB the|DT feature|NN to|TO be|VB disabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN poison|NN forwarding|VBG enable|JJ and|CC intel|JJ quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) poison|NN enable|JJ bits|NNS are|VBP cleared|VBN by|IN warm|JJ reset|NN ,|, but|CC other|JJ bits|NNS related|VBN to|TO the|DT poisoning|NN feature|NN remain|VBP set|VBN .|. after|IN the|DT warm|JJ reset|VB the|DT system|NN may|MD be|VB in|IN an|DT invalid|JJ state|NN in|IN regards|NNS to|TO the|DT poisoning|VBG bits|NNS .|. this|DT invalid|JJ state|NN may|MD cause|VB the|DT feature|NN to|TO be|VB disabled|VBN .|.
implication	this|DT invalid|JJ state|NN may|MD prevent|VB the|DT propagation|NN of|IN the|DT poisoning|NN indication|NN ,|, effectively|RB disabling|VBG the|DT feature|NN .|.
workaround	if|IN poisoning|NN is|VBZ disabled|JJ ,|, program|NN the|DT following|VBG bits|NNS to|TO 0|CD after|IN reset|NN .|. if|IN poisoning|NN is|VBZ enabled|VBN ,|, program|NN the|DT following|VBG bits|NNS to|TO 1|CD after|IN reset|VB the|DT ia32_mcg_contain.poison_enable|JJ bit|NN (|( msr|JJ 178h|CD ,|, bit|RB 0|CD )|) .|. it|PRP should|MD be|VB noted|VBN that|IN each|DT thread|NN must|MD perform|VB this|DT action|NN .|. the|DT ia32_mcg_contain.poison_enable|JJ (|( msr|JJ 178h|CD ,|, bit|RB 0|CD )|) .|. the|DT poisfen|JJ bit|NN (|( iiomiscctrl|JJ ;|: cpubus|NN (|( 0|CD )|) ;|: device|$ 5|CD ;|: function|NN 0|CD ;|: offset|VBN 1c0h|CD ;|: bit|RB 37|CD )|) .|. the|DT dmask|NN bit|NN (|( uncedmask|JJ ;|: cpubus|NN (|( 0|CD )|) ;|: device|NN 0|CD ,|, 1|CD ,|, 2|CD ,|, 3|CD ;|: functions|NNS 0|CD ,|, 1|CD ,|, 2|CD ,|, 3|CD ;|: offset|VBN 218h|CD ;|: bit|RB 12|CD )|) .|.
title	vm|NN entries|NNS that|WDT return|VBP from|IN smm|NN using|VBG vmlaunch|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN
problem	successful|JJ vm|NN entries|NNS using|VBG the|DT vmlaunch|JJ instruction|NN should|MD set|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN to|TO launched|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ entry|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT current|JJ vmcs|NN if|IN the|DT vm|NN entry|NN is|VBZ returning|VBG from|IN smm|NN .|.
implication	subsequent|JJ vm|NN entries|NNS using|VBG the|DT vmresume|JJ instruction|NN with|IN this|DT vmcs|NN will|MD fail|VB .|. rflags.zf|NN is|VBZ set|VBN to|TO 1|CD and|CC the|DT value|NN 5|CD (|( indicating|VBG vmresume|NN with|IN non-launched|JJ vmcs|NN )|) is|VBZ stored|VBN in|IN the|DT vm-instruction|JJ error|NN field|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN dual|JJ monitor|NN treatment|NN of|IN smi|NN and|CC smm|NN is|VBZ active|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	ia32_mci_addr|NN overwritten|NN in|IN the|DT case|NN of|IN multiple|JJ recoverable|JJ instruction|NN fetch|NN errors|NNS
problem	the|DT instruction|NN fetch|NN machine|NN check|NN error|NN (|( mcacod|JJ 0x150|CD )|) is|VBZ a|DT srar|NN (|( software|NN recoverable|JJ action|NN required|VBN )|) error|NN .|. the|DT address|NN of|IN the|DT location|NN with|IN the|DT error|NN is|VBZ provided|VBN in|IN the|DT corresponding|JJ ia32_mci_addr|NN msr|NN .|. when|WRB multiple|JJ instruction|NN fetch|NN errors|NNS are|VBP logged|VBN as|IN part|NN of|IN a|DT single|JJ machine|NN check|NN event|NN ,|, as|IN indicated|VBN by|IN setting|VBG of|IN the|DT overflow|NN (|( bit|IN 62|CD )|) in|IN the|DT ia32_mci_status|NN msr|NN ,|, then|RB recovery|NN is|VBZ not|RB possible|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB multiple|JJ instruction|NN fetch|NN errors|NNS are|VBP logged|VBN in|IN the|DT same|JJ bank|NN ,|, the|DT ia32_mci_misc|NN msr|NN contains|VBZ all|DT of|IN the|DT correct|JJ information|NN including|VBG the|DT proper|JJ setting|NN for|IN overflow|NN (|( bit|IN 62|CD )|) ;|: however|RB ,|, the|DT ia32_mci_addr|NN msr|NN is|VBZ overwritten|VBN with|IN a|DT value|NN that|WDT corresponds|VBZ to|TO neither|VB the|DT first|JJ or|CC second|JJ error|NN .|.
implication	when|WRB debugging|VBG failures|NNS associated|VBN with|IN the|DT instruction|NN fetch|NN machine|NN check|NN error|NN and|CC the|DT overflow|JJ bit|NN is|VBZ set|VBN ,|, the|DT value|NN in|IN ia32_mci_addr|NN will|MD not|RB be|VB valid|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN does|VBZ not|RB detect|VB intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) rsvd_chk|NN field|NN violations|NNS
problem	according|VBG to|TO the|DT intel|NN qpi|NN specification|NN ,|, if|IN a|DT target|NN agent|NN receives|VBZ a|DT packet|NN with|IN a|DT non-|JJ zero|NN rsvd_chk|NN field|NN ,|, it|PRP should|MD flag|VB it|PRP as|IN an|DT intel|NN qpi|NN link|VBP layer|NN detected|VBN unsupported/undefined|JJ packet|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB check|VB the|DT rsvd_chk|NN field|NN nor|CC report|VB the|DT expected|JJ error|NN .|.
implication	the|DT processor|NN will|MD not|RB flag|VB the|DT intel|NN qpi|NN link|VBP layer|NN detected|VBN unsupported/undefined|JJ packet|NN error|NN in|IN the|DT case|NN that|IN the|DT rsvd_chk|JJ field|NN is|VBZ non-zero|JJ .|.
workaround	none|NN identified|VBN .|.
title	the|DT intel|NN qpi|NN link|NN status|NN register|NN linkinitstatus|NN field|NN incorrectly|RB reports|VBZ internal|JJ stall|NN link|NN initialization|NN for|IN certain|JJ stall|JJ conditions|NNS
problem	the|DT intel|NN qpi|JJ link|NN control|NN register|NN (|( cpubus|NN (|( 1|CD )|) ,|, devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VB 0x44|CD )|) bits|NNS 17|CD and|CC 16|CD allow|NN for|IN the|DT control|NN of|IN the|DT link|NN layer|NN initialization|NN by|IN forcing|VBG the|DT link|NN to|TO stall|VB the|DT initialization|NN process|NN until|IN cleared|VBN .|. the|DT intel|NN qpi|NN link|NN status|NN register|NN (|( cpubus|NN (|( 1|CD )|) ,|, device|RB 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VB 0x48|CD )|) bits|NNS 27:24|CD report|NN the|DT link|NN initialization|NN status|NN (|( linkinitstatus|NN )|) .|. the|DT linkinitstatus|NN incorrectly|RB reports|VBZ internal|JJ stall|NN link|NN initialization|NN (|( 0001b|CD )|) for|IN non-intel|JJ qpi|JJ link|NN control|NN register|NN ,|, bit|NN [|JJ 17,16|CD ]|JJ stall|NN conditions|NNS .|. the|DT intel|NN qpi|JJ specification|NN does|VBZ not|RB intend|VB for|IN internal|JJ stall|NN conditions|NNS to|TO report|VB that|DT status|NN ,|, but|CC rather|RB report|VB the|DT normal|JJ waiting|NN for|IN physical|JJ layer|NN ready|NN (|( 0000b|CD )|) .|.
implication	there|EX is|VBZ no|DT known|JJ problem|NN with|IN this|DT behavior|NN since|IN there|EX is|VBZ no|DT usage|JJ model|NN that|WDT relies|VBZ on|IN polling|NN of|IN the|DT linkinitstatus|NN state|NN in|IN the|DT waiting|VBG for|IN physical|JJ layer|NN ready|JJ versus|NN internal|JJ stall|NN link|NN initialization|NN state|NN ,|, and|CC it|PRP only|RB advertises|VBZ the|DT internal|JJ stall|NN link|NN initialization|NN state|NN for|IN a|DT brief|JJ period|NN of|IN time|NN during|IN link|NN layer|NN initialization|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN tx|NN ac|JJ common|JJ mode|NN fails|VBZ specification|NN
problem	the|DT intel|NN qpi|NN interface|NN specification|NN requires|VBZ tx|JJ ac|JJ common|JJ mode|NN (|( accm|NN )|) to|TO be|VB between|IN -50|JJ mv|NN to|TO 50|CD mv|NNS at|IN 8.0|CD gt/s|NN .|. testing|VBG across|IN process|NN ,|, voltage|NN ,|, and|CC temperature|NN showed|VBD that|IN the|DT accm|NN exceeded|VBD the|DT upper|JJ end|NN of|IN the|DT specification|NN on|IN several|JJ lanes|NNS .|.
implication	those|DT performing|VBG an|DT electrical|JJ characterization|NN of|IN the|DT intel|NN qpi|JJ interface|NN may|MD notice|VB a|DT violation|NN of|IN the|DT upper|JJ end|NN of|IN the|DT accm|JJ specification|NN by|IN no|DT more|JJR than|IN 5|CD mv|NN .|.
workaround	none|NN identified|VBN .|.
title	prochot_n|JJ assertion|NN during|IN warm|JJ reset|NN may|MD disable|VB a|DT processor|NN via|IN the|DT frb|NN mechanism|NN
problem	frb|NN (|( fault|JJ resilient|NN booting|NN )|) is|VBZ defined|VBN as|IN the|DT ability|NN to|TO boot|VB even|RB when|WRB one|CD or|CC more|JJR processors|NNS in|IN the|DT system|NN fail|NN ,|, as|RB long|RB as|IN there|EX is|VBZ one|CD processor|NN functional|NN .|. if|IN a|DT warm|JJ reset|NN is|VBZ asserted|VBN during|IN the|DT boot|NN flow|NN before|IN the|DT intel|NN qpi|NN interface|NN is|VBZ enumerated|VBN and|CC while|IN a|DT processor|NN is|VBZ hot|JJ and|CC drives|VBZ prochot_n|NN ,|, the|DT processor|NN that|WDT is|VBZ driving|VBG prochot_n|NN will|MD mistakenly|RB observe|VB prochot_n|NN as|IN a|DT signal|NN to|TO transition|VB itself|PRP into|IN frb|JJ mode|NN .|.
implication	it|PRP is|VBZ possible|JJ that|IN a|DT processor|NN may|MD be|VB incorrectly|RB isolated|VBN via|IN the|DT frb|NN mechanism|NN if|IN the|DT same|JJ processor|NN asserts|NNS prochot_n|VBP during|IN a|DT warm|JJ reset|NN .|.
workaround	case|NN 1|CD case|NN 1.1|CD :|: legacy|NN processor|NN gets|VBZ disabled|VBN :|: the|DT system|NN will|MD not|RB boot|VB .|. the|DT bmc|NN can|MD detect|VB this|DT case|NN by|IN observing|VBG that|IN legacy|NN socket|NN is|VBZ occupied|VBN ,|, but|CC the|DT processor|NN times|VBZ out|RP on|IN peci|NN ping|NN (|( )|) command|NN .|. since|IN bmc|NN knows|VBZ it|PRP did|VBD not|RB disable|JJ legacy|NN socket|NN ,|, it|PRP can|MD assume|VB this|DT is|VBZ an|DT error|NN case|NN .|. case|NN 1.2|CD :|: non-legacy|NN processor|NN gets|VBZ disabled|VBN :|: if|IN system|NN boots|NNS with|IN one|CD or|CC more|JJR fewer|JJR sockets|NNS ,|, bmc|NN will|MD observe|VB a|DT discrepancy|NN between|IN socket|NN occupied|VBD pins|NNS and|CC response|NN to|TO peci|VB ping|NN (|( )|) command|NN .|. if|IN bmc|NN did|VBD not|RB disable|VB the|DT affected|JJ socket|NN ,|, it|PRP can|MD conclude|VB they|PRP were|VBD accidentally|RB disabled|VBN due|JJ to|TO this|DT issue|NN .|. the|DT bmc|NN can|MD respond|VB to|TO either|DT case|NN by|IN issuing|VBG a|DT cold|JJ reset|NN to|TO the|DT platform|NN .|. case|NN 2|CD :|: systems|NNS without|IN a|DT bmc|NN case|NN 2.1|CD :|: legacy|NN socket|NN gets|VBZ disabled|VBN :|: this|DT will|MD prevent|VB booting|NN .|. the|DT pch|NN (|( platform|VB control|NN hub|NN )|) tco|IN logic|NN can|MD be|VB strapped|VBN to|TO reset|VB the|DT platform|NN if|IN the|DT cpu|NN does|VBZ not|RB fetch|VB code|NN after|IN reset|NN .|. case|NN 2.2|CD :|: non-legacy|JJ socket|NN gets|VBZ disabled|VBN :|: bios|NNS can|MD not|RB read|VB socket|NN occupied|JJ pin|NN from|IN other|JJ socket|NN .|. therefore|RB ,|, bios|NNS can|MD not|RB tell|VB the|DT difference|NN between|IN a|DT tri-stated|JJ socket|NN and|CC unpopulated|JJ socket|NN .|. enable|JJ autoack|NN in|IN the|DT intel|NN qpi|NN interface|NN enumeration|NN which|WDT will|MD ensure|VB that|IN a|DT warm|JJ reset|NN asserted|VBD before|IN the|DT intel|NN quick|JJ path|NN interconnect|JJ enumeration|NN will|MD be|VB converted|VBN into|IN a|DT power-cycle|JJ reset|NN .|.
title	the|DT pcie*|NN link|NN at|IN 8|CD operation|NN while|IN training|VBG
problem	the|DT pcie|NN bus|NN uses|VBZ high|JJ speed|NN serial|JJ links|NNS that|WDT must|MD go|VB through|IN a|DT training|NN process|NN to|TO allow|VB both|DT transmitter|NN and|CC receiver|NN to|TO make|VB adjustments|NNS in|IN behavior|NN to|TO optimize|VB the|DT signaling|NN between|IN the|DT transmitter|NN and|CC receiver|NN .|. when|WRB a|DT pcie|NN compliant|JJ device|NN must|MD train|VB or|CC retrain|VB the|DT link|NN ,|, training|NN sequences|NNS are|VBP used|VBN .|. the|DT device|NN must|MD allow|VB enough|JJ time|NN for|IN the|DT training|NN to|TO complete|VB before|IN transitioning|VBG to|TO normal|JJ operation|NN .|. in|IN the|DT case|NN of|IN pcie|NN equalization|NN at|IN 8.0|CD gt/s|NN the|DT processor|NN is|VBZ not|RB allowing|VBG enough|JJ time|NN to|TO optimize|VB signaling|VBG before|IN attempting|VBG normal|JJ operation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unexpected|JJ system|NN behavior|NN may|MD be|VB observed|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	qpils|NNS reports|VBZ the|DT vna/vn0|NN credits|VBZ available|JJ for|IN the|DT processor|NN rx|NN rather|RB than|IN tx|VB
problem	the|DT qpils|NNS register|NN (|( cpubus|NN (|( 1|CD )|) ;|: devices|NNS 8,9|CD ;|: function|NN 0|CD ;|: offset|VB 0x48|CD )|) ,|, according|VBG to|TO the|DT intel|NN quick|JJ path|NN interconnect|JJ specification|NN at|IN revisions|NNS 1.1|CD and|CC later|RB ,|, should|MD report|VB the|DT vna/vn0|JJ credits|NNS available|JJ for|IN the|DT processor|NN tx|NN (|( transmit|VB port|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT qpils|NNS register|NN reports|VBZ the|DT vna/vn0|NN credits|VBZ available|JJ for|IN the|DT processor|NN rx|NN (|( receive|JJ port|NN )|) .|.
implication	this|DT is|VBZ a|DT violation|NN of|IN the|DT specification|NN but|CC no|DT functional|JJ failures|NNS have|VBP been|VBN observed|VBN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT router|NN value|NN exchanged|VBD during|IN intel|NN qpi|NN link|VBP layer|NN initialization|NN is|VBZ set|VBN to|TO zero|VB
problem	during|IN the|DT intel|NN qpi|NN link|VBP layer|NN initialization|NN ,|, parameters|NNS are|VBP exchanged|VBN by|IN hardware|NN .|. the|DT parameters|NNS that|WDT are|VBP received|VBN are|VBP stored|VBN by|IN the|DT receiver|NN .|. the|DT information|NN is|VBZ used|VBN to|TO setup|VB link|NN operation|NN .|. one|CD of|IN those|DT parameters|NNS that|WDT is|VBZ exchanged|VBN is|VBZ the|DT router|NN value|NN .|. the|DT router|NN value|NN should|MD be|VB one|CD but|CC it|PRP is|VBZ zero|VBN in|IN the|DT processor|NN .|.
implication	given|VBN that|IN the|DT processor|NN is|VBZ designed|VBN to|TO only|RB go|VB into|IN 2|CD socket|NN platforms|NNS and|CC that|IN the|DT bios|NNS is|VBZ not|RB using|VBG this|DT value|NN ,|, there|EX is|VBZ no|DT known|JJ negative|JJ impact|NN from|IN the|DT router|NN value|NN being|VBG 0|CD .|.
workaround	none|NN identified|VBN .|.
title	a|DT first|JJ level|NN data|NNS cache|NN parity|NN error|NN may|MD result|VB in|IN unexpected|JJ behavior|NN
problem	when|WRB a|DT load|NN occurs|VBZ to|TO a|DT first|JJ level|NN data|NNS cache|NN line|NN resulting|VBG in|IN a|DT parity|NN error|NN in|IN close|JJ proximity|NN to|TO other|JJ software|NN accesses|NNS to|TO the|DT same|JJ cache|NN line|NN and|CC other|JJ locked|JJ accesses|VBZ the|DT processor|NN may|MD exhibit|VB unexpected|JJ behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN incorrectly|RB indicates|VBZ that|IN 16-bit|JJ rolling|VBG crc|NN is|VBZ supported|VBN
problem	the|DT intel|NN qpi|NN specification|NN defines|VBZ two|CD methods|NNS of|IN computing|VBG crc|NN rolling|VBG crc|NN .|. the|DT processor|NN implements|VBZ only|RB 8-bit|JJ crc|NN .|. the|DT crc|NN mode|NN supported|VBD bit|NN in|IN the|DT qpilcp|NN registers|NNS (|( devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VBN 40h|CD ,|, bit|RB 11|CD )|) is|VBZ set|VBN incorrectly|RB indicating|VBG that|IN both|DT 8-bit|JJ crc|NN and|CC 16-bit|JJ rolling|NN crc|NN are|VBP supported|VBN .|.
implication	the|DT crc|NN mode|NN supported|VBD bit|NN of|IN qpilcp|NN must|MD be|VB disregarded|VBN ;|: there|EX should|MD be|VB no|DT attempt|NN to|TO use|VB 16-bit|JJ rolling|VBG crc|NN mode|NN .|.
workaround	the|DT crc|NN mode|NN bits|NNS in|IN the|DT qpilcl|NN (|( devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VBN 44h|CD ,|, bits|NNS [|VBP 15|CD should|MD be|VB left|VBN at|IN their|PRP$ reset|NN value|NN of|IN 00b|CD to|TO ensure|VB 8-bit|JJ crc|NN is|VBZ selected|VBN .|.
title	peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN will|MD always|RB time|NN out|RP
problem	peci|NN 3.0|CD introduces|NNS a|DT host|NN identification|NN field|NN as|IN a|DT way|NN for|IN the|DT peci|NN host|NN device|NN to|TO identify|VB itself|PRP to|TO the|DT peci|JJ client|NN .|. this|DT is|VBZ intended|VBN for|IN use|NN in|IN future|JJ peci|NN systems|NNS that|WDT may|MD support|VB more|JJR than|IN one|CD peci|NN originator|NN .|. since|IN peci|NN 3.0|CD systems|NNS do|VBP not|RB support|VB the|DT use|NN of|IN multiple|JJ originators|NNS ,|, peci|VBP 3.0|CD host|NN devices|NNS should|MD zero|VB out|RP the|DT unused|JJ host|NN id|JJ field|NN .|. peci|NN 3.0|CD also|RB introduces|VBZ a|DT retry|NN bit|NN as|IN a|DT way|NN for|IN the|DT peci|NN host|NN to|TO indicate|VB to|TO the|DT client|NN that|IN the|DT current|JJ request|NN is|VBZ a|DT retry|NN of|IN a|DT previous|JJ read|NN or|CC write|JJ operation|NN .|. unless|IN the|DT peci|NN 3.0|CD host|NN device|NN zeroes|VBZ out|RP the|DT byte|NN containing|VBG the|DT host|NN id|NN &|CC retry|NN bit|NN information|NN ,|, peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN will|MD never|RB complete|VB successfully|RB .|.
implication	peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN may|MD never|RB complete|VB successfully|RB .|. instead|RB ,|, they|PRP will|MD return|VB a|DT timeout|NN completion|NN code|NN of|IN 81h|CD for|IN a|DT period|NN ranging|VBG from|IN 1|CD ms|NNS to|TO 30|CD ms|NN if|IN the|DT retry|NN bit|NN is|VBZ asserted|VBN .|.
workaround	peci|NN 3.0|CD host|NN devices|NNS should|MD zero|VB out|RP the|DT byte|NN that|WDT contains|VBZ the|DT host|NN id|NN and|CC retry|NN bit|NN information|NN for|IN all|DT peci|NN requests|NNS at|IN all|DT times|NNS including|VBG retries|NNS .|.
title	the|DT vswing|NN of|IN the|DT pcie*|NN transmitter|NN exceeds|VBZ the|DT specification|NN
problem	the|DT pcie|NN specification|NN defines|VBZ a|DT limit|NN for|IN the|DT vswing|NN (|( voltage|JJ swing|VBG )|) of|IN the|DT differential|JJ lines|NNS that|WDT make|VBP up|RP a|DT lane|NN to|TO be|VB 1200|CD mv|JJ peak-to-peak|NN when|WRB operating|NN at|IN 2.5|CD gt/s|NN and|CC 5|CD gt/s|NN .|. intel|NN has|VBZ found|VBN that|IN the|DT processors|NNS pcie|VBP transmitter|NN may|MD exceed|VB this|DT specification|NN .|. peak-to-peak|JJ swings|NNS on|IN a|DT limited|JJ number|NN of|IN samples|NNS have|VBP been|VBN observed|VBN up|IN to|TO 1450|CD mv|NN .|.
implication	for|IN those|DT taking|VBG direct|JJ measurements|NNS of|IN the|DT pcie|JJ transmit|NN traffic|NN coming|VBG from|IN the|DT processor|NN may|MD detect|VB that|IN the|DT vswing|NN exceeds|VBZ the|DT pcie|JJ specification|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN interface|NN calibration|NN may|MD log|VB spurious|JJ bus|NN and|CC interconnect|JJ error|NN machine|NN checks|NNS
problem	the|DT intel|NN qpi|JJ interface|NN physical|JJ layer|NN performs|NNS calibration|NN across|IN all|DT 20|CD of|IN the|DT lanes|NNS and|CC reports|NNS the|DT success|NN or|CC failure|NN of|IN the|DT calibration|NN process|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD detect|VB spurious|JJ errors|NNS during|IN the|DT calibration|NN of|IN the|DT intel|NN qpi|JJ interface|NN .|. the|DT bus|NN and|CC interconnect|JJ errors|NNS are|VBP reported|VBN with|IN the|DT ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_1xx0_0000_1111|CD (|( where|WRB x|NN is|VBZ zero|CD or|CC one|CD )|) .|.
implication	the|DT processor|NN may|MD log|VB spurious|JJ bus|NN and|CC interconnect|JJ error|NN machine|NN checks|NNS reports|NNS during|IN intel|NN qpi|JJ calibration|NN .|.
workaround	is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	when|WRB a|DT link|NN is|VBZ degraded|VBN on|IN a|DT port|NN due|JJ to|TO pcie*|VB signaling|VBG issues|NNS correctable|JJ receiver|JJ errors|NNS may|MD be|VB reported|VBN on|IN the|DT neighboring|JJ port|NN
problem	pci|NN express*|NN interface|NN incorporates|VBZ a|DT recovery|NN mechanism|NN when|WRB certain|JJ link|NN degradation|NN occurs|VBZ by|IN retraining|VBG the|DT link|NN without|IN impacting|VBG the|DT pending|VBG transactions|NNS .|. when|WRB a|DT link|NN is|VBZ degraded|VBN on|IN a|DT specific|JJ port|NN due|JJ to|TO pcie|VB signaling|VBG issues|NNS ,|, it|PRP is|VBZ possible|JJ that|IN correctable|JJ receiver|NN errors|NNS are|VBP reported|VBN on|IN the|DT neighboring|NN (|( logically|RB adjacent|JJ )|) port|NN .|. the|DT correctable|JJ receiver|NN errors|NNS are|VBP indicated|VBN by|IN the|DT pcie|NN aer|NN correctable|JJ error|NN bit|NN (|( xpglberrsts|NNS cpubus|VBP (|( 0|CD )|) ;|: device|JJ 0-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 230h|CD ;|: bit|RB 2|CD )|) .|.
implication	software|NN that|WDT logs|VBZ errors|NNS on|IN the|DT pcie|JJ interface|NN must|MD be|VB aware|JJ that|IN errors|NNS detected|VBD on|IN a|DT specific|JJ port|NN could|MD be|VB due|JJ to|TO either|DT an|DT error|NN on|IN that|DT specific|JJ port|NN or|CC on|IN a|DT neighboring|JJ port|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT cmci|NN is|VBZ only|RB generated|VBN when|WRB the|DT memory|NN controllers|NNS correctable|JJ error|NN count|NN threshold|NN is|VBZ exceeded|VBN
problem	a|DT cmci|NN (|( corrected|VBN machine|NN check|NN error|NN interrupt|NN )|) should|MD be|VB generated|VBN when|WRB the|DT number|NN of|IN corrected|JJ errors|NNS for|IN a|DT bank|NN reaches|VBZ the|DT corrected|JJ error|NN threshold|NN programmed|VBD into|IN the|DT ia32|NN _mci_ctl2|NNP bits|VBZ [|$ 14|CD
implication	the|DT cmci|NN will|MD not|RB be|VB generated|VBN when|WRB expected|VBN but|CC rather|RB will|MD be|VB generated|VBN on|IN the|DT next|JJ corrected|JJ error|NN for|IN the|DT bank|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT issue|NN .|. it|PRP should|MD be|VB noted|VBN that|IN with|IN this|DT workaround|NN if|IN the|DT threshold|NN is|VBZ programmed|VBN to|TO a|DT value|NN of|IN 0|CD ,|, a|DT read|NN of|IN the|DT value|NN will|MD return|VB 1|CD and|CC the|DT threshold|NN will|MD be|VB 1.|CD all|DT other|JJ valid|JJ threshold|NN values|NNS for|IN the|DT bank|NN will|MD be|VB read|VBN back|RB correctly|RB and|CC function|NN as|IN expected|VBN .|.
title	pcie*|NN rx|NN dc|NN common|JJ mode|NN impedance|NN is|VBZ not|RB meeting|VBG the|DT specification|NN
problem	when|WRB the|DT pcie|NN rx|NN termination|NN is|VBZ not|RB powered|VBN ,|, the|DT dc|NN common|JJ mode|NN impedance|NN has|VBZ the|DT following|JJ requirement|NN :|: 10|CD k|NN over|IN 0-200|JJ mv|NNS range|VBP with|IN respect|NN to|TO ground|NN and|CC 20|CD k|NN for|IN voltages|NNS 200|CD mv|NN with|IN respect|NN to|TO ground|NN .|. the|DT processors|NNS pcie|VBP rx|NNS do|VBP not|RB meet|VB this|DT requirement|NN at|IN 85|CD degrees|NNS c|VBP or|CC greater|JJR .|. in|IN a|DT limited|JJ number|NN of|IN samples|NNS intel|NN has|VBZ measured|VBN an|DT impedance|NN as|RB low|JJ as|IN 9.85|CD k|NN at|IN 50|CD mv|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT violation|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT modification|NN to|TO the|DT multiple|JJ message|NN enable|JJ field|NN does|VBZ not|RB affect|VB the|DT aer|NN interrupt|JJ message|NN number|NN field|NN
problem	the|DT (|( advanced|JJ error|NN interrupt|NN )|) message|NN number|NN field|NN (|( rperrsts|JJ devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: offset|VB 178h|CD ;|: bits|NNS [|VBP 31|CD field|NN (|( msimsgctl|JJ device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 62h|CD ;|: bits|NNS [|VBP 6:4|CD ]|NN )|) .|. however|RB ,|, writing|VBG the|DT multiple|JJ message|NN enable|NN in|IN the|DT root|NN port|NN does|VBZ not|RB update|VB the|DT advanced|JJ error|NN interrupt|JJ message|NN number|NN field|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN can|MD allocate|VB only|RB one|CD msi|NN (|( message|NN signaled|VBN interrupt|RB )|) to|TO the|DT root|NN port|NN .|.
workaround	none|NN identified|VBN .|.
title	unexpected|JJ pcie*|NN set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO lnkcon|VB
problem	the|DT processor|NN sends|VBZ the|DT pcie|JJ set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO the|DT slot|NN capabilities|NNS (|( sltcap|JJ devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: offset|VB a4h|NN )|) register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN also|RB sends|VBZ pcie|IN the|DT set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO the|DT lnkcon|NN (|( cpubus|NN (|( 0|CD )|) ;|: devices|NNS 0-3|VBP ;|: functions|NNS 0-3|VBP ;|: offset|VB a0h|NN )|) register|NN .|.
implication	for|IN those|DT monitoring|VBG the|DT pcie|NN traffic|NN going|VBG across|IN the|DT link|NN ,|, the|DT unexpected|JJ pcie|NN set_slot_power_limit|NN message|NN will|MD be|VB detected|VBN whenever|WRB a|DT write|NN to|TO the|DT lnkcon|NN register|NN occurs|VBZ .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	enabling|VBG intel|NN qpi|NN l0s|JJ state|NN may|MD prevent|VB entry|NN into|IN l1|NN
problem	enabling|VBG intel|NN qpi|NN l0s|NN state|NN in|IN a|DT dual|JJ processor|NN system|NN with|IN both|DT processor|NN sockets|NNS populated|VBD may|MD not|RB allow|VB the|DT intel|NN qpi|NN link|NN between|IN the|DT processors|NNS to|TO enter|VB the|DT l1|NN state|NN .|.
implication	entry|NN into|IN the|DT package|NN c3|NN state|NN and|CC lower|JJR power|NN package|NN c-states|NNS can|MD not|RB occur|VB if|IN the|DT intel|NN qpi|NN link|NN can|MD not|RB enter|VB the|DT l1|NN state|NN .|. system|NN power|NN consumption|NN may|MD increase|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	locked|VBN accesses|NNS spanning|VBG cachelines|NNS that|WDT include|VBP pci|JJ space|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	a|DT locked|JJ memory|NN access|NN which|WDT splits|VBZ across|IN a|DT cacheline|NN boundary|NN that|WDT suffers|VBZ a|DT master|NN abort|NN on|IN a|DT pci|NN bus|NN may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	aborted|JJ split|NN lock|NN accesses|NNS may|MD cause|VB pci|NN devices|NNS to|TO become|VB inoperable|JJ until|IN a|DT platform|NN reset|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN training|VBG sensitivities|NNS related|VBN to|TO clock|VB detection|NN
problem	the|DT processor|NN is|VBZ demonstrating|VBG link|RBR training|VBG sensitivities|NNS related|VBN to|TO clock|VB detection|NN and|CC will|MD indicate|VB the|DT error|NN with|IN an|DT ia32_mci_status.mscod|NN (|( bits|NNS [|VBP 21:16|CD ]|NNP )|) of|IN 10011|CD and|CC with|IN an|DT ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0000_1000_0000_1111|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN qpi|JJ interface|NN may|MD train|VB intermittently|RB and|CC flag|VB a|DT machine|NN check|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN rx|NN common|JJ mode|JJ return|NN loss|NN is|VBZ not|RB meeting|VBG the|DT specification|NN
problem	the|DT pcie|NN specification|NN requires|VBZ that|IN the|DT rx|NN common|JJ mode|JJ return|NN loss|NN in|IN the|DT range|NN of|IN 0.05|CD to|TO 2.5|CD ghz|NNS must|MD be|VB limited|VBN to|TO -6|VB db|NN .|. the|DT processors|NNS pcie|VBP rx|NNS do|VBP not|RB meet|VB this|DT requirement|NN .|. the|DT pcie|NN rx|NN common|JJ mode|NN return|NN at|IN 500|CD mhz|NN has|VBZ been|VBN found|VBN to|TO be|VB between|IN -3.5|NNP and|CC -4|NNP db|VBP on|IN a|DT limited|JJ number|NN of|IN samples|NNS .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	the|DT most|RBS significant|JJ bit|NN of|IN the|DT cec|NN can|MD not|RB be|VB cleared|VBN once|RB set|VBN
problem	the|DT most|RBS significant|JJ bit|NN of|IN the|DT cec|NN (|( corrected|VBN error|NN count|NN ia32_mci_status|NN (|( i=12-|JJ 19|CD )|) ,|, bit|RB 52|CD )|) can|MD not|RB be|VB cleared|VBN once|IN it|PRP has|VBZ been|VBN set|VBN .|.
implication	in|IN the|DT case|NN that|WDT software|NN attempts|VBZ to|TO clear|VB the|DT cec|NN and|CC the|DT count|NN exceeds|VBZ 3fffh|CD ,|, software|NN will|MD read|VB incorrect|JJ cec|NN values|NNS on|IN subsequent|JJ accesses|NNS and|CC additional|JJ cmcis|NN (|( corrected|VBN machine|NN check|NN error|NN interrupts|NN )|) will|MD not|RB be|VB generated|VBN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD avoid|VB this|DT erratum|NN by|IN setting|VBG corrected|VBN error|NN threshold|NN to|TO a|DT value|NN less|JJR than|IN 3fffh|CD ,|, enable|JJ cmci|NN and|CC clearing|VBG the|DT error|NN count|NN before|IN it|PRP exceeds|VBZ 3fffh|CD .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN another|DT logical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( for|IN example|NN ,|, by|IN accessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|VBN paging-structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|VBZ a|DT store|NN to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	pcie*|NN adaptive|JJ equalization|NN may|MD not|RB train|VB to|TO the|DT optimal|JJ settings|NNS
problem	in|IN the|DT case|NN of|IN the|DT pcie|NN equalization|NN procedure|NN for|IN 8|CD gt/s|NN ,|, the|DT downstream|NN ports|NNS (|( for|IN example|NN ,|, the|DT processors|NNS )|) txeq|NN (|( transmitter|JJ equalization|NN settings|NNS )|) can|MD be|VB fine|JJ tuned|VBN for|IN each|DT lane|NN during|IN a|DT process|NN called|VBN adaptive|JJ equalization|NN phase|NN 3.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB direct|VB the|DT end-agent|NN to|TO the|DT optimal|JJ txeq|NN settings|NNS .|.
implication	the|DT pcie|NN link|NN may|MD not|RB be|VB as|RB robust|JJ as|IN possible|JJ potentially|RB leading|VBG to|TO a|DT higher|JJR bit|NN error|RBR rate|NN than|IN expected|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT core|NN may|MD not|RB complete|VB transactions|NNS to|TO the|DT caching|NN agent|NN when|WRB c-|NN states|NNS are|VBP enabled|VBN leading|VBG to|TO an|DT internal|JJ timer|NN error|NN
problem	when|WRB multiple|JJ cores|NNS have|VBP outstanding|JJ transactions|NNS targeted|VBD to|TO a|DT single|JJ caching|NN agent|NN and|CC one|CD of|IN the|DT cores|NNS enters|VBZ a|DT core|NN c-state|NN before|IN completing|VBG the|DT transaction|NN with|IN the|DT targeted|JJ caching|NN agent|NN an|DT internal|JJ timer|NN machine|NN check|NN error|NN may|MD occur|VB (|( ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD experience|VB an|DT internal|JJ timer|NN error|NN .|.
workaround	none|NN identified|VBN .|.
title	tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN
problem	the|DT tsc|NN (|( time|NN stamp|NN counter|NN msr|$ 10h|CD )|) should|MD be|VB cleared|VBN on|IN reset|NN .|. due|JJ to|TO this|DT erratum|NN the|DT tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN .|.
implication	the|DT tsc|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN .|. the|DT tsc|NN is|VBZ cleared|VBN by|IN power-on|JJ reset|NN as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ resets|NNS may|MD be|VB converted|VBN to|TO power-on|JJ resets|NNS when|WRB recovering|VBG from|IN an|DT ierr|NN
problem	when|WRB a|DT warm|JJ reset|NN is|VBZ attempted|VBN and|CC an|DT ierr|NN (|( internal|JJ error|NN )|) happens|VBZ as|IN indicated|VBN by|IN the|DT ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD ,|, a|DT power-on|JJ reset|NN occurs|NNS instead|RB .|.
implication	the|DT values|NNS in|IN the|DT machine|NN check|NN bank|NN will|MD be|VB lost|VBN as|IN a|DT result|NN of|IN the|DT power-on|JJ reset|NN .|. this|DT prevents|VBZ a|DT os|NN ,|, bios|NNS or|CC the|DT bmc|NN (|( baseboard|JJ management|NN controller|NN )|) from|IN logging|VBG the|DT content|NN of|IN the|DT error|NN registers|NNS or|CC taking|VBG any|DT post-reset|JJ actions|NNS that|WDT are|VBP dependent|JJ on|IN the|DT machine|NN check|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	using|VBG dma|JJ xor|NN with|IN dca|NN may|MD cause|VB a|DT machine|NN check|NN
problem	if|IN both|DT dca|FW (|( direct|JJ cache|NN access|NN )|) and|CC dma|JJ xor|NN operations|NNS are|VBP active|JJ at|IN the|DT same|JJ time|NN ,|, then|RB invalid|JJ prefetch|NN hints|NNS may|MD be|VB generated|VBN .|. these|DT prefetch|JJ transactions|NNS may|MD not|RB complete|VB and|CC could|MD result|VB in|IN a|DT timeout|NN machine|NN check|NN ,|, which|WDT will|MD cause|VB caterr|JJ #|# to|TO become|VB asserted|JJ .|.
implication	invalid|JJ prefetch|NN hints|NNS may|MD not|RB complete|VB resulting|VBG in|IN a|DT machine|NN check|NN .|.
workaround	if|IN using|VBG dma|NN xor|JJ operations|NNS ,|, disable|JJ dca|NN by|IN clearing|VBG chanctrl|NN .|. completion_write|NN _dca_enable|JJ (|( offset|VB 80h|CD ;|: bit|RB 9|CD )|) in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( device|NN :|: 10|CD ;|: function|NN 0-7|NN ;|: 0ffset|CD 80h|CD )|) .|.
title	mixed|JJ dma|NN xor|NNP and|CC legacy|NN operations|NNS in|IN the|DT same|JJ channel|NN may|MD cause|VB data|NNS to|TO be|VB observed|VBN out|IN of|IN order|NN
problem	for|IN mixed|JJ channel|NNS dma|NN (|( xor|JJ and|CC legacy|JJ operations|NNS active|JJ on|IN the|DT same|JJ channel|NN )|) completion|NN writes|VBZ from|IN legacy|NN operations|NNS may|MD pass|VB completion|NN writes|NNS from|IN xor|JJ operations|NNS resulting|VBG in|IN out|NN of|IN order|NN descriptor|NN updates/completions|NNS .|.
implication	dma|NN descriptor|NN progress|NN may|MD appear|VB out|IN of|IN order|NN with|IN incorrect|JJ data|NNS .|.
workaround	in|IN the|DT dma|NN driver|NN each|DT dma|NN xor|NNP descriptor|NN must|MD be|VB followed|VBN by|IN an|DT additional|JJ legacy|NN descriptor|NN .|. the|DT legacy|NN descriptor|NN must|MD have|VB a|DT non-zero|JJ transfer|NN length|NN and|CC the|DT null|JJ transfer|NN bit|NN and|CC completion|NN interrupt|NN in|IN the|DT descriptor|NN control|NN field|NN set|VBN to|TO '1|VB '|'' .|. the|DT transfer|NN will|MD not|RB actually|RB occur|JJ ,|, but|CC a|DT completion|NN interrupt|NN will|MD be|VB generated|VBN that|IN indicates|VBZ that|IN the|DT xor|NN operation|NN has|VBZ completed|VBN .|. this|DT causes|VBZ all|DT completion|NN interrupts|NNS to|TO be|VB of|IN the|DT legacy|NN type|NN .|.
title	unexpected|JJ dma|NN xor|NNP halt|NN and|CC errors|NNS when|WRB using|VBG descriptors|NNS with|IN p|NN or|CC q|JJ operations|NNS disabled|VBD
problem	if|IN a|DT galois|JJ field|NN generate/validate|NN base|NN descriptor|NN has|VBZ either|CC the|DT p|NN operations|NNS disable|JJ or|CC q|JJ operation|NN disable|JJ bit|NN set|VBN and|CC the|DT corresponding|NN disabled|VBD p|JJ parity|NN address|NN or|CC q|JJ parity|NN address|JJ field|NN of|IN the|DT descriptor|NN does|VBZ not|RB contain|VB a|DT valid/aligned|JJ address|NN ,|, the|DT dma|JJ channel|NN may|MD halt|VB unexpectedly|RB with|IN destination|NN address|NN errors|NNS .|. the|DT destination|NN address|NN errors|NNS will|MD be|VB logged|VBN in|IN chanerr_int|NN .|. dma|NN transfer|NN destination|NN address|NN error|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 180h|CD ;|: bit|RB 1|CD )|) .|.
implication	the|DT dma|NN may|MD only|RB partially|RB process|VB a|DT dma|NN xor|NNP descriptor|NN when|WRB a|DT disabled|JJ p|NN or|CC q|JJ parity|NN address|JJ field|NN of|IN the|DT descriptor|NN does|VBZ not|RB contain|VB a|DT valid/aligned|JJ address|NN ,|, resulting|VBG in|IN incomplete|JJ data|NNS ,|, an|DT unexpected|JJ dma|NN channel|NN halt|NN and|CC destination|NN address|NN errors|NNS .|.
workaround	at|IN all|DT times|NNS ,|, software|NN must|MD place|VB a|DT valid/aligned|JJ address|NN in|IN both|CC the|DT p|NN parity|NN address|NN field|NN and|CC the|DT q|JJ parity|NN address|JJ field|NN of|IN a|DT dma|NN xor|NN with|IN galois|JJ field|NN generate/validate|NN base|NN descriptor|NN even|RB if|IN the|DT p|NN operations|NNS disable|JJ or|CC q|JJ operations|NNS disable|JJ descriptor|NN fields|NNS are|VBP set|VBN to|TO disable|VB either|DT p|NN or|CC q|JJ operations|NNS for|IN the|DT descriptor|NN .|.
title	dma|NN xor|NNP channel|NN may|MD hang|VB on|IN source|NN read|VBN completion|NN data|NNS parity|NN error|NN for|IN >|$ 8k|CD descriptors|NNS
problem	if|IN a|DT parity|NN error|NN occurs|VBZ of|IN source|NN read|JJ completion|NN data|NNS while|IN inside|IN the|DT dma|NN for|IN >|$ 8k|CD descriptor|NN transfer|NN lengths|NNS ,|, the|DT dma|NN channel|NN will|MD hang|VB until|IN the|DT next|JJ platform|NN reset.this|NN behavior|VBZ only|RB applies|NNS if|IN the|DT data|NN arrived|VBD at|IN the|DT dma|NN unit|NN error|NN free|JJ (|( from|IN dram|NN and|CC intel|NN qpi|NN )|) but|CC then|RB had|VBD a|DT parity|NN error|NN in|IN the|DT completion|NN data|NNS fifo|NN inside|IN the|DT dma|NN .|.
implication	the|DT effected|JJ dma|NN channel|NN will|MD hang|VB until|IN the|DT next|JJ platform|NN reset|NN .|.
workaround	none|NN identified|VBN .|.
title	dma|NN cb_bar|NN decode|NN may|MD be|VB incorrect|JJ after|IN dma|NN flr|NN
problem	pcie*|NN flr|NN (|( function|JJ level|NN reset|NN )|) of|IN the|DT dma|NN function|NN ,|, may|MD result|VB in|IN an|DT incorrect|JJ cb_bar|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) decode|NN when|WRB a|DT memory|NN read|NN of|IN the|DT cb_bar|NN occurs|VBZ around|IN the|DT same|JJ time|NN as|IN the|DT flr|NN .|.
implication	a|DT flr|NN may|MD cause|VB a|DT pcie|JJ memory|NN read|NN to|TO decode|VB to|TO channel|VB 0|CD instead|RB of|IN the|DT intended|JJ channel|NN resulting|VBG in|IN incorrect|JJ read|NN data|NNS returned|VBD .|.
workaround	software|NN must|MD quiesce|VB the|DT dma|NN function|NN before|IN issuing|VBG flr|NN including|VBG ensure|VB clients|NNS are|VBP no|RB longer|RBR referencing|VBG the|DT driver|NN .|. ensure|VB all|DT outstanding|JJ descriptors|NNS have|VBP completed|VBN via|IN the|DT normal|JJ completion|NN writeback|NN notifications|NNS by|IN reading|VBG chancmp|NN ,|, chansts|NNS ,|, and|CC dmacount|NN .|. issue|NN flr|NN and|CC ensure|VB no|DT new|JJ dma|NN transactions|NNS are|VBP started|VBN until|IN flr|NN has|VBZ completed|VBN .|. chancmp|NN (|( offset|VB 98h|CD )|) and|CC chansts|NNS (|( offset|VB 88h|CD )|) ,|, and|CC dmacount|NN (|( offset|VB 86h|CD )|) are|VBP offsets|NNS relative|JJ to|TO cb_bar|VB on|IN the|DT processor|NN 's|POS internal|JJ io|NN bus|NN (|( as|IN defined|VBN in|IN the|DT iiobusno|JJ register|NN )|) .|.
title	xor|JJ dma|NN restricted|VBD to|TO 8|CD kb|NN transfers|NNS when|WRB multiple|NN channels|NNS are|VBP in|IN use|NN
problem	incorrect|JJ data|NNS transfers|NNS can|MD occur|VB if|IN more|JJR than|IN one|CD dma|NN channel|NN is|VBZ in|IN operation|NN and|CC >|$ 8|CD kb|NN xor|NNP dma|NN transfer|NN sizes|NNS are|VBP being|VBG used|VBN .|. xor|JJ dma|NN transfer|NN size|NN is|VBZ set|VBN by|IN software|NN in|IN the|DT block|NN size|NN field|NN of|IN the|DT xor|NN with|IN galios|NNS field|NN generate/validate|NN base|NN descriptor|NN .|.
implication	xor|JJ dma|NN operation|NN is|VBZ restricted|VBN to|TO 8|CD kb|NNS transfer|NN sizes|VBZ when|WRB multiple|JJ dma|NN channels|NNS are|VBP in|IN use|NN .|. legacy|NN dma|JJ operations|NNS may|MD still|RB use|VB up|RP to|TO the|DT maximum|JJ 1|CD mb|NN transfer|NN length|NN .|.
workaround	software|NN may|MD either|VB use|VB a|DT single|JJ dma|NN channel|NN for|IN both|DT legacy|NN and|CC xor|JJ operation|NN types|NNS both|DT up|RB to|TO the|DT maximum|JJ 1mb|CD transfer|NN size|NN .|. use|NN multiple|JJ dma|NN channels|NNS where|WRB xor|JJ operation|NN types|NNS are|VBP 8|CD kb|NNS transfer|VBP size|NN and|CC legacy|NN operation|NN types|NNS are|VBP up|RB to|TO 1|CD mb|NNS transfer|NN size|NN .|.
title	unable|JJ to|TO restart|VB dma|NN after|IN poisoned|JJ error|NN during|IN an|DT xor|JJ operation|NN
problem	if|IN the|DT chanerr|JJ field|NN read|VBD data|NNS error|NN (|( offset|VBN a8h|RB ;|: bit|VB 8|CD )|) is|VBZ set|VBN due|JJ to|TO a|DT poisoned|VBN completion|NN error|NN during|IN a|DT dma|JJ xor|NN operation|NN ,|, the|DT dma|NN stays|VBZ in|IN the|DT halted|JJ state|NN and|CC the|DT read|NN data|NNS error|RB bit|NN does|VBZ not|RB clear|JJ
implication	the|DT xor|JJ operations|NNS on|IN the|DT dma|NN can|MD not|RB be|VB restarted|VBN after|IN a|DT read|JJ data|NN error|NN due|JJ to|TO a|DT poisoned|JJ xor|NN operation|NN .|.
workaround	at|IN least|JJS one|CD xor|NN descriptor|NN with|IN no|DT read|NN data|NNS errors|NNS has|VBZ to|TO be|VB processed|VBN for|IN a|DT new|JJ chain|NN of|IN xor|JJ descriptors|NNS to|TO work|VB correctly|RB with|IN the|DT corresponding|JJ chanerrmsk|NN (|( offset|VB ach|NN ;|: bit|CC 8|CD )|) bit|NN set|VBN .|. upon|IN detection|NN of|IN a|DT read|JJ data|NN error|NN ,|, software|NN must|MD clear|VB the|DT chanerr|NN and|CC chanerr_int|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 180h|CD )|) registers|NNS and|CC disable|VB the|DT corresponding|JJ error|NN mask|NN bit|NN by|IN setting|VBG chanerrmsk|NN .|. then|RB new|JJ descriptors|NNS can|MD be|VB added|VBN to|TO the|DT chain|NN and|CC the|DT dma|NN started|VBN by|IN writing|VBG the|DT dmacount|NN (|( offset|VB 86h|CD )|) .|. once|RB the|DT dma|NN channel|NN is|VBZ in|IN the|DT running|NN state|NN ,|, software|NN can|MD clear|VB the|DT chanerrmsk|NN .|. chanerr|NN ,|, chanerrmsk|NN ,|, and|CC dmacount|NN are|VBP offsets|NNS relative|JJ to|TO cb_bar|VB (|( device|NN 4|CD ;|: function|NN 0-7|NN ;|: 0ffset|CD 10h|CD )|) on|IN the|DT processors|NNS internal|JJ io|NN bus|NN (|( as|IN defined|VBN in|IN the|DT iiobusno|JJ register|NN )|) .|.
title	dma|JJ restart|NN hang|NN when|WRB first|JJ descriptor|NN is|VBZ a|DT legacy|NN type|NN following|VBG channel|NN halt|NN due|JJ to|TO an|DT extended|JJ descriptor|NN error|NN
problem	when|WRB using|VBG multiple|JJ dma|NN channels|NNS ,|, all|DT dma|VBP channels|NNS may|MD hang|VB if|IN a|DT dma|NN channel|NN restart|NN is|VBZ attempted|VBN with|IN a|DT legacy|NN descriptor|NN as|IN the|DT first|JJ descriptor|NN following|VBG an|DT error/|JJ halt|NN on|IN an|DT extended|JJ descriptor|NN on|IN channel|NN 0|CD or|CC 1|CD .|.
implication	following|VBG an|DT extended|JJ descriptor|NN error|NN on|IN channel|NN 0|CD or|CC 1|CD ,|, the|DT channel|NN must|MD be|VB not|RB be|VB restarted|VBN with|IN a|DT first|JJ descriptor|NN of|IN legacy|NN type|NN including|VBG null|JJ .|. does|VBZ not|RB apply|VB for|IN single|JJ channel|NN operation|NN .|.
workaround	software|NN must|MD guarantee|VB that|IN the|DT first|JJ descriptor|NN processed|VBN on|IN restart|NN is|VBZ an|DT xor|JJ gf|NN multiply|NN generation|NN (|( base|JJ type|NN )|) before|IN using|VBG legacy|NN descriptors|NNS with|IN interrupts|NNS and|CC completions|NNS .|.
title	jsp|NN cbdma|NN errata|NN bf508s|NN :|: operation|NN with|IN dma|JJ xor|NNP interrupts/|NN completions|NNS enabled|VBD restricted|VBN to|TO channel|VB 0|CD and|CC 1|CD
problem	if|IN dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN on|IN channel|NNS 0|CD or|CC 1|CD concurrent|NN with|IN operation|NN on|IN channels|NNS 2-7|JJ ,|, incorrect|JJ data|NN transfers|NNS can|MD occur|VB on|IN dma|JJ channels|NNS 2-7.|JJ dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN by|IN setting|VBG bits|NNS 0|CD and|CC 3|CD of|IN descriptor|NN control|NN field|NN of|IN a|DT dma|NN xor|NN with|IN galios|NNS field|NN generate/validate|NN base|NN descriptor|NN .|.
implication	if|IN dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN ,|, only|RB one|CD interrupt/completion|NN type|NN may|MD be|VB used|VBN on|IN any|DT single|JJ channel|NN and|CC only|RB channels|NNS 0|CD and|CC 1|CD may|MD be|VB used|VBN .|.
workaround	software|NN must|MD either|RB only|RB use|NN only|RB legacy|NN interrupts|NNS and|CC completions|NNS on|IN all|DT channels|NNS .|. use|NN only|RB dma|VBZ channels|NNS 0|CD and|CC 1|CD where|WRB :|: only|RB dma|VBZ xor|JJ interrupts/completions|NNS are|VBP enabled|VBN on|IN channel|NN 0|CD and|CC is|VBZ only|RB used|VBN for|IN dma|JJ xor|JJ operations|NNS .|. only|RB legacy|JJ interrupts/completions|NNS are|VBP enabled|VBN on|IN channel|NN 1|CD and|CC is|VBZ only|RB used|VBN for|IN dma|JJ legacy|NN operations|NNS .|.
title	suspending/resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN may|MD cause|VB an|DT incorrect|NN data|NNS transfer|NN on|IN other|JJ active|JJ channels|NNS
problem	suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN by|IN setting|VBG chancmd.suspend|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 2|CD )|) while|IN xor|JJ type|NN dma|NN channels|NNS are|VBP active|JJ may|MD cause|VB incorrect|NN data|NNS transfer|NN on|IN the|DT other|JJ active|JJ legacy|NN channels|NNS .|. this|DT erratum|NN may|MD also|RB occur|VB while|IN resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN chancmd.reset|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 5|CD )|) .|. chancmd|NN is|VBZ in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) on|IN the|DT processor|NN 's|POS internal|JJ io|NN bus|NN (|( as|IN defined|VBN in|IN the|DT iiobusno|JJ register|NN )|) .|.
implication	an|DT incorrect|NN data|NNS transfer|NN may|MD occur|VB on|IN the|DT active|JJ legacy|NN dma|NN channels|NNS .|.
workaround	software|NN must|MD suspend|VB all|DT legacy|NN dma|JJ channels|NNS before|IN suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN (|( channel|VB 0|CD or|CC 1|CD )|) .|.
title	dword-aligned|JJ dma|NN xor|NN descriptors|NNS with|IN fencing|NN and|CC multi-|JJ channel|NNS operation|NN may|MD cause|VB a|DT channel|NN hang|NN
problem	dma|NN xor|VBZ descriptors|NNS with|IN dword|NN aligned|VBN sources|NNS and|CC fencing|VBG enabled|VBN may|MD result|VB in|IN a|DT xor|JJ channel|NN hang|NN until|IN the|DT next|JJ platform|NN reset|NN .|. xor|CC dma|JJ fencing|NN is|VBZ set|VBN by|IN software|NN in|IN descriptor|NN control.fence|NN (|( xor|JJ base|NN descriptor|NN ,|, bit|RB 4|CD )|)
implication	an|DT xor|JJ dma|NN descriptor|NN with|IN non|JJ cacheline|NN aligned|VBN sources|NNS may|MD hang|VB until|IN the|DT next|JJ platform|NN reset|NN .|.
workaround	do|VB not|RB enable|VB fencing|VBG on|IN xor|JJ descriptors|NNS .|. fencing|NN can|MD be|VB enabled|VBN on|IN legacy|NN descriptors|NNS .|. it|PRP is|VBZ recommended|VBN that|IN a|DT null|JJ legacy|NN descriptor|NN must|MD be|VB paired|VBN with|IN each|DT xor|NN descriptor|NN .|. software|NN can|MD use|VB fencing|NN of|IN the|DT legacy|NN null|JJ descriptor|NN to|TO track|VB full|JJ completion|NN of|IN its|PRP$ associated|VBN xor|NNP descriptor|NN .|.
title	intel|NN qpi|NN link|VBP layer|NN does|VBZ not|RB drop|VB unsupported|JJ or|CC undefined|JJ packets|NNS
problem	the|DT intel|NN qpi|NN should|MD detect|VB an|DT unsupported|JJ or|CC undefined|JJ packet|NN ,|, drop|VB the|DT offending|VBG packet|NN ,|, and|CC log|VBZ a|DT correctable|JJ error|NN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0000_1100_0000_1111|CD .|. when|WRB the|DT intel|NN qpi|NN detects|VBZ an|DT unsupported|JJ or|CC undefined|JJ packet|NN it|PRP does|VBZ not|RB drop|VB the|DT offending|VBG packet|NN but|CC it|PRP does|VBZ log|VB the|DT error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, intel|NN qpi|NN does|VBZ not|RB drop|VB unsupported|JJ packets|NNS .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN on|IN commercially|RB available|JJ systems|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBD
title	the|DT equalization|NN phase|NN successful|JJ bits|NNS are|VBP not|RB compliant|JJ to|TO the|DT pcie*|NN specification|NN
problem	pcie|JJ specification|NN states|NNS that|IN if|IN the|DT phase|NN 1|CD of|IN transmitter|NN equalization|NN completes|VBZ successfully|RB as|IN indicated|VBN by|IN the|DT lnksts2.equalization|NN phase|NN 1|CD successful|JJ (|( devices|NNS 0-|RB 3|CD ;|: functions|NNS 0-3|VBP ;|: bit|NN [|JJ 2|CD ]|NN )|) bit|NN being|VBG set|VBN to|TO one|CD and|CC if|IN the|DT phase|NN 2|CD and|CC 3|CD link|NN training|NN phases|NNS are|VBP bypassed|VBN ,|, the|DT lnksts2.equalization|NN phase|NN 3|CD successful|JJ (|( devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: bit|NN [|JJ 4|CD ]|NN )|) and|CC lnksts2.equalization|NN phase|NN 2|CD successful|JJ (|( bit|VB [|JJ 3|CD ]|NN )|) bits|NNS should|MD be|VB set|VBN to|TO one|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD only|RB set|VB the|DT equalization|NN phase|NN 2|CD or|CC 3|CD successful|JJ bits|NNS if|IN the|DT phases|NNS are|VBP completed|VBN successfully|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, equalization|NN phase|NN 2|CD and|CC 3|CD successful|JJ bits|NNS may|MD not|RB be|VB set|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN with|IN commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG the|DT getsec|JJ instruction|NN while|IN throttling|VBG may|MD result|VB in|IN a|DT processor|NN hang|NN
problem	if|IN the|DT processor|NN throttles|NNS ,|, due|JJ to|TO either|DT high|JJ temperature|NN thermal|JJ conditions|NNS or|CC due|JJ to|TO an|DT explicit|NN operating|NN system|NN throttling|VBG request|NN (|( tt1|NN )|) ,|, while|IN executing|VBG getsec|JJ [|JJ senter|NN ]|NN or|CC getsec|NN [|JJ sexit|NN ]|NN instructions|NNS ,|, then|RB under|IN certain|JJ circumstances|NNS ,|, the|DT processor|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB been|VBN observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	possible|JJ hang|NN during|IN execution|NN of|IN getsec|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN or|CC xsave/xrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT fxsave|NN or|CC xsave|VB image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN or|CC xrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64|CD kb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4|CD gb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN or|CC xsave/xrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	lbr|NN may|MD contain|VB incorrect|JJ information|NN when|WRB using|VBG freeze_lbrs_on_pmi|NN
problem	when|WRB freeze_lbrs_on_pmi|NN is|VBZ enabled|VBN (|( bit|JJ 11|CD of|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN )|) ,|, and|CC a|DT taken|VBN branch|NN retires|VBZ at|IN the|DT same|JJ time|NN that|IN a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) occurs|VBZ ,|, then|RB under|IN certain|JJ internal|JJ conditions|NNS the|DT record|NN at|IN the|DT top|NN of|IN the|DT lbr|JJ stack|NN may|MD contain|VB an|DT incorrect|NN from|IN address|NN .|.
implication	when|WRB the|DT lbrs|NN are|VBP enabled|VBN with|IN freeze_lrbs_on_pmi|NN ,|, the|DT from|IN address|NN at|IN the|DT top|NN of|IN the|DT lbr|JJ stack|NN may|MD be|VB incorrect|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN may|MD overcount|VB some|DT events|NNS during|IN debugging|VBG
problem	if|IN the|DT debug-control|NN register|NN (|( dr7|NN )|) is|VBZ configured|VBN so|RB that|IN some|DT but|CC not|RB all|DT of|IN the|DT breakpoints|NNS in|IN the|DT debug-address|JJ registers|NNS (|( dr0-dr3|NN )|) are|VBP enabled|VBN and|CC one|CD or|CC more|JJR of|IN the|DT following|JJ performance-monitoring|NN counters|NNS are|VBP locally|RB enabled|VBN (|( via|IN ia32_cr_permon_evntsel_cntr|NN {|( 3:0|CD }|) )|) :|: br_inst_retired|VBN br_misp_retired|VBD fp_assist|JJ fp_assist|NN inst_retired|VBD machine_clears|NNS mem_load_uops_llc_hit_retired|VBD mem_load_uops_misc_retired.llc_miss|JJ mem_load_uops_retiredmem_trans_retiredmem_uops_retired|JJ other_assists|NNS rob_misc_events.lbr_inserts|NNS uops_retired|VBD any|DT of|IN the|DT globally|NN enabled|VBN (|( via|IN ia32_cr_emon_perf_global_ctrl|NN )|) counters|NNS may|MD overcount|VB certain|JJ events|NNS when|WRB a|DT disabled|JJ breakpoint|NN condition|NN is|VBZ met|VBN .|.
implication	performance-monitor|NN counters|NNS may|MD indicate|VB a|DT number|NN greater|JJR than|IN the|DT number|NN of|IN events|NNS that|WDT occurred|VBD .|.
workaround	software|NN can|MD disable|VB all|DT breakpoints|NNS by|IN clearing|VBG dr7|NN .|. alternatively|RB ,|, software|NN can|MD ensure|VB that|DT ,|, for|IN a|DT breakpoint|NN disabled|VBN in|IN dr7|NN ,|, the|DT corresponding|JJ debug-address|JJ register|NN contains|VBZ an|DT address|NN that|WDT prevents|VBZ the|DT breakpoint|NN condition|NN from|IN being|VBG met|VBN (|( for|IN example|NN ,|, a|DT non-canonical|JJ address|NN )|) .|.
title	hdrlog|NN registers|NNS do|VBP not|RB report|VB the|DT header|NN for|IN pcie*|NN port|NN 1|CD packets|NNS with|IN detected|JJ errors|NNS
problem	the|DT hdrlog|NN registers|NNS contain|VBP the|DT header|NN information|NN of|IN the|DT first|JJ pcie|NN packet|NN detected|VBD that|IN contains|VBZ errors|NNS .|. because|IN of|IN this|DT erratum|NN ,|, the|DT port|NN 1|CD (|( iou2|NN )|) hdrlog|NN registers|NNS (|( cpubus|NN (|( 0|CD )|) ,|, device|RB 1|CD ,|, function|NN 0|CD ;|: offsets|NNS 164h|CD ,|, 168h|CD ,|, 16ch|CD ,|, 170h|CD )|) do|VBP not|RB reflect|VB the|DT header|NN of|IN a|DT packet|NN with|IN a|DT detected|JJ error|NN .|.
implication	the|DT hdrlog|NN registers|NNS can|MD not|RB be|VB used|VBN to|TO debug|VB the|DT receipt|NN of|IN packets|NNS with|IN detected|JJ errors|NNS on|IN port|NN 1|CD .|.
workaround	none|NN identified|VBN .|.
title	peci|JJ temperature|NN data|NNS values|NNS returned|VBD during|IN reset|NN may|MD be|VB non-|JJ zero|NN
problem	the|DT processor|NN peci|IN power-up|JJ time|NN line|NN presented|VBN in|IN the|DT intel|NN xeon|NN processor|NN e5-|JJ 1600/e5-2600/e5-4600|JJ product|NN families|NNS datasheet|VBP -|: volume|NN one|CD or|CC intel|VB xeon|JJ e5-2400|JJ product|NN family|NN datasheet-|JJ volume|NN two|CD defines|VBZ the|DT value|NN returned|VBN by|IN the|DT peci|NN gettemp|NN (|( )|) command|NN as|IN 0x0000|CD -|: the|DT maximum|JJ value|NN -|: during|IN the|DT 'data|NNP not|RB ready|JJ '|'' (|( dnr|NN )|) phase|NN (|( starting|VBG approximately|RB 100|CD s|NNS after|IN pwrgood|NN assertion|NN and|CC lasting|NN until|IN approximately|RB 500|CD s|NNS after|IN reset|VB de-assertion|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT gettemp|NN (|( )|) command|NN returns|VBZ a|DT small|JJ negative|JJ number|NN during|IN the|DT dnr|JJ phase|NN .|.
implication	the|DT temperature|NN reported|VBD during|IN the|DT peci|NN dnr|JJ phase|NN may|MD be|VB below|IN the|DT maximum|NN and|CC therefore|NN may|MD not|RB have|VB the|DT intended|JJ effect|NN of|IN causing|VBG platform|NN fans|NNS to|TO operate|VB at|IN full|JJ speed|NN until|IN the|DT actual|JJ processor|NN temperature|NN becomes|VBZ available|JJ .|.
workaround	processor|NN thermal|JJ management|NN solutions|NNS utilizing|VBG peci|NN should|MD operate|VB platform|NN fans|NNS at|IN full|JJ speed|NN during|IN the|DT peci|NN dnr|NN phase|NN .|.
title	tsod|NN related|VBN smbus|JJ transactions|NNS may|MD not|RB complete|VB when|WRB package|NN c-states|NNS are|VBP enabled|VBN
problem	the|DT processor|NN may|MD not|RB complete|VB smbus|NN (|( system|NN management|NN bus|NN )|) transactions|NNS targeting|VBG the|DT tsod|NN (|( temperature|NN sensor|NN on|IN dimm|NN )|) when|WRB package|NN c-states|NNS are|VBP enabled|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT processor|NN transitions|NNS into|IN a|DT package|NN c-state|NN while|IN an|DT smbus|JJ transaction|NN with|IN the|DT tsod|NN is|VBZ in|IN process|NN ,|, the|DT processor|NN will|MD suspend|VB receipt|NN of|IN the|DT transaction|NN .|. the|DT transaction|NN completes|VBZ while|IN the|DT processor|NN is|VBZ in|IN a|DT package|NN c-state|NN .|. upon|IN exiting|VBG package|NN c-state|NN ,|, the|DT processor|NN will|MD attempt|VB to|TO resume|VB the|DT smbus|JJ transaction|NN ,|, detect|VB a|DT protocol|NN violation|NN ,|, and|CC log|VBZ an|DT error|NN .|.
implication	when|WRB package|NN c-states|NNS are|VBP enabled|VBN ,|, the|DT smbus|JJ communication|NN error|NN rate|NN between|IN the|DT processor|NN and|CC the|DT tsod|NN may|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dram|NN rapl|NN dynamic|JJ range|NN is|VBZ too|RB narrow|JJ on|IN the|DT low|JJ side|NN
problem	the|DT lower|JJR limit|NN for|IN the|DT dram|NN rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) dynamic|JJ range|NN is|VBZ specified|VBN to|TO be|VB about|RB 120|CD %|NN of|IN dram|NN minimum|JJ power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lower|JJR limit|NN is|VBZ enforced|VBN at|IN about|RB 170|CD %|NN of|IN dram|NN minimum|JJ power|NN .|. dram|NN minimum|JJ power|NN can|MD be|VB found|VBN in|IN the|DT minimal|JJ dram|JJ power|NN field|NN (|( dram_power_info|JJ csr|NN at|IN cpubus|NN (|( 1|CD )|) ,|, device|RB 10|CD ,|, function|NN 2|CD ,|, offset|VBD 90h|CD ;|: bits|NNS [|VBP 30:16|CD ]|NN )|) .|.
implication	dram|NN rapl|NN can|MD not|RB regulate|VB dram|JJ power|NN consumption|NN to|TO as|IN low|JJ a|DT level|NN as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mcacod|NN 0119h|CD reported|VBN in|IN ia32_mc3_status|NN is|VBZ ambiguous|JJ
problem	the|DT machine|NN check|NN error|NN code|NN (|( mcacod|NN )|) in|IN the|DT ia32_mc3_status|NN (|( msr|JJ 040dh|CD )|) register|NN is|VBZ intended|VBN to|TO report|VB the|DT type|NN of|IN error|NN that|WDT has|VBZ been|VBN discovered|VBN .|. the|DT 0119h|CD mcacod|NN is|VBZ correctly|RB logged|VBN for|IN mlc|NN (|( mid-level|JJ cache|NN )|) generic|NN read|JJ errors|NNS and|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, also|RB logged|VBD for|IN errors|NNS detected|VBN as|IN a|DT result|NN of|IN monitor|NN instructions|NNS .|.
implication	it|PRP may|MD not|RB be|VB possible|JJ to|TO distinguish|VB the|DT precise|JJ operation|NN associated|VBN with|IN an|DT mlc|NN machine|NN check|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN incorrectly|RB transitions|NNS from|IN polling|VBG polling.compliance|NN after|IN receiving|VBG two|CD ts1|JJ ordered|VBD sets|NNS with|IN the|DT compliance|NN bit|NN set|VBN
problem	the|DT processor|NN pcie*|NN interface|NN incorrectly|RB transitions|NNS from|IN the|DT polling.active|JJ link|NN state|NN to|TO the|DT polling.compliance|NN link|NN state|NN after|IN receiving|VBG two|CD ts1|JJ ordered|VBD sets|NNS with|IN the|DT compliance|NN bit|NN set|VBN instead|RB of|IN the|DT eight|CD ts1|NNS ordered|VBN sets|NNS required|VBN by|IN the|DT specification|NN .|.
implication	it|PRP is|VBZ possible|JJ that|IN the|DT pcie|NN link|NN may|MD enter|VB polling.compliance|NN link|NN state|NN unexpectedly|RB .|. exposure|NN to|TO this|DT erratum|NN requires|VBZ bit|JJ errors|NNS on|IN the|DT compliance|NN receive|JJ bit|NN (|( byte|JJ 5|CD ,|, bit|NN
workaround	none|NN identified|VBN .|.
title	patrol|NN scrubbing|VBG may|MD not|RB resume|VB properly|RB after|IN package|NN c3|NN and|CC package|VB c6|NN states|NNS
problem	patrol|NN scrubbing|NN is|VBZ disabled|VBN at|IN entry|NN into|IN package|NN c3|NN and|CC package|VB c6|JJ states|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT memory|NN subsystem|NN may|MD not|RB get|VB fully|RB scrubbed|VBN in|IN the|DT expected|JJ 24-hour|JJ timeframe|NN .|.
implication	memory|NN may|MD not|RB be|VB scrubbed|VBN as|IN expected|VBN when|WRB patrol|NN scrubbing|NN is|VBZ enabled|VBN while|IN package|NN c3|NN and/or|JJ package|NN c6|NN states|NNS are|VBP enabled|VBN .|. as|IN a|DT consequence|NN ,|, single|JJ bit|NN memory|JJ errors|NNS may|MD not|RB be|VB proactively|RB corrected|VBN and|CC could|MD increase|VB the|DT likelihood|NN of|IN uncorrectable|JJ memory|NN errors|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform|NN idle|JJ power|NN may|MD be|VB higher|JJR than|IN expected|VBN
problem	the|DT processor|NN may|MD not|RB place|VB the|DT associated|JJ dram|NN subsystem|NN in|IN the|DT lowest|JJS allowed|JJ power|NN state|NN during|IN package|NN c3|NN and|CC package|VB c6|JJ states|NNS .|. this|DT may|MD cause|VB the|DT platform|NN idle|JJ power|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	platform|NN average|JJ power|NN and|CC idle|JJ power|NN may|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|JJ transactions|NNS during|IN an|DT s-state|JJ transition|NN may|MD result|VB in|IN a|DT platform|NN cold|NN reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT peci|JJ transaction|NN during|IN an|DT s-state|JJ transition|NN may|MD result|VB in|IN an|DT unexpected|JJ platform|NN cold|JJ reset|NN rather|RB than|IN an|DT s-state|JJ transition|NN .|.
implication	use|NN of|IN peci|JJ transactions|NNS during|IN an|DT s-state|JJ transition|NN can|MD result|VB in|IN a|DT platform|NN reset|NN that|WDT terminates|VBZ transitioning|VBG to|TO the|DT desired|VBN s-state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	complex|JJ platform|NN conditions|NNS during|IN a|DT transition|NN to|TO s4|VB or|CC s5|VB state|NN may|MD result|VB in|IN an|DT internal|JJ timeout|NN error|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT bios|NNS sequencing|VBG associated|VBN with|IN s4|NN (|( sometimes|RB known|VBN as|IN hibernate|NN )|) and|CC s5|NN (|( also|RB known|VBN as|IN soft|JJ off|IN )|) ,|, when|WRB undertaken|VBN with|IN certain|JJ complex|JJ platform|NN conditions|NNS ,|, can|MD result|VB in|IN an|DT internal|JJ timeout|NN error|NN as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD and|CC ierr|JJ assertion|NN .|. this|DT internal|JJ timeout|NN error|NN stops|VBZ the|DT platform|NN s-state|JJ sequencing|NN before|IN platform|NN power|NN down|RP occurs|NNS .|. certain|JJ platforms|NNS may|MD have|VB logic|NN that|IN ,|, upon|IN detection|NN of|IN the|DT failure|NN to|TO reach|VB power|NN down|IN ,|, initiates|VBZ a|DT cold|JJ reset|NN sequence|NN .|.
implication	s4|JJ state|NN or|CC s5|NN state|NN may|MD not|RB be|VB reliably|RB entered|VBN ;|: the|DT platform|NN may|MD not|RB reach|VB the|DT very|RB low|JJ power|NN condition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writes|NNS to|TO sdoorbell|VB or|CC b2bdoorbell|VB in|IN conjunction|NN with|IN inbound|JJ access|NN to|TO ntb|VB mmio|JJ space|NN may|MD hang|VB system|NN
problem	a|DT posted|VBN write|NN targeting|VBG the|DT sdoorbell|NN (|( offset|VB 64h|CD )|) or|CC b2bdoorbell|NN (|( offset|VB 140h|CD )|) mmio|NN registers|NNS in|IN the|DT region|NN define|NN by|IN base|NN address|NN register|NN pb01base|NN (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD :|: offset|VB 10h|CD )|) or|CC sb01base|NN (|( bus|JJ m|NN ;|: device|CC 0|CD ;|: function|NN 0|CD ;|: offset|VB 10h|CD )|) may|MD hang|VB the|DT system|NN .|. this|DT system|NN hang|NN may|MD occur|VB if|IN the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) is|VBZ processing|VBG a|DT transaction|NN from|IN the|DT secondary|JJ side|NN of|IN the|DT ntb|NN that|WDT is|VBZ targeting|VBG the|DT ntb|NN shared|VBD mmio|JJ registers|NNS or|CC targeting|VBG the|DT secondary|JJ side|NN configuration|NN registers|NNS when|WRB the|DT write|NN arrives|VBZ .|.
implication	the|DT system|NN may|MD hang|VB if|IN the|DT processor|NN writes|VBZ to|TO the|DT local|JJ sdoorbell|NN or|CC b2bdoorbell|VB register|JJR at|IN the|DT same|JJ time|NN that|IN the|DT ntb|NN is|VBZ processing|VBG an|DT inbound|JJ transaction|NN .|.
workaround	in|IN ntb/ntb|JJ (|( back-to-back|NN )|) mode|NN ,|, do|VBP not|RB use|VB the|DT b2bdoorbell|NN to|TO send|VB interrupts|NNS from|IN the|DT local|JJ to|TO remote|VB host|NN .|. instead|RB ,|, configure|VBP one|CD of|IN the|DT following|JJ local|JJ register|NN pairs|NNS to|TO point|VB to|TO the|DT remote|JJ sb01base|NN region|NN pb23base|NN (|( device|NN :|: 3|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 18h|CD )|) and|CC pbar2xlat|JJ (|( offset|VB 10h|CD )|) from|IN pb01base|NN or|CC sb01base|NN regions|NNS ;|: pb45base|NN (|( device|NN :|: 3|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 20h|CD )|) and|CC pbar4xlat|JJ (|( offset|VB 18h|CD )|) from|IN pb01base|NN ,|, or|CC sb01base|NN regions|NNS ;|: the|DT local|JJ host|NN may|MD then|RB write|VB directly|RB to|TO the|DT pdoorbell|NN (|( offset|VB 60h|CD )|) from|IN the|DT pb23base/pb45base|NN region|NN defined|VBN above|IN .|. in|IN ntb/rp|NN (|( bridge|NN to|TO root|VB port|NN )|) mode|NN ,|, the|DT sdoorbell|NN register|NN can|MD not|RB be|VB used|VBN by|IN the|DT processor|NN on|IN the|DT primary|JJ side|NN of|IN the|DT ntb|NN to|TO interrupt|VB the|DT processor|NN on|IN the|DT secondary|JJ side|NN .|. instead|RB ,|, dedicate|VB a|DT bar|NN and|CC xlat|JJ pair|NN ,|, either|CC pb23base/pbar2xlat|NN or|CC pb45base/pbar4xlat|NN ,|, to|TO generate|VB an|DT interrupt|NN directed|VBN directly|RB into|IN the|DT msi/msix|NN (|( message|NN signaled|VBN interrupt|NN )|) interrupt|NN range|NN on|IN the|DT remote|JJ processor|NN .|. the|DT device|NN driver|NN or|CC client|NN on|IN the|DT remote|JJ host|NN must|MD point|VB the|DT appropriate|JJ pbarnxlat|JJ register|NN to|TO its|PRP$ msi/msix|NN interrupt|JJ range|NN .|. the|DT processor|NN on|IN the|DT primary|JJ side|NN can|MD then|RB write|VB the|DT msi/msix|NN interrupt|NN to|TO the|DT dedicated|VBN bar|NN which|WDT will|MD be|VB translated|VBN by|IN the|DT ntb|NN to|TO the|DT msi/msix|JJ region|NN of|IN the|DT secondary|JJ sides|NNS processor|NN .|.
title	programming|VBG pdir|NN and|CC an|DT additional|JJ precise|NN perfmon|JJ event|NN may|MD cause|VB unexpected|JJ pmi|NN or|CC pebs|NN events|NNS
problem	pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN by|IN programming|VBG inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1.|CD when|WRB pdir|NN is|VBZ activated|VBN in|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) mode|NN with|IN an|DT additional|JJ precise|NN perfmon|NN event|NN ,|, an|DT incorrect|JJ pmi|NN or|CC pebs|JJ event|NN may|MD occur|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB another|DT pebs|NN event|NN is|VBZ programmed|VBN along|IN with|IN pdir|NN ,|, an|DT incorrect|JJ pmi|NN or|CC pebs|JJ event|NN may|MD occur|VB .|.
workaround	software|NN should|MD not|RB program|NN another|DT pebs|NN event|NN in|IN conjunction|NN with|IN the|DT pdir|NN mechanism|NN .|.
title	a|DT peci|JJ rdiamsr|NN command|NN near|IN ierr|JJ assertion|NN may|MD cause|VB the|DT peci|NN interface|NN to|TO become|VB unresponsive|JJ
problem	when|WRB a|DT peci|NN rdiamsr|NN command|NN is|VBZ issued|VBN to|TO the|DT processor|NN near|IN the|DT time|NN that|IN the|DT processor|NN is|VBZ experiencing|VBG an|DT internal|JJ timeout|NN error|NN ,|, as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD and|CC ierr|JJ assertion|NN ,|, the|DT peci|JJ interface|NN may|MD issue|VB an|DT 81h|CD (|( timeout|NN )|) response|NN .|. after|IN a|DT timeout|NN response|NN ,|, the|DT processor|NN will|MD ignore|VB future|JJ peci|NN commands|NNS until|IN it|PRP is|VBZ reset|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, peci|VB commands|NNS typically|RB used|VBD to|TO debug|VB a|DT processor|NN that|WDT is|VBZ not|RB behaving|VBG normally|RB -|: rdpkgconfig|NN and|CC rdpciconfig|VB -|: may|MD not|RB be|VB available|JJ after|IN an|DT internal|JJ timeout|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	long|JJ latency|NN transactions|NNS may|MD cause|VB i/o|JJ devices|NNS on|IN the|DT same|JJ link|NN to|TO time|NN out|RP
problem	certain|JJ long|JJ latency|NN transactions|NNS -|: for|IN example|NN ,|, master|NN aborts|NNS on|IN inbound|NN traffic|NN ,|, locked|JJ transactions|NNS ,|, peer-to-peer|JJ transactions|NNS ,|, or|CC vendor|NN defined|VBN messages|NNS -|: conveyed|VBN over|IN the|DT pcie*|NN and|CC dmi2|NN interfaces|NNS can|MD block|VB the|DT progress|NN of|IN subsequent|JJ transactions|NNS for|IN extended|VBN periods|NNS .|. in|IN certain|JJ cases|NNS ,|, these|DT delays|NNS may|MD lead|VB to|TO i/o|VB device|NN timeout|IN that|DT can|MD result|VB in|IN device|NN error|NN reports|NNS and/or|IN device|JJ off-lining|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, devices|NNS that|WDT generate|VBP pcie|NN or|CC dmi2|NN traffic|NN characterized|VBN by|IN long|JJ latencies|NNS can|MD interfere|VB with|IN other|JJ traffic|NN types|NNS on|IN the|DT same|JJ link|NN .|. this|DT may|MD result|VB in|IN reduced|JJ i/o|JJ performance|NN and|CC device|NN timeout|NN errors|NNS .|. usb|JJ traffic|NN can|MD be|VB particularly|RB sensitive|JJ to|TO these|DT delays|NNS .|.
workaround	avoid|VB the|DT contributing|JJ conditions|NNS .|. this|DT can|MD be|VB accomplished|VBN by|IN separating|VBG traffic|NN types|NNS to|TO be|VB conveyed|VBN on|IN different|JJ links|NNS and/or|VBP reducing|VBG or|CC eliminating|VBG long|JJ latency|NN transactions|NNS .|.
title	the|DT coherent|NN interface|NN error|NN codes|VBZ c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN are|VBP incorrectly|RB flagged|VBN
problem	the|DT coherent|NN interface|NN error|NN status|NN registers|NNS (|( irpp0errst|JJ and|CC irpp1errst|JJ at|IN cpubus|NN (|( 0|CD )|) ,|, device|RB 5|CD ,|, function|NN 2|CD ,|, offsets|NNS 230h|CD and|CC 2b0h|CD respectively|RB )|) indicate|VBP that|IN an|DT error|NN has|VBZ been|VBN detected|VBN by|IN the|DT coherent|NN interface|NN .|. bit|NN 3|CD indicates|VBZ that|IN a|DT write|JJ cache|NN un-correctable|JJ ecc|NN (|( c2|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 4|CD indicates|VBZ that|IN a|DT csr|JJ access|NN crossing|VBG 32-bit|JJ boundary|NN (|( c3|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 13|CD indicates|VBZ that|IN a|DT protocol|NN queue/table|JJ overflow|NN or|CC underflow|JJ (|( da|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 14|CD indicates|VBZ that|IN a|DT protocol|NN parity|NN error|NN (|( db|NN )|) error|NN has|VBZ occurred|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD incorrectly|RB log|VB the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS .|.
implication	the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS are|VBP indeterminate|JJ .|.
workaround	mask|VB off|RP the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS (|( bit|NN 3|CD ,|, bit|RB 4|CD ,|, bit|NN 13|CD and|CC bit|RB 14|CD )|) of|IN the|DT irpp0errctl|NN and|CC irpp1errctl|NN registers|NNS at|IN cpubus|NN (|( 0|CD )|) ,|, device|RB 5|CD ,|, function|NN 2|CD ,|, offsets|NNS 234h|CD and|CC 2b4h|CD respectively|RB .|.
title	if|IN multiple|JJ poison|NN events|NNS are|VBP detected|VBN within|IN two|CD core|NN clocks|NNS ,|, the|DT overflow|JJ flag|NN may|MD not|RB be|VB set|VBN
problem	if|IN multiple|JJ poison|NN events|NNS are|VBP detected|VBN within|IN two|CD core|NN clocks|NNS ,|, the|DT error|NN is|VBZ logged|VBN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0000_0001_0011_0100|CD but|CC the|DT ia32_mci_status.over|NN (|( bit|NN [|VBZ 60|CD ]|NN )|) may|MD not|RB be|VB set|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, only|RB one|CD poison|NN event|NN may|MD be|VB reported|VBN by|IN a|DT logical|JJ processor|NN when|WRB more|JJR than|IN one|CD poison|NN event|NN was|VBD encountered|VBN .|.
workaround	none|NN identified|VBN .|.
title	pci|NN express*|JJ capability|NN structure|NN not|RB fully|RB implemented|VBN
problem	according|VBG to|TO the|DT pcie*|NN base|NN specification|NN ,|, the|DT pci|NN express|NN capability|NN structure|NN is|VBZ required|VBN for|IN all|DT pci|NN express|NN device|NN functions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT pci|NN express|NN capabilities|NNS fields|NNS were|VBD not|RB implemented|VBN (|( device|NN capability|NN ,|, device|NN status|NN and|CC device|NN control|NN )|) for|IN cpubus|NN [|CD 0|CD ]|NN ,|, device|NN 5|CD ,|, function|NN 2|CD ,|, reads|NNS to|TO these|DT fields|NNS will|MD return|VB zero|CD .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT pci|NN express|NN capability|NN structure|NN fields|NNS device|NN capability|NN ,|, device|NN status|NN and/or|JJ device|NN control|NN will|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|.
title	software|NN reads|VBZ from|IN lmmioh_limit|NN register|NN may|MD be|VB incorrect|JJ
problem	the|DT mmioh|NN is|VBZ a|DT memory-mapped|JJ i/o|JJ region|NN relocatable|JJ above|IN 4|CD gb|NN .|. due|JJ to|TO this|DT erratum|NN ,|, software|NN reads|NNS of|IN the|DT lmmioh_limit|NN register|NN (|( local|JJ mmio|NN high|JJ base|NN ,|, device|NN
implication	software|NN depending|VBG on|IN lmmioh_limit|NN register|NN reads|NNS may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB identified|VBN any|DT commercially|RB available|JJ software|NN that|WDT is|VBZ affected|VBN by|IN the|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	patrol|NN scrub|NN is|VBZ incompatible|JJ with|IN rank|NN sparing|VBG on|IN more|JJR than|IN one|CD channel|NN
problem	the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) permits|VBZ independent|JJ sparing|NN of|IN one|CD rank|NN on|IN each|DT memory|NN channel|NN .|. due|JJ to|TO this|DT erratum|NN ,|, patrol|NN scrub|NN operation|NN is|VBZ impaired|VBN when|WRB more|JJR than|IN one|CD ranking|VBG sparing|VBG event|NN occurs|NNS .|.
implication	if|IN more|JJR than|IN one|CD channel|NN has|VBZ undergone|RP a|DT rank|NN sparing|VBG event|NN ,|, patrol|NN scrub|NN may|MD scrub|VB ranks|NNS that|WDT should|MD have|VB been|VBN taken|VBN out|IN of|IN service|NN and|CC may|MD skip|VB scrubbing|VBG ranks|NNS that|WDT are|VBP in|IN service|NN .|. in|IN the|DT former|JJ case|NN ,|, excessive|JJ errors|NNS will|MD be|VB reported|VBN while|IN in|IN the|DT latter|JJ case|NN ,|, memory|NN is|VBZ incompletely|RB scrubbed|VBN .|.
workaround	patrol|NN scrub|NN should|MD not|RB be|VB enabled|VBN when|WRB more|JJR than|IN one|CD channel|NN has|VBZ suffered|VBN a|DT rank|NN sparing|VBG event|NN .|. this|DT can|MD be|VB accomplished|VBN during|IN the|DT bios|NNS initialization|NN phase|NN by|IN either|CC not|RB enabling|VBG the|DT patrol|NN scrub|NN feature|NN not|RB enabling|VBG the|DT rank|NN sparing|VBG feature|NN .|. alternatively|RB ,|, during|IN run|VBN time|NN one|CD of|IN the|DT following|NN can|MD be|VB implemented|VBN patrol|IN scrub|NN can|MD be|VB disabled|VBN when|WRB the|DT second|JJ rank|NN sparing|VBG event|NN occurs|VBZ disallowing|VBG any|DT rank|NN sparing|VBG event|NN after|IN the|DT first|JJ one|CD please|NN refer|NN to|TO the|DT latest|JJS version|NN of|IN the|DT bios|NNS specification|NN update|NN and|CC release|NN notes|NNS .|.
title	multi-socket|JJ intel|NN txt|NNS platform|NN may|MD enter|VB a|DT sequence|NN of|IN warm|JJ resets|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT platform|NN warm|JJ reset|NN issued|VBN while|IN a|DT processor|NN is|VBZ attempting|VBG an|DT authenticated|JJ boot|NN on|IN a|DT multi-socket|JJ intel|NN trusted|VBD execution|NN technology|NN (|( intel|JJ txt|NN )|) platform|NN may|MD initiate|VB a|DT series|NN of|IN repeating|VBG warm|JJ resets|NNS .|.
implication	a|DT warm|JJ reset|NN attempt|NN during|IN an|DT authenticated|JJ boot|NN on|IN a|DT multi-socket|JJ intel|NN txt|NNS platform|NN may|MD lead|VB to|TO platform|VB unavailability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ntb|NN may|MD incorrectly|RB set|VB msi|NN or|CC msi-x|JJ interrupt|JJ pending|VBG bits|NNS
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) may|MD incorrectly|RB set|VB msi|NN (|( message|NN signaled|VBN interrupt|NN )|) pending|VBG bits|NNS in|IN msipending|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 74h|CD )|) while|IN operating|VBG in|IN msi-x|JJ mode|NN or|CC set|VBN msi-x|JJ pending|VBG bits|NNS in|IN pmsixpba|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 03000h|CD )|) while|IN operating|NN in|IN msi|JJ mode|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ntb|RB incorrectly|RB sets|VBZ msi|JJ or|CC msi-x|JJ pending|VBG bits|NNS .|. the|DT correct|JJ pending|VBG bits|NNS are|VBP also|RB set|VBN and|CC it|PRP is|VBZ safe|JJ to|TO ignore|VB the|DT incorrectly|RB set|VBN bits|NNS .|.
workaround	none|NN identified|VBN .|.
title	dword|NN aligned|VBD xor|NNP dma|NN sources|NNS may|MD prevent|VB further|JJ dma|NN xor|NNP progress|NN
problem	xor|JJ dma|NN channels|NNS may|MD stop|VB further|JJR progress|NN in|IN the|DT presence|NN of|IN locks/pholds|NNS if|IN the|DT source|NN pointed|VBD to|TO by|IN a|DT dma|NN xor|NNP descriptor|NN is|VBZ not|RB cacheline|JJ aligned|VBN .|.
implication	non-cacheline|JJ aligned|VBD dma|JJ xor|NNP sources|NNS may|MD hang|VB both|DT channels|NNS 0|CD and|CC 1.|CD a|DT reset|NN is|VBZ required|VBN in|IN order|NN to|TO recover|VB from|IN the|DT hang|NN .|. legacy|NN dma|JJ descriptors|NNS on|IN any|DT channel|NNS have|VBP no|DT source|NN alignment|NN restrictions|NNS .|.
workaround	software|NN must|MD either|VB ensure|VB xor|NNP dma|NN descriptors|NNS only|RB point|VB to|TO cache-line|JJ aligned|JJ sources|NNS (|( best|JJS performance|NN )|) or|CC a|DT legacy|NN dma|JJ copy|NN must|MD be|VB used|VBN prior|RB to|TO non-cacheline|JJ aligned|JJ dma|NN operations|NNS to|TO guarantee|VB that|IN the|DT source|NN mis-alignment|NN is|VBZ on|IN dword15|NN of|IN the|DT cacheline|NN .|. the|DT required|JJ source|NN that|WDT must|MD be|VB misaligned|VBN to|TO dword15|VB ,|, depends|VBZ on|IN the|DT following|JJ desired|JJ subsequent|JJ dma|NN xor|JJ operations|NNS :|: dma|NN xor|NN validate|NN (|( raid5/|JJ p-only|RB )|) :|: the|DT p-source|NN must|MD be|VB mis-aligned|JJ to|TO dword15|VB (|( last|JJ dword|NN )|) .|. dma|JJ xor|JJ validate|NN (|( raid6/p+q|NN )|) :|: the|DT q-source|NN must|MD be|VB mis-aligned|JJ to|TO dword15|VB (|( last|JJ dword|NN )|) .|. dma|JJ xor|JJ generate|NN or|CC update|NN :|: the|DT last|JJ source|NN (|( which|WDT will|MD be|VB different|JJ based|VBN on|IN numblk|NN )|) must|MD be|VB misaligned|VBN to|TO dword15|VB (|( last|JJ dword|NN )|) .|.
title	using|VBG i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN an|DT ntb|NN may|MD lead|VB to|TO a|DT hang|NN
problem	if|IN two|CD systems|NNS are|VBP connected|VBN via|IN an|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) ,|, either|CC the|DT internal|JJ ntb|NN or|CC an|DT external|JJ ntb|NN ,|, and|CC both|DT systems|NNS attempt|VBP to|TO send|VB i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN the|DT ntb|NN either|DT to|TO memory|NN or|CC an|DT i/o|JJ device|NN on|IN the|DT remote|JJ system|NN ,|, it|PRP is|VBZ possible|JJ for|IN both|DT systems|NNS to|TO deadlock|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN an|DT ntb|NN may|MD lead|VB to|TO a|DT hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ntb|NN does|VBZ not|RB set|VB pme_to_ack|NN after|IN a|DT pme_turn_off|NN request|NN
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) does|VBZ not|RB set|VB pme_to_ack|NN in|IN miscctrlsts|NNS (|( device|NN 3|CD ;|: function|NN 0|CD :|: offset|NN 188h|CD ;|: bit|NN [|JJ 48|CD ]|NN )|) after|IN a|DT pme_turn_off|NN request|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT ntb|NN will|MD not|RB acknowledge|VB a|DT pme_turn_off|NN request|NN .|.
workaround	acpi|NN or|CC other|JJ software|NN must|MD have|VB a|DT time-out|NN to|TO proceed|VB with|IN the|DT power|NN management|NN event|NN and|CC should|MD not|RB wait|VB indefinitely|RB for|IN the|DT ntb|NN to|TO acknowledge|VB the|DT pme_turn_off|NN request|NN .|.
title	pcmpestri|NN ,|, pcmpestrm|NN ,|, vpcmpestri|NN and|CC vpcmpestrm|NN always|RB operate|VB with|IN 32-bit|JJ length|NN registers|NNS
problem	in|IN 64-bit|JJ mode|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN or|CC vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN should|MD support|VB a|DT 64-bit|JJ length|NN operation|NN with|IN rax/|JJ rdx|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT length|NN registers|NNS are|VBP incorrectly|RB interpreted|VBN as|IN 32-bit|JJ values|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN as|RB well|RB as|IN vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN do|VBP not|RB result|VB in|IN promotion|NN to|TO 64-bit|JJ length|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN commands|VBZ differing|VBG only|RB in|IN length|JJ field|NN may|MD be|VB interpreted|VBN as|IN command|NN retries|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN interprets|VBZ any|DT peci|JJ read|NN or|CC write|JJ command|NN that|WDT accesses|VBZ the|DT processor|NN ,|, a|DT downstream|NN pci|NN device|NN ,|, or|CC package|VB configuration|NN space|NN and|CC differs|NNS from|IN the|DT preceding|VBG request|NN only|RB in|IN the|DT length|NN field|NN as|IN a|DT retry|NN request|NN .|. that|DT is|VBZ ,|, a|DT retry|NN will|MD be|VB inferred|VBN by|IN the|DT processor|NN even|RB if|IN the|DT read|NN length|NN and|CC write|JJ length|NN fields|NNS do|VBP n't|RB match|VB between|IN two|CD consecutive|JJ requests|NNS ,|, regardless|RB of|IN the|DT state|NN of|IN the|DT host|NN retry|NN bit|NN on|IN the|DT succeeding|VBG request|NN .|.
implication	back-to-back|NN peci|NN commands|VBZ that|WDT are|VBP identical|JJ with|IN the|DT exception|NN of|IN the|DT length|NN field|NN may|MD yield|VB incorrect|JJ results|NNS if|IN processor|JJ retry|NN completion|NN codes|NNS are|VBP ignored|VBN by|IN the|DT peci|NN host|NN .|.
workaround	peci|JJ hosts|NNS should|MD retry|VB timed-out|JJ commands|NNS until|IN they|PRP complete|VBP successfully|RB by|IN reissuing|VBG a|DT peci|NN command|NN sequence|NN identical|JJ to|TO the|DT originally|RB timed-out|JJ command|NN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	vm|NN exits|NNS from|IN real-address|JJ mode|NNS due|JJ to|TO machine|NN check|VB exceptions|NNS may|MD incorrectly|RB save|VB rflags.rf|NN as|IN 1|CD
problem	if|IN a|DT machine|NN check|NN is|VBZ encountered|VBN while|IN fetching|VBG an|DT instruction|NN ,|, and|CC if|IN the|DT resulting|VBG machine|NN check|NN exception|NN causes|VBZ a|DT vm|JJ exit|NN ,|, the|DT vm|NN exit|NN should|MD save|VB an|DT rflags|JJ value|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN with|IN the|DT rf|NN value|NN that|WDT existed|VBD at|IN the|DT time|NN of|IN the|DT machine|NN check|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS that|WDT occur|VBP in|IN real-address|JJ mode|NN may|MD save|VB rflags.rf|NN as|IN 1|CD even|RB if|IN it|PRP had|VBD been|VBN 0|CD .|.
implication	the|DT processor|NN may|MD fail|VB to|TO report|VB an|DT instruction|NN breakpoint|NN following|VBG a|DT return|NN to|TO real-|JJ address|NN mode|NN via|IN vm|JJ entry|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT integrated|JJ memory|NN controller|NN does|VBZ not|RB enforce|VB cke|NN high|JJ for|IN txsdll|NN dclks|NNS after|IN self-refresh|JJ
problem	the|DT jedec|JJ standard|NN ddr3|NN sdram|JJ specification|NN (|( no|DT .|. 79-3e|NN )|) requires|VBZ that|IN the|DT cke|JJ signal|NN be|VB held|VBN high|JJ for|IN txsdll|NN dclks|NNS after|IN exiting|VBG self-refresh|JJ before|IN issuing|VBG commands|NNS that|WDT require|VBP a|DT locked|JJ dll|NN (|( delay-locked|JJ loop|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ memory|NN controller|NN may|MD not|RB meet|VB this|DT requirement|NN with|IN 512|CD mb|NNS ,|, 1|CD gb|NN ,|, and|CC 2gb|CD devices|NNS in|IN single|JJ rank|NN per|IN channel|NN configurations|NNS .|.
implication	violating|VBG txsdll|NN may|MD result|VB in|IN dimm|NN clocking|NN issues|NNS and|CC may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT default|NN value|NN of|IN the|DT i/o|JJ base|NN address|JJ field|NN does|VBZ not|RB comply|VB with|IN the|DT pci-to-pci|JJ bridge|NN architecture|NN specification|NN
problem	the|DT pci-to-pci|JJ bridge|NN architecture|NN specification|NN defines|VBZ the|DT default|NN value|NN of|IN the|DT i/o|JJ base|NN address|NN field|NN (|( iobas|JJ cpubus|NN (|( 0|CD )|) ;|: device|JJ 0-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 1ch|CD ;|: bits|NNS [|VBP 3:2|CD ]|NN )|) to|TO 0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN 's|POS default|NN value|NN is|VBZ 3|CD .|.
implication	it|PRP is|VBZ possible|JJ that|IN system|NN software|NN will|MD generate|VB an|DT error|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT sustained|JJ series|NN of|IN pcie*|NN posted|VBN upstream|JJ writes|NNS can|MD lead|VB to|TO deadlock|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT sustained|JJ series|NN of|IN pcie|NN posted|VBN upstream|JJ writes|NNS to|TO the|DT same|JJ cache|NN line|NN ,|, with|IN no|DT other|JJ access|NN of|IN that|DT same|JJ cache|NN line|NN ,|, may|MD cause|VB a|DT deadlock|NN .|.
implication	under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, a|DT sustained|JJ series|NN of|IN pcie|NN posted|VBN upstream|JJ writes|NNS targeting|VBG the|DT same|JJ cache|NN line|NN can|MD lead|VB to|TO deadlock|VB .|. intel|NN has|VBZ not|RB been|VBN observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	extraneous|JJ characters|NNS are|VBP included|VBN in|IN the|DT processor|NN brand|NN string|NN
problem	the|DT processor|NN brand|NN string|NN is|VBZ provided|VBN by|IN the|DT cpuid|NN instruction|NN for|IN leaf|NN values|NNS eax=80000002h|VBP ,|, 80000003h|CD ,|, and|CC 80000004h|CD .|. each|DT execution|NN of|IN the|DT three|CD cpuid|NN leaf|NN value|NN returns|VBZ 16|CD ascii|NN bytes|NNS of|IN the|DT processor|NN brand|NN string|NN in|IN the|DT eax|NN ,|, ebx|NN ,|, ecx|NN ,|, and|CC edx|JJ registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT extra|JJ zero|NN character|NN (|( 0|CD ,|, 30h|CD ascii|NN code|NN )|) and|CC space|NN character|NN (|( ,|, 20h|CD ascii|NN code|NN )|) are|VBP inserted|VBN after|IN the|DT processor|NN number|NN in|IN the|DT brand|NN string|NN output|NN .|. in|IN the|DT following|JJ example|NN brand|NN string|NN ,|, the|DT extraneous|JJ characters|NNS are|VBP underlined|JJ
implication	an|DT extraneous|JJ 0|CD and|CC space|NN character|NN are|VBP included|VBN in|IN the|DT processor|NN brand|NN string|NN .|.
workaround	the|DT extraneous|JJ characters|NNS may|MD be|VB ignored|VBN or|CC removed|VBN by|IN software|NN .|.
title	imc|NN controlled|VBD dynamic|JJ dram|JJ refresh|NN rate|NN can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	drams|NNS require|VBP a|DT 2x|CD refresh|NN rate|NN when|WRB operating|VBG above|IN 85c|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) logic|NN intended|VBN to|TO double|VB the|DT refresh|NN rate|NN when|WRB dram|NN temperature|NN exceeds|VBZ 85c|CD can|MD cause|VB dram|JJ access|NN failures|NNS ,|, leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	the|DT imc|NN is|VBZ not|RB able|JJ to|TO dynamically|RB adjust|VB the|DT dram|JJ refresh|NN rate|NN based|VBN on|IN dram|JJ temperature|NN .|. if|IN drams|NNS may|MD be|VB operated|VBN above|IN 85c|CD then|RB bios|NNS must|MD configure|VB the|DT imc|NN for|IN a|DT doubled|JJ refresh|NN rate|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	incorrect|JJ error|NN address|NN status|NN may|MD get|VB logged|VBN
problem	when|WRB a|DT correctable|JJ machine|NN check|NN event|NN with|IN a|DT valid|JJ address|NN precedes|IN an|DT uncorrectable|JJ machine|NN check|NN event|NN without|IN a|DT valid|JJ address|NN ,|, the|DT ia32_mci_status|NN over|IN flag|NN (|( bit|IN 62|CD )|) should|MD be|VB set|VBN and|CC addrv|JJ flag|NN (|( bit|IN 58|CD )|) should|MD be|VB cleared|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, both|DT flags|NNS may|MD be|VB set|VBN .|.
implication	the|DT machine|NN check|VB report|NN logged|VBD may|MD incorrectly|RB indicate|VB valid|JJ address|NN information|NN when|WRB the|DT over|NN flag|NN is|VBZ set|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT machine|NN check|VB threshold-based|JJ error|NN status|NN indication|NN may|MD be|VB incorrect|JJ
problem	a|DT corrected|VBN cache|NN hierarchy|NN data|NNS or|CC tag|NN error|NN is|VBZ reported|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15|CD
implication	the|DT threshold-based|JJ error|NN status|NN indication|NN is|VBZ unreliable|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mci_status|NN registers|NNS may|MD contain|VB undefined|JJ data|NNS after|IN reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT reset_n|JJ signal|NN is|VBZ asserted|VBN while|IN the|DT processor|NN is|VBZ in|IN a|DT package|NN c|NN state|NN the|DT ia32_mci_status|NN registers|NNS may|MD contain|VB undefined|JJ data|NNS after|IN the|DT processor|NN completes|VBZ the|DT reset|NN .|. in|IN particular|JJ ,|, the|DT ia32_mci_status.val|NN (|( bit|NN [|VBZ 63|CD ]|NN )|) may|MD be|VB set|VBN incorrectly|RB indicating|VBG a|DT valid|JJ machine|NN check|NN has|VBZ been|VBN logged|VBN .|.
implication	invalid|JJ errors|NNS may|MD be|VB reported|VBN in|IN the|DT ia32_mci_status|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	refresh|JJ cycles|NNS for|IN high|JJ capacity|NN dimms|NNS are|VBP not|RB staggered|VBN
problem	certain|JJ high|JJ capacity|NN dimms|NN ,|, typically|RB quad|JJ rank|NN rdimms|NN and|CC lr-dimms|JJ ,|, may|MD exceed|VB instantaneous|JJ and|CC short-term|JJ power|NN limits|NNS if|IN refresh|JJ cycles|NNS are|VBP not|RB correctly|RB staggered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ memory|NN controller|NN is|VBZ unable|JJ to|TO stagger|VB refresh|JJ cycles|NNS .|.
implication	some|DT dimms|NN may|MD exceed|VB power|NN limits|NNS during|IN refresh|JJ operations|NNS leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT stream|NN of|IN snoops|NNS can|MD lead|VB to|TO a|DT system|NN hang|NN or|CC machine|NN check|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT stream|NN of|IN snoop|NN requests|NNS to|TO a|DT single|JJ cache|NN slice|NN may|MD cause|VB the|DT processor|NN in|IN that|DT slice|NN to|TO livelock|VB ,|, resulting|VBG in|IN a|DT system|NN hang|NN or|CC internal|JJ timer|NN error|NN machine|NN check|NN indicated|VBN by|IN ia32_mci_status.mcacod|NN (|( bits|VBZ 15:0|CD ,|, 0000|CD 0100|CD 0000|CD 0000|CD )|) .|.
implication	a|DT system|NN hang|NN or|CC machine|NN check|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mci_status|NN exceptions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, ia32_mci_status.en|NN may|MD not|RB be|VB set|VBN as|IN expected|VBN after|IN the|DT mlc|NN (|( mid-level|JJ cache|NN )|) has|VBZ logged|VBN a|DT fatal|JJ error|NN with|IN a|DT mcacod|JJ value|NN of|IN 000x_0001_xxxx_xx10|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) and|CC signaled|VBD an|DT mce|NN (|( machine|NN check|VB error|NN )|) as|IN a|DT result|NN of|IN encountering|VBG poisoned|VBN data|NNS .|.
implication	the|DT value|NN of|IN ia32_mci_status.en|NN may|MD be|VB inconsistent|JJ with|IN signaling|VBG an|DT mce|NN while|IN logging|VBG a|DT fatal|JJ error|NN ,|, however|RB a|DT machine|NN check|NN exception|NN is|VBZ still|RB signaled|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	llc|NN cache|NN correctable|JJ errors|NNS are|VBP not|RB counted|VBN and|CC logged|VBN
problem	llc|NN cache|NN correctable|JJ errors|NNS are|VBP logged|VBN in|IN the|DT corrected_error_count|NN field|NN bits|NNS [|VBP 53|CD of|IN the|DT ia32_mc|NN [|VBZ 19:12|CD ]|NN _status|NN msr|NN .|. due|JJ to|TO this|DT erratum|NN ,|, llc|JJ cache|NN corrections|NNS are|VBP not|RB counted|VBN and|CC logged|VBN .|.
implication	software|NN using|VBG the|DT corrected|VBN error|NN count|NN may|MD not|RB function|VB correctly|RB .|. a|DT cmci|NN (|( corrected|VBN machine|NN check|NN error|NN interrupt|NN )|) may|MD not|RB be|VB generated|VBN when|WRB the|DT error|NN threshold|NN programmed|VBN in|IN ia32_cr_mc|JJ [|$ 19:12|CD ]|NNP _ctl2.error_threshold|NNP (|( bits|NNS [|VBP 14:0|CD ]|NN )|) would|MD otherwise|RB be|VB expected|VBN to|TO be|VB met|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN incorrectly|RB transitions|NNS from|IN the|DT pcie*|NN recovery.rcvrlock|NN ltssm|NN state|NN to|TO the|DT configuration.linkwidth.start|NN ltssm|NN state|NN
problem	when|WRB a|DT pcie|NN link|NN is|VBZ operating|VBG at|IN 2.5|CD gt/s|NN and|CC the|DT processor|NN 's|POS ltssm|NN (|( link|JJ training|NN and|CC status|NN state|NN machine|NN )|) is|VBZ in|IN recovery.rcvrlock|NN state|NN ,|, the|DT processor|NN expects|VBZ to|TO receive|VB ts1|NN ordered|VBN sets|NNS within|IN 24|CD ms.|NN if|IN it|PRP does|VBZ not|RB receive|VB the|DT ts1s|NN in|IN the|DT allotted|JJ time|NN ,|, the|DT ltssm|NN should|MD transition|VB to|TO the|DT detect|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT processor|NN does|VBZ not|RB receive|VB ts1s|NN within|IN 24|CD ms|NN ,|, it|PRP will|MD transition|VB to|TO configuration.linkwidth.start|VB .|. in|IN that|DT state|NN ,|, if|IN it|PRP receives|VBZ no|DT ts1s|NN ,|, it|PRP will|MD transition|VB to|TO detect|VB .|. if|IN it|PRP receives|VBZ ts1s|RB ,|, it|PRP will|MD configure|VB the|DT link|NN appropriately|RB and|CC return|VB to|TO l0|VB .|.
implication	the|DT state|NN transition|NN sequence|NN from|IN the|DT recovery.rcvrlock|NN ltssm|NN state|NN to|TO the|DT configuration.linkwidth.start|NN ltssm|NN state|NN is|VBZ in|IN violation|NN of|IN the|DT pcie|JJ specification|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	writes|NNS to|TO b2bspad|VB [|JJ 15:0|CD ]|JJ registers|NNS may|MD transfer|VB corrupt|VB data|NNS between|IN ntb|NN connected|VBN systems|NNS
problem	writes|NNS to|TO the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) b2bspad|NN [|$ 15|CD sb01base|NN ;|: offsets|VBZ 100h|CD -|: 13fh|CD )|) may|MD result|VB in|IN corrupted|VBN data|NNS transfer|NN between|IN systems|NNS .|.
implication	using|VBG b2bspad|NN [|$ 15|CD pb23base|NN (|( device|JJ 3|CD ;|: function|NN 0|CD ;|: offset|VB 18h|CD )|) and|CC pbar2xlat|JJ (|( offset|VB 10h|CD )|) from|IN pb01base|NN or|CC sb01base|NN regions|NNS ;|: pb45base|NN (|( device|JJ 3|CD ;|: function|NN 0|CD ;|: offset|VB 20h|CD )|) and|CC pbar4xlat|JJ (|( offset|VB 18h|CD )|) from|IN pb01base|NN ,|, or|CC sb01base|NN regions|NNS ;|:
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ntb|RB operating|VBG in|IN ntb/rp|JJ mode|NN with|IN msi/msi-x|JJ interrupts|NNS may|MD cause|VB system|NN hang|NN
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) operating|NN in|IN ntb/rp|NN (|( ntb|JJ to|TO root|VB port|NN mode|NN )|) using|VBG message|NN signaled|VBN interrupts|NNS (|( msi|NN or|CC msi-x|NN )|) in|IN the|DT presence|NN of|IN locks|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, system|NN may|MD hang|VB under|IN the|DT condition|NN described|VBN above|IN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	xsaveopt|NN may|MD fail|VB to|TO save|VB some|DT state|NN after|IN transitions|NNS into|IN or|CC out|IN of|IN stm|NN
problem	the|DT xsaveopt|JJ instruction|NN may|MD optimize|VB performance|NN by|IN not|RB saving|VBG state|NN that|WDT has|VBZ not|RB been|VBN modified|VBN since|IN the|DT last|JJ execution|NN of|IN xrstor|NN .|. this|DT optimization|NN should|MD occur|VB only|RB if|IN the|DT executions|NNS of|IN xsaveopt|NNP and|CC xrstor|NNP are|VBP either|DT both|DT or|CC neither|CC in|IN smm|NN (|( system-|JJ management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT optimization|NN may|MD be|VB performed|VBN by|IN the|DT first|JJ execution|NN of|IN xsaveopt|NN after|IN a|DT transition|NN into|IN or|CC out|IN of|IN the|DT stm|NN (|( smm-transfer|JJ monitor|NN )|) if|IN the|DT most|RBS recent|JJ execution|NN of|IN xrstor|NN occurred|VBD before|IN that|DT transition|NN .|. for|IN transitions|NNS into|IN the|DT stm|NN ,|, the|DT erratum|NN applies|VBZ only|RB to|TO transitions|NNS using|VBG the|DT vmcall|NN instruction|NN .|. this|DT erratum|NN can|MD occur|VB only|RB if|IN the|DT two|CD executions|NNS are|VBP at|IN the|DT same|JJ privilege|NN level|NN ,|, use|VBP the|DT same|JJ linear|JJ address|NN ,|, and|CC are|VBP either|DT both|DT or|CC neither|CC in|IN vmx|JJ non-root|JJ operation|NN .|. the|DT erratum|NN does|VBZ not|RB apply|VB if|IN software|NN in|IN smm|NN never|RB uses|VBZ xrstor|NN or|CC xsaveopt|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	stm|NNS software|NN should|MD execute|VB the|DT xrstor|NN instruction|NN with|IN the|DT value|NN 0|CD in|IN edx|NN
title	rank|NN sparing|NN may|MD cause|VB an|DT extended|JJ system|NN stall|NN
problem	the|DT integrated|JJ memory|NN controller|NN sequencing|VBG during|IN a|DT rank|NN sparing|VBG copy|NN operation|NN blocks|VBZ all|DT writes|NNS to|TO the|DT memory|NN region|NN associated|VBN with|IN the|DT rank|NN being|VBG taken|VBN out|IN of|IN service|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT block|NN can|MD result|VB in|IN a|DT system|NN stall|NN that|WDT persists|VBZ until|IN the|DT sparing|VBG copy|NN operation|NN completes|NNS .|.
implication	the|DT system|NN can|MD stall|VB at|IN unpredictable|JJ times|NNS which|WDT may|MD be|VB observed|VBN as|IN one|CD time|NN instance|NN of|IN system|NN unavailability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN hang|NN may|MD occur|VB when|WRB memory|NN sparing|NN is|VBZ enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG memory|NN sparing|NN can|MD result|VB in|IN an|DT internal|JJ timer|NN error|NN as|IN indicated|VBN by|IN the|DT ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD .|.
implication	enabling|VBG memory|NN sparing|NN may|MD result|VB in|IN a|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG opportunistic|JJ self-refresh|JJ and|CC pkg|JJ c2|NN state|NN can|MD severely|RB degrade|VB pcie*|NN bandwidth|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG opportunistic|JJ self-refresh|JJ can|MD lead|VB to|TO the|DT memory|NN controller|NN over-aggressively|RB transitioning|VBG dram|NN to|TO self-refresh|JJ mode|NN when|WRB the|DT processor|NN is|VBZ in|IN pkg|NN c2|NN state|NN .|.
implication	the|DT pcie|NN interface|NN peak|NN bandwidth|NN can|MD be|VB degraded|VBN by|IN as|RB much|JJ as|IN 90|CD %|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mirrored|VBN memory|NN writes|NNS may|MD lead|VB to|TO system|NN failures|NNS
problem	in|IN mirrored|JJ memory|NN mode|NN ,|, each|DT channel|NN manages|VBZ its|PRP$ memory|NN write|NN bandwidth|JJ resources|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT channel|NN in|IN mirrored|JJ memory|NN mode|NN is|VBZ heavily|RB utilized|JJ ,|, it|PRP is|VBZ possible|JJ for|IN issued|VBN writes|NNS to|TO exceed|VB available|JJ bandwidth|JJ resulting|VBG in|IN write|JJ failures|NNS .|.
implication	a|DT system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	end|NN agent|NN pcie|NN packet|NN errors|NNS may|MD result|VB in|IN a|DT system|NN hang|NN
problem	pcie|NN agents|NNS are|VBP required|VBN by|IN the|DT pcie|JJ base|NN specification|NN to|TO identify|VB and|CC report|VB packet|NN errors|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ invalid|JJ completion|NN types|NNS from|IN the|DT end|NN agent|NN are|VBP not|RB correctly|RB handled|VBN by|IN the|DT processor|NN .|.
implication	if|IN a|DT pcie|JJ end|NN agent|NN issues|NNS certain|JJ invalid|JJ completion|NN types|NNS ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|.
title	retraining|VBG can|MD not|RB be|VB initiated|VBN by|IN downstream|NN devices|NNS in|IN ntb/ntb|NN or|CC ntb/rp|JJ configurations|NNS
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ that|IN a|DT downstream|NN device|NN can|MD initiate|VB link|NN retraining|VBG .|. due|JJ to|TO this|DT erratum|NN ,|, link|VBP retraining|VBG can|MD not|RB be|VB initiated|VBN by|IN the|DT downstream|NN device|NN in|IN a|DT ntb/ntb|NN (|( non-transparent|JJ bridge|NN )|) or|CC a|DT ntb/rp|JJ (|( root|JJ port|NN )|) configuration|NN .|.
implication	the|DT retrain_link|NN field|NN (|( lnkcon|JJ device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 1a0h|CD ;|: bit|NN [|JJ 5|CD ]|NN )|) does|VBZ not|RB function|VB as|IN expected|VBN in|IN the|DT identified|JJ configurations|NNS ;|: software|NN referencing|VBG the|DT downstream|NN device|NN is|VBZ not|RB able|JJ to|TO retrain|VB the|DT link|NN .|.
workaround	the|DT link|NN speed|NN and|CC training|NN must|MD be|VB managed|VBN by|IN the|DT upstream|JJ host|NN in|IN ntb/ntb|NN or|CC ntb/rp|JJ configurations|NNS .|.
title	pcie|NN port|NN in|IN ntb|JJ mode|NN flags|NNS upstream|RB slot|VBP power|NN limit|NN message|NN as|IN ur|JJ
problem	when|WRB the|DT processor|NN is|VBZ in|IN ntb|JJ (|( non-transparent|JJ bridge|NN )|) mode|NN ,|, it|PRP should|MD ignore|VB upstream|JJ slot|NN power|NN limit|NN messages|NNS from|IN the|DT root|NN port|NN it|PRP is|VBZ connected|VBN to|TO .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN generates|VBZ ur|JJ (|( unsupported|JJ request|NN )|) on|IN these|DT slot|JJ power|NN limit|NN messages|NNS when|WRB in|IN ntb|JJ mode|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT messages|NNS will|MD be|VB improperly|RB flagged|VBN with|IN ur|NN .|.
workaround	upstream|RB slot|NN power|NN limit|NN message|NN should|MD be|VB disabled|VBN in|IN the|DT identified|JJ configurations|NNS .|.
title	spurious|JJ smis|NN may|MD occur|VB due|JJ to|TO memhot|JJ #|# assertion|NN
problem	the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) can|MD be|VB programmed|VBN to|TO generate|VB an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) on|IN an|DT internal|JJ memhot|NN #|# event|NN assertion|NN through|IN the|DT mhot_smi_en|JJ field|NN (|( mh_maincntl|JJ bus|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, excessive|JJ smi|NN generation|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN link|NN bandwidth|JJ notification|NN capability|NN is|VBZ incorrect|JJ
problem	a|DT value|NN of|IN 1|CD in|IN the|DT link_bandwidth_notification_capability|NN field|NN (|( lkncap|JJ bit|RB 21|CD )|) for|IN a|DT pcie|JJ device|NN indicates|VBZ support|NN for|IN the|DT link|NN bandwidth|NN notification|NN status|NN and|CC interrupt|JJ mechanisms|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT field|NN for|IN ports|NNS 2c|CD ,|, 2d|CD ,|, 3c|CD and|CC 3d|CD (|( lkncap|NN bus|NN 0|CD ;|: device|NN 2,3|CD ;|: function|NN 2,3|CD ;|: offset|VBN 09ch|CD ;|: bit|RB 21|CD )|) always|RB reads|VBZ as|IN 0|CD when|WRB it|PRP should|MD read|VB as|IN 1|CD .|.
implication	software|NN that|DT reads|VBZ this|DT field|NN for|IN the|DT listed|VBN ports|NNS will|MD incorrectly|RB conclude|VB that|IN the|DT link|NN bandwidth|NN notification|NN status|NN and|CC interrupt|JJ mechanisms|NNS are|VBP not|RB available|JJ .|.
workaround	software|NN should|MD ignore|VB the|DT value|NN of|IN the|DT link_bandwidth_notification_capability|NN field|NN for|IN ports|NNS 2c|CD ,|, 2d|CD ,|, 3c|CD ,|, and|CC 3d|CD .|.
title	uncorrectable|JJ intel|NN qpi|JJ errors|NNS may|MD cause|VB the|DT system|NN to|TO power|NN down|RP
problem	due|JJ to|TO this|DT erratum|NN ,|, under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, intel|NN qpi|NN uncorrectable|JJ errors|NNS may|MD cause|VB a|DT deadlock|NN between|IN the|DT processor|NN and|CC pch|NN (|( platform|JJ controller|NN hub|NN )|) .|. the|DT deadlock|NN will|MD cause|VB a|DT processor|NN internal|JJ timeout|NN error|NN as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD ,|, caterr|NN #|# assertion|NN and|CC a|DT shutdown|JJ transaction|NN being|VBG sent|VBD to|TO the|DT pch|NN .|. depending|VBG on|IN the|DT platform|NN implementation|NN ,|, this|DT will|MD result|VB in|IN reset|NN being|VBG asserted|VBN to|TO the|DT pch|NN .|. this|DT deadlock|NN persists|VBZ ,|, causing|VBG the|DT pch|NN to|TO timeout|VB on|IN the|DT reset|NN request|NN .|. reacting|VBG to|TO the|DT reset|NN request|NN timeout|NN ,|, the|DT pch|NN powers|NNS down|RP the|DT system|NN .|.
implication	the|DT system|NN will|MD be|VB powered|VBN down|RB and|CC the|DT ia32_mci_status|NN register|NN contents|NNS will|MD be|VB lost|VBN .|. the|DT system|NN may|MD need|VB to|TO be|VB manually|RB powered|VBN back|RP on|IN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN the|DT absence|NN of|IN injected|VBN uncorrectable|JJ intel|NN qpi|JJ errors|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. this|DT is|VBZ a|DT partial|JJ workaround|NN that|WDT causes|VBZ the|DT system|NN to|TO power|NN cycle|NN ,|, eliminating|VBG the|DT need|NN for|IN manual|JJ power|NN on|IN .|. the|DT ia32_mci_status|NN register|NN contents|NNS are|VBP still|RB lost|VBN .|.
title	four|CD outstanding|JJ pcie|NN configuration|NN retries|NNS may|MD cause|VB deadlock|NN
problem	pcie|NN configuration|NN retries|NNS are|VBP allowed|VBN for|IN older|JJR generation|NN pci/pci-x|NN bridges|VBZ that|IN take|VB a|DT long|JJ time|NN to|TO respond|VB to|TO configuration|NN cycles|NNS after|IN a|DT reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT fifth|JJ configuration|NN cycle|NN following|VBG the|DT fourth|JJ pcie|NN configuration|NN retry|NN may|MD not|RB make|VB progress|NN ,|, resulting|VBG in|IN a|DT deadlock|NN .|.
implication	a|DT deadlock|NN could|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	when|WRB configuring|VBG devices|NNS on|IN pci/pci-x|JJ buses|NNS ,|, bios|NNS should|MD wait|VB for|IN configuration|NN cycles|NNS to|TO complete|VB before|IN issuing|VBG subsequent|JJ configuration|NN cycles|NNS .|.
title	a|DT peci|JJ rdpciconfiglocal|JJ command|NN referencing|VBG a|DT non-existent|JJ device|NN may|MD return|VB an|DT unexpected|JJ value|NN
problem	configuration|NN reads|VBZ to|TO non-existent|JJ pci|NN configuration|NN registers|NNS should|MD return|VB 0ffff_ffffh|CD .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT peci|JJ rdpciconfiglocal|JJ command|NN references|VBZ a|DT non-existent|JJ pci|NN configuration|NN register|NN ,|, the|DT value|NN 0000_0000h|CD may|MD be|VB returned|VBN instead|RB of|IN the|DT expected|JJ 0ffff_ffffh|CD .|.
implication	a|DT peci|JJ rdpciconfiglocal|JJ command|NN referencing|VBG a|DT non-existent|JJ device|NN may|MD observe|VB a|DT return|NN value|NN of|IN 0000_0000h|CD .|. software|NN expecting|VBG a|DT return|NN value|NN of|IN 0ffff_ffffh|CD to|TO identify|VB non-existent|JJ devices|NNS may|MD not|RB work|VB as|RB expected|VBN .|.
workaround	software|NN that|IN performs|VBZ enumeration|NN via|IN the|DT peci|NN ``|`` rdpciconfiglocal|JJ ''|'' command|NN should|MD interpret|VB 0ffff_ffffh|CD and|CC 0000_0000h|CD values|NNS for|IN the|DT vendor|NN identification|NN and|CC device|NN identification|NN register|NN as|IN indicating|VBG a|DT non-existent|JJ device|NN .|.
title	when|WRB in|IN dmi|NN mode|NN ,|, port|VBP 0|CD 's|POS device_port_type|JJ field|NN is|VBZ incorrect|JJ
problem	when|WRB in|IN dmi|NN mode|NN ,|, the|DT device_port_type|JJ field|NN (|( pxpcap|JJ bus|NN 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 92h|CD ;|: bits|NNS [|VBP 7:4|CD ]|NNS )|) should|MD read|VB as|IN 9h|CD (|( dmi|JJ mode|NN )|) but|CC incorrectly|RB reads|VBZ as|IN 4h|CD (|( pcie*|JJ mode|NN )|) .|.
implication	software|NN may|MD incorrectly|RB conclude|VB that|IN this|DT port|NN is|VBZ operating|VBG in|IN pcie|NN mode|NN when|WRB it|PRP is|VBZ actually|RB being|VBG used|VBN in|IN the|DT dmi|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie|NN tph|NN attributes|VBZ may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	tph|NN (|( transactions|NNS processing|VBG hints|NNS )|) are|VBP optional|JJ aids|NNS to|TO optimize|VB internal|JJ processing|NN of|IN pcie|JJ transactions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ transactions|NNS with|IN tph|JJ attributes|NNS may|MD be|VB misdirected|VBN ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	use|NN of|IN the|DT tph|JJ feature|NN may|MD affect|VB system|NN stability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	continuous|JJ intel|NN qpi|NN retraining|VBG feature|JJ indication|NN is|VBZ incorrect|JJ
problem	the|DT processor|NN is|VBZ capable|JJ of|IN continuous|JJ intel|NN qpi|NN retraining|VBG .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT field|NN reporting|VBG support|NN for|IN this|DT feature|NN continuous|JJ retraining|NN (|( qpireut_ph_cpr|JJ bus|NN 1|CD ;|: device|NN 8,9|CD ;|: function|NN 3|CD ;|: offset|VBN 128h|CD ;|: bit|RB 18|CD )|) indicates|VBZ this|DT feature|NN is|VBZ not|RB supported|VBN although|IN it|PRP is|VBZ enabled|VBN and|CC can|MD not|RB be|VB disabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ not|RB possible|JJ to|TO disable|VB the|DT continuous|JJ intel|NN qpi|NN retraining|VBG feature|NN .|.
workaround	none|NN identified|VBN .|.
title	correctable|JJ memory|NN errors|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	under|IN certain|JJ conditions|NNS ,|, the|DT processor|NN may|MD not|RB detect|VB or|CC correct|VB a|DT correctable|JJ memory|NN error|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN dma|NN lock|NN quiescent|NN flow|NN causes|VBZ dma|JJ state|NN machine|NN to|TO hang|VB
problem	the|DT lock|NN quiescent|NN flow|NN is|VBZ a|DT means|NN for|IN an|DT agent|NN to|TO gain|VB sole|JJ ownership|NN of|IN another|DT agent|NN 's|POS resources|NNS by|IN preventing|VBG other|JJ devices|NNS from|IN sending|VBG transactions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, during|IN the|DT lock|NN quiescent|NN flow|NN ,|, the|DT intel|NN quickdata|NN technology|NN dma|NN read|NN and|CC write|JJ queues|NNS are|VBP throttled|VBN simultaneously|RB .|. this|DT prevents|VBZ subsequent|JJ read|JJ completions|NNS from|IN draining|VBG into|IN the|DT write|JJ queue|NN ,|, hanging|VBG the|DT dma|NN lock|NN state|NN machine|NN .|.
implication	the|DT dma|NN lock|NN state|NN machine|NN may|MD hang|VB during|IN a|DT lock|NN quiescent|NN flow|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	malformed|VBN tlp|JJ power|NN management|NN messages|NNS may|MD be|VB dropped|VBN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ power|NN management|NN messages|NNS to|TO use|VB the|DT default|NN traffic|NN class|NN designator|NN ,|, tc0|NN ,|, and|CC receivers|NNS to|TO check|VB for|IN violations|NNS of|IN this|DT rule|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT tlp|NN using|VBG a|DT non-default|JJ traffic|NN class|NN designator|NN will|MD be|VB dropped|VBN ,|, rather|RB than|IN handled|VBN as|IN a|DT malformed|JJ tlp|NN .|.
implication	an|DT advanced|JJ error|NN reporting|VBG err_fatal|JJ notification|NN will|MD not|RB be|VB logged|VBN for|IN malformed|VBN tlp|JJ power|NN management|NN messages|NNS .|.
workaround	none|NN identified|VBD
title	core|NN frequencies|NNS at|IN or|CC below|IN the|DT dram|NN ddr|NN frequency|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT intel|NN speedstep|NN technology|NN can|MD dynamically|RB adjust|VB the|DT core|NN operating|NN frequency|NN to|TO as|RB low|JJ as|IN 1200|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS and|CC when|WRB the|DT cores|NNS are|VBP operating|VBG at|IN or|CC below|IN the|DT dram|NN ddr|NN frequency|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
implication	systems|NNS using|VBG intel|JJ speedstep|NN technology|NN with|IN ddr3-1333|JJ or|CC ddr3-1600|JJ memory|NN devices|NNS are|VBP subject|JJ to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	quad|NNS rank|VBP dimms|NN may|MD not|RB be|VB properly|RB refreshed|VBN during|IN ibt_off|NN mode|NN
problem	the|DT integrated|JJ memory|NN controller|NN incorporates|VBZ a|DT power|NN savings|NNS mode|RB known|VBN as|IN ibt_off|NN (|( input|JJ buffer|VBP termination|NN disabled|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, quad|JJ rank|NN dimms|NN may|MD not|RB be|VB properly|RB refreshed|VBN during|IN ibt_off|NN mode|NN .|.
implication	use|NN of|IN ibt_off|NN mode|NN with|IN quad|JJ rank|NN dimms|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN dma|VBZ non-page-aligned|JJ next|JJ source/|NN destination|NN addresses|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	non-page|NN aligned|VBD intel|NN quickdata|NN technology|NN dma|NN next|JJ source/destination|NN addresses|NNS may|MD cause|VB memory|NN read-write|JJ collisions|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG non-page|JJ aligned|VBN next|JJ source/destination|NN addresses|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	next|JJ source/destination|NN addresses|NNS must|MD be|VB page|NN aligned|VBN .|. the|DT intel-provided|JJ intel|NN quickdata|NN technology|NN dma|NN driver|NN abides|NNS by|IN this|DT alignment|NN rule|NN .|.
title	spurious|JJ crc|JJ errors|NNS may|MD be|VB detected|VBN on|IN intel|NN qpi|NN links|NNS
problem	the|DT processor|NN autonomously|RB manages|VBZ intel|NN qpi|NN (|( quickpath|JJ interconnect|NN )|) link|NN power|NN state|NN transitions|NNS based|VBN on|IN link|NN idle|JJ intervals|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, crc|JJ errors|NNS may|MD be|VB detected|VBN during|IN intel|NN qpi|NN link|NN power|NN state|NN transitions|NNS and|CC may|MD be|VB logged|VBN in|IN qpireut_err_ced|JJ (|( bus|JJ 1|CD ;|: device|NN 8,9|CD ;|: function|NN 3|CD ;|: offset|VB 120h|CD )|) .|.
implication	spurious|JJ intel|NN qpi|NN link|VBP crc|JJ errors|NNS may|MD be|VB reported|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN temperature|NN lower|JJR limit|NN may|MD be|VB as|RB high|JJ as|IN 7c|CD
problem	peci|NN reports|NNS temperatures|NNS as|IN an|DT offset|NN from|IN the|DT prochot|NN threshold|NN (|( a|DT negative|JJ value|NN when|WRB the|DT temperature|NN is|VBZ below|IN the|DT prochot|NN threshold|NN ,|, zero|NN when|WRB at|IN or|CC above|IN that|DT threshold|NN )|) .|. if|IN the|DT temperature|NN is|VBZ below|IN 0c|CD ,|, peci|NN responds|NNS with|IN an|DT invalid|JJ temperature|NN encoding|VBG (|( 8002h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD indicate|VB an|DT invalid|JJ temperature|NN when|WRB the|DT actual|JJ temperature|NN is|VBZ as|RB high|JJ as|IN 7c|CD .|.
implication	an|DT invalid|JJ temperature|NN report|NN from|IN peci|JJ indicates|VBZ the|DT actual|JJ temperature|NN is|VBZ 7c|CD or|CC lower|JJR .|. platform|NN facilities|NNS depending|VBG peci|NN to|TO provide|VB accurate|JJ temperature|NN readings|NNS between|IN 0c|CD and|CC 7c|CD may|MD not|RB function|VB correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	the|DT dram|NN power|NN meter|NN may|MD not|RB be|VB accurate|JJ
problem	the|DT dram|NN power|NN meter|NN uses|VBZ vr|NN (|( voltage|JJ regulator|NN )|) current|JJ readings|NNS in|IN combination|NN with|IN weighted|JJ activity|NN counters|NNS to|TO provide|VB a|DT running|JJ estimate|NN of|IN dram|NN subsystem|NN power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dram|NN power|NN meter|NN may|MD not|RB be|VB sufficiently|RB accurate|JJ for|IN system|NN power|NN management|NN purposes|NNS .|.
implication	the|DT dram|NN power|NN meter|NN can|MD not|RB be|VB relied|VBN upon|IN to|TO provide|VB accurate|JJ dram|NN subsystem|NN power|NN measurements|NNS .|. reduced|VBD or|CC variable|JJ system|NN performance|NN may|MD be|VB a|DT side|JJ effect|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT machine|NN check|NN exception|NN due|JJ to|TO instruction|VB fetch|NN may|MD be|VB delivered|VBN before|IN an|DT instruction|NN breakpoint|NN
problem	debug|JJ exceptions|NNS due|JJ to|TO instruction|JJ breakpoints|NNS take|VBP priority|NN over|IN exceptions|NNS resulting|VBG from|IN fetching|VBG an|DT instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT machine|NN check|NN exception|NN resulting|VBG from|IN the|DT fetch|NN of|IN an|DT instruction|NN may|MD take|VB priority|NN over|IN an|DT instruction|NN breakpoint|NN if|IN the|DT instruction|NN crosses|VBZ a|DT 32-byte|JJ boundary|NN and|CC the|DT second|JJ part|NN of|IN the|DT instruction|NN is|VBZ in|IN a|DT 32-byte|JJ poisoned|JJ instruction|NN fetch|NN block|NN .|.
implication	instruction|NN breakpoints|NNS may|MD not|RB operate|VB as|IN expected|VBN in|IN the|DT presence|NN of|IN a|DT poisoned|JJ instruction|NN fetch|NN block|NN .|.
workaround	none|NN identified|VBN .|.
title	enhanced|JJ intel|NN speedstep|NN technology|NN may|MD cause|VB a|DT system|NN hang|NN
problem	enhanced|JJ intel|NN speedstep|NN technology|NN dynamically|RB changes|NNS core|VBP operating|NN frequencies|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, core|NN frequency|NN changes|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	enhanced|JJ intel|NN speedstep|NN technology|NN may|MD cause|VB a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	prochot|NN may|MD be|VB incorrectly|RB asserted|VBN at|IN reset|NN
problem	the|DT prochot|JJ signal|NN is|VBZ used|VBN to|TO indicate|VB elevated|VBN processor|NN temperatures|NNS during|IN normal|JJ operation|NN and|CC is|VBZ used|VBN for|IN frb|NN (|( fault|JJ resilient|JJ boot|NN )|) actions|NNS during|IN the|DT reset|NN sequence|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT elevated|JJ temperature|NN indication|NN usage|NN of|IN prochot|NN can|MD persist|VB into|IN reset|NN and|CC subsequently|RB can|MD cause|VB improper|JJ frb|NN actions|NNS .|.
implication	elevated|VBN die|JJ temperatures|NNS at|IN reset|JJ time|NN may|MD impair|VB platform|NN operation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c3-state|NN and|CC package|VB c6-state|JJ residency|NN is|VBZ too|RB low|JJ
problem	the|DT intel|NN qpi|NN link|NN must|MD transition|VB to|TO its|PRP$ l1|JJ power|NN state|NN for|IN the|DT processor|NN to|TO enter|VB package|VB c3-state|NN or|CC package|VB c6-state|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN qpi|NN link|NN does|VBZ not|RB transition|VB to|TO l1|VB as|IN intended|VBN ,|, restricting|VBG the|DT processor|NN from|IN reaching|VBG package|NN c3-state|NN or|CC package|VB c6-state|JJ .|.
implication	the|DT increased|VBN idle|JJ state|NN power|NN consumption|NN caused|VBN by|IN reduced|JJ package|NN c3-state|NN and|CC package|VB c6-state|JJ residency|NN may|MD exceed|VB the|DT processor|NN idle|JJ power|NN specification|NN for|IN multi-socket|NN platforms|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dram|NN pbm|NNS overflow|VBP may|MD result|VB in|IN a|DT system|NN hang|NN not|RB return|VB an|DT error|NN flag|NN .|.
problem	the|DT dram|NN pbm|NN (|( power|NN budget|NN meter|NN )|) manages|VBZ dram|JJ power|NN consumption|NN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ platform|NN conditions|NNS ,|, the|DT dram|NN pbm|NN may|MD throttle|VB the|DT memory|NN subsystem|NN to|TO such|PDT a|DT great|JJ extent|NN that|IN a|DT system|NN hang|JJ results|NNS .|.
implication	the|DT dram|NN pbm|NN may|MD cause|VB platform|NN instability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	combining|VBG rol|NN transactions|NNS with|IN non-rol|JJ transactions|NNS or|CC marker|NN skipping|VBG operations|NNS may|MD result|VB in|IN a|DT system|NN hang|NN
problem	when|WRB intel|NN quick|JJ data|NNS technology|NN dma|NN rol|NN (|( raid|VBN on|IN load|NN )|) transactions|NNS and|CC non-|JJ rol|NN transactions|NNS are|VBP simultaneously|RB active|JJ ,|, and|CC the|DT non-rol|JJ address|NN offsets|NNS are|VBP not|RB cacheline|JJ boundary|NN aligned|VBD ,|, the|DT non-rol|JJ transaction|NN 's|POS last|JJ partial|JJ cacheline|NN data|NNS write|NN may|MD be|VB lost|VBN leading|VBG to|TO a|DT system|NN hang|NN .|. in|IN addition|NN ,|, when|WRB intel|NN quickdata|NN dma|NN rol|NN transactions|NNS are|VBP active|JJ ,|, marker|NN skipping|VBG operations|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	none|NN identified|VBN .|. when|WRB rol|NN transactions|NNS and|CC non-rol|JJ transactions|NNS are|VBP simultaneously|RB active|JJ ,|, all|DT non-rol|JJ address|NN offsets|NNS must|MD be|VB aligned|VBN on|IN cacheline|NN boundaries|NNS .|. further|RB ,|, marker|NN skipping|VBG operations|NNS may|MD not|RB be|VB used|VBN on|IN any|DT dma|JJ channel|NN when|WRB rol|NN transactions|NNS are|VBP active|JJ .|.
title	error|NN indication|NN in|IN pcie|JJ lane|NN error|NN status|NN incorrectly|RB set|VBD when|WRB operating|VBG at|IN 8|CD gt/s|NN
problem	the|DT lane|NN error|NN status|NN field|NN in|IN bits|NNS [|VBP 15|CD 258h|CD ;|: and|CC device|VB 2,3|CD ;|: function|NN 0,1,2,3|CD ;|: offset|VB 258h|CD )|) is|VBZ used|VBN to|TO monitor|VB errors|NNS on|IN the|DT pcie|NN lanes|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lnerrsts|NNS bits|NNS associated|VBN with|IN the|DT lanes|NNS operating|VBG at|IN 8|CD gt/s|NN port|NN are|VBP spuriously|RB set|VBN .|.
implication	lnerrsts|NNS can|MD not|RB be|VB used|VBN to|TO reliably|RB monitor|VB errors|NNS on|IN the|DT pcie|NN lanes|VBZ operating|VBG at|IN 8|CD gt/s|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NNS link|VBP may|MD not|RB train|VB to|TO full|JJ width|NN
problem	during|IN pcie|JJ link|NN training|NN ,|, the|DT receiver|NN looks|VBZ at|IN symbols|NNS in|IN the|DT ts1|NN and|CC ts2|NN ordered|JJ sets|NNS as|IN indicators|NNS of|IN lane|NN polarity|NN inversion|NN .|. if|IN polarity|JJ inversion|NN is|VBZ detected|VBN ,|, the|DT receiver|NN must|MD invert|VB those|DT lane|NN (|( s|JJ )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT receiver|NN may|MD incorrectly|RB set|VB polarity|NN inversion|NN .|.
implication	pcie|JJ links|NNS may|MD not|RB train|VB to|TO full|JJ width|NN .|.
workaround	none|NN identified|VBN .|. perform|VB a|DT secondary|JJ bus|NN reset|NN on|IN the|DT link|NN up|IN to|TO three|CD times|NNS to|TO achieve|VB full|JJ width|NN .|.
title	patrol|NN scrubbing|NN does|VBZ n't|RB skip|VB ranks|NNS disabled|VBN after|IN ddr|NN training|NN
problem	if|IN a|DT rank|NN is|VBZ detected|VBN as|IN failed|VBN after|IN completing|VBG ddr|JJ training|NN then|RB bios|NNS will|MD mark|VB it|PRP as|IN disabled|JJ .|. disabled|JJ ranks|NNS are|VBP omitted|VBN from|IN the|DT os|JJ memory|NN map|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT rank|NN disabled|VBN after|IN ddr|JJ training|NN completes|NNS is|VBZ not|RB skipped|VBN by|IN the|DT patrol|NN scrubber|NN .|. patrol|NN scrubbing|NN of|IN the|DT disabled|JJ ranks|NNS may|MD result|VB in|IN superfluous|JJ correctable|JJ and|CC uncorrectable|JJ memory|NN error|NN reports|NNS .|.
implication	disabling|VBG ranks|NNS after|IN ddr|JJ training|NN may|MD result|VB in|IN the|DT over-reporting|NN of|IN memory|NN errors|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	simultaneously|RB enabling|VBG patrol|NN scrubbing|NN ,|, package|NN c-states|NNS ,|, and|CC rank|VB sparing|NN may|MD cause|VB the|DT patrol|NN scrubber|NN to|TO hang|VB
problem	patrol|NN scrubbing|NN is|VBZ a|DT ras|JJ facility|NN that|WDT scans|VBZ all|DT physical|JJ memory|NN (|( including|VBG any|DT spare|JJ ranks|NNS )|) to|TO find|VB errors|NNS and|CC attempts|NNS to|TO fix|VB single|JJ bit|NN errors|NNS .|. patrol|NN scrubbing|NN is|VBZ suspended|VBN when|WRB the|DT processor|NN enters|VBZ a|DT deep|JJ package|NN c-state|JJ then|RB resumed|VBD when|WRB that|DT package|NN c-|JJ state|NN is|VBZ exited|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, resuming|VBG patrol|NN scrubbing|VBG from|IN a|DT package|NN c-state|NN after|IN a|DT rank|NN sparing|VBG event|NN may|MD cause|VB the|DT patrol|NN scrubber|NN to|TO hang|VB .|.
implication	enabling|VBG package|NN c-states|NNS ,|, rank|NN sparing|NN ,|, and|CC patrol|NN scrubbing|VBG simultaneously|RB can|MD lead|VB to|TO a|DT patrol|NN scrubber|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	patrol|NN scrubbing|NN will|MD report|VB uncorrectable|JJ memory|NN errors|NNS found|VBD on|IN a|DT spare|JJ rank|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, patrol|NN scrubbing|VBG signals|NNS an|DT uncorrectable|JJ machine|NN check|NN event|NN when|WRB it|PRP encounters|VBZ an|DT uncorrectable|JJ error|NN while|IN scrubbing|VBG a|DT spare|JJ rank|NN .|. the|DT error|NN logged|VBD in|IN ia32_mc|JJ {|( 8-11|JJ }|) _status|NNP (|( msr|JJ 421h|CD ,|, 425h|CD ,|, 429h|CD ,|, 42dh|CD )|) will|MD have|VB the|DT pcc|JJ field|NN (|( bit|RB 57|CD )|) set|VBN to|TO '1|VB '|'' and|CC the|DT addrv|JJ field|NN (|( bit|RB 58|CD )|) set|VBN to|TO '0|VB '|'' (|( that|DT is|VBZ ,|, there|EX is|VBZ no|DT address|JJ information|NN associated|VBN with|IN the|DT error|NN report|NN )|) .|.
implication	an|DT uncorrectable|JJ machine|NN check|NN event|NN may|MD occur|VB for|IN physical|JJ memory|NN that|WDT is|VBZ not|RB in|IN use|NN at|IN the|DT time|NN of|IN the|DT event|NN .|.
workaround	none|NN identified|VBN .|.
title	directory|NN mode|NN and|CC memory|NN mirroring|NN are|VBP incompatible|JJ with|IN demand|NN scrubbing|VBG or|CC mirror|NN scrubbing|NN
problem	directory|NN mode|NN is|VBZ a|DT performance|NN feature|NN used|VBN on|IN four|CD socket|NN and|CC scalable|JJ platforms|NNS to|TO reduce|VB average|JJ snoop|JJ latency|NN .|. mirror|NN scrubbing|VBG attempts|NNS to|TO erase|VB uncorrectable|JJ errors|NNS found|VBD in|IN one|CD mirror|NN channel|NN by|IN overwriting|VBG them|PRP with|IN the|DT correct|JJ data|NNS from|IN the|DT other|JJ channel|NN .|. due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG memory|NN mirroring|NN and|CC directory|NN mode|NN with|IN demand|NN scrubbing|VBG and/or|JJ mirror|NN scrubbing|NN can|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. patrol|NN scrubbing|VBG with|IN memory|NN mirroring|NN enabled|VBD and|CC directory|JJ mode|NN enabled|VBD is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	enabling|VBG memory|NN mirroring|NN and|CC directory|NN mode|NN with|IN demand|NN scrubbing|VBG and/or|JJ mirror|NN scrubbing|VBG can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ power|NN limit|NN interrupt|NN may|MD occur|VB at|IN package|NN c-state|JJ exit|NN
problem	the|DT processor|NN monitors|NNS power|NN consumption|NN and|CC uses|VBZ that|DT information|NN to|TO limit|VB core|NN operating|NN frequency|NN .|. due|JJ to|TO this|DT erratum|NN ,|, power|NN consumption|NN may|MD be|VB improperly|RB calculated|VBN by|IN the|DT processor|NN during|IN package|NN c-states|NNS .|. as|IN a|DT result|NN ,|, the|DT processor|NN may|MD incorrectly|RB signal|VB a|DT power|NN limit|NN interrupt|NN .|.
implication	in|IN response|NN to|TO a|DT power|NN limit|NN interrupt|NN ,|, the|DT os|NN may|MD choose|VB to|TO operate|VB the|DT processor|NN at|IN its|PRP$ minimum|JJ frequency|NN for|IN several|JJ milliseconds|NNS after|IN the|DT package|NN c-state|JJ exit|NN .|.
workaround	none|NN identified|VBN .|. the|DT os|NN can|MD mask|VB these|DT interrupts|NNS by|IN setting|VBG the|DT power|NN limit|NN interrupt|JJ enable|JJ field|NN (|( bit|RB 24|CD )|) in|IN the|DT ia32_therm_interrupt|JJ msr|NN (|( 19bh|CD )|) to|TO 0|CD .|.
title	intel|NN vt-d|JJ translation|NN fault|NN may|MD be|VB dropped|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, an|DT intel|NN vt-d|JJ translation|NN request|NN that|WDT results|NNS in|IN a|DT dma|NN remapping|VBG fault|NN (|( more|RBR commonly|RB called|VBN translation|NN fault|NN )|) may|MD be|VB lost|VBN .|.
implication	an|DT intel|NN vt-d|JJ translation|NN fault|NN might|MD not|RB be|VB properly|RB reported|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN
title	the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN may|MD report|VB a|DT power|NN spike|NN early|RB in|IN boot|NN
problem	the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN with|IN an|DT index|NN value|NN of|IN 03h|CD is|VBZ the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN .|. during|IN platform|JJ boot|NN ,|, the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN returns|NNS an|DT accumulated|JJ energy|NN value|NN of|IN 0.|CD later|RB in|IN the|DT boot|NN flow|NN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN returns|NNS a|DT value|NN that|WDT is|VBZ large|JJ .|. energy|NN values|NNS calculated|VBN with|IN the|DT first|JJ non-zero|JJ sample|NN have|VBP been|VBN observed|VBN to|TO be|VB as|RB high|JJ as|IN 10kj|CD over|IN a|DT limited|JJ number|NN of|IN parts|NNS .|.
implication	software|NN may|MD interpret|VB values|NNS returned|VBN by|IN the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN during|IN boot|JJ time|NN as|IN indicating|VBG a|DT large|JJ power|NN spike|NN .|. this|DT could|MD lead|VB to|TO unexpected|JJ or|CC undesired|JJ platform|NN power|NN management|NN actions|NNS .|.
workaround	once|RB the|DT first|JJ non-zero|JJ value|NN is|VBZ detected|VBN ,|, the|DT difference|NN between|IN subsequent|JJ sequential|JJ values|NNS is|VBZ a|DT reliable|JJ measure|NN of|IN energy|NN consumed|VBN between|IN the|DT sample|NN points|NNS .|.
title	certain|JJ uncorrectable|JJ errors|NNS may|MD cause|VB loss|NN of|IN peci|JJ functionality|NN
problem	a|DT peci|JJ completion|NN code|NN of|IN 91h|CD indicates|VBZ the|DT pcu|NN (|( power|NN control|NN unit|NN )|) detected|VBD an|DT uncorrectable|JJ error|NN that|WDT prevented|VBD processing|NN of|IN the|DT peci|NN request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ pcu|NN or|CC vrm|JJ error|NN conditions|NNS may|MD lead|VB to|TO a|DT persistent|JJ 91h|CD completion|NN code|NN for|IN subsequent|JJ peci|NN request|NN .|. uncorrectable|JJ pcu|JJ errors|NNS are|VBP reported|VBN with|IN an|DT ia32_mc4_status.mcacod|NN (|( msr|JJ 411h|CD ,|, bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0000_0100_0000_0010|CD ,|, ia32_mc4_status.valid|NN (|( bit|IN 63|CD )|) set|VBN to|TO 1|CD ,|, and|CC ia32_mc4_status.uc|NN (|( bit|IN 61|CD )|) set|VBN to|TO 1|CD .|.
implication	peci|NN processing|NN may|MD be|VB blocked|VBN until|IN either|CC a|DT cold|JJ reset|NN or|CC software|NN running|VBG on|IN one|CD of|IN the|DT cores|NNS clears|VBZ the|DT ia32_mc4_status|NN register|NN .|.
workaround	none|NN identified|VBN .|. software|NN running|VBG on|IN one|CD of|IN the|DT cores|NNS can|MD clear|VB the|DT ia32_mc4_status|NN register|NN to|TO restore|VB peci|JJ functionality|NN .|.
title	machine|NN check|NN during|IN vm|JJ exit|NN may|MD result|VB in|IN vmx|NN abort|NN
problem	a|DT machine|NN check|NN signaled|VBD during|IN vm|JJ exit|NN should|MD cause|VB a|DT vmx|NN abort|NN only|RB if|IN the|DT machine|NN check|NN would|MD prevent|VB successful|JJ completion|NN of|IN the|DT vm|JJ exit|NN ;|: ordinarily|RB ,|, the|DT machine|NN check|NN should|MD be|VB delivered|VBN after|IN the|DT vm|NN exit|NN completes|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ machine|NN checks|NNS (|( for|IN example|NN ,|, an|DT uncorrectable|JJ cache|NN error|NN detected|VBN by|IN another|DT logical|JJ processor|NN )|) may|MD force|VB a|DT vm|NN exit|NN to|TO result|VB in|IN a|DT vmx|NN abort|NN even|RB when|WRB that|DT machine|NN check|NN does|VBZ not|RB interfere|VB with|IN the|DT vm|NN exit|NN completing|VBG correctly|RB .|.
implication	certain|JJ machine|NN checks|NNS that|WDT could|MD be|VB reported|VBN in|IN the|DT host|NN context|NN for|IN orderly|JJ logging|NN and|CC analysis|NN may|MD instead|RB induce|VB a|DT vmx|NN abort|NN and|CC shut|VB down|RP the|DT logical|JJ processor|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	routing|VBG intel|NN high|JJ definition|NN audio|NN traffic|NN through|IN vc1|NN may|MD result|VB in|IN system|NN hang|NN
problem	when|WRB bit|NN 9|CD in|IN the|DT iiomiscctrl|NN csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 0|CD ;|: offset|VB 1c0h|CD )|) is|VBZ set|VBN ,|, vcp|FW inbound|NN traffic|NN (|( intel|NN hd|NN audio|NN )|) is|VBZ routed|VBN through|IN vc1|NN to|TO optimize|VB isochronous|JJ traffic|NN performance|NN .|. due|JJ to|TO this|DT erratum|NN ,|, vc1|NN may|MD not|RB have|VB sufficient|JJ bandwidth|NN for|IN all|DT traffic|NN routed|VBN through|IN it|PRP ;|: overflows|VBZ may|MD occur|VB .|.
implication	this|DT erratum|NN can|MD result|VB in|IN lost|JJ completions|NNS that|WDT may|MD cause|VB a|DT system|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN dma|JJ suspend|NN does|VBZ not|RB transition|VB from|IN armed|VBN to|TO halt|VB state|NN
problem	suspending|VBG an|DT intel|NN quickdata|NN technology|NN dma|JJ channel|NNS while|IN in|IN the|DT armed|JJ state|NN should|MD transition|VB the|DT channel|NN to|TO the|DT halt|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, suspending|VBG a|DT dma|JJ channel|NN while|IN in|IN the|DT armed|JJ state|NN does|VBZ not|RB change|VB the|DT state|NN to|TO halt|NN and|CC will|MD cause|VB the|DT dma|NN engine|NN ,|, when|WRB subsequently|RB activated|VBN ,|, to|TO ignore|VB the|DT first|JJ descriptor|NN 's|POS fence|NN control|NN bit|NN and|CC may|MD cause|VB the|DT dma|NN engine|NN to|TO prematurely|RB discard|VB the|DT first|JJ descriptor|NN during|IN the|DT copy|NN stage|NN .|.
implication	suspending|VBG a|DT dma|JJ channel|NN while|IN in|IN the|DT armed|JJ state|NN will|MD cause|VB the|DT dma|NN engine|NN to|TO ignore|VB descriptor|NN fencing|NN ,|, possibly|RB issue|VB completion|NN status|NN without|IN actually|RB completing|VBG all|DT descriptors|NNS ,|, and|CC may|MD be|VB subject|JJ to|TO unexpected|JJ activation|NN of|IN dma|NN transfers|NNS .|.
workaround	check|VB the|DT dma_trans_state|NN (|( chansts_0|NN ;|: bus|CC 0|CD ;|: mmio|JJ bar|NN 88h|CD ;|: bits|NNS [|VBP 2:0|CD ]|NN )|) to|TO ensure|VB the|DT channel|NN state|NN is|VBZ either|DT idle|JJ (|( 001b|CD )|) or|CC active|JJ (|( 000b|CD )|) before|IN setting|VBG susp_dma|NN (|( chancmd|NN ;|: bus|CC 0|CD ;|: mmio|JJ bar|NN :|: cb_bar|NN [|VBZ 0:7|CD ]|NN ;|: offset|CC 84h|CD ;|: bit|RB 2|CD )|) .|.
title	package_energy_counter|NN register|NN may|MD incorrectly|VB report|NN power|NN consumed|VBN by|IN the|DT execution|NN of|IN intel|NN advanced|JJ vector|NN extensions|NNS (|( intel|NN avx|NN )|) instructions|NNS
problem	the|DT processor|NN includes|VBZ a|DT package_energy_counter|NN register|NN to|TO provide|VB real-time|JJ energy|NN consumption|NN information|NN .|. this|DT facility|NN can|MD be|VB accessed|VBN by|IN the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN with|IN an|DT index|NN value|NN of|IN 03h|CD (|( the|DT accumulated|VBN energy|NN status|NN read|JJ service|NN )|) ,|, by|IN reading|VBG the|DT pkg_energy_status|NN msr|NN (|( 611h|CD )|) or|CC by|IN reading|VBG package_energy_status|NN csr|NN (|( bus|JJ 1|CD ;|: device|NN 10|CD ;|: function|NN 0|CD ;|: offset|VB 90h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT power|NN consumption|NN reported|VBD during|IN the|DT execution|NN of|IN intel|NN advanced|JJ vector|NN extensions|NNS (|( intel|NN avx|NN )|) instructions|NNS is|VBZ inaccurate|JJ .|.
implication	software|NN that|WDT uses|VBZ the|DT package_energy_counter|NN register|NN value|NN during|IN the|DT execution|NN of|IN intel|NN avx|JJ instructions|NNS may|MD not|RB behave|VB as|IN expected|VBN ,|, possibly|RB compromising|VBG thermal|JJ load|NN balancing|NN ,|, processor|NN throttling|NN ,|, or|CC other|JJ platform|JJ management|NN operations|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	suspending/resetting|VBG a|DT dma|NN xor|NNP channel|NN may|MD cause|VB an|DT incorrect|NN data|NNS transfer|NN on|IN other|JJ active|JJ channels|NNS
problem	suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN by|IN setting|VBG chancmd.suspend|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 2|CD )|) while|IN xor|JJ type|NN dma|NN channels|NNS are|VBP active|JJ may|MD cause|VB incorrect|NN data|NNS transfer|NN on|IN the|DT other|JJ active|JJ legacy|NN channels|NNS .|. this|DT erratum|NN may|MD also|RB occur|VB while|IN resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN chancmd.reset|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 5|CD )|) .|. chancmd|NN is|VBZ in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( bus|JJ 0|CD ;|: device|NN 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|NN data|NNS transfer|NN may|MD occur|VB on|IN the|DT active|JJ legacy|NN dma|NN channels|NNS .|.
workaround	software|NN must|MD suspend|VB all|DT legacy|NN dma|JJ channels|NNS before|IN suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN (|( channel|VB 0|CD or|CC 1|CD )|) .|.
title	intel|NN qpi|NN l0s|JJ exit|NN may|MD cause|VB an|DT uncorrectable|JJ machine|NN check|NN
problem	intel|NN qpi|JJ links|NNS can|MD transition|VB to|TO a|DT lower|JJR power|NN state|NN ,|, l0s|NN ,|, to|TO reduce|VB power|NN consumption|NN during|IN transmitter|NN idle|JJ periods|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB an|DT intel|NN qpi|NN link|VBP exits|NNS l0s|JJ state|NN ,|, the|DT resulting|VBG retraining|NN may|MD not|RB be|VB successful|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ error|NN signaled|VBN with|IN ia32_mci_status.mcacod|JJ value|NN of|IN 0000_1110_0000_1111|CD and|CC ia32_mci_status.mscod|VB [|JJ 5:0|CD ]|JJ value|NN of|IN 00_0000|CD may|MD occur|VB when|WRB an|DT intel|NN qpi|NN link|VBP exits|NNS from|IN l0s|JJ state|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	coherent|NN interface|NN write|VBP cache|NN may|MD report|VB false|JJ correctable|JJ ecc|JJ errors|NNS during|IN cold|JJ reset|NN
problem	the|DT integrated|JJ i/o|NN 's|POS coherent|NN interface|NN write|JJ cache|NN includes|VBZ ecc|JJ logic|NN to|TO detect|VB errors|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT write|JJ cache|NN can|MD report|VB false|JJ ecc|JJ errors|NNS .|. this|DT error|NN is|VBZ signaled|VBN by|IN asserting|VBG bit|NN 1|CD (|( write|JJ cache|NN corrected|VBD ecc|NN )|) in|IN the|DT irpp0errst|JJ csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 2|CD ;|: offset|VB 230h|CD )|) or|CC the|DT irpp1errst|JJ csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 2|CD ;|: offset|VB 2b0h|CD )|) .|.
implication	if|IN the|DT coherent|NN interface|NN write|VBP cache|NN ecc|NN is|VBZ enabled|VBN ,|, the|DT processor|NN may|MD incorrectly|RB indicate|VB correctable|JJ ecc|JJ errors|NNS in|IN the|DT write|JJ cache|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN continues|VBZ to|TO issue|VB requests|NNS after|IN detecting|VBG 64-bit|JJ addressing|NN errors|NNS
problem	intel|NN quickdata|NN technology|NN utilizes|VBZ the|DT lower|JJR 48|CD address|JJ bits|NNS of|IN a|DT 64-bit|JJ address|NN field|NN .|. detection|NN of|IN accesses|NNS to|TO source|NN address|NN ,|, destination|NN address|NN ,|, descriptor|NN address|NN ,|, chain|NN address|NN ,|, or|CC completion|NN address|NN outside|IN of|IN this|DT 48-bit|JJ range|NN are|VBP flagged|VBN as|IN 64-bit|JJ addressing|JJ errors|NNS and|CC should|MD halt|VB dma|RP processing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN quickdata|NN dma|NN continues|VBZ to|TO issue|VB requests|NNS after|IN detecting|VBG certain|JJ 64-bit|JJ addressing|NN errors|NNS involving|VBG raid|JJ operations|NNS .|. the|DT failing|VBG condition|NN occurs|NNS for|IN 64-bit|JJ addressing|JJ errors|NNS in|IN either|CC a|DT channel|NN completion|NN upper|IN address|NN register|NN (|( chancmp_0|NN ,|, chancmp_1|NN )|) (|( bus|$ 0|CD ;|: mmio|JJ bar|NN cb_bar|NN [|VBD 0:7|CD ]|NN ;|: offset|CC 98h|CD ,|, 9ch|CD )|) ,|, or|CC in|IN the|DT source|NN or|CC destination|NN addresses|NNS of|IN a|DT raid|NN descriptor|NN .|.
implication	programming|VBG out|IN of|IN range|NN dma|NN address|NN values|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	ensure|VB all|DT raid|NN descriptors|NNS ,|, chancmp_0|NN ,|, and|CC chancmp_1|NN addresses|NNS are|VBP within|IN the|DT 48-bit|JJ range|NN before|IN starting|VBG the|DT dma|NN engine|NN .|.
title	pcie*|NNS ro|NN may|MD result|VB in|IN a|DT system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN
problem	pcie|NN ro|NN (|( relaxed|JJ ordering|NN )|) is|VBZ not|RB supported|VBN on|IN this|DT processor|NN .|. due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG ro|NN or|CC ,|, equivalently|RB ,|, not|RB disabling|VBG ro|NN throughout|IN the|DT integrated|JJ i/o|NN logic|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN or|CC a|DT system|NN hang|NN .|.
implication	enabling|VBG ro|NN for|IN any|DT port|NN or|CC channel|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN vt-d|JJ invalidation|NN time-out|IN error|NN may|MD not|RB be|VB signaled|VBN
problem	intel|NN vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) utilizes|VBZ itags|JJ to|TO identify|VB ats|NNS (|( address|JJ translation|NN services|NNS )|) invalidation|NN requests|NNS for|IN invalidating|VBG device-tlbs|NN on|IN endpoint|NN devices|NNS .|. when|WRB an|DT ats|JJ invalidation|NN response|NN time-out|NN is|VBZ detected|VBN ,|, the|DT corresponding|JJ itag|NN is|VBZ freed|VBN and|CC an|DT invalidation|NN time-out|NN error|NN is|VBZ signaled|VBN through|IN the|DT vt-d|JJ fault|NN status|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT ats|JJ invalidation|NN response|NN timeout|NN is|VBZ detected|VBN and|CC reported|VBN only|RB for|IN the|DT first|JJ outstanding|JJ itag|NN entry|NN .|.
implication	as|IN a|DT result|NN of|IN the|DT erratum|NN ,|, the|DT ats|NNS invalidation|VBP response|NN timeout|IN condition|NN may|MD not|RB be|VB reliably|RB reported|VBN when|WRB multiple|JJ invalidation|NN requests|NNS are|VBP outstanding|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ machine|NN check|NN errors|NNS may|MD occur|VB
problem	the|DT ia32_mci_ctl|NN msr|NN comprises|VBZ enable|JJ bits|NNS for|IN various|JJ machine|NN check|NN events|NNS .|. when|WRB a|DT particular|JJ machine|NN check|NN event|NN occurs|VBZ but|CC the|DT associated|JJ bit|NN in|IN ia32_mci_ctl|JJ msr|NN is|VBZ not|RB set|VBN ,|, the|DT error|NN is|VBZ not|RB signaled|VBN but|CC is|VBZ logged|VBN with|IN the|DT en|JJ flag|NN (|( bit|$ 60|CD in|IN ia32_mci_status|NN msr|NN )|) set|NN to|TO zero|VB .|. further|RBR ,|, the|DT logged|JJ error|NN report|NN is|VBZ not|RB protected|VBN from|IN being|VBG overwritten|VBN by|IN succeeding|VBG machine|NN check|NN events|NNS (|( whether|IN those|DT events|NNS have|VBP the|DT associated|VBN ia32_mci_ctl|JJ bit|NN set|VBN or|CC cleared|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ that|IN a|DT ucr|JJ (|( uncorrectable|JJ recoverable|NN )|) error|NN with|IN the|DT associated|JJ bit|NN in|IN ia32_mci_ctl|JJ msr|NN set|NN will|MD only|RB set|VB the|DT over|JJ flag|NN (|( ia32_mci_status|JJ msr|NN bit|NN 62|CD )|) rather|RB than|IN correctly|RB overwriting|VBG the|DT entire|JJ previously|RB logged|VBN error|NN when|WRB that|DT previously|RB logged|VBN error|NN does|VBZ not|RB have|VB ia32_mci_status.en|NN set|VBN .|.
implication	the|DT machine|NN check|NN handler|NN may|MD interpret|VB the|DT failed|JJ overwrite|NN as|IN a|DT spurious|JJ error|NN .|.
workaround	none|NN identified|VBD
title	enhanced|JJ intel|NN speedstep|NN technology|NN hardware|NN coordination|NN can|MD not|RB be|VB disabled|VBN
problem	the|DT processor|NN should|MD permit|VB hardware|JJR coordination|NN of|IN enhanced|JJ intel|NN speedstep|NN technology|NN requests|NNS to|TO be|VB disabled|VBN (|( then|RB use|VBP the|DT most|RBS recent|JJ p-state|JJ request|NN from|IN any|DT core|NN or|CC logical|JJ processor|NN to|TO set|VB the|DT processor-wide|JJ p-state|JJ target|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT enhanced|JJ intel|NN speedstep|NN technology|NN hardware|NN coordination|NN disable|JJ value|NN in|IN bit|NN 0|CD of|IN the|DT misc_pwr_mgmt|NN msr|NN (|( 1aah|CD )|) is|VBZ ignored|VBN ;|: hardware|JJ coordination|NN is|VBZ always|RB enabled|VBN .|.
implication	it|PRP is|VBZ not|RB possible|JJ to|TO prevent|VB hardware|JJ p-state|JJ coordination|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie|NN link|NN upconfigure|NN capability|NN is|VBZ incorrectly|RB advertised|VBN as|IN supported|JJ
problem	the|DT processor|NN does|VBZ not|RB allow|VB pcie|NN devices|NNS to|TO dynamically|RB change|VB link|NN width|NN but|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN link|NN upconfigure|JJ capability|NN bit|NN is|VBZ incorrectly|RB advertised|VBN as|IN supported|VBN .|.
implication	when|WRB a|DT downstream|NN device|NN attempts|NNS to|TO dynamically|RB change|VB the|DT link|NN 's|POS width|NN ,|, the|DT link|NN may|MD not|RB correctly|RB retrain|VB ,|, resulting|VBG in|IN an|DT incorrect|JJ link|NN width|NN ,|, reversed|VBD lane|NN numbers|NNS ,|, or|CC surprise|NN link|VBP down|RP (|( sld|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT ia32_mci_misc|NN
problem	the|DT ia32_mci_misc.hadbbank|JJ field|NN should|MD be|VB ignored|VBN
implication	when|WRB analyzing|VBG machine|NN check|NN register|NN bank|NN contents|NNS ,|, the|DT ia32_mci_misc.hadbbank|JJ field|NN should|MD be|VB ignored|VBN .|.
workaround	none|NN identified|VBD
title	when|WRB a|DT pcie|NN x4|NNP port|NN detects|VBZ a|DT logical|JJ lane|NN 0|CD failure|NN ,|, the|DT link|NN will|MD advertise|VB incorrect|JJ lane|NN numbers|NNS
problem	the|DT pcie|NN interface|NN incorporates|VBZ a|DT recovery|NN mechanism|NN for|IN link|NN degradation|NN by|IN retraining|VBG the|DT link|NN without|IN affecting|VBG pending|VBG transactions|NNS .|. when|WRB a|DT x4|NNP port|NN detects|VBZ a|DT lane|JJ failure|NN on|IN logical|JJ lane|NN 0|CD ,|, the|DT link|NN degrades|NNS from|IN x4|NN to|TO x2|VB and|CC lane|VB reversal|NN occurs|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, after|IN degrading|VBG to|TO x2|VB and|CC reversing|VBG the|DT lanes|NNS ,|, the|DT link|NN will|MD incorrectly|RB advertise|VB lane|NN numbers|NNS as|IN pad|NN 0|CD 1|CD 0|CD ''|'' instead|RB of|IN the|DT correct|JJ pad|NN pad|VBD 1|CD 0|CD ''|'' .|.
implication	devices|NNS that|WDT have|VBP the|DT ability|NN to|TO negotiate|VB a|DT link|NN with|IN logical|JJ lane|NN 0|CD on|IN a|DT mid|JJ physical|JJ lane|NN may|MD fail|VB to|TO successfully|RB train|VB the|DT link|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT machine|NN check|NN exception|NN concurrent|NN with|IN an|DT i/o|JJ smi|NN may|MD be|VB erroneously|RB reported|VBN as|IN re-startable|JJ
problem	a|DT machine|NN check|NN exception|NN that|WDT is|VBZ delivered|VBN between|IN the|DT execution|NN of|IN an|DT i/o|JJ instruction|NN (|( in|IN ,|, ins|NNS ,|, out|RP ,|, or|CC outs|NNS )|) and|CC an|DT smi|NN (|( system-management|JJ interrupt|NN )|) triggered|VBN by|IN that|DT instruction|NN may|MD prevent|VB proper|JJ handling|NN of|IN the|DT smi|NN ;|: because|IN of|IN this|DT ,|, the|DT machine|NN check|NN exception|NN should|MD not|RB be|VB reported|VBN as|IN restartable|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT machine|NN check|NN exception|NN may|MD be|VB reported|VBN as|IN restartable|NN .|.
implication	a|DT restartable|JJ machine|NN check|NN exception|NN on|IN an|DT i/o|JJ instruction|NN concurrent|NN with|IN a|DT resulting|VBG smi|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vex|NN
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	the|DT system|NN agent|JJ temperature|NN is|VBZ not|RB available|JJ
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB record|VB the|DT temperature|NN of|IN the|DT system|NN agent|NN in|IN the|DT temperature|NN field|NN in|IN bits|NNS [|VBP 7:0|CD ]|NN of|IN the|DT sa_temperature|NN csr|NN (|( device|JJ 10|CD ;|: function|NN 2|CD ;|: offset|VBN :|: 044h|CD )|) .|.
implication	firmware|NN can|MD not|RB read|VB the|DT temperature|NN of|IN the|DT system|NN agent|NN via|IN accessing|VBG the|DT sa_temperature|NN csr|NN .|.
workaround	none|NN identified|VBN .|. the|DT system|NN agent|JJ temperature|NN is|VBZ available|JJ via|IN peci|NN rdpkgconfig|NN command|NN service|NN ,|, parameter|NN value|NN 00ffh|CD .|.
title	incorrect|JJ retry|NN packets|NNS may|MD be|VB sent|VBN by|IN a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN
problem	a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN transmitting|VBG 256|CD byte|JJ completion|NN tlps|NN may|MD not|RB replay|VB tlps|RB correctly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB when|WRB a|DT 256|CD byte|NN completion|NN tlp|NN is|VBZ replayed|VBN on|IN a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NNS technology|NN may|MD incorrectly|VB signal|VB a|DT master|NN abort|NN
problem	under|IN complex|JJ conditions|NNS ,|, a|DT master|NN abort|NN error|NN suffered|VBN by|IN an|DT intel|NN quickdata|NN technology|NN dma|JJ channel|NN running|VBG non-raid|JJ operations|NNS may|MD be|VB reported|VBN for|IN both|DT the|DT failing|NN transfer|NN and|CC a|DT transfer|NN on|IN a|DT different|JJ channel|NN actively|RB performing|VBG raid|VBN operations|NNS .|. note|NN that|IN master|NN abort|NN errors|NNS on|IN intel|NN quickdata|NN technology|NN dma|NN transfers|NNS are|VBP unusual|JJ ,|, generally|RB indicating|VBG dma|NN transfer|NN configuration|NN errors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, raid|JJ intel|NN quickdata|NN technology|NN transfers|NNS may|MD receive|VB spurious|JJ master|NN abort|NN errors|NNS .|.
workaround	none|NN identified|VBN .|. to|TO avoid|VB this|DT erratum|NN any|DT master|NN aborts|VBZ errors|NNS ,|, (|( 2|CD )|) do|VBP not|RB request|VB fencing|NN (|( by|IN asserting|VBG bit|RB 4|CD )|) or|CC interrupt|VB on|IN completion|NN (|( by|IN asserting|VBG bit|RB 0|CD )|) in|IN the|DT descriptor|NN control|NN field|NN ,|, or|CC (|( 3|CD )|) do|VBP not|RB use|VB raid|JJ operations|NNS .|.
title	mci_addr|NN may|MD be|VB incorrect|JJ for|IN cache|NN parity|NN errors|NNS
problem	in|IN cases|NNS when|WRB a|DT wbinvd|NN instruction|NN evicts|VBZ a|DT line|NN containing|VBG an|DT address|NN or|CC data|NN parity|NN error|NN (|( mcacod|NN of|IN 0x124|CD ,|, and|CC mscod|NN of|IN 0x10|CD )|) ,|, the|DT address|NN of|IN this|DT error|NN should|MD be|VB logged|VBN in|IN the|DT mci_addr|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT logged|JJ address|NN may|MD be|VB incorrect|JJ ,|, even|RB though|IN mci_status.addrv|NN (|( bit|IN 63|CD )|) is|VBZ set|VBN .|.
implication	the|DT address|NN reported|VBD in|IN mci_addr|NN may|MD not|RB be|VB correct|JJ for|IN cases|NNS of|IN a|DT parity|NN error|NN found|VBD during|IN wbinvd|JJ execution|NN .|.
workaround	none|NN identified|VBN .|.
title	instruction|NN fetch|VB page-table|JJ walks|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ memory|NN
problem	page-table|JJ walks|NNS on|IN behalf|NN of|IN instruction|NN fetches|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ (|( uc|JJ )|) memory|NN .|.
implication	if|IN any|DT paging|NN structures|NNS are|VBP located|VBN at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN ,|, such|JJ i/o|JJ operations|NNS may|MD be|VB invoked|VBN as|IN a|DT result|NN of|IN speculative|JJ execution|NN that|WDT would|MD never|RB actually|RB occur|VBP in|IN the|DT executed|JJ code|NN path|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB locating|VBG paging|VBG structures|NNS at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN .|.
title	the|DT processor|NN may|MD not|RB properly|VB execute|NN code|NN modified|VBD using|VBG a|DT floating-point|JJ store|NN
problem	under|IN complex|JJ internal|JJ conditions|NNS ,|, a|DT floating-point|JJ store|NN used|VBN to|TO modify|VB the|DT next|JJ sequential|JJ instruction|NN may|MD result|VB in|IN the|DT old|JJ instruction|NN being|VBG executed|VBN instead|RB of|IN the|DT new|JJ instruction|NN .|.
implication	self-|JJ or|CC cross-modifying|JJ code|NN may|MD not|RB execute|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. do|VB not|RB use|VB floating-point|JJ stores|NNS to|TO modify|VB code|NN .|.
title	execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NN may|MD cause|VB a|DT debug|JJ exception|NN to|TO be|VB lost|VBN
problem	a|DT debug|JJ exception|NN occurring|VBG at|IN the|DT same|JJ time|NN that|IN getsec|NN [|NNP sexit|NN ]|NN is|VBZ executed|VBN or|CC when|WRB an|DT sexit|NN doorbell|NN event|NN is|VBZ serviced|VBN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, there|EX may|MD be|VB a|DT loss|NN of|IN a|DT debug|NN exception|NN when|WRB it|PRP happens|VBZ concurrently|RB with|IN the|DT execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NNP .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ reset|NN may|MD cause|VB pcie|JJ hot-plug|NN to|TO fail|VB
problem	the|DT integrated|VBN i/o|NN unit|NN uses|VBZ the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) to|TO communicate|VB with|IN devices|NNS that|WDT interface|VBP to|TO the|DT switches|NNS and|CC leds|NNS associated|VBN with|IN pcie|JJ hot-plug|JJ sequencing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, vpp|JJ operation|NN stalls|NNS when|WRB a|DT warm|JJ reset|NN occurs|NNS and|CC then|RB experiences|NNS delayed|VBN reset|NN .|. depending|VBG on|IN timing|VBG alignment|NN with|IN the|DT warm|JJ reset|NN event|NN ,|, a|DT vpp|JJ transaction|NN in|IN progress|NN around|IN the|DT time|NN of|IN a|DT warm|JJ reset|NN may|MD suffer|VB an|DT extended|JJ stall|NN or|CC an|DT immediate|JJ termination|NN .|.
implication	hot-plug|JJ sequencing|NN may|MD suffer|VB failures|NNS during|IN or|CC shortly|RB after|IN warm|JJ resets|NNS which|WDT may|MD be|VB temporary|JJ or|CC persist|NN until|IN the|DT next|JJ cold|JJ reset|NN .|.
workaround	none|NN identified|VBN .|.
title	ia32_mc5_ctl2|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN
problem	ia32_mc5_ctl2|NN msr|NN (|( 285h|CD )|) is|VBZ documented|VBN to|TO be|VB cleared|VBN on|IN any|DT reset|NN .|. due|JJ to|TO this|DT erratum|NN this|DT msr|NN is|VBZ only|RB cleared|VBN upon|IN a|DT cold|JJ reset|NN .|.
implication	the|DT algorithm|NN documented|VBN in|IN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD ,|, section|NN titled|VBD cmci|JJ initialization|NN or|CC any|DT other|JJ algorithm|NN that|WDT counts|VBZ the|DT ia32_mc5_ctl2|NN msr|NN being|VBG cleared|VBN on|IN reset|NN will|MD not|RB function|VB as|IN expected|VBN after|IN a|DT warm|JJ reset|NN .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS
problem	when|WRB operating|VBG with|IN smt|NN enabled|VBN ,|, a|DT memory|NN at-retirement|JJ performance|NN monitoring|NN event|NN (|( from|IN the|DT list|NN below|IN )|) may|MD be|VB dropped|VBN or|CC may|MD increment|VB an|DT enabled|JJ event|NN on|IN the|DT corresponding|JJ counter|NN with|IN the|DT same|JJ number|NN on|IN the|DT physical|JJ core|NN 's|POS other|JJ thread|NN rather|RB than|IN the|DT thread|JJ experiencing|VBG the|DT event|NN .|. processors|NNS with|IN smt|NN disabled|VBN in|IN bios|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|VBZ the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_uop_retired.loads|NNS mem_uop_retired.stores|NNS mem_uop_retired.lock|VBP mem_uop_retired.split|JJ mem_uop_retired.stlb_miss|JJ mem_load_uops_retired.hit_lfb|NN mem_load_uops_retired.l1_hit|NN mem_load_uops_retired.l2_hit|VBD mem_load_uops_retired.llc_hit|JJ mem_load_uops_llc_hit_retired.xsnp_hit|NN mem_load_uops_llc_hit_retired.xsnp_hitm|NN mem_load_uops_llc_hit_retired.xsnp_miss|VBP mem_load_uops_llc_hit_retired.xsnp_none|NN mem_load_uops_retired.llc_miss|JJ mem_load_uops_llc_miss_retired.local_dram|NN mem_load_uops_llc_miss_retired.remote_dram|NN mem_load_uops_retired.l2_miss|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN will|MD produce|VB unreliable|JJ results|NNS during|IN hyper-threaded|JJ operation|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_|NN mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51|CD
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9|CD any|DT vmcs|NN encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9|CD write|NN all|DT vmcs|VBP fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hypervisor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB
problem	if|IN a|DT pcie|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) ,|, an|DT error|NN is|VBZ logged|VBN in|IN the|DT uncerrsts|NNS register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 14ch|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 14ch|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT header|NN of|IN the|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB in|IN the|DT hdrlog|NN register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 164h|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 164h|CD )|) .|.
implication	the|DT pcie|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ not|RB logged|VBN correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer|NN set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	pcie*|NN correctable|JJ error|NN status|NN register|NN may|MD not|RB log|VB receiver|RB error|NN at|IN caused|VBN by|IN a|DT caterr|JJ #|# .|. 8.0|CD gt/s|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, correctable|JJ pcie|NN receiver|NN errors|NNS may|MD not|RB be|VB logged|VBN in|IN the|DT dpe|JJ field|NN (|( bit|RB 15|CD )|) of|IN the|DT pcists|NNS csr|VBP (|( bus:0|NN ;|: device|CC 1,2,3|CD ;|: function|NN 0-1,0-3,0-3|CD ;|: offset|VB 6h|CD )|) when|WRB operating|VBG at|IN 8.0|CD gt/s|NN .|.
implication	correctable|JJ receiver|NN errors|NNS during|IN 8.0|CD gt/s|NNS operation|NN may|MD not|RB be|VB visible|JJ to|TO the|DT os|NN or|CC driver|NN software|NN .|.
workaround	none|NN identified|VBD
title	configuring|VBG pcie*|NN port|NN 3a|CD as|IN an|DT ntb|JJ disables|NNS eoi|VBP forwarding|VBG to|TO port|VB 2a|CD
problem	configuring|VBG pcie|NN port|NN 3a|CD as|IN an|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) requires|VBZ disabling|VBG eoi|NN (|( end|NN of|IN interrupt|NN )|) broadcast|NN forwarding|VBG to|TO this|DT port|NN by|IN setting|VBG bit|NN 26|CD of|IN miscctrlsts|NNS csr|VBP (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VB 188h|CD )|) to|TO 0.|CD due|JJ to|TO this|DT erratum|NN ,|, disabling|VBG eoi|JJ broadcast|NN forwarding|NN to|TO port|VB 3a|CD improperly|JJ disables|NNS eoi|VBP broadcast|NN forwarding|NN to|TO port|VB 2a|CD .|.
implication	some|DT platform|NN configurations|NNS will|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	if|IN port|JJ 3a|CD is|VBZ configured|VBN as|IN an|DT ntb|NN then|RB devices|NNS requiring|VBG eoi|NN messages|NNS (|( those|DT using|VBG message|NN signaled|VBD interrupts|NNS and|CC those|DT with|IN their|PRP$ own|JJ io|NN apic|NN )|) must|MD not|RB be|VB connected|VBN to|TO port|VB 2a|CD .|.
title	pcie*|NN lbms|JJ bit|NN incorrectly|RB set|VBD
problem	if|IN a|DT pcie|NN link|NN autonomously|RB changes|VBZ width|NN or|CC speed|NN for|IN reasons|NNS other|JJ than|IN to|TO attempt|VB to|TO correct|VB unreliable|JJ link|NN operation|NN ,|, the|DT port|NN should|MD set|VB labs|NNS bit|NN (|( link|VBP autonomous|JJ bandwidth|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit|RB 15|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD not|RB set|VB this|DT bit|NN and|CC will|MD incorrectly|RB set|VB lbms|JJ bit|NN (|( link|VB bandwidth|DT management|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit14|NN )|) instead|RB .|.
implication	software|NN that|WDT uses|VBZ the|DT lbms|JJ bit|NN or|CC labs|JJ bit|NN may|MD behave|VB incorrectly|RB .|.
workaround	none|NN identified|VBD
title	local|JJ pcie*|NN p2p|NN traffic|NN on|IN x4|JJ ports|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, p2p|NN (|( peer-to-peer|NN )|) traffic|NN between|IN x4|NNP pcie|NN ports|NNS on|IN the|DT same|JJ processor|NN (|( i.e.|FW ,|, local|JJ )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS slave|VBP loopback|NN may|MD transmit|VB incorrect|JJ sync|NN headers|NNS
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ that|IN ,|, in|IN the|DT loopback.active|JJ state|NN ,|, a|DT loopback|NN slave|NN re-transmits|VBZ the|DT received|JJ bit|NN stream|JJ bit-for-bit|NN on|IN the|DT corresponding|JJ tx|NN .|. if|IN the|DT link|NN is|VBZ directed|VBN to|TO enter|VB loopback|NN slave|NN mode|NN at|IN 8|CD gt/s|NN via|IN ts1|NN ordered|VBD sets|NNS with|IN both|DT the|DT loopback|NN and|CC compliance|NN receive|VBP bits|NNS set|VBN ,|, the|DT processor|NN may|MD place|VB sync|JJ headers|NNS in|IN incorrect|JJ locations|NNS in|IN the|DT loopback|NN bit|NN stream|NN .|.
implication	in|IN pcie|JJ cem|NN (|( card|JJ electromechanical|JJ specification|NN )|) rx|NN compliance|NN testing|VBG directing|VBG the|DT link|NN to|TO loopback|VB slave|JJ mode|NN ,|, the|DT received|VBN data|NNS may|MD not|RB be|VB correctly|RB re-transmitted|VBN on|IN the|DT tx|NN ,|, causing|VBG the|DT test|NN to|TO fail|VB .|.
workaround	none|NN identified|VBD
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN vt-d|JJ memory|NN check|NN error|NN on|IN an|DT intel|NN quickdata|NN technology|NN channel|NN may|MD cause|VB all|DT other|JJ channels|NNS to|TO master|VB abort|NN
problem	an|DT intel|NN quickdata|NN dma|NN access|NN to|TO intel|VB vt-d|JJ protected|JJ memory|NN that|WDT results|NNS in|IN a|DT protected|JJ memory|NN check|NN error|NN may|MD cause|VB master|NN abort|NN completions|NNS on|IN all|DT other|JJ intel|NN quickdata|NNS dma|NN channels|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT error|NN during|IN intel|NN quickdata|NNS dma|JJ access|NN to|TO an|DT intel|NN vt-d|NN protected|VBD memory|NN address|NN may|MD cause|VB a|DT master|NN abort|NN on|IN other|JJ intel|NN quickdata|NNS dma|NN channels|NNS .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	intel|NN interconnect|JJ bist|NN (|( intel|JJ ibist|NN )|) does|VBZ not|RB work|VB in|IN intel|NN qpi|NN in|IN slow|JJ mode|NN
problem	the|DT intel|NN ibist|NN (|( intel|JJ interconnect|VBP built-in|JJ self|JJ test|NN )|) does|VBZ not|RB work|VB in|IN the|DT intel|NN qpi|NN (|( intel|JJ quickpath|NN interconnect|NN )|) slow|VB mode|NN and|CC only|RB works|VBZ at|IN operational|JJ speed|NN .|.
implication	the|DT intel|NN ibist|NN does|VBZ not|RB work|VB in|IN intel|JJ qpi|NN slow|JJ mode|NN .|.
workaround	do|VB not|RB run|VB the|DT intel|NN ibist|NN in|IN slow|JJ mode|NN .|.
title	retraining|VBG parameter|NN negotiation|NN is|VBZ not|RB implemented|VBN for|IN intel|NN qpi|NN
problem	the|DT intel|NN qpi|JJ specification|NN states|NNS that|IN the|DT physical|JJ layer|NN initialization|NN process|NN needs|VBZ to|TO negotiate|VB retraining|VBG parameters|NNS with|IN a|DT remote|JJ agent|NN .|. the|DT protocol|NN is|VBZ that|IN agents|NNS should|MD first|RB exchange|VB their|PRP$ respective|JJ retraining|NN interval|NN and|CC duration|NN as|IN part|NN of|IN the|DT link|NN initialization|NN flow|NN .|. then|RB ,|, each|DT agent|NN should|MD compare|VB the|DT local|JJ and|CC remote|JJ values|NNS and|CC choose|VB common|JJ values|NNS by|IN selecting|VBG the|DT shortest|JJS interval|NN and|CC the|DT longest|JJS duration|NN .|. this|DT erratum|NN is|VBZ conveying|VBG that|IN the|DT described|JJ negotiation|NN feature|NN is|VBZ not|RB implemented|VBN in|IN the|DT processor|NN .|.
implication	the|DT processor|NN does|VBZ not|RB perform|VB the|DT hardware-based|JJ retraining|NN parameter|NN negotiation|NN .|.
workaround	bios|NNS will|MD need|VB to|TO perform|VB the|DT necessary|JJ computations|NNS to|TO determine|VB the|DT proper|JJ parameters|NNS and|CC program|NN them|PRP into|IN the|DT processor|NN .|.
title	intel|NN ibist|NN slave|VBP ignores|NNS loop|VBP count|NN values|NNS sent|VBN by|IN master|NN on|IN intel|NN qpi|NN
problem	during|IN intel|JJ ibist|NN (|( interconnect|JJ built-in|NN self|NN test|NN )|) loopback|NN ,|, one|CD agent|NN is|VBZ the|DT master|NN agent|NN while|IN the|DT other|JJ is|VBZ the|DT slave|JJ agent|NN on|IN intel|NN qpi|NN .|. the|DT slave|NN should|MD extract|VB an|DT intel|NN ibist|NN loop|NN count|NN from|IN the|DT training|NN sequence|NN sent|VBN by|IN the|DT master|NN ,|, and|CC use|VB this|DT count|NN to|TO time|NN its|PRP$ stay|NN in|IN the|DT loopback.pattern|JJ state|NN before|IN returning|VBG to|TO loopback.marker|VB state|NN .|. while|IN the|DT processor|NN is|VBZ operating|VBG as|IN a|DT slave|NN ,|, it|PRP does|VBZ not|RB extract|VB this|DT loop|NN count|NN and|CC times|VBZ its|PRP$ stay|NN in|IN the|DT loopback.pattern|JJ state|NN based|VBN on|IN its|PRP$ locally|RB programmed|VBN loop|NN count|NN .|.
implication	when|WRB operating|VBG as|IN an|DT intel|NN ibist|NN slave|NN ,|, the|DT processor|NN ignores|VBZ the|DT loop|NN count|NN values|NNS sent|VBN by|IN the|DT master|NN .|.
workaround	software|NN needs|VBZ to|TO program|NN the|DT same|JJ loop|NN count|NN into|IN the|DT master|NN and|CC the|DT slave|NN .|.
title	system|NN hangs|NNS when|WRB skipping|VBG stop|VB req2|NN and|CC start|VB req1|NN messages|NNS in|IN quiesce/lock|NN sequence|NN
problem	quiesce|JJ master|NN skipping|VBG the|DT stopreq2|NN and|CC the|DT startreq1|JJ intel|NN qpi|NN messages|NNS in|IN the|DT lock|NN sequence|NN will|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, quiesce|JJ master|NN lock|NN flows|VBZ with|IN no|DT stopreq2|NN and|CC startreq1|NN messages|NNS will|MD cause|VB a|DT system|NN hang|NN .|.
workaround	stopreq2|NN and|CC startreq1|JJ messages|NNS should|MD not|RB be|VB considered|VBN optional|JJ by|IN quiesce|JJ master|NN and|CC must|MD be|VB sent|VBN to|TO the|DT processor|NN as|IN part|NN of|IN any|DT lock|NN flow|NN .|.
title	integrated|JJ memory|NN controller|NN signals|NNS spurious|JJ cmci|NN when|WRB home|NN agent|NN failover|RB count|NN saturation|NN occurs|NNS
problem	when|WRB home|NN agent|NN failover|RB count|NN saturation|NN occurs|VBZ ,|, the|DT memory|NN controller|NN signals|VBZ a|DT spurious|JJ cmci|NN (|( corrected|VBN machine|NN check|NN interrupt|NN )|) without|IN logging|VBG an|DT error|NN .|. failover|NN count|NN saturation|NN is|VBZ not|RB an|DT error|NN and|CC a|DT cmci|NN should|MD not|RB be|VB issued|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN receives|VBZ a|DT cmci|NN with|IN no|DT error|NN logged|VBD .|.
workaround	none|NN identified|VBN .|.
problem	if|IN an|DT uncorrectable|JJ memory|NN controller|NN error|NN is|VBZ followed|VBN by|IN a|DT software|NN recoverable|JJ error|NN ,|, the|DT memory|NN controller|NN will|MD not|RB set|VB the|DT s|NN (|( signaling|VBG flag|NN )|) bit|NN of|IN the|DT mci_status|NN to|TO indicate|VB that|IN a|DT software|NN recoverable|JJ error|NN occurred|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT mci_status|NN of|IN the|DT memory|NN controller|NN will|MD have|VB the|DT fields|NNS valid=1|NN ,|, uc=1|JJ ,|, pcc=0|NN ,|, over=1|NN and|CC s=0|NN xlogged|VBN .|. when|WRB the|DT mca|NN handler|NN comes|VBZ in|IN ,|, it|PRP ignores|VBZ the|DT mci_status|NN since|IN s=0|NN ;|: and|CC the|DT mca|NN is|VBZ treated|VBN as|IN a|DT spurious|JJ mca|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	running|VBG sddc+1b|NN with|IN nb|JJ crc|NNS error|NN may|MD result|VB in|IN incorrect|NN data|NNS
problem	when|WRB a|DT read|NN with|IN a|DT single|JJ bit|NN error|NN is|VBZ made|VBN to|TO a|DT rank|NN with|IN sddc+1b|NN (|( single|JJ device|NN data|NNS correction|NN plus|IN an|DT additional|JJ single|JJ bit|NN ecc|JJ error|NN )|) ,|, along|IN with|IN the|DT nb|NN (|( north|JJ bound|NN )|) crc|NN error|NN ,|, it|PRP could|MD result|VB in|IN incorrect|JJ data|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, incorrect|JJ data|NNS may|MD be|VB returned|VBN when|WRB sddc+1b|NN is|VBZ used|VBN with|IN nb|JJ crc|NN error|NN .|. this|DT only|JJ has|VBZ been|VBN observed|VBN in|IN a|DT synthetic|JJ validation|NN environment|NN .|.
workaround	disable|JJ sddc+1b|NN ecc|NN correction|NN by|IN setting|VBG the|DT register|NN field|NN m_pcsr_ecc_corr_ctl.en_sgl_on_kill|NN =|VBZ 0|CD (|( device:0x05|NN ;|: function:0x4|CC ;|: offset:0xb8|PRP ;|: bit|VB 6|CD )|) ,|, so|RB that|IN every|DT single-bit|NN error|NN to|TO a|DT rank|NN with|IN sddc|NN will|MD become|VB an|DT uncorrectable|JJ error|NN .|.
title	mci_status|NN s|NNS bit|RB not|RB set|VBN for|IN llc|NN software|NN recoverable|JJ errors|NNS
problem	when|WRB an|DT explicit|NN llc|NN (|( last|JJ level|NN cache|NN )|) write-back|NN software|NN recoverable|JJ error|NN is|VBZ detected|VBN while|IN there|EX is|VBZ already|RB a|DT poison|NN error|NN in|IN the|DT mci_status|NN register|NN ,|, a|DT machine|NN check|NN is|VBZ signaled|VBN but|CC the|DT mci_status.s|NN (|( signaling|VBG flag|NN )|) bit|NN is|VBZ not|RB set|VBN .|. in|IN this|DT case|NN the|DT mci_status.pcc|NN (|( processor|JJ context|NN corrupt|NN )|) bit|NN and|CC the|DT s|JJ bit|NN are|VBP both|DT 0.|CD as|IN a|DT result|NN ,|, the|DT machine|NN check|NN handler|NN assumes|VBZ this|DT to|TO be|VB a|DT spurious|JJ error|NN .|.
implication	if|IN there|EX is|VBZ already|RB a|DT poison|NN error|NN in|IN the|DT mci_status|NN register|NN and|CC an|DT llc|NN recoverable|JJ error|NN is|VBZ then|RB logged|VBN the|DT mca|NN handler|NN may|MD assume|VB this|DT to|TO be|VB a|DT spurious|JJ error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	correctable|JJ sb|NN crc|NN error|NN may|MD be|VB propagated|VBN to|TO an|DT uncorrected|JJ ecc|NN error|NN
problem	due|JJ to|TO the|DT processor|NN not|RB having|VBG a|DT mechanism|NN to|TO detect|VB incorrect|JJ alert|NN frames|NNS ,|, correctable|JJ sb|NN (|( south|JJ bound|NN )|) crc|NN error|NN may|MD be|VB propagated|VBN to|TO an|DT uncorrected|JJ ecc|NN error|NN .|.
implication	an|DT incorrect|JJ alert|NN frame|NN will|MD not|RB be|VB detected|VBN by|IN the|DT processor|NN .|. in|IN most|JJS cases|NNS there|EX is|VBZ no|DT issue|NN ,|, due|JJ to|TO the|DT memory|NN buffer|NN issuing|VBG a|DT series|NN of|IN alert|JJ frames|NNS .|. in|IN a|DT specific|JJ case|NN where|WRB a|DT sb|JJ intel|NN scalable|JJ memory|NN interconnect|NN (|( intel|JJ smi|NN )|) crc|NN error|NN (|( transient|NN or|CC persistent|NN )|) is|VBZ detected|VBN and|CC the|DT nb|NN (|( north|JJ bound|NN )|) alert|NN frame|NN responding|VBG to|TO this|DT error|NN is|VBZ also|RB corrupted|VBN by|IN an|DT error|NN ,|, the|DT original|JJ packet|NN may|MD not|RB be|VB reissued|VBN .|. however|RB ,|, since|IN the|DT memory|NN controller|NN uses|VBZ two|CD intel|NN smi|NN channels|NNS in|IN lockstep|NN for|IN each|DT cache|NN line|NN access|NN ,|, on|IN a|DT future|NN read|NN if|IN one|CD channel|NN was|VBD affected|VBN by|IN this|DT issue|NN the|DT other|JJ would|MD return|VB valid|JJ data|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT correctable|JJ sb|NN crc|NN error|NN may|MD get|VB propagated|VBN to|TO be|VB a|DT detected|JJ but|CC uncorrected|JJ ecc|NN error|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	memory|NN controller|NN patrol|NN scrub|NN ceases|VBZ to|TO function|VB with|IN crc|JJ errors|NNS and|CC the|DT imt31|NN reclaim|NN feature|NN enabled|VBD
problem	the|DT processor|NN does|VBZ not|RB fully|RB implement|VB the|DT protocol|NN in|IN the|DT memory|NN controller-home|JJ agent|NN for|IN sharing|VBG the|DT imt31|NN (|( in-flight|JJ memory|NN table|NN )|) entry|NN resulting|VBG in|IN a|DT patrol|NN scrub|NN deadlock|NN .|. this|DT issue|NN can|MD occur|VB whenever|WRB the|DT error|NN flow|NN state|NN is|VBZ invoked|VBN in|IN response|NN to|TO crc|VB errors|NNS or|CC hardware|NN injected|VBN periodic|JJ zqcal|NN (|( zq|JJ calibration|NN )|) .|.
implication	patrol|NN scrub|NN may|MD not|RB function|VB with|IN crc|JJ errors|NNS and|CC the|DT imt31|NN reclaim|NN feature|NN enabled|VBD .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO the|DT latest|JJS version|NN of|IN the|DT memory|NN reference|NN code|NN .|.
title	false|JJ patrol|NN read|VBD error|IN logging|VBG may|MD occur|VB with|IN patrol|NN scrub|NN enabled|VBD and|CC with|IN sb|JJ crc|NN errors|NNS
problem	when|WRB there|EX is|VBZ a|DT link|JJ level|NN crc|NN on|IN the|DT sb|NN (|( south|JJ bound|NN )|) intel|NN smi|NN lanes|NNS and|CC patrol|NN scrubbing|NN is|VBZ enabled|VBN ,|, patrol|NN scrubs|NN may|MD detect|VB false|JJ uncorrectable|JJ ecc|JJ errors|NNS (|( logged|VBN as|IN patrol|NN read|JJ errors|NNS )|) .|. the|DT data|NN at|IN this|DT location|NN is|VBZ not|RB corrupted|VBN and|CC poison|JJ bit|NN is|VBZ not|RB set|VBN .|. the|DT probability|NN of|IN this|DT happening|VBG increases|NNS with|IN a|DT higher|JJR patrol|NN rate|NN or|CC a|DT higher|JJR sb|NN crc|JJ error|NN rate|NN .|.
implication	under|IN poison|NN mode|NN ,|, a|DT patrol|NN read|NN error|NN is|VBZ a|DT software|NN recoverable|JJ error|NN .|. if|IN enabled|JJ system|NN software|NN should|MD perform|VB its|PRP$ programmed|JJ recovery|NN action|NN .|. this|DT erratum|NN has|VBZ only|RB been|VBN observed|VBN in|IN a|DT synthetic|JJ testing|NN environment|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|. performing|VBG patrol|NN scrub|NN through|IN memory|NN no|RB more|RBR than|IN once|RB in|IN 12|CD hours|NNS can|MD minimize|VB the|DT occurrence|NN of|IN this|DT erratum|NN .|.
title	electrically|RB idle|JJ intel|NN smi|NN and|CC intel|NN qpi|NN lanes|NNS may|MD deliver|VB data|NNS that|WDT may|MD look|VB like|IN deskew|NN headers|NNS
problem	intel|NN smi|NN or|CC intel|NN qpi|NN lanes|NNS that|WDT are|VBP not|RB physically|RB connected|VBN on|IN the|DT board|NN ,|, or|CC have|VBP become|VBN unconnected|JJ ,|, may|MD result|VB in|IN a|DT deskew|JJ failure|NN .|.
implication	improper|JJ deskew|NN headers|NNS may|MD be|VB observed|VBN if|IN the|DT intel|NN smi|NN or|CC intel|NN qpi|JJ lane|NN of|IN a|DT port|NN is|VBZ not|RB physically|RB connected|VBN .|.
workaround	none|NN identified|VBN .|.
title	a|DT sequence|NN of|IN instruction|NN fetches|NNS and|CC snoops|NNS to|TO locked|VB cache|NN lines|NNS may|MD cause|VB processor|NN to|TO hang|VB
problem	during|IN a|DT sequence|NN of|IN instruction|NN fetches|NNS with|IN specific|JJ address|JJ relationships|NNS to|TO other|JJ system|NN traffic|NN a|DT snoop|NN beat|NN pattern|NN that|WDT includes|VBZ snoops|NNS to|TO locked|VB cache|NN lines|NNS may|MD become|VB established|VBD which|WDT could|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	the|DT processor|NN may|MD hang|VB under|IN a|DT set|NN of|IN conditions|NNS involving|VBG instruction|NN fetches|NNS ,|, and|CC snoops|NNS to|TO locked|VB cache|NN lines|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG to|TO unimplemented|JJ bits|NNS of|IN uu_cr_u_msr_pmon_evnt_sel|JJ msr|NN does|VBZ not|RB result|VB in|IN #|# gp|NN fault|NN
problem	the|DT bits|NNS [|VBP 31:23,17,15:8|CD ]|NN in|IN uu_cr_u_msr_pmon_evnt_sel|JJ msr|NN (|( c10h|NN )|) are|VBP not|RB implemented|VBN on|IN the|DT processor|NN and|CC are|VBP marked|VBN as|IN reserved|VBN .|. due|JJ to|TO this|DT erratum|NN writing|VBG 1|CD 's|POS to|TO these|DT bits|NNS does|VBZ not|RB generate|VB a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) as|IN expected|VBN .|.
implication	writing|VBG 1|CD 's|POS to|TO the|DT unimplemented|JJ bits|NNS in|IN uu_cr_u_msr_pmon_evnt_sel|JJ msr|NN does|VBZ not|RB result|VB in|IN a|DT #|# gp|NN fault|NN .|.
workaround	none|NN identified|VBN .|.
title	mixed|JJ rank|NN size|NN memory|NN configurations|NNS may|MD cause|VB a|DT missing|VBG refresh|JJ event|NN
problem	when|WRB using|VBG dimms|NN of|IN different|JJ rank|NN sizes|NNS on|IN the|DT same|JJ memory|NN channel|NN ,|, a|DT refresh|NN may|MD be|VB missed|VBN when|WRB a|DT write|JJ command|NN to|TO a|DT memory|NN rank|NN is|VBZ blocked|VBN by|IN sustained|JJ reads|NNS to|TO another|DT memory|NN rank|NN .|. this|DT erratum|NN has|VBZ been|VBN seen|VBN only|RB in|IN a|DT synthetic|JJ testing|NN environment|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	a|DT missing|VBG refresh|NN may|MD cause|VB the|DT refresh|JJ rate|NN to|TO be|VB lower|JJR than|IN the|DT programmed|JJ value|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO the|DT latest|JJS version|NN of|IN the|DT memory|NN reference|NN code|NN .|.
title	mirror|NNS slave|VBP may|MD deliver|VB incorrect|VB data|NNS when|WRB a|DT read|NN to|TO the|DT mirror|NN master|NN completes|VBZ before|IN the|DT write-back|NN from|IN the|DT ioh|NN
problem	a|DT read|NN from|IN the|DT mirror|NN master|NN may|MD complete|VB before|IN the|DT write-back|NN from|IN the|DT ioh|NN completes|VBZ .|. this|DT will|MD result|VB in|IN the|DT ioh|JJ write-data|NN not|RB being|VBG immediately|RB visible|JJ and|CC can|MD lead|VB to|TO the|DT ioh|JJ write-data|JJ never|RB becoming|VBG visible|JJ .|. in|IN the|DT case|NN of|IN a|DT rdinvown|JJ transaction|NN ,|, the|DT reading|NN caching|VBG agent|NN will|MD take|VB ownership|NN which|WDT can|MD then|RB overwrite|VB the|DT ioh|NN data|NNS .|. this|DT is|VBZ especially|RB visible|JJ in|IN false-sharing|NN of|IN cache|NN lines|NNS which|WDT involve|VBP the|DT ioh|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, correct|JJ data|NNS is|VBZ not|RB delivered|VBN by|IN the|DT mirror|NN slave|NN .|. this|DT erratum|VBZ only|RB occurs|VBZ during|IN mirror|NN failover|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	uu_cr_u_msr_pmon_global_ovf_ctl|JJ msr|NN does|VBZ not|RB follow|VB rw1c|NN access|NN method|NN
problem	the|DT uu_cr_u_msr_pmon_global_ovf_ctl|JJ msr|NN (|( c02h|NN )|) is|VBZ access|NN type|NN rw1c|NN (|( read|VB write|RB 1|CD clear|JJ )|) and|CC when|WRB written|VBN with|IN 1|CD 's|POS should|MD clear|VB the|DT corresponding|JJ bit|NN in|IN the|DT uu_cr_u_msr_pmon_|JJ global_status|NN msr|NN (|( c01h|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT read|NN of|IN the|DT uu_cr_u_msr_pmon_global_ovf_ctl|JJ msr|NN does|VBZ not|RB return|VB zeros|NNS however|RB a|DT read|NN of|IN the|DT uu_cr_u_msr_pmon_|JJ global_status|NN msr|NN will|MD show|VB appropriate|JJ clearing|NN .|.
implication	the|DT uu_cr_u_msr_pmon_global_ovf_ctl|JJ msr|NN does|VBZ not|RB return|VB zeros|NNS on|IN a|DT read|NN .|.
workaround	none|NN identified|VBN .|.
title	hnid|JJ field|NN is|VBZ incorrect|JJ for|IN cmp|JJ messages|NNS from|IN prefetchhint|NN
problem	the|DT hnid|NN (|( home|NN node|RB id|JJ )|) field|NN used|VBN in|IN the|DT pmon|NN (|( performance|NN monitoring|NN )|) match/|NN mask|NN is|VBZ incorrect|JJ for|IN cmp|NN (|( complete|JJ )|) messages|NNS from|IN prefetchhint|NN .|. the|DT same|JJ incorrect|JJ hnid|NN is|VBZ logged|VBN in|IN the|DT event|NN of|IN an|DT error|NN condition|NN on|IN a|DT cmp|NN for|IN a|DT prefetchhint|NN in|IN the|DT caching|NN agent|NN .|. the|DT logging|NN of|IN the|DT rnid|NN (|( requester|JJ node|RB id|NN )|) in|IN the|DT error|NN logs|NN for|IN ndr|NN (|( non|JJ data|NNS response|NN )|) messages|VBZ is|VBZ incorrect|JJ and|CC impacts|VBZ the|DT caching|NN agent|NN system|NN bound|JJ errors|NNS .|.
implication	there|EX are|VBP two|CD implications|NNS :|: incorrect|NN hnid|NN is|VBZ filtered|VBN or|CC matched|VBN for|IN cmp|NN 's|POS using|VBG the|DT caching|NN agent|NN pmon|NN match/mask|NN .|. the|DT incorrect|JJ rnid|NN will|MD be|VB logged|VBN only|RB for|IN errors|NNS on|IN ndr|JJ messages|NNS .|.
workaround	there|EX are|VBP two|CD potential|JJ workarounds|NNS :|:
title	processor|NN internal|JJ initialization|NN code|NN may|MD become|VB damaged|VBN under|IN certain|JJ conditions|NNS
problem	under|IN certain|JJ platform|NN conditions|NNS ,|, it|PRP is|VBZ possible|JJ for|IN the|DT processor|NN 's|POS internal|JJ initialization|NN code|NN to|TO become|VB damaged|JJ or|CC erased|VBN over|IN the|DT course|NN of|IN power|NN cycling|NN vio|NN and|CC vcache|NN multiple|JJ times|NNS .|. at|IN least|JJS four|CD such|JJ power|NN cycles|NNS are|VBP required|VBN to|TO encounter|VB this|DT erratum|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN internal|JJ initialization|NN code|NN will|MD become|VB damaged|JJ or|CC erased|VBN and|CC the|DT processor|NN will|MD no|RB longer|RB be|VB functional|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NN exception|NN flags|VBZ dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ for|IN disabled|JJ breakpoints|NNS
problem	when|WRB a|DT debug|NN exception|NN is|VBZ signaled|VBN on|IN a|DT load|NN that|WDT crosses|VBZ cache|NN lines|NNS with|IN data|NNS forwarded|VBN from|IN a|DT store|NN and|CC whose|WP$ corresponding|VBG breakpoint|NN enable|JJ flags|NNS are|VBP disabled|JJ (|( dr7.g0-g3|JJ and|CC dr7.l0-l3|JJ )|) ,|, the|DT dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ .|.
implication	the|DT debug|JJ exception|NN dr6.b0-b3|NN flags|NNS may|MD be|VB incorrect|JJ for|IN the|DT load|NN if|IN the|DT corresponding|JJ breakpoint|NN enable|JJ flag|NN in|IN dr7|NN is|VBZ disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBD switching|VBG to|TO protected|VBN mode|NN recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( for|IN example|NN ,|, nmi|FW (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, and|CC so|RB forth|JJ )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT noncanonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT noncanonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN sse|NN retired|VBD instructions|NNS may|MD return|VB incorrect|NN values|NNS
problem	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD (|( event|NN :|: c7h|NN )|) is|VBZ used|VBN to|TO track|VB retired|JJ sse|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS resulting|VBG in|IN higher|JJR than|IN expected|VBN values|NNS .|.
implication	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	if|IN any|DT of|IN the|DT below|NN circumstances|NNS occur|VBP ,|, it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN will|MD have|VB executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|. if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN .|. if|IN a|DT waiting|VBG x87|JJ floating-point|NN (|( fp|NN )|) instruction|NN or|CC mmx|NN technology|NN (|( mmx|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|VBG .|. if|IN an|DT mmx|NN or|CC sse/sse2/sse3/ssse3|JJ extensions|NNS (|( sse|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em=1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-|JJ of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG .|.
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, or|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ ,|, restarting|VBG the|DT instruction|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN due|JJ to|TO the|DT repetition|NN of|IN the|DT side-|JJ effect|NN .|. particularly|RB ,|, while|IN cr0.ts|JJ [|NNP bit|NN 3|CD ]|NN is|VBZ set|VBN ,|, a|DT movd/movq|NN with|IN mmx/xmm|JJ register|NN operands|NNS may|MD issue|VB a|DT memory|NN load|NN before|IN getting|VBG the|DT dna|NN exception|NN .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN registers|NNS ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( that|DT is|VBZ ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT 512-byte|JJ fxsave|JJ image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64kb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4gb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 2|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN will|MD be|VB incorrectly|RB handled|VBN as|IN follows|VBZ :|: #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN identified|VBN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( i.e|NN .|. residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS in|IN intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 1|CD :|: basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	iret|JJ under|IN certain|JJ conditions|NNS may|MD cause|VB an|DT unexpected|JJ alignment|NN check|NN exception|NN
problem	in|IN ia-32e|JJ mode|NN ,|, it|PRP is|VBZ possible|JJ to|TO get|VB an|DT alignment|JJ check|NN exception|NN (|( #|# ac|NN )|) on|IN the|DT iret|JJ instruction|NN even|RB though|IN alignment|JJ checks|NNS were|VBD disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT can|MD only|RB occur|VB if|IN the|DT iret|JJ instruction|NN is|VBZ returning|VBG from|IN cpl3|NN code|NN to|TO cpl3|VB code|NN .|. irets|NNS from|IN cpl0/1/2|NN are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD occur|VB if|IN the|DT eflags|FW value|NN on|IN the|DT stack|NN has|VBZ the|DT ac|JJ flag|NN set|VBN ,|, and|CC the|DT interrupt|JJ handler|NN 's|POS stack|NN is|VBZ misaligned|VBN .|. in|IN ia-32e|JJ mode|NN ,|, rsp|NN is|VBZ aligned|VBN to|TO a|DT 16-byte|JJ boundary|NN before|IN pushing|VBG the|DT stack|NN frame|NN .|.
implication	in|IN ia-32e|JJ mode|NN ,|, under|IN the|DT conditions|NNS given|VBN above|RB ,|, an|DT iret|NN can|MD get|VB a|DT #|# ac|RB even|RB if|IN alignment|JJ checks|NNS are|VBP disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT erratum|NN can|MD only|RB be|VB observed|VBN with|IN a|DT software|NN generated|VBN stack|NN frame|NN .|.
workaround	software|NN should|MD not|RB generate|VB misaligned|VBN stack|NN frames|NNS for|IN use|NN with|IN iret|NN .|.
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( for|IN example|NN ,|, page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	general|JJ protection|NN (|( #|# gp|NN )|) fault|NN may|MD not|RB be|VB signaled|VBN on|IN data|NNS segment|NN limit|NN violation|NN above|IN 4-g|JJ limit|NN
problem	in|IN 32-bit|JJ mode|NN ,|, memory|NN accesses|NNS to|TO flat|JJ data|NNS segments|NNS (|( base|NN =|NNP 00000000h|CD )|) that|WDT occur|VBP above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) may|MD not|RB signal|VB a|DT #|# gp|NN fault|NN .|.
implication	when|WRB such|JJ memory|NN accesses|NNS occur|VBP in|IN 32-bit|JJ mode|NN ,|, the|DT system|NN may|MD not|RB issue|VB a|DT #|# gp|NN fault|NN .|.
workaround	software|NN should|MD ensure|VB that|IN memory|NN accesses|NNS in|IN 32-bit|JJ mode|NNS do|VBP not|RB occur|VB above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1|CD 's|POS .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT vm|JJ exit|NN on|IN mwait|NN may|MD incorrectly|VB report|VB the|DT monitoring|NN hardware|NN as|IN armed|JJ
problem	a|DT processor|NN write|NN to|TO the|DT address|NN range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN may|MD not|RB immediately|RB trigger|VB the|DT monitoring|NN hardware|NN .|. consequently|RB ,|, a|DT vm|JJ exit|NN on|IN a|DT later|JJ mwait|NN may|MD incorrectly|VB report|VB the|DT monitoring|NN hardware|NN as|IN armed|VBN ,|, when|WRB it|PRP should|MD be|VB reported|VBN as|IN unarmed|JJ due|JJ to|TO the|DT write|NN occurring|VBG prior|RB to|TO the|DT mwait|NN .|.
implication	if|IN a|DT write|NN to|TO the|DT range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN occurs|VBZ between|IN the|DT monitor|NN and|CC the|DT mwait|NN ,|, the|DT mwait|NN instruction|NN may|MD start|VB executing|VBG before|IN the|DT monitoring|NN hardware|NN is|VBZ triggered|VBN .|. if|IN the|DT mwait|NN instruction|NN causes|VBZ a|DT vm|JJ exit|NN ,|, this|DT could|MD cause|VB its|PRP$ exit|NN qualification|NN to|TO incorrectly|VB report|NN 0x1|CD .|. in|IN the|DT recommended|JJ usage|NN model|NN for|IN monitor/mwait|NN ,|, there|EX is|VBZ no|DT write|NN to|TO the|DT range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN between|IN the|DT monitor|NN and|CC the|DT mwait|NN .|.
workaround	software|NN should|MD never|RB write|VB to|TO the|DT address|NN range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN between|IN the|DT monitor|NN and|CC the|DT subsequent|JJ mwait|NN .|.
title	performance|NN monitor|NN event|NN segment_reg_loads|VBZ counts|NNS inaccurately|RB
problem	the|DT performance|NN monitor|NN event|NN segment_reg_loads|NNS (|( event|NN 06h|CD )|) counts|NNS instructions|NNS that|IN load|VBP new|JJ values|NNS into|IN segment|NN registers|NNS .|. the|DT value|NN of|IN the|DT count|NN may|MD be|VB inaccurate|JJ .|.
implication	the|DT performance|NN monitor|NN event|NN segment_reg_loads|NNS may|MD reflect|VB a|DT count|NN higher|RBR or|CC lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	improper|JJ parity|NN error|NN signaled|VBN in|IN the|DT iq|NN following|VBG reset|NN when|WRB a|DT code|NN breakpoint|NN is|VBZ set|VBN on|IN a|DT #|# gp|NN instruction|NN
problem	while|IN coming|VBG out|IN of|IN cold|JJ reset|NN or|CC exiting|VBG from|IN c6|NN ,|, if|IN the|DT processor|NN encounters|VBZ an|DT instruction|NN longer|JJR than|IN 15|CD bytes|NNS (|( which|WDT causes|VBZ a|DT #|# gp|NN )|) and|CC a|DT code|NN breakpoint|NN is|VBZ enabled|VBN on|IN that|DT instruction|NN ,|, an|DT iq|NN (|( instruction|NN queue|NN )|) parity|NN error|NN may|MD be|VB incorrectly|RB logged|VBN resulting|VBG in|IN an|DT mce|NN (|( machine|NN check|VB exception|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT mce|NN may|MD be|VB incorrectly|RB signaled|VBN .|.
workaround	none|NN identified|VBN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ intel|NN architectures|NNS software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	ia32_mperf|NN counter|NN stops|VBZ counting|VBG during|IN on-demand|JJ tm1|NN
problem	according|VBG to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, the|DT ratio|NN of|IN ia32_mperf|NN (|( msr|JJ e7h|NN )|) to|TO ia32_aperf|VB (|( msr|VB e8h|NN )|) should|MD reflect|VB actual|JJ performance|NN while|IN tm1|NN or|CC on-demand|NN throttling|NN is|VBZ activated|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mperf|JJ msr|NN stops|NNS counting|VBG while|IN tm1|NN or|CC on-demand|NN throttling|NN is|VBZ activated|VBN ,|, and|CC the|DT ratio|NN of|IN the|DT two|CD will|MD indicate|VB higher|JJR processor|NN performance|NN than|IN actual|JJ .|.
implication	the|DT incorrect|JJ ratio|NN of|IN ia32_aperf/ia32_mperf|NN can|MD mislead|VB software|NN p-state|JJ (|( performance|NN state|NN )|) management|NN algorithms|NN under|IN the|DT conditions|NNS described|VBN above|IN .|. it|PRP is|VBZ possible|JJ for|IN the|DT operating|NN system|NN to|TO observe|VB higher|JJR processor|NN utilization|NN than|IN actual|JJ ,|, which|WDT could|MD lead|VB the|DT os|NN into|IN raising|VBG the|DT p-state|JJ .|. during|IN tm1|JJ activation|NN ,|, the|DT os|JJ p-state|JJ request|NN is|VBZ irrelevant|JJ and|CC while|IN on-demand|JJ throttling|NN is|VBZ enabled|VBN ,|, it|PRP is|VBZ expected|VBN that|IN the|DT os|NN will|MD not|RB be|VB changing|VBG the|DT p-state|NN .|. this|DT erratum|NN should|MD result|VB in|IN no|DT practical|JJ implication|NN to|TO software|NN .|.
workaround	none|NN identified|VBN .|.
title	synchronous|JJ reset|NN of|IN ia32_aperf/ia32_mperf|NN counters|NNS on|IN overflow|NN does|VBZ not|RB work|VB
problem	when|WRB either|CC the|DT ia32_mperf|NN or|CC ia32_aperf|NN msr|NN (|( e7h|JJ ,|, e8h|NN )|) increments|VBZ to|TO its|PRP$ maximum|JJ value|NN of|IN 0xffff_ffff_ffff_ffff|CD ,|, both|DT msrs|NNS are|VBP supposed|VBN to|TO synchronously|RB reset|VB to|TO 0x0|CD on|IN the|DT next|JJ clock|NN .|. this|DT synchronous|JJ reset|NN does|VBZ not|RB work|VB .|. instead|RB ,|, both|DT msrs|FW increment|NN and|CC overflow|JJ independently|RB .|.
implication	software|NN can|MD not|RB rely|VB on|IN synchronous|JJ reset|NN of|IN the|DT ia32_aperf/ia32_mperf|NN registers|NNS .|.
workaround	none|NN identified|VBN .|.
title	disabling|VBG thermal|JJ monitor|NN while|IN processor|NN is|VBZ hot|JJ ,|, then|RB re-enabling|NN ,|, may|MD result|VB in|IN stuck|NN core|NN operating|NN ratio|NN
problem	if|IN a|DT processor|NN is|VBZ at|IN its|PRP$ tcc|NN (|( thermal|JJ control|NN circuit|NN )|) activation|NN temperature|NN and|CC then|RB thermal|JJ monitor|NN is|VBZ disabled|VBN by|IN a|DT write|NN to|TO ia32_misc_enables|VB msr|NN (|( 1a0h|CD )|) bit|NN [|JJ 3|CD ]|NN ,|, a|DT subsequent|JJ re|NN --|: enable|JJ of|IN thermal|JJ monitor|NN will|MD result|VB in|IN an|DT artificial|JJ ceiling|NN on|IN the|DT maximum|JJ core|NN p-state|NN .|. the|DT ceiling|NN is|VBZ based|VBN on|IN the|DT core|NN frequency|NN at|IN the|DT time|NN of|IN thermal|JJ monitor|NN disable|JJ .|. this|DT condition|NN will|MD only|RB correct|VB itself|PRP once|RB the|DT processor|NN reaches|VBZ its|PRP$ tcc|JJ activation|NN temperature|NN again|RB .|.
implication	since|IN intel|NN requires|VBZ that|IN thermal|JJ monitor|NN be|VB enabled|VBN in|IN order|NN to|TO be|VB operating|VBG within|IN specification|NN ,|, this|DT erratum|NN should|MD never|RB be|VB seen|VBN during|IN normal|JJ operation|NN .|.
workaround	software|NN should|MD not|RB disable|VB thermal|JJ monitor|NN during|IN processor|NN operation|NN .|.
title	over|IN bit|NN for|IN ia32_mci_status|JJ register|NN may|MD get|VB set|VBN on|IN specific|JJ lnternal|JJ error|NN
problem	if|IN a|DT specific|JJ type|NN of|IN internal|JJ unclassified|JJ error|NN is|VBZ detected|VBN ,|, as|IN identified|VBN by|IN ia32_mci_status.mcacod=0x0405|NN ,|, the|DT ia32_mci_|NN status.over|NN (|( overflow|JJ )|) bit|NN [|JJ 62|CD ]|NN may|MD be|VB erroneously|RB set|VBN .|.
implication	the|DT over|JJ bit|NN of|IN the|DT mci_status|NN register|NN may|MD be|VB incorrectly|RB set|VBN for|IN a|DT specific|JJ internal|JJ unclassified|JJ error|NN .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	reading|VBG reserved|VBN apic|JJ registers|NNS may|MD not|RB signal|VB an|DT apic|NN error|NN
problem	reads|NNS of|IN reserved|VBN apic|NN registers|NNS in|IN xapic|NNP compatibility|NN mode|NN should|MD signal|VB an|DT apic|NN error|NN with|IN the|DT illegal|JJ register|NN address|NN bit|NN [|JJ 11|CD ]|NN set|VBN in|IN the|DT error|NN status|NN register|NN (|( offset|VB 0x280|CD )|) .|. due|JJ to|TO the|DT erratum|NN ,|, the|DT error|NN is|VBZ neither|DT logged|JJ nor|CC signaled|JJ .|.
implication	a|DT reserved|VBN apic|NN register|NN access|NN error|NN interrupt|NN may|MD not|RB be|VB logged|VBN or|CC signaled|VBN ,|, even|RB though|IN the|DT apic|NN error|NN interrupt|NN is|VBZ enabled|VBN ,|, on|IN a|DT read|NN of|IN a|DT reserved|VBN apic|NN register|NN .|.
workaround	none|NN identified|VBN .|.
title	faulting|VBG mmx|JJ instruction|NN may|MD incorrectly|RB update|VB x87|NNP fpu|JJ tag|NN word|NN
problem	under|IN a|DT specific|JJ set|NN of|IN conditions|NNS ,|, mmx|NN stores|NNS (|( movd|NN ,|, movq|NN ,|, movntq|NN ,|, maskmovq|NN )|) which|WDT cause|VBP memory|NN access|NN faults|NNS (|( #|# gp|NN ,|, #|# ss|NN ,|, #|# pf|NN ,|, or|CC #|# ac|NN )|) ,|, may|MD incorrectly|RB update|VB the|DT x87|NNP fpu|NN tag|NN word|NN register|NN .|. this|DT erratum|NN will|MD occur|VB when|WRB the|DT following|JJ additional|JJ conditions|NNS are|VBP also|RB met|VBN .|. the|DT mmx|NN store|NN instruction|NN must|MD be|VB the|DT first|JJ mmx|NN instruction|NN to|TO operate|VB on|IN x87|NN fpu|NN state|NN (|( that|WDT is|VBZ ,|, the|DT x87|NNP fp|NN tag|NN word|NN is|VBZ not|RB already|RB set|VBN to|TO 0x0000|CD )|) .|. for|IN movd|NN ,|, movq|NN ,|, movntq|NN stores|NNS ,|, the|DT instruction|NN must|MD use|VB an|DT addressing|NN mode|NN that|WDT uses|VBZ an|DT index|NN register|NN (|( this|DT condition|NN does|VBZ not|RB apply|VB to|TO maskmovq|VB )|) .|.
implication	if|IN the|DT erratum|NN conditions|NNS are|VBP met|VBN ,|, the|DT x87|NNP fpu|NN tag|NN word|NN register|NN may|MD be|VB incorrectly|RB set|VBN to|TO a|DT 0x0000|CD value|NN when|WRB it|PRP should|MD not|RB have|VB been|VBN modified|VBN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ store|NN parity|NN errors|NNS may|MD not|RB log|VB correct|JJ address|NN in|IN ia32_mci_addr|NN
problem	when|WRB store|NN parity|NN errors|NNS in|IN the|DT level|NN 0|CD hierarchy|NN (|( as|IN defined|VBN in|IN the|DT ll|JJ subfield|NN of|IN the|DT ia32_mci_status|NN msr|NN )|) occur|NN ,|, it|PRP is|VBZ possible|JJ that|IN the|DT address|NN of|IN the|DT error|NN will|MD not|RB be|VB logged|VBN in|IN ia32_mci_addr|JJ msr|NN .|. the|DT error|NN itself|PRP will|MD be|VB logged|VBN properly|RB .|.
implication	the|DT address|NN in|IN ia32_mci_addr|NN may|MD be|VB incorrect|JJ after|IN certain|JJ store|NN parity|NN errors|NNS occur|VBP .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB the|DT xapic|NNP timer|NN is|VBZ automatically|RB reloaded|VBN by|IN counting|VBG down|RP to|TO zero|CD in|IN periodic|JJ mode|NN ,|, the|DT xapic|NNP timer|NN may|MD slip|VB in|IN its|PRP$ synchronization|NN with|IN the|DT external|JJ clock|NN .|. the|DT xapic|JJ timer|NN may|MD be|VB shortened|VBN by|IN up|IN to|TO one|CD xapic|NN timer|NN tick|NN .|.
implication	when|WRB the|DT xapic|NNP timer|NN is|VBZ automatically|RB reloaded|VBN by|IN counting|VBG down|RP to|TO zero|CD in|IN periodic|JJ mode|NN ,|, the|DT xapic|NNP timer|NN may|MD slip|VB in|IN its|PRP$ synchronization|NN with|IN the|DT external|JJ clock|NN .|. the|DT xapic|JJ timer|NN may|MD be|VB shortened|VBN by|IN up|IN to|TO one|CD xapic|NN timer|NN tick|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ undefined|JJ opcodes|NNS crossing|VBG a|DT segment|NN limit|NN may|MD result|VB in|IN #|# ud|JJ instead|RB of|IN #|# gp|JJ exception|NN
problem	processor|NN may|MD take|VB a|DT #|# ud|NN (|( invalid|JJ opcode|NN )|) exception|NN instead|RB of|IN a|DT #|# gp|NN (|( general|JJ protection|NN )|) exception|NN when|WRB certain|JJ undefined|JJ opcodes|NNS (|( opcodes|IN 0f|CD 01|CD d0|NN -|: 0f|CD 01|CD d5|NN )|) extend|VBP beyond|IN the|DT segment|NN limit|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, processor|NN may|MD not|RB take|VB a|DT #|# gp|JJ exception|NN in|IN this|DT situation|NN .|.
workaround	none|NN identified|VBN .|.
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB a|DT fencing|NN or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	delivery|NN of|IN certain|JJ events|NNS immediately|RB following|VBG a|DT vm|JJ exit|NN may|MD push|VB a|DT corrupted|JJ rip|NN onto|IN the|DT stack|NN
problem	if|IN any|DT of|IN the|DT following|JJ events|NNS is|VBZ delivered|VBN immediately|RB following|VBG a|DT vm|JJ exit|NN to|TO 64-bit|JJ mode|NN from|IN outside|JJ 64-bit|JJ mode|NN ,|, bits|VBZ 63:32|CD of|IN the|DT rip|NN value|NN pushed|VBN on|IN the|DT stack|NN may|MD be|VB cleared|VBN to|TO 0|CD :|: a|DT nonmaskable|JJ interrupt|NN (|( nmi|JJ )|) ;|: a|DT machine-check|JJ exception|NN (|( #|# mc|NN )|) ;|: a|DT page|NN fault|NN (|( #|# pf|NN )|) during|IN instruction|NN fetch|NN ;|: or|CC a|DT general-protection|JJ exception|NN (|( #|# gp|NN )|) due|NN to|TO an|DT attempt|NN to|TO decode|VB an|DT instruction|NN whose|WP$ length|NN is|VBZ greater|JJR than|IN 15|CD bytes|NNS .|.
implication	unexpected|JJ behavior|NN may|MD occur|VB due|JJ to|TO the|DT incorrect|JJ value|NN of|IN the|DT rip|NN on|IN the|DT stack|NN .|. specifically|RB ,|, return|NN from|IN the|DT event|NN handler|NN via|IN iret|NN may|MD encounter|VB an|DT unexpected|JJ page|NN fault|NN or|CC may|MD begin|VB fetching|VBG from|IN an|DT unexpected|JJ code|NN address|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT combination|NN of|IN a|DT bus|NN lock|NN and|CC a|DT data|NN access|NN that|WDT is|VBZ split|VBN across|IN page|NN boundaries|NNS may|MD lead|VB to|TO processor|VB livelock|NN
problem	under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT coincidence|NN of|IN a|DT bus|NN lock|NN initiated|VBN by|IN one|CD logical|JJ processor|NN of|IN a|DT hyper-threading|NN enabled|VBN processor|NN core|NN and|CC data|NN accesses|NNS that|WDT are|VBP split|VBN across|IN page|NN boundaries|NNS ,|, initiated|VBN on|IN the|DT other|JJ logical|JJ processor|NN on|IN the|DT same|JJ core|NN ,|, may|MD lead|VB to|TO processor|VB livelock|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT livelock|NN may|MD occur|VB that|IN can|MD only|RB be|VB terminated|VBN by|IN a|DT processor|NN reset|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT unexpected|JJ page|NN fault|NN may|MD occur|VB following|VBG the|DT unmapping|JJ and|CC remapping|NN of|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP a|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ no|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN clearing|VBG to|TO 0|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN later|RB modifies|VBZ the|DT paging|NN structures|NNS so|IN that|IN the|DT translation|NN is|VBZ again|RB a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT bit|NN that|WDT was|VBD cleared|VBN earlier|RB )|) .|. a|DT subsequent|JJ instruction|NN loads|NNS from|IN a|DT linear|JJ address|NN on|IN the|DT page|NN .|. software|NN did|VBD not|RB invalidate|VB tlb|NN entries|NNS for|IN the|DT page|NN between|IN the|DT first|JJ modification|NN of|IN the|DT paging|NN structures|NNS and|CC the|DT load|NN from|IN the|DT linear|JJ address|NN .|. in|IN this|DT case|NN ,|, the|DT load|NN bye|VBZ the|DT later|JJ instruction|NN may|MD cause|VB a|DT page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN .|.
implication	software|NN may|MD see|VB an|DT unexpected|JJ page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	two|CD xapic|JJ timer|NN event|NN interrupts|NNS may|MD unexpectedly|RB occur|VB
problem	if|IN an|DT xapic|NN timer|NN event|NN is|VBZ enabled|VBN and|CC while|IN counting|VBG down|RP the|DT current|JJ count|NN reaches|VBZ 1|CD at|IN the|DT same|JJ time|NN that|IN the|DT processor|NN thread|NN begins|VBZ a|DT transition|NN to|TO a|DT low|JJ power|NN c-state|NN ,|, the|DT xapic|NN may|MD generate|VB two|CD interrupts|NNS instead|RB of|IN the|DT expected|JJ one|CD when|WRB the|DT processor|NN returns|NNS to|TO c0|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, two|CD interrupts|NNS may|MD unexpectedly|RB be|VB generated|VBN by|IN an|DT xapic|JJ timer|NN event|NN .|.
workaround	none|NN identified|VBN .|.
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NNS even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN records|NNS for|IN load|NN latency|NN monitoring|NN may|MD contain|VB an|DT incorrect|JJ linear|NN address|NN
problem	the|DT load|NN latency|NN performance|NN monitoring|NN feature|NN stores|NNS information|NN about|IN a|DT load|NN into|IN a|DT record|NN in|IN the|DT pebs|NN (|( precise|JJ event-based|JJ sampling|NN )|) buffer|NN in|IN the|DT ds|NN save|JJ area|NN .|. this|DT information|NN includes|VBZ the|DT data|NNS source|NN encoding|NN ,|, latency|NN value|NN ,|, and|CC data|NNS linear|JJ address|NN of|IN the|DT load|NN causing|VBG the|DT performance|NN counter|NN to|TO overflow|VB .|. under|IN certain|JJ conditions|NNS it|PRP is|VBZ possible|JJ for|IN the|DT linear|JJ address|NN to|TO be|VB incorrect|JJ .|.
implication	the|DT linear|JJ address|NN reported|VBN by|IN the|DT load|NN latency|NN performance|NN monitoring|NN feature|NN for|IN pebs|NN may|MD be|VB incorrect|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|JJ field|NN data|NNS linear|JJ address|NN is|VBZ not|RB sign|JJ extended|VBN to|TO 64|CD bits|NNS
problem	the|DT data|NNS linear|JJ address|JJ field|NN of|IN the|DT pebs|NN (|( precise|JJ event-based|JJ sampling|NN )|) record|NN is|VBZ not|RB correctly|RB sign|VB extended|VBD to|TO 64|CD bits|NNS and|CC may|MD appear|VB as|IN a|DT noncanonical|JJ address|NN when|WRB observed|VBN in|IN the|DT pebs|NN record|NN .|.
implication	the|DT pebs|NN data|NNS linear|JJ address|JJ field|NN may|MD not|RB have|VB the|DT sign|NN bit|NN correctly|RB extended|VBD to|TO bits|NNS [|$ 63:48|CD ]|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	cpuid|NN incorrectly|RB indicates|VBZ the|DT unhalted|JJ reference|NN cycle|NN architectural|JJ event|NN is|VBZ supported|VBN
problem	the|DT architectural|JJ performance|NN monitoring|NN event|NN for|IN unhalted|JJ reference|NN cycles|NNS (|( 3ch|CD ,|, umask|JJ 01h|CD )|) is|VBZ not|RB supported|VBN on|IN the|DT processor|NN .|. the|DT cpuid|NN instruction|NN ,|, when|WRB executed|VBN with|IN eax|JJ =|NN 0ah|CD ,|, should|MD return|VB bit|NN 2|CD of|IN ebx|NN as|IN 1|CD to|TO indicate|VB that|IN this|DT event|NN is|VBZ not|RB supported|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, cpuid|NN will|MD improperly|RB return|VB bit|RB 2|CD as|IN 0|CD .|.
implication	software|NN relying|VBG on|IN the|DT cpuid|NN instruction|NN to|TO determine|VB support|NN of|IN the|DT unhalted|JJ reference|NN cycles|NNS event|NN will|MD incorrectly|RB assume|VB the|DT event|NN is|VBZ available|JJ .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia32_perf_global_ctrl|JJ msr|NN may|MD be|VB incorrectly|RB initialized|VBN
problem	the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) bits|NNS [|$ 34:32|CD ]|NN may|MD be|VB incorrectly|RB set|VBN to|TO 7h|CD after|IN reset|NN ;|: the|DT correct|JJ value|NN should|MD be|VB 0h|CD .|.
implication	the|DT ia32_perf_global_ctrl|NN msr|NN bits|NNS [|VBP 34:32|CD ]|NN may|MD be|VB incorrect|JJ after|IN reset|NN (|( en_fixed_ctr|JJ {|( 0|CD ,|, 1|CD ,|, 2|CD }|) may|MD be|VB enabled|VBN )|) .|.
workaround	none|NN identified|VBN .|.
title	processors|NNS with|IN smt|NN may|MD hang|VB on|IN p-state|JJ transition|NN or|CC acpi|NN clock|NN modulation|NN throttling|VBG
problem	when|WRB smt|NN is|VBZ enabled|VBN ,|, it|PRP is|VBZ possible|JJ that|IN a|DT p-state|JJ transition|NN or|CC acpi|NN clock|NN modulation|NN throttling|NN may|MD hang|VB and|CC log|VB a|DT machine|NN check|NN error|NN with|IN ia32_mci_status.mcacod|JJ =|$ 0x0150|CD .|. this|DT hang|JJ condition|NN requires|VBZ a|DT specific|JJ sequence|NN of|IN instructions|NNS coincident|NN with|IN the|DT p-state|NN or|CC acpi|JJ event|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD unexpectedly|RB hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	sleeping|VBG cores|NNS may|MD not|RB be|VB woken|VBN up|RP on|IN logical|JJ cluster|NN mode|NN broadcast|NN ipi|NN using|VBG destination|JJ field|NN instead|RB of|IN shorthand|NN
problem	if|IN software|NN sends|VBZ a|DT logical|JJ cluster|NN broadcast|NN ipi|NN using|VBG a|DT destination|NN shorthand|NN of|IN 00b|CD (|( no|DT shorthand|NN )|) and|CC writes|VBZ the|DT cluster|NN portion|NN of|IN the|DT destination|NN field|NN of|IN the|DT interrupt|JJ command|NN register|NN to|TO all|DT ones|NNS while|IN not|RB using|VBG all|DT 1s|CD in|IN the|DT mask|JJ portion|NN of|IN the|DT destination|NN field|NN ,|, target|NN cores|NNS in|IN a|DT sleep|JJ state|NN that|WDT are|VBP identified|VBN by|IN the|DT mask|JJ portion|NN of|IN the|DT destination|NN field|NN may|MD not|RB be|VB woken|VBN up|RP .|. this|DT erratum|NN does|VBZ not|RB occur|VB if|IN the|DT destination|NN shorthand|NN is|VBZ set|VBN to|TO 10b|CD (|( all|DT including|VBG self|NN )|) or|CC 11b|CD (|( all|DT excluding|VBG self|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cores|NNS which|WDT are|VBP in|IN a|DT sleep|JJ state|NN may|MD not|RB wake|VB up|RP to|TO handle|VB the|DT broadcast|NN ipi|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	use|NN destination|NN shorthand|NN of|IN 10b|CD or|CC 11b|CD to|TO send|VB broadcast|NN ipis|NN .|.
title	faulting|VBG executions|NNS of|IN fxrstor|NN may|MD update|VB state|NN inconsistently|RB
problem	the|DT state|NN updated|VBN by|IN a|DT faulting|NN fxrstor|NN instruction|NN may|MD vary|VB from|IN one|CD execution|NN to|TO another|DT .|.
implication	software|NN that|WDT relies|VBZ on|IN x87|JJ state|NN or|CC sse|NN state|NN following|VBG a|DT faulting|JJ execution|NN of|IN fxrstor|NN may|MD behave|VB inconsistently|RB .|.
workaround	software|NN handling|VBG a|DT fault|NN on|IN an|DT execution|NN of|IN fxrstor|NN can|MD compensate|VB for|IN execution|NN variability|NN by|IN correcting|VBG the|DT cause|NN of|IN the|DT fault|NN and|CC executing|VBG fxrstor|NN again|RB .|.
title	performance|NN monitor|NN counters|NNS may|MD count|VB incorrectly|RB
problem	under|IN certain|JJ circumstances|NNS ,|, a|DT general|JJ purpose|NN performance|NN counter|NN ,|, ia32_pmc0-4|JJ (|( c1h|JJ c4h|NN )|) ,|, may|MD count|VB at|IN core|NN frequency|NN or|CC not|RB count|VB at|IN all|DT instead|RB of|IN counting|VBG the|DT programmed|JJ event|NN .|.
implication	the|DT performance|NN monitor|NN counter|NN ia32_pmcx|NN may|MD not|RB properly|VB count|NN the|DT programmed|JJ event|NN .|. due|JJ to|TO the|DT requirements|NNS of|IN the|DT workaround|NN there|EX may|MD be|VB an|DT interruption|NN in|IN the|DT counting|NN of|IN a|DT previously|RB programmed|VBN event|NN during|IN the|DT programming|NN of|IN a|DT new|JJ event|NN .|.
workaround	before|IN programming|VBG the|DT performance|NN event|NN select|NN registers|NNS ,|, ia32_perfevtselx|JJ msr|NN (|( 186h|CD 189h|CD )|) ,|, the|DT internal|JJ monitoring|NN hardware|NN must|MD be|VB cleared|VBN .|. this|DT is|VBZ accomplished|VBN by|IN first|JJ disabling|NN ,|, saving|VBG valid|JJ events|NNS and|CC clearing|VBG from|IN the|DT select|NN registers|NNS ,|, then|RB programming|VBG three|CD event|NN values|NNS 0x4300d2|CD ,|, 0x4300b1|CD and|CC 0x4300b5|CD into|IN the|DT ia32_perfevtselx|NN msrs|NN ,|, and|CC finally|RB continuing|VBG with|IN new|JJ event|NN programming|NN and|CC restoring|VBG previous|JJ programming|VBG if|IN necessary|JJ .|. each|DT performance|NN counter|NN ,|, ia32_pmcx|NN ,|, must|MD have|VB its|PRP$ corresponding|VBG ia32_prefevtselx|JJ msr|NN programmed|VBN with|IN at|IN least|JJS one|CD of|IN the|DT event|NN values|NNS and|CC must|MD be|VB enabled|VBN in|IN ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) bits|NNS [|$ 3:0|CD ]|NNP .|. all|DT three|CD values|NNS must|MD be|VB written|VBN to|TO either|CC the|DT same|JJ or|CC different|JJ ia32_perfevtselx|NNS msrs|NN before|IN programming|VBG the|DT performance|NN counters|NNS .|. note|NN that|IN the|DT performance|NN counter|NN will|MD not|RB increment|VB when|WRB its|PRP$ ia32_perfevtselx|NN msr|NN has|VBZ a|DT value|NN of|IN 0x4300d2|CD ,|, 0x4300b1|CD or|CC 0x4300b5|CD because|IN those|DT values|NNS have|VBP a|DT zero|CD umask|JJ field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) .|.
title	performance|NN monitor|NN event|NN offcore_response_0|NN (|( b7h|NN )|) does|VBZ not|RB count|VB nt|RB stores|NNS to|TO local|JJ dram|NN correctly|RB
problem	when|WRB a|DT ia32_perfevtselx|NN msr|NN is|VBZ programmed|VBN to|TO count|VB the|DT offcore_response_0|JJ event|NN (|( event|NN :|: b7h|NN )|) ,|, selections|NNS in|IN the|DT offcore_rsp_0|NN msr|NN (|( 1a6h|CD )|) determine|VB what|WP is|VBZ counted|VBN .|. the|DT following|JJ two|CD selections|NNS do|VBP not|RB provide|VB accurate|NN counts|NNS when|WRB counting|VBG nt|RB (|( non-temporal|JJ )|) stores|NNS :|: offcore_rsp_0|NN msr|NN bit|NN [|JJ 14|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( local_dram|NN )|) and|CC bit|$ [|JJ 7|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( other|JJ )|) :|: nt|NN stores|NNS to|TO local|JJ dram|NN are|VBP not|RB counted|VBN when|WRB they|PRP should|MD have|VB been|VBN .|. offcore_rsp_0|JJ msr|JJ bit|NN [|JJ 9|CD ]|NN is|VBZ set|VBN to|TO (|( other_core_hit_snoop|NN )|) and|CC bit|$ [|JJ 7|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( other|JJ )|) :|: nt|NN stores|NNS to|TO local|JJ dram|NN are|VBP counted|VBN when|WRB they|PRP should|MD not|RB have|VB been|VBN .|.
implication	the|DT counter|NN for|IN the|DT offcore_response_0|JJ event|NN may|MD be|VB incorrect|JJ for|IN nt|JJ stores|NNS .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO nonwritable|VB without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/|NN shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	ler|NN and|CC lbr|JJ msrs|NN may|MD be|VB incorrectly|RB updated|VBN during|IN a|DT task|NN switch|NN
problem	ler|NN (|( last|JJ exception|NN record|NN )|) and|CC lbr|$ (|( last|JJ brand|NN record|NN )|) msrs|NN (|( msr_ler_from_lip|NN (|( 1ddh|CD )|) ,|, msr_ler_to_lip|NN (|( 1deh|CD )|) and|CC msr_lastbranch|JJ {|( 0:15|CD }|) _from_ip|NNP (|( 680h|CD 68fh|CD )|) )|) may|MD contain|VB incorrect|JJ values|NNS after|IN a|DT fault|NN or|CC trap|NN that|WDT does|VBZ a|DT task|NN switch|NN .|.
implication	after|IN a|DT task|NN switch|VB the|DT value|NN of|IN the|DT ler|NN and|CC lbr|JJ msrs|NN may|MD be|VB updated|VBN to|TO point|VB to|TO incorrect|VB instructions|NNS .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB back-to-back|NN uncorrected|JJ machine|NN check|NN errors|NNS occur|VBP that|WDT would|MD both|DT be|VB logged|VBN in|IN the|DT ia32_mc3_status|NN msr|NN (|( 40ch|CD )|) ,|, the|DT ia32_mc3_status.mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NNS )|) field|NN may|MD reflect|VB the|DT status|NN of|IN the|DT most|RBS recent|JJ error|NN and|CC not|RB the|DT first|JJ error|NN .|. the|DT rest|NN of|IN the|DT ia32_mc3_status|NN msr|NN contains|VBZ the|DT information|NN from|IN the|DT first|JJ error|NN .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN of|IN ia32_mc3_status.mscod|NN if|IN ia32_mc3_status.over|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	corrected|VBN errors|NNS with|IN a|DT yellow|JJ error|NN indication|NN may|MD be|VB overwritten|VBN by|IN other|JJ corrected|JJ errors|NNS
problem	a|DT corrected|VBN cache|NN hierarchy|NN data|NNS or|CC tag|NN error|NN that|WDT is|VBZ reported|VBN with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN value|NN of|IN 000x_0001_xxxx_xx01|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) and|CC a|DT yellow|JJ threshold-based|JJ error|NN status|NN indication|NN (|( bits|NNS [|VBP 54:53|CD ]|JJ equal|JJ to|TO 10b|CD )|) may|MD be|VB overwritten|VBN by|IN a|DT corrected|VBN error|NN with|IN a|DT no|DT tracking|JJ indication|NN (|( 00b|CD )|) or|CC green|JJ indication|NN (|( 01b|CD )|) .|.
implication	corrected|VBN errors|NNS with|IN a|DT yellow|JJ threshold-based|JJ error|NN status|NN indication|NN may|MD be|VB overwritten|VBN by|IN a|DT corrected|VBN error|NN without|IN a|DT yellow|JJ indication|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT string|NN instruction|NN that|IN remaps|VBZ a|DT page|NN may|MD encounter|VB an|DT unexpected|JJ page|NN fault|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP a|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ no|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN clearing|VBG to|TO 0|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. an|DT iteration|NN of|IN a|DT string|NN instruction|NN modifies|VBZ the|DT paging|NN structures|NNS so|IN that|IN the|DT translation|NN is|VBZ again|RB a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT bit|NN that|WDT was|VBD cleared|VBN earlier|RB )|) .|. a|DT later|JJ iteration|NN of|IN the|DT same|JJ string|NN instruction|NN loads|VBZ from|IN a|DT linear|JJ address|NN on|IN the|DT page|NN .|. software|NN did|VBD not|RB invalidate|VB tlb|NN entries|NNS for|IN the|DT page|NN between|IN the|DT first|JJ modification|NN of|IN the|DT paging|NN structures|NNS and|CC the|DT string|NN instruction|NN .|. in|IN this|DT case|NN ,|, the|DT load|NN in|IN the|DT later|JJ iteration|NN may|MD cause|VB a|DT page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|.
implication	software|NN may|MD see|VB an|DT unexpected|JJ page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	software|NN should|MD not|RB update|VB the|DT paging|NN structures|VBZ with|IN a|DT string|NN instruction|NN that|WDT accesses|VBZ pages|NNS mapped|VBD the|DT modified|JJ paging|NN structures|NNS .|.
title	performance|NN monitor|NN events|NNS dcache_cache_ld|NN and|CC dcache_cache_st|NN may|MD overcount|VB
problem	the|DT performance|NN monitor|NN events|NNS dcache_cache_ld|NN (|( event|NN 40h|CD )|) and|CC dcache_cache_st|NN (|( event|NN 41h|CD )|) count|NN cacheable|JJ loads|NNS and|CC stores|NNS that|WDT hit|VBP the|DT l1|NN cache|NN .|. due|JJ to|TO this|DT erratum|NN ,|, in|IN addition|NN to|TO counting|VBG the|DT completed|VBN loads|NNS and|CC stores|NNS ,|, the|DT counter|NN will|MD incorrectly|RB count|VB speculative|JJ loads|NNS and|CC stores|NNS that|WDT were|VBD aborted|VBN prior|RB to|TO completion|NN .|.
implication	the|DT performance|NN monitor|NN events|NNS dcache_cache_ld|NN and|CC dcache_cache_st|NN may|MD reflect|VB a|DT count|NN higher|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	rapid|JJ core|NN c3|NN transition|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ conditions|NNS ,|, cores|NNS rapidly|RB performing|VBG c3|NN transitions|NNS in|IN a|DT system|NN with|IN intel|JJ hyper-threading|JJ technology|NN enabled|VBD may|MD cause|VB a|DT machine|NN check|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NNP 0x0106|CD )|) ,|, system|NN hang|VBD or|CC unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT machine|NN check|NN error|NN ,|, system|NN hang|VBD or|CC unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN events|NNS instr_retired|VBN and|CC mem_inst_retired|VBN may|MD count|VB inaccurately|RB
problem	the|DT performance|NN monitor|NN event|NN instr_retired|VBN (|( event|NN c0h|NN )|) should|MD count|VB the|DT number|NN of|IN instructions|NNS retired|VBN ,|, and|CC mem_inst_|NN retired|VBN (|( event|NN 0bh|CD )|) should|MD count|VB the|DT number|NN of|IN load|NN or|CC store|NN instructions|NNS retired|VBD .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, they|PRP may|MD undercount|VB .|.
implication	the|DT performance|NN monitor|NN event|NN instr_retired|VBN and|CC mem_inst_retired|VBN may|MD reflect|VB a|DT count|NN lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event-based|JJ sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN events|NNS store_blocks.not_sta|JJ and|CC store_blocks.sta|NN may|MD not|RB count|VB events|NNS correctly|RB
problem	performance|NN monitor|NN events|NNS store_blocks.not_sta|NN and|CC store_blocks.sta|NN should|MD only|RB increment|VB the|DT count|NN when|WRB a|DT load|NN is|VBZ blocked|VBN by|IN a|DT store|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT count|NN will|MD be|VB incremented|VBN whenever|WRB a|DT load|NN hits|VBZ a|DT store|NN ,|, whether|IN it|PRP is|VBZ blocked|VBN or|CC can|MD forward|VB .|. in|IN addition|NN this|DT event|NN does|VBZ not|RB count|VB for|IN specific|JJ threads|NNS correctly|RB .|.
implication	if|IN intel|JJ hyper-threading|JJ technology|NN is|VBZ disabled|VBN ,|, the|DT performance|NN monitor|NN events|NNS store_blocks.not_sta|NN and|CC store_blocks.sta|NN may|MD indicate|VB a|DT higher|JJR occurrence|NN of|IN loads|NNS blocked|VBN by|IN stores|NNS than|IN have|VBP actually|RB occurred|VBN .|. if|IN intel|JJ hyper-threading|JJ technology|NN is|VBZ enabled|VBN ,|, the|DT counts|NNS of|IN loads|NNS blocked|VBN by|IN stores|NNS may|MD be|VB unpredictable|JJ and|CC they|PRP could|MD be|VB higher|JJR or|CC lower|JJR than|IN the|DT correct|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	vmx-preemption|NN timer|NN does|VBZ not|RB count|VB down|RP at|IN the|DT rate|NN specified|VBD
problem	the|DT vmx-preemption|NN timer|NN should|MD count|VB down|RP by|IN 1|CD every|DT time|NN a|DT specific|JJ bit|NN in|IN the|DT tsc|NN (|( time|NN stamp|VB counter|NN )|) changes|NNS .|. (|( this|DT specific|NN bit|NN is|VBZ indicated|VBN by|IN ia32_vmx_misc|NN bits|NNS [|VBP 4:0|CD ]|NNP (|( 0x485h|CD )|) and|CC has|VBZ a|DT value|NN of|IN 5|CD on|IN the|DT affected|JJ processors|NNS .|. )|) due|JJ to|TO this|DT erratum|NN ,|, the|DT vmx-preemption|NN timer|NN may|MD instead|RB count|VB down|RP at|IN a|DT different|JJ rate|NN and|CC may|MD do|VB so|RB only|RB intermittently|RB .|.
implication	the|DT vmx-preemption|JJ timer|NN may|MD cause|VB vm|NN exits|NNS at|IN a|DT rate|NN different|JJ from|IN that|IN expected|VBN by|IN software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO lidt/lgdt/sidt/sgdt|VB do|VB not|RB report|VB correct|JJ operand|CD size|NN
problem	when|WRB a|DT vm|NN exit|NN occurs|VBZ due|JJ to|TO a|DT lidt|NN ,|, lgdt|NN ,|, sidt|NN ,|, or|CC sgdt|JJ instruction|NN with|IN a|DT 32-bit|JJ operand|NN ,|, bit|RB 11|CD of|IN the|DT vm-exit|JJ instruction-information|JJ field|NN should|MD be|VB set|VBN to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, this|DT bit|NN is|VBZ instead|RB cleared|VBN to|TO 0|CD (|( indicating|VBG a|DT 16-bit|JJ operand|NN )|) .|.
implication	virtual|JJ machine|NN monitors|NNS can|MD not|RB rely|VB on|IN bit|NN 11|CD of|IN the|DT vm-exit|JJ instruction-information|NN field|NN to|TO determine|VB the|DT operand|NN size|NN of|IN the|DT instruction|NN causing|VBG the|DT vm|NN exit|NN .|.
workaround	virtual|JJ machine|NN monitor|NN software|NN may|MD decode|VB the|DT instruction|NN to|TO determine|VB operand|NN size|NN .|.
title	multiple|JJ performance|NN monitor|NN interrupts|NNS are|VBP possible|JJ on|IN overflow|NN of|IN ia32_fixed_ctr2|NN
problem	when|WRB multiple|JJ performance|NN counters|NNS are|VBP set|VBN to|TO generate|VB interrupts|NNS on|IN an|DT overflow|NN and|CC more|JJR than|IN one|CD counter|NN overflows|VBZ at|IN the|DT same|JJ time|NN ,|, only|RB one|CD interrupt|NN should|MD be|VB generated|VBN .|. however|RB ,|, if|IN one|CD of|IN the|DT counters|NNS set|VBD to|TO generate|VB an|DT interrupt|NN on|IN overflow|NN is|VBZ the|DT ia32_fixed_ctr2|NN (|( msr|JJ 30bh|CD )|) counter|NN ,|, multiple|JJ interrupts|NNS may|MD be|VB generated|VBN when|WRB the|DT ia32_fixed_ctr2|NN overflows|VBZ at|IN the|DT same|JJ time|NN as|IN any|DT of|IN the|DT other|JJ performance|NN counters|NNS .|.
implication	multiple|JJ counter|NN overflow|IN interrupts|NNS may|MD be|VB unexpectedly|RB generated|VBN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN
problem	if|IN vm|JJ entry|NN is|VBZ executed|VBN with|IN the|DT nmi-window|JJ exiting|VBG vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB before|IN execution|NN of|IN any|DT instruction|NN if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN ,|, no|DT blocking|NN of|IN events|NNS by|IN mov|NN ss|NN ,|, and|CC no|DT blocking|NN of|IN events|NNS by|IN sti|NN .|. if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN no|DT virtual-nmi|JJ blocking|NN but|CC with|IN blocking|NN of|IN events|NNS by|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, such|PDT a|DT vm|JJ exit|NN should|MD occur|VB after|IN execution|NN of|IN one|CD instruction|NN in|IN vmx|JJ nonroot|JJ operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT vm|JJ exit|NN may|MD be|VB delayed|VBN by|IN one|CD additional|JJ instruction|NN .|.
implication	vmm|NN software|NN using|VBG nmi-window|JJ exiting|NN for|IN nmi|JJ virtualization|NN should|MD generally|RB be|VB unaffected|JJ ,|, as|IN the|DT erratum|NN causes|VBZ at|IN most|JJS a|DT one-instruction|JJ delay|NN in|IN the|DT injection|NN of|IN a|DT virtual|JJ nmi|NN ,|, which|WDT is|VBZ virtually|RB asynchronous|JJ .|. the|DT erratum|NN may|MD affect|VB vmms|NN relying|VBG on|IN deterministic|JJ delivery|NN of|IN the|DT affected|JJ vm|NN exits|NNS .|.
workaround	none|NN identified|VBN .|.
title	lbrs|NN may|MD not|RB be|VB initialized|VBN during|IN power-on|JJ reset|NN of|IN the|DT processor|NN
problem	if|IN a|DT second|JJ reset|NN is|VBZ initiated|VBN during|IN the|DT power-on|JJ processor|NN reset|NN cycle|NN ,|, the|DT lbrs|NN (|( last|JJ branch|NN records|NNS )|) may|MD not|RB be|VB properly|RB initialized|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, debug|EX software|NN may|MD not|RB be|VB able|JJ to|TO rely|VB on|IN the|DT lbrs|NN out|IN of|IN power-|NN on|IN reset|NN .|.
workaround	ensure|VB that|IN the|DT processor|NN has|VBZ completed|VBN its|PRP$ power-on|JJ reset|JJ cycle|NN prior|RB to|TO initiating|VBG a|DT second|JJ reset|NN .|.
title	power|NN controller|NN performance|NN monitor|NN counters|NNS may|MD not|RB operate|VB correctly|RB
problem	the|DT programmable|JJ power|NN controller|NN performance|NN monitor|NN counters|NNS msr_w_pmon_ctr|VBP {|( 0,1,2,3|CD }|) msrs|NN (|( c91h|NN ,|, c93h|NN ,|, c95h|NN ,|, c97h|NN )|) do|VBP not|RB operate|VB correctly|RB in|IN some|DT scenarios|NNS .|. these|DT programmable|JJ counters|NNS have|VBP two|CD common|JJ usage|JJ models|NNS :|: polled|VBN and|CC pmi|JJ (|( performance|NN monitor|NN interrupt|NN )|) .|. polled|VBN :|: the|DT polled|VBN usage|NN model|NN starts|VBZ the|DT counters|NNS from|IN zero|CD ,|, and|CC reads|VBZ the|DT values|NNS after|IN some|DT period|NN .|. as|RB long|RB as|IN the|DT accumulated|JJ event|NN count|NN is|VBZ less|JJR than|IN 2^24|CD ,|, the|DT counter|NN value|NN is|VBZ correct|JJ .|. if|IN the|DT counter|NN value|NN exceeds|VBZ 2^24|CD ,|, then|RB in|IN cases|NNS when|WRB the|DT counter|NN value|NN modulo|VBD 2^24|CD equals|NNS 0|CD or|CC 1|CD the|DT value|NN of|IN the|DT counter|NN will|MD be|VB too|RB low|JJ by|IN 2^24|CD .|. pmi|NN :|: the|DT interrupt|JJ usage|NN model|NN loads|VBZ the|DT counter|NN with|IN a|DT value|NN of|IN -n|NNP and|CC takes|VBZ a|DT pmi|NN after|IN n|JJ events|NNS (|( when|WRB the|DT counter|NN rolls|VBZ over|IN to|TO zero|CD )|) .|. the|DT most|RBS common|JJ usage|JJ model|NN triggers|VBZ a|DT pmi|NN on|IN the|DT first|JJ (|( or|CC second|NN )|) occurrence|NN of|IN an|DT event|NN ;|: this|DT corresponds|VBZ to|TO loading|VBG a|DT value|NN of|IN -1|NNP or|CC -2|VB into|IN the|DT counter|NN .|. these|DT values|NNS work|VBP correctly|RB .|. values|NNS of|IN n|NN from|IN 3|CD to|TO 2^24|CD will|MD generate|VB a|DT pmi|NN after|IN n+2|JJ events|NNS (|( two|CD events|NNS later|RB than|IN requested|VBN )|) .|. values|NNS of|IN n|NN greater|JJR than|IN 2^24|CD will|MD in|IN almost|RB all|DT cases|NNS also|RB generate|VBP a|DT pmi|NN after|IN n+2|JJ events|NNS ;|: the|DT exceptions|NNS occur|VBP when|WRB (|( n|JJ mod|RB 2^24|CD )|) equals|NNS 1|CD or|CC 2|CD ,|, in|IN which|WDT case|NN the|DT pmi|NN will|MD be|VB generated|VBN after|IN n-|JJ (|( 2^24-2|JJ )|) events|NNS .|.
implication	power|NN controller|NN performance|NN monitor|NN counter|NN read|VBP values|NNS may|MD be|VB incorrect|JJ and/or|JJ pmis|NN may|MD occur|VB at|IN the|DT wrong|JJ time|NN .|.
workaround	workarounds|NNS have|VBP been|VBN identified|VBN for|IN the|DT polled|VBN and|CC pmi|JJ usage|NN models|NNS .|.
title	intel|NN qpi|NN hnid|JJ field|NN is|VBZ incorrect|JJ for|IN cmp|JJ messages|NNS from|IN prefetchhint|NN
problem	the|DT hnid|NN (|( home|NN node|RB id|JJ )|) field|NN used|VBN in|IN the|DT pmon|NN (|( performance|NN monitoring|NN )|) match/|NN mask|NN is|VBZ incorrect|JJ for|IN cmp|NN (|( complete|JJ )|) messages|NNS from|IN prefetchhint|NN .|. the|DT same|JJ incorrect|JJ hnid|NN is|VBZ logged|VBN in|IN the|DT event|NN of|IN an|DT error|NN condition|NN on|IN a|DT cmp|NN for|IN a|DT prefetchhint|NN in|IN the|DT caching|NN agent|NN .|. the|DT logging|NN of|IN the|DT rnid|NN (|( requester|JJ node|RB id|NN )|) in|IN the|DT error|NN logs|NN for|IN ndr|NN (|( non|JJ data|NNS response|NN )|) messages|VBZ is|VBZ incorrect|JJ and|CC impacts|VBZ the|DT caching|NN agent|NN system|NN bound|JJ errors|NNS .|.
implication	there|EX are|VBP three|CD implications|NNS :|: incorrect|NN hnid|NN is|VBZ filtered|VBN or|CC matched|VBN for|IN cmps|NNS using|VBG the|DT caching|NN agent|NN pmon|NN match/mask|NN .|. caching|VBG agent|JJ mca|JJ logs|NNS will|MD have|VB incorrect|JJ hnid|NN in|IN the|DT event|NN of|IN an|DT error|NN on|IN a|DT cmp|NN due|JJ to|TO a|DT prefetchhint|NN .|. the|DT mask/match|NN and|CC error|NN logs|NNS will|MD be|VB unable|JJ to|TO correctly|RB distinguish|VB cmps|NNS from|IN a|DT prefetchhint|NN versus|IN an|DT interrupt|NN .|. the|DT incorrect|JJ rnid|NN will|MD be|VB logged|VBN for|IN errors|NNS on|IN ndr|JJ messages|NNS .|.
workaround	there|EX are|VBP two|CD potential|JJ workarounds|NNS :|:
title	system|NN configuration|NN controller|NN misaligned|VBD error|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS the|DT system|NN configuration|NN controller|NN may|MD not|RB correctly|VB handle|JJ ncrd|NN (|( non-coherent|JJ read|NN )|) packets|NNS which|WDT may|MD result|VB in|IN a|DT misaligned|JJ uncorrectable|JJ error|NN ,|, machine|NN check|NN exception|NN or|CC system|NN hang|NN .|.
implication	the|DT system|NN configuration|NN controller|NN incorrectly|RB signals|VBZ an|DT uncorrectable|JJ error|NN resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	recoverable|JJ errors|NNS signaled|VBD from|IN intel|NN qpi|NN or|CC intel|NN smi|NN port|NN to|TO the|DT system|NN configuration|NN controller|NN may|MD get|VB lost|VBN if|IN the|DT ports|NNS are|VBP disabled|JJ
problem	each|DT intel|NN quick-path|NN interconnect|NN (|( intel|JJ qpi|NN )|) and|CC intel|NN scalable|JJ memory|NN interconnect|NN (|( intel|JJ smi|NN )|) physical|JJ layer|NN port|NN may|MD be|VB configured|VBN through|IN its|PRP$ pboxerrmask|NN register|NN (|( device:0x14|NN ,|, function:0x2|NN ,|, offset:0x68|NN )|) to|TO generate|VB ras|NNS (|( reliability|NN accessibility|NN serviceability|NN )|) recoverable|JJ error|NN signals|NNS in|IN any|DT of|IN the|DT four|CD situations|NNS :|: initialization|NN failure|NN ,|, width|JJ reduction|NN (|( intel|JJ qpi|NN )|) or|CC lane|VBN failover|NN (|( intel|JJ smi|NN )|) ,|, drift|JJ buffer|NN alarm|NN ,|, or|CC latency|NN buffer|VBP roll-over|NN .|. when|WRB generated|VBN ,|, the|DT error|NN signal|NN is|VBZ sent|VBN to|TO the|DT system|NN configuration|NN controller|NN where|WRB it|PRP is|VBZ processed|VBN into|IN a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) .|. under|IN specific|JJ conditions|NNS ,|, a|DT ras|NN recoverable|JJ error|NN signal|NN is|VBZ generated|VBN and|CC logged|VBN in|IN a|DT physical|JJ layer|NN port|NN ,|, but|CC the|DT interrupt|NN is|VBZ not|RB generated|VBN .|. more|RBR specifically|RB ,|, the|DT error|NN signal|NN is|VBZ lost|VBN on|IN the|DT way|NN from|IN the|DT port|NN to|TO the|DT system|NN configuration|NN controller|NN .|. the|DT problem|NN arises|VBZ when|WRB the|DT error|NN signal|JJ tries|NNS to|TO pass|VB through|IN a|DT port|NN that|WDT has|VBZ been|VBN disabled|VBN .|. each|DT physical|JJ layer|NN port|NN has|VBZ its|PRP$ own|JJ internal|JJ clock|NN generator|NN .|. when|WRB a|DT port|NN is|VBZ disabled|VBN ,|, its|PRP$ clock|NN generator|NN is|VBZ off|IN ,|, and|CC the|DT error|JJ signal|NN can|MD not|RB propagate|VB through|IN that|DT port|NN .|.
implication	if|IN any|DT physical|JJ layer|NN ports|NNS are|VBP configured|VBN to|TO signal|JJ errors|NNS of|IN the|DT ras|NNS recoverable|JJ type|NN ,|, then|RB depending|VBG on|IN the|DT pattern|NN of|IN disabled|JJ ports|NNS ,|, the|DT errors|NNS may|MD be|VB logged|VBN properly|RB in|IN the|DT physical|JJ layer|NN port|NN ,|, but|CC a|DT matching|JJ system|NN management|NN interrupt|NN may|MD not|RB occur|VB .|. fatal|JJ error|NN signals|NNS are|VBP not|RB affected|VBN ;|: they|PRP will|MD always|RB be|VB transmitted|VBN successfully|RB
workaround	do|VB not|RB disable|VB physical|JJ layer|NN ports|NNS ,|, or|CC if|IN they|PRP have|VBP been|VBN disabled|VBN then|RB reenable|VB them|PRP ,|, such|JJ that|IN ports|NNS that|WDT may|MD generate|VB ras|NNS recoverable|JJ errors|NNS have|VBP paths|NNS to|TO send|VB their|PRP$ error|NN signals|NNS to|TO the|DT system|NN configuration|NN controller|NN .|.
title	performance|NN monitor|NN events|NNS for|IN hardware|NN prefetches|NNS which|WDT miss|VBP the|DT l1|NN data|NNS cache|NN may|MD be|VB over|IN counted|JJ
problem	hardware|NN prefetches|NNS that|WDT miss|VBP the|DT l1|NN data|NNS cache|NN but|CC can|MD not|RB be|VB processed|VBN immediately|RB due|JJ to|TO resource|VB conflicts|NNS will|MD count|VB and|CC then|RB retry|NN .|. this|DT may|MD lead|VB to|TO incorrectly|RB incrementing|VBG the|DT l1d_prefetch.miss|NN (|( event|NN 4eh|CD ,|, umask|JJ 02h|CD )|) event|NN multiple|JJ times|NNS for|IN a|DT single|JJ miss|NN .|.
implication	the|DT count|NN reported|VBN by|IN the|DT l1d_prefetch.miss|JJ event|NN may|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD incorrectly|RB clear|JJ ia32_perf_global_ctrl|NN [|VBD 34:32|CD ]|NN
problem	if|IN the|DT load|NN ia32_perf_global_ctrl|JJ vm-exit|NN control|NN is|VBZ 1|CD ,|, a|DT vm|JJ exit|NN should|MD load|VB the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) from|IN the|DT ia32_perf_global_ctrl|JJ field|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ exit|NN may|MD instead|RB clear|VB bits|NNS 34:32|CD of|IN the|DT msr|NN ,|, loading|VBG only|RB bits|VBZ 31:0|CD from|IN the|DT vmcs|NN .|.
implication	all|DT fixed-function|JJ performance|NN counters|NNS will|MD be|VB disabled|VBN after|IN an|DT affected|JJ vm|NN exit|NN ,|, even|RB if|IN the|DT vm|NN exit|NN should|MD have|VB enabled|VBN them|PRP based|VBN on|IN the|DT ia32_perf_global_ctrl|JJ field|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|.
workaround	a|DT vm|NN monitor|NN that|WDT wants|VBZ the|DT fixed-function|JJ performance|NN counters|NNS to|TO be|VB enabled|VBN after|IN a|DT vm|JJ exit|NN may|MD do|VB one|CD of|IN two|CD things|NNS :|: (|( 1|CD )|) clear|VBP the|DT load|NN ia32_perf_global_ctrl|JJ vm-|JJ exit|NN control|NN ;|: or|CC (|( 2|CD )|) include|VBP an|DT entry|NN for|IN the|DT ia32_perf_global_ctrl|NN msr|NN in|IN the|DT vm-|JJ exit|NN msr-load|JJ list|NN .|.
title	direct|JJ connect|NN flash|NN rom|NN may|MD become|VB overwritten|JJ
problem	under|IN certain|JJ platform|NN conditions|NNS ,|, it|PRP is|VBZ possible|JJ for|IN the|DT dc|NN (|( direct|JJ connect|NN )|) flash|NN rom|NN contents|NNS to|TO become|VB overwritten|JJ when|WRB glitches|NNS during|IN power|NN cycling|NN on|IN the|DT flash|NN rom|NN interface|NN pins|NNS are|VBP interpreted|VBN as|IN dc|NN flash|NN rom|NN opcodes|NNS and|CC alter|VB the|DT dc|NN flash|NN rom|NN .|. this|DT erratum|NN is|VBZ only|RB possible|JJ over|IN the|DT course|NN of|IN multiple|JJ power|NN cycles|NNS due|JJ to|TO the|DT programming|NN requirements|NNS on|IN this|DT interface|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT dc|NN flash|NN rom|NN contents|NNS could|MD be|VB overwritten|VBN or|CC erased|VBN and|CC ,|, depending|VBG on|IN how|WRB the|DT dc|NN flash|NN rom|NN is|VBZ used|VBN ,|, it|PRP could|MD prevent|VB the|DT system|NN from|IN booting|VBG .|.
workaround	a|DT platform|NN update|NN and|CC bios|NNS code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	memory|NN controller|NN does|VBZ not|RB handle|VB mca|JJ overwrite|NN rules|NNS for|IN software|NN recoverable|JJ errors|NNS correctly|RB
problem	the|DT following|JJ overwrite|NN rules|NNS for|IN software|NN recoverable|JJ errors|NNS (|( mcacod|JJ form|NN :|: 000f|CD 0000|CD 1mmm|CD cccc|NN )|) are|VBP handled|VBN incorrectly|RB :|: if|IN the|DT first|JJ logged|JJ error|NN is|VBZ a|DT software|NN recoverable|JJ error|NN srao|NN (|( software|NN recoverable|JJ action|NN optional|NN )|) ,|, and|CC the|DT second|JJ logged|JJ error|NN is|VBZ a|DT corrected|JJ error|NN ,|, the|DT ia32_mci_status|NN msr|NN addrv|JJ bit|NN 58|CD and|CC mscod|VB bits|NNS [|$ 31:16|CD ]|JJ fields|NNS should|MD not|RB be|VB overwritten|VBN ,|, but|CC are|VBP overwritten|VBN .|. if|IN the|DT first|JJ logged|JJ error|NN is|VBZ a|DT software|NN recoverable|JJ error|NN srao|NN ,|, and|CC the|DT second|JJ logged|JJ error|NN is|VBZ a|DT fatal|JJ error|NN ,|, the|DT second|JJ error|NN is|VBZ expected|VBN to|TO overwrite|VB the|DT first|JJ error|NN ,|, but|CC does|VBZ not|RB overwrite|VB the|DT ia32_mci_status|NN msr|NN miscv|NN bit|NN 59.|CD if|IN the|DT first|JJ logged|JJ error|NN is|VBZ ucna|JJ (|( uncorrected|JJ no|DT action|NN )|) error|NN and|CC the|DT second|JJ logged|JJ error|NN is|VBZ a|DT software|NN recoverable|JJ srao|NN error|VBD the|DT ia32_mci_status|NN msr|NN miscv|NN bit|NN 59|CD of|IN the|DT second|JJ error|NN should|MD not|RB overwrite|VB bit|RB 59|CD of|IN the|DT first|JJ error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mci_status|NN msr|NN miscv|NN bit|NN 59|CD of|IN the|DT second|JJ error|NN overwrites|VBZ the|DT miscv|JJ bit|NN of|IN the|DT first|JJ error|NN .|. if|IN the|DT first|JJ logged|JJ error|NN is|VBZ a|DT software|NN recoverable|JJ srao|JJ error|NN with|IN and|CC the|DT second|JJ logged|JJ error|NN is|VBZ an|DT ucna|JJ error|NN the|DT ia32_mci_status|NN msr|NN addrv|JJ bit|NN 58|CD of|IN the|DT second|JJ error|NN should|MD not|RB overwrite|VB bit|RB 58|CD of|IN the|DT first|JJ error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mci_status|NN msr|NN addrv|JJ bit|NN 58|CD of|IN the|DT second|JJ error|NN overwrites|VBZ the|DT addrv|JJ bit|NN of|IN the|DT first|JJ error|NN .|.
implication	the|DT ia32_mci_status|NN msr|VBZ overwrite|JJ rules|NNS are|VBP not|RB handled|VBN correctly|RB when|WRB the|DT software|NN recoverable|JJ error|NN is|VBZ the|DT first|JJ error|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN reutphrds|NNS register|VBP only|RB records|NNS bad|JJ lanes|NNS
problem	the|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) physical|JJ layer|NN includes|VBZ the|DT reutphrds|NNS (|( device:0x14|NN ;|: function:0x0|CC ;|: offset:0x78|PRP )|) register|NN which|WDT has|VBZ a|DT bit|NN for|IN each|DT rx|NN lane|NN ,|, and|CC is|VBZ supposed|VBN to|TO indicate|VB which|WDT rx|NN lanes|NNS are|VBP in|IN use|NN and|CC which|WDT are|VBP not|RB .|. the|DT processor|NN however|RB ,|, only|RB marks|VBZ a|DT lane|NN as|IN unused|JJ if|IN the|DT lane|NN was|VBD actually|RB discovered|VBN to|TO be|VB bad|JJ .|. if|IN a|DT port|NN is|VBZ constrained|VBN to|TO run|VB at|IN something|NN less|JJR than|IN full|JJ width|NN (|( e.g|NN .|. by|IN setting|VBG the|DT reutphwci|NN (|( device|NN :|: 0x14|CD ;|: function:0x0|NN ;|: offset:0x88|CC )|) register|NN ,|, then|RB certain|JJ quadrants|NNS will|MD not|RB be|VB used|VBN ,|, but|CC the|DT reutphrds|NNS register|NN may|MD report|VB all|DT lanes|NNS to|TO be|VB in|IN use|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT reutphrds|NNS register|NN indicates|VBZ only|RB those|DT lanes|NNS that|WDT were|VBD found|VBN to|TO be|VB bad|JJ and|CC does|VBZ not|RB indicate|VB lanes|NNS that|WDT are|VBP unused|JJ .|.
workaround	information|NN about|IN the|DT unused|JJ quadrants|NNS is|VBZ available|JJ in|IN the|DT reutphlms|NN (|( device|NN :|: 0x14|CD ;|: function|NN :|: 0x0|CD ;|: offset|VBN :|: 0x8c|CD )|) register|NN .|.
title	memory|NN aliasing|NN of|IN code|NN pages|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	the|DT type|NN of|IN memory|NN aliasing|VBG contributing|VBG to|TO this|DT erratum|NN is|VBZ the|DT case|NN where|WRB two|CD different|JJ logical|JJ processors|NNS have|VBP the|DT same|JJ code|NN page|NN mapped|VBD with|IN two|CD different|JJ memory|NN types|NNS .|. specifically|RB ,|, if|IN one|CD code|NN page|NN is|VBZ mapped|VBN by|IN one|CD logical|JJ processor|NN as|IN write-back|NN and|CC by|IN another|DT as|IN uncacheable|JJ and|CC certain|JJ instruction|NN fetch|NN timing|NN conditions|NNS occur|VBP ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ behavior|NN .|.
implication	the|DT type|NN of|IN memory|NN aliasing|VBG contributing|VBG to|TO this|DT erratum|NN is|VBZ the|DT case|NN where|WRB two|CD different|JJ logical|JJ processors|NNS have|VBP the|DT same|JJ code|NN page|NN mapped|VBD with|IN two|CD different|JJ memory|NN types|NNS .|. specifically|RB ,|, if|IN one|CD code|NN page|NN is|VBZ mapped|VBN by|IN one|CD logical|JJ processor|NN as|IN write-back|NN and|CC by|IN another|DT as|IN uncacheable|JJ and|CC certain|JJ instruction|NN fetch|NN timing|NN conditions|NNS occur|VBP ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ behavior|NN .|.
workaround	code|NN pages|NNS should|MD not|RB be|VB mapped|VBN with|IN uncacheable|JJ and|CC cacheable|JJ memory|NN types|NNS at|IN the|DT same|JJ time|NN .|.
problem	performance|NN monitor|NN event|NN ept.epdpe_miss|NN (|( event|NN :|: 4fh|CD ,|, umask|NN :|: 08h|CD )|) is|VBZ used|VBN to|TO count|VB page|NN directory|NN pointer|NN table|JJ misses|NNS while|IN ept|NN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD count|VB page|NN directory|NN pointer|NN table|NN misses|VBZ regardless|RB of|IN whether|IN ept|NN is|VBZ enabled|VBN or|CC not|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, performance|NN monitor|NN event|NN ept.epdpe_miss|NN may|MD report|VB counts|NNS higher|JJR than|IN expected|VBN .|.
workaround	software|NN should|MD ensure|VB this|DT event|NN is|VBZ only|RB enabled|VBN while|IN in|IN ept|JJ mode|NN .|.
title	peci|NN command|NN get_temp|NN does|VBZ not|RB take|VB into|IN account|NN uncore|JJ temperature|NN
problem	the|DT peci|NN command|NN get_temp|NN returns|VBZ the|DT highest|JJS core|NN temperature|NN and|CC its|PRP$ reported|VBN values|NNS are|VBP used|VBN to|TO determine|VB the|DT temperature|NN of|IN the|DT processor|NN in|IN order|NN to|TO regulate|VB fan|NN speed|NN .|. in|IN some|DT instances|NNS the|DT uncore|JJ temperature|NN is|VBZ higher|JJR than|IN the|DT core|NN temperature|NN and|CC in|IN these|DT instances|NNS the|DT get_temp|NNS command|NN may|MD return|VB a|DT lower|JJR temperature|NN than|IN the|DT processor|NN is|VBZ actually|RB experiencing|VBG .|. note|NN that|IN the|DT uncore|JJ temperature|NN may|MD tend|VB to|TO be|VB higher|JJR than|IN the|DT core|NN temperature|NN only|RB under|IN very|RB unique|JJ workloads|NNS ,|, for|IN example|NN ,|, if|IN there|EX is|VBZ intensive|JJ traffic|NN directed|VBN to|TO the|DT processor|NN socket|NN when|WRB the|DT cores|NNS are|VBP in|IN a|DT deep|JJ c-state|NN .|.
implication	the|DT peci|NN command|NN get_temp|NN may|MD report|VB a|DT temperature|NN that|WDT is|VBZ lower|JJR than|IN the|DT actual|JJ temperature|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. this|DT workaround|NN adds|VBZ a|DT peci|NN get_uncore_temp|NN command|NN to|TO allow|VB software|NN to|TO read|VB the|DT uncore|JJ temperature|NN in|IN order|NN to|TO make|VB the|DT comparison|NN (|( core|NN vs.|FW uncore|RB )|) to|TO determine|VB the|DT highest|JJS temperature|NN in|IN the|DT processor|NN .|.
title	intel|NN qpi|NNS lane|NN may|MD be|VB dropped|VBN during|IN full|JJ frequency|NN deskew|JJ phase|NN of|IN training|NN
problem	a|DT random|JJ intel|NN qpi|NNS lane|NN may|MD be|VB dropped|VBN during|IN the|DT lane|NN deskew|NN phase|NN while|IN the|DT intel|NN qpi|NN bus|NN is|VBZ training|VBG at|IN full|JJ frequency|NN .|.
implication	when|WRB there|EX are|VBP multiple|JJ resets|NNS after|IN the|DT intel|NN qpi|NN bus|NN has|VBZ reached|VBN full|JJ speed|NN operation|NN there|EX is|VBZ a|DT small|JJ chance|NN that|IN a|DT lane|NN could|MD be|VB dropped|VBN during|IN the|DT deskew|JJ phase|NN of|IN training|NN .|. in|IN the|DT case|NN of|IN a|DT lane|NN being|VBG dropped|VBD this|DT will|MD be|VB detected|VBN and|CC a|DT retry|NN will|MD be|VB done|VBN until|IN the|DT link|NN is|VBZ established|VBN and|CC the|DT lane|NN is|VBZ retrained|VBN .|.
workaround	none|NN identified|VBN .|.
title	eoi|JJ transaction|NN may|MD not|RB be|VB sent|VBN if|IN software|NN enters|NNS core|VBP c6|NN during|IN an|DT interrupt|JJ service|NN routine|NN
problem	if|IN core|NN c6|NN is|VBZ entered|VBN after|IN the|DT start|NN of|IN an|DT interrupt|JJ service|NN routine|NN but|CC before|IN a|DT write|NN to|TO the|DT apic|NN eoi|NN (|( end|NN of|IN interrupt|NN )|) register|NN ,|, and|CC the|DT core|NN is|VBZ woken|VBN up|RP by|IN an|DT event|NN other|JJ than|IN a|DT fixed|JJ interrupt|NN source|NN the|DT core|NN may|MD drop|VB the|DT eoi|JJ transaction|NN the|DT next|JJ time|NN apic|NN eoi|JJ register|NN is|VBZ written|VBN and|CC further|JJ interrupts|NNS from|IN the|DT same|JJ or|CC lower|JJR priority|NN level|NN will|MD be|VB blocked|VBN .|.
implication	eoi|JJ transactions|NNS may|MD be|VB lost|VBN and|CC interrupts|NNS may|MD be|VB blocked|VBN when|WRB core|NN c6|NN is|VBZ used|VBN during|IN interrupt|JJ service|NN routines|NNS .|.
workaround	software|NN should|MD check|VB the|DT isr|NN register|NN and|CC if|IN any|DT interrupts|NNS are|VBP in|IN service|NN only|RB enter|RB c1|NN .|.
title	intel|NN qpi|NN and|CC smi|JJ links|NNS do|VBP not|RB meet|VB the|DT vtx-cm-ac-pin|JJ specification|NN and|CC may|MD cause|VB unexpected|JJ in-band|JJ resets|NNS
problem	the|DT processor|NN does|VBZ not|RB meet|VB the|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) and|CC intel|NN scalable|JJ memory|NN interconnect|NN (|( intel|JJ smi|NN )|) vtx-cm-ac-pin|NN specification|NN that|WDT is|VBZ documented|VBN in|IN the|DT intel|NN xeon|NN processor|NN 7500|CD series|NN datasheet|NN ,|, volume|NN 1.|CD the|DT datasheet|NN documents|NNS the|DT vtx-cm-ac-pin|NN to|TO be|VB -0.0375|JJ and|CC +0.0375|CD of|IN vtx-diff-pp-pin|NN for|IN the|DT intel|NN qpi|NN and|CC smi|JJ links|NNS running|VBG at|IN all|DT speeds|NNS .|. the|DT processor|NN 's|POS vtx-cm-ac-pin|NN is|VBZ between|IN the|DT range|NN of|IN -0.050|NNP and|CC +0.050|NNP of|IN vtx-diff-pp-pin|NN .|.
implication	when|WRB the|DT processor|NN is|VBZ the|DT transmitter|NN and|CC the|DT intel|NN 7500|CD chipset|NN is|VBZ the|DT receiver|NN ,|, intel|NN has|VBZ observed|VBN unexpected|JJ intel|NN qpi|NN link|VBP behavior|NN while|IN the|DT intel|NN qpi|NN link|NN is|VBZ running|VBG at|IN 6.4|CD gt/s|NN under|IN specific|JJ system-level|JJ conditions|NNS .|. the|DT behavior|NN has|VBZ been|VBN observed|VBN particularly|RB on|IN system|NN designs|NNS with|IN high|JJ attenuation|NN on|IN the|DT intel|NN qpi|JJ channel|NN .|. intel|NN qpi|JJ links|NNS may|MD observe|VB unexpected|JJ ibr|NN (|( in-band|JJ resets|NNS )|) from|IN the|DT chipset|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN quiesce|JJ events|NNS initiated|VBN while|IN power|NN events|NNS are|VBP in|IN progress|NN may|MD cause|VB system|NN hangs|NNS
problem	bios|NNS initiation|NN of|IN a|DT system|NN quiesce|JJ flow|NN via|IN the|DT quiesce_control2|NN msr|NN (|( 51h|CD )|) and|CC exit|NN of|IN a|DT system|NN quiesce|NN flow|NN quiesce_control1|NN msr|NN (|( 50h|CD )|) via|IN may|MD conflict|VB with|IN a|DT power|NN event|NN on|IN the|DT bsp|NN (|( boot|JJ strap|NN processor|NN )|) core|NN .|. due|JJ to|TO this|DT conflict|NN ,|, the|DT bsp|NN core|NN ,|, which|WDT bios|VBP code|NN runs|NNS on|IN ,|, may|MD have|VB one|CD thread|WDT take|VB the|DT power|NN event|NN and|CC the|DT other|JJ thread|NN not|RB take|VB the|DT power|NN event|NN ,|, resulting|VBG in|IN a|DT system|NN hang|NN .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB after|IN bios|NNS initiates|VBZ a|DT system|NN quiesce|JJ flow|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN to|TO fix|VB this|DT erratum|NN .|.
title	uncorrected|JJ memory|NN error|NN detected|VBN by|IN a|DT memory|NN patrol|NN scrub|NN with|IN smi|NN generated|VBN by|IN other|JJ memory|NN controllers|NNS may|MD cause|VB mce/smi|NN race|NN condition|NN
problem	bios|NNS may|MD configure|VB a|DT smi|NN to|TO be|VB signaled|VBN when|WRB the|DT patrol|NN scrub|NN engine|NN has|VBZ reached|VBN the|DT end|NN of|IN scrubbing|VBG a|DT memory|NN range|NN .|. if|IN the|DT smi|NN is|VBZ generated|VBN while|IN an|DT uncorrected|JJ error|NN is|VBZ detected|VBN by|IN another|DT memory|NN patrol|NN scrub|NN engine|NN ,|, it|PRP may|MD result|VB mce/smi|NN race|NN condition|NN which|WDT may|MD lead|VB to|TO system|NN shut|VB down|RP .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD shut|VB down|RP .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT intel|NN qpi|NN link|VBP layer|JJ retry|NN quickly|RB followed|VBN by|IN an|DT intel|NN qpi|NN physical|JJ layer|NN reset|NN may|MD cause|VB an|DT mce|NN
problem	while|IN an|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) link|NN is|VBZ processing|VBG a|DT link|NN level|NN retry|NN requested|VBN by|IN a|DT remote|JJ qpi|NN agent|NN (|( due|JJ to|TO link|VB crc|JJ errors|NNS )|) ,|, if|IN an|DT intel|NN qpi|NN phy|NN layer|NN reset|NN is|VBZ triggered|VBN and|CC aligns|NNS with|IN a|DT specific|JJ retry|NN stage|NN ,|, a|DT packet|NN may|MD get|VB dropped|VBD and|CC cause|VB time|NN out|RP error|NN with|IN mca|JJ error|NN code|NN ,|, ia32_mci_status|NN [|VBD 15:0|CD ]|NN encoded|VBD as|IN a|DT bus|NN and|CC interconnect|JJ error|NN with|IN timeout|NN [|NNP bit|NN 8|CD ]|NNP =|NNP 1|CD ,|, cache|NN hierarchy|NN error|NN ,|, or|CC internal|JJ timer|NN error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT fatal|JJ mce|NN may|MD be|VB signaled|VBN with|IN mca|JJ error|NN code|NN ,|, ia32_mci_status|NN [|VBD 15:0|CD ]|NN encoded|VBD as|IN a|DT bus|NN and|CC interconnect|JJ error|NN with|IN timeout|NN [|NNP bit|NN 8|CD ]|NNP =|NNP 1|CD ,|, cache|NN hierarchy|NN error|NN ,|, or|CC internal|JJ timer|NN error|NN .|.
workaround	none|NN identified|VBD
title	a|DT transient|NN uecc|JJ error|NN on|IN memory|NN reads|NNS on|IN systems|NNS with|IN mirrored|JJ memory|NN may|MD assert|VB mce|NN
problem	in|IN a|DT system|NN with|IN mirrored|JJ memory|NN ,|, where|WRB multiple|NN agents|NNS share|NN a|DT cache|NN line|NN with|IN multiple|JJ read|NN /|NNP write|VBP requests|NNS outstanding|JJ to|TO that|DT line|NN ,|, a|DT transient|NN uecc|NN (|( uncorrectable|JJ ecc|NN )|) error|NN on|IN the|DT mirrored|VBN master|NN may|MD be|VB improperly|RB handled|VBN resulting|NN in|IN the|DT assertion|NN of|IN the|DT mce|NN (|( machine|NN check|VB error|NN )|) .|. this|DT erratum|VBZ only|RB occurs|VBZ with|IN specific|JJ timing|VBG conflicts|NNS on|IN the|DT outstanding|JJ requests|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT processor|NN home-agent|NN may|MD mce|VB instead|RB of|IN properly|RB returning|VBG data|NNS from|IN the|DT mirror|NN slave|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	perfmon|NN overflow|IN status|NN can|MD not|RB be|VB cleared|VBN after|IN certain|JJ conditions|NNS have|VBP occurred|VBN
problem	under|IN very|RB specific|JJ timing|NN conditions|NNS ,|, if|IN software|NN tries|NNS to|TO disable|VB a|DT perfmon|NN counter|NN through|IN msr|NN ia32_perf_global_ctrl|NN (|( 0x38f|CD )|) or|CC through|IN the|DT per-counter|JJ event-|JJ select|NN (|( e.g|JJ .|. msr|VB 0x186|CD )|) and|CC the|DT counter|NN reached|VBD its|PRP$ overflow|JJ state|NN very|RB close|RB to|TO that|DT time|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT overflow|JJ status|NN indication|NN in|IN msr|NN ia32_perf_global_stat|NN (|( 0x38e|CD )|) may|MD be|VB left|VBN set|VBN with|IN no|DT way|NN for|IN software|NN to|TO clear|VB it|PRP .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD be|VB unable|JJ to|TO clear|VB the|DT perfmon|NN counter|NN overflow|IN status|NN indication|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN clearing|VBG the|DT perfmon|NN counter|NN value|NN prior|RB to|TO disabling|VBG it|PRP and|CC then|RB clearing|VBG the|DT overflow|JJ status|NN indication|NN bit|NN .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN another|DT logical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( for|IN example|NN ,|, by|IN accessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|VBN paging-structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|VBZ a|DT store|NN to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	intel|NN qpi|NN and|CC intel|NN smi|NN drift|NN buffer|NN alarms|NNS may|MD be|VB observed|VBN on|IN the|DT processor|NN
problem	false|JJ drift|NN buffer|NN alarms|NNS may|MD be|VB observed|VBN in|IN the|DT pr|NN {|( 0-3|JJ }|) _cr_p_pcsr_reutphpls|NNP (|( device|NN 14h,15h,16h,17h|CD ;|: function|NN 0|CD ;|: offset|VB 90h|CD )|) and|CC pz|JJ {|( 0-|JJ 1|CD }|) _cr_p_pcsr_reutphpls|NNP (|( device|NN 18h|CD ,|, 19h|CD ;|: function|NN 0|CD ;|: offset|VB 90h|CD )|) registers|NNS of|IN the|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) and|CC intel|NN scalable|JJ memory|NN interconnect|NN (|( intel|JJ smi|NN )|) of|IN the|DT processor|NN ,|, without|IN crcs|NNS logged|VBN on|IN the|DT port/link|NN .|.
implication	unexpected|JJ intel|NN qpi|NN and|CC intel|NN smi|NN drift|NN buffer|NN alarms|NNS flagged|VBN by|IN the|DT processor|NN .|.
workaround	drift|NN buffer|NN alarms|NNS should|MD be|VB ignored|VBN .|. pr|VB {|( 0-|NN
title	l1|NN data|NNS cache|NN errors|NNS may|MD be|VB logged|VBN with|IN level|NN set|VBN to|TO 1|CD instead|RB of|IN 0|CD
problem	when|WRB an|DT l1|NN data|NNS cache|NN error|NN is|VBZ logged|VBN in|IN ia32_mci_status|NN [|$ 15:0|CD ]|NNP ,|, which|WDT is|VBZ the|DT mca|JJ error|NN code|NN field|NN ,|, with|IN a|DT cache|NN error|NN type|NN of|IN the|DT format|NN 0000|CD 0001|CD rrrr|NN ttll|NN ,|, the|DT ll|JJ field|NN may|MD be|VB incorrectly|RB encoded|VBN as|IN 01b|CD instead|RB of|IN 00b|CD .|.
implication	an|DT error|NN in|IN the|DT l1|NN data|NNS cache|NN may|MD report|VB the|DT same|JJ ll|JJ value|NN as|IN the|DT l2|NN cache|NN .|. software|NN should|MD not|RB assume|VB that|IN an|DT ll|JJ value|NN of|IN 01b|CD is|VBZ the|DT l2|JJ cache|NN .|.
workaround	none|NN identified|VBN .|.
title	stack|NN pushes|NNS may|MD not|RB occur|VB properly|RB for|IN events|NNS delivered|VBN immediately|RB after|IN vm|JJ entry|NN to|TO 16-bit|CD software|NN
problem	the|DT stack|NN pushes|VBZ for|IN an|DT event|NN delivered|VBN after|IN vm|NN entry|NN and|CC before|IN execution|NN of|IN an|DT instruction|NN in|IN vmx|JJ nonroot|JJ operation|NN may|MD not|RB occur|VB properly|RB .|. the|DT erratum|NN applies|VBZ only|RB if|IN the|DT vm|NN entry|NN establishes|VBZ ia32_efer.lma|JJ =|$ 0|CD and|CC cs.d|VB =|JJ 0|CD and|CC only|RB if|IN the|DT event|NN handler|NN is|VBZ also|RB invoked|VBN with|IN cs.d|NN =|$ 0|CD .|.
implication	this|DT erratum|NN affects|VBZ events|NNS that|WDT are|VBP pending|VBG upon|IN completion|NN of|IN vm|JJ entry|NN and|CC that|DT do|VBP not|RB cause|VB vm|JJ exits|NNS .|. examples|NNS include|VBP debug|JJ exceptions|NNS ,|, interrupts|NNS ,|, and|CC general-|JJ protection|NN faults|NNS generated|VBD in|IN virtual-8086|JJ mode|NN by|IN the|DT modes|NNS virtual|JJ interrupt|JJ mechanism|NN .|. the|DT erratum|NN applies|VBZ only|RB if|IN the|DT vm|NN entry|NN is|VBZ not|RB to|TO ia-32e|JJ mode|NN and|CC is|VBZ to|TO 16-bit|JJ operation|NN ,|, and|CC only|RB if|IN the|DT relevant|JJ handler|NN uses|VBZ 16-bit|JJ operation|NN .|. the|DT incorrect|JJ stack|NN pushes|NNS resulting|VBG from|IN the|DT erratum|NN may|MD cause|VB incorrect|JJ guest|JJS operation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN entries|NNS that|WDT return|VBP from|IN smm|NN using|VBG vmlaunch|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN
problem	successful|JJ vm|NN entries|NNS using|VBG the|DT vmlaunch|JJ instruction|NN should|MD set|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN to|TO launched|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ entry|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT current|JJ vmcs|NN if|IN the|DT vm|NN entry|NN is|VBZ returning|VBG from|IN smm|NN .|.
implication	subsequent|JJ vm|NN entries|NNS using|VBG the|DT vmresume|JJ instruction|NN with|IN this|DT vmcs|NN will|MD fail|VB .|. rflags.zf|NN is|VBZ set|VBN to|TO 1|CD and|CC the|DT value|NN 5|CD (|( indicating|VBG vmresume|NN with|IN non-launched|JJ vmcs|NN )|) is|VBZ stored|VBN in|IN the|DT vm-instruction|JJ error|NN field|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN dual|JJ monitor|NN treatment|NN of|IN smi|NN and|CC smm|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	vm|NNS entry|NN may|MD clear|VB bytes|NNS 81h-83h|JJ on|IN virtual-apic|JJ page|NN when|WRB use|NN tpr|NN shadow|NN is|VBZ 0|CD
problem	vm|NNS entry|NN should|MD not|RB clear|JJ bytes|NNS 81h-83h|RB on|IN the|DT virtual-apic|JJ page|NN if|IN the|DT use|NN tpr|JJ shadow|JJ vm-execution|NN control|NN is|VBZ 0.|CD due|JJ to|TO this|DT erratum|NN ,|, vm|JJ entry|NN will|MD do|VB so|RB if|IN the|DT virtualize|NN x2apic|NNP mode|VBD vm-execution|NN control|NN is|VBZ 1|CD .|.
implication	vm|JJ entries|NNS with|IN the|DT 0-setting|NN of|IN the|DT use|NN tpr|JJ shadow|JJ vm-execution|NN control|NN and|CC the|DT setting|NN of|IN the|DT virtualize|NN x2apic|NNP mode|VBD vm-execution|NN control|NN cause|NN any|DT nonzero|JJ data|NNS at|IN bytes|NNS 81h-83h|CD on|IN the|DT virtual-apic|JJ page|NN to|TO be|VB lost|VBN .|. note|NN that|IN this|DT combination|NN of|IN settings|NNS is|VBZ not|RB allowed|VBN ;|: any|DT such|JJ vm|JJ entry|NN will|MD fail|VB after|IN clearing|VBG these|DT bytes|NNS .|.
workaround	software|NN should|MD always|RB set|VB the|DT use|NN tpr|JJ shadow|JJ vm-execution|NN control|NN to|TO 1|CD whenever|WRB it|PRP sets|VBZ that|IN virtualize|NN x2apic|NNP mode|VBD vm-execution|NN control|NN to|TO 1|CD .|.
title	system|NN hangs|VBZ possible|JJ due|JJ to|TO ecc|VB correctable|JJ errors|NNS with|IN ept|NN and|CC dcu|NN 16kb|CD mode|NN enabled|VBD
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ conditions|NNS ,|, a|DT system|NN hang|NN may|MD occur|VB in|IN the|DT presence|NN of|IN l2|JJ ecc|NN correctable|JJ errors|NNS that|WDT set|VBP bit|NN [|JJ 54:53|CD ]|JJ =|NN 0x2|CD in|IN ia32_mci_status|NN for|IN a|DT system|NN with|IN ept|NN (|( extended|JJ page|NN tables|NNS )|) and|CC dcu|NN (|( data|NNS cache|NN unit|NN )|) 16|CD kb|NN mode|NN (|( which|WDT is|VBZ a|DT 16|CD kb|NN ,|, 4-way|JJ ,|, ecc-enabled|JJ mode|NN )|) enabled|VBD .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT system|NN hang|NN .|.
workaround	do|VB not|RB enable|VB dcu|NN 16kb|CD mode|NN in|IN a|DT system|NN that|WDT uses|VBZ ept|NN .|.
title	concurrent|NN updates|VBZ to|TO a|DT segment|NN descriptor|NN may|MD be|VB lost|VBN
problem	if|IN a|DT logical|JJ processor|NN attempts|NNS to|TO set|VB the|DT accessed|JJ bit|NN in|IN a|DT code|NN or|CC data|NNS segment|NN descriptor|NN while|IN another|DT logical|JJ processor|NN is|VBZ modifying|VBG the|DT same|JJ descriptor|NN ,|, both|DT modifications|NNS of|IN the|DT descriptor|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, updates|VBZ to|TO segment|NN descriptors|NNS may|MD not|RB be|VB preserved|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	none|NN identified|VBN .|.
title	invlpg|NN following|VBG invept|NN or|CC invvpid|NN may|MD fail|VB to|TO flush|VB all|DT translations|NNS for|IN a|DT large|JJ page|NN
problem	this|DT erratum|NN applies|VBZ if|IN the|DT address|NN of|IN the|DT memory|NN operand|NN of|IN an|DT invept|NN or|CC invvpid|JJ instruction|NN resides|NNS on|IN a|DT page|NN larger|JJR than|IN 4kbytes|CD and|CC either|DT (|( 1|CD )|) that|WDT page|NN includes|VBZ the|DT low|JJ 1|CD mbytes|NNS of|IN physical|JJ memory|NN ;|: or|CC (|( 2|CD )|) the|DT physical|JJ address|NN of|IN the|DT memory|NN operand|NN matches|VBZ an|DT mtrr|NN that|WDT covers|VBZ less|JJR than|IN 4|CD mbytes|NNS .|. a|DT subsequent|JJ execution|NN of|IN invlpg|NN that|WDT targets|VBZ the|DT large|JJ page|NN and|CC that|DT occurs|VBZ before|IN the|DT next|JJ vm-entry|NN instruction|NN may|MD fail|VB to|TO flush|VB all|DT tlb|JJ entries|NNS for|IN the|DT page|NN .|. such|JJ entries|NNS may|MD persist|VB in|IN the|DT tlb|NN until|IN the|DT next|JJ vm-entry|NN instruction|NN .|.
implication	accesses|NNS to|TO the|DT large|JJ page|NN between|IN invlpg|NN and|CC the|DT next|JJ vm-entry|NN instruction|NN may|MD incorrectly|RB use|VB translations|NNS that|WDT are|VBP inconsistent|JJ with|IN the|DT in-memory|JJ page|NN tables|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT 2|CD mb|NN page|NN split|NN lock|NN accesses|NNS combined|VBN with|IN complex|JJ internal|JJ events|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	a|DT 2|CD mb|NN page|NN split|NN lock|NN (|( a|DT locked|VBN access|NN that|WDT spans|VBZ two|CD 2|CD mb|NNS large|JJ pages|NNS )|) coincident|NN with|IN additional|JJ requests|NNS that|WDT have|VBP particular|JJ address|NN relationships|NNS in|IN combination|NN with|IN a|DT timing|NN sensitive|JJ sequence|NN of|IN complex|JJ internal|JJ conditions|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	changes|NNS to|TO reserved|VB bits|NNS of|IN some|DT nonarchitectural|JJ msrs|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN normal|JJ circumstances|NNS ,|, an|DT operation|NN fails|VBZ if|IN it|PRP attempts|VBZ to|TO modify|VB a|DT reserved|JJ bit|NN of|IN a|DT model-specific|JJ register|NN (|( msr|NN )|) .|. due|JJ to|TO this|DT erratum|NN and|CC for|IN some|DT nonarchitectural|JJ msrs|NN ,|, such|PDT an|DT attempt|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	unpredictable|JJ system|NN behavior|NN may|MD occur|VB if|IN software|NN attempts|NNS to|TO modify|VB reserved|JJ bits|NNS of|IN some|DT nonarchitectural|JJ msrs|NN .|. (|( note|NN that|IN documentation|NN of|IN the|DT wrmsr|JJ instruction|NN states|NNS that|WDT undefined|VBD or|CC reserved|VBD bits|NNS in|IN an|DT msr|NN should|MD be|VB set|VBN to|TO values|NNS previously|RB read|VBP .|. )|)
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smrams|JJ location|NN 7fa4h|CD is|VBZ set|VBN to|TO 1|CD by|IN the|DT processor|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|:
implication	a|DT non-i/o|JJ instruction|NN an|DT event|NN where|WRB an|DT i/o|JJ read|NN sets|VBZ the|DT io_smi|JJ bit|NN but|CC another|DT interrupt|NN is|VBZ taken|VBN before|IN the|DT recognition|NN of|IN the|DT smi|JJ event|NN a|DT rep|NN ins|VBZ instruction|VBP an|DT i/o|NN read|NN that|WDT redirects|VBZ to|TO mwait|VB
workaround	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication.the|NN smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	l1|NN cache|NN uncorrected|JJ errors|NNS may|MD be|VB recorded|VBN as|IN correctable|JJ in|IN 16k|CD mode|NN
problem	when|WRB the|DT l1|NN cache|NN is|VBZ operating|VBG in|IN 16k|CD redundant|JJ parity|NN mode|NN and|CC a|DT parity|NN error|NN occurs|VBZ on|IN both|DT halves|NNS of|IN the|DT duplicated|JJ cache|NN on|IN the|DT same|JJ cacheline|NN ,|, an|DT uncorrectable|JJ error|NN should|MD be|VB logged|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT uncorrectable|JJ error|NN will|MD be|VB recorded|VBN as|IN correctable|JJ ,|, however|RB a|DT machine|NN check|NN exception|NN will|MD be|VB appropriately|RB taken|VBN in|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mci_status.uc|JJ bit|NN will|MD incorrectly|RB contain|VB a|DT value|NN of|IN 0|CD indicating|VBG a|DT correctable|JJ error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG an|DT illegal|JJ vector|NN to|TO the|DT ia32_x2apic_self_ipi|NN msr|NN will|MD hang|VB the|DT processor|NN
problem	writing|VBG an|DT illegal|JJ vector|NN (|( 0|CD to|TO 15|CD )|) to|TO the|DT ia32_x2apic_self_ipi|NN msr|NN while|IN the|DT local|JJ apic|NN is|VBZ in|IN x2apic|NNP mode|NN will|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|.
workaround	software|NN should|MD not|RB write|VB an|DT illegal|JJ vector|NN to|TO the|DT ia32_x2apic_self_ipi|NN msr|NN while|IN the|DT local|JJ apic|NN is|VBZ in|IN x2apic|JJ mode|NN .|. virtual-machine|JJ monitors|NNS should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_x2apic_self_ipi|NN msr|NN .|.
title	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, when|WRB using|VBG freeze|NN perfmon|NN on|IN pmi|JJ feature|NN (|( bit|NN 12|CD in|IN ia32_debugctl.freeze_perfmon_on_pmi|NN ,|, msr|RB 1d9h|CD )|) ,|, if|IN two|CD or|CC more|JJR perfmon|JJ fixed|VBN counters|NNS overflow|VBP very|RB closely|RB to|TO each|DT other|JJ ,|, the|DT overflow|NN may|MD be|VB mishandled|VBN for|IN some|DT of|IN them|PRP .|. this|DT means|VBZ that|IN the|DT counters|NNS overflow|VBP status|NN bit|NN (|( in|IN msr_perf_global_status|NN ,|, msr|RB 38eh|CD )|) may|MD not|RB be|VB updated|VBN properly|RB ;|: additionally|RB ,|, pmi|JJ interrupt|NN may|MD be|VB missed|VBN if|IN software|NN programs|NNS a|DT counter|NN in|IN sampling-mode|NN (|( pmi|JJ bit|NN is|VBZ set|VBN on|IN counter|NN configuration|NN )|) .|.
implication	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN when|WRB freeze|NN perfmon|NN on|IN pmi|NN is|VBZ used|VBN .|.
workaround	software|NN can|MD avoid|VB this|DT by|IN doing|VBG the|DT following|NN :|:
problem	if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|NN ,|, vm-execution|NN controls|NNS set|VBD to|TO 1|CD ,|, and|CC if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN after|IN vm|JJ entry|NN ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB immediately|RB after|IN vm|JJ entry|NN unless|IN the|DT vm|NN entry|NN put|VBD the|DT logical|JJ processor|NN in|IN the|DT wait-for|JJ sipi|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS do|VBP not|RB occur|VB if|IN the|DT vm|NN entry|NN put|VBD the|DT processor|NN in|IN the|DT shutdown|JJ state|NN .|.
implication	a|DT vmm|NN may|MD fail|VB to|TO deliver|VB a|DT virtual|JJ nmi|NN to|TO a|DT virtual|JJ machine|NN in|IN the|DT shutdown|JJ state|NN .|.
workaround	before|IN performing|VBG a|DT vm|JJ entry|NN to|TO the|DT shutdown|JJ state|NN ,|, software|NN should|MD check|VB whether|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|VBG vm-execution|NN controls|NNS are|VBP both|DT 1.|CD if|IN they|PRP are|VBP ,|, software|NN should|MD clear|VB nmi-window|JJ exiting|NN and|CC inject|VB an|DT nmi|NN as|IN part|NN of|IN vm|JJ entry|NN .|.
title	execution|NN of|IN invvpid|JJ outside|IN 64-bit|JJ mode|NN can|MD not|RB invalidate|VB translations|NNS for|IN 64-bit|JJ linear|JJ addresses|NNS
problem	executions|NNS of|IN the|DT invvpid|JJ instruction|NN outside|IN 64-bit|JJ mode|NN with|IN the|DT invvpid|JJ type|NN individual-address|JJ invalidation|NN ignore|NN bits|VBZ 63:32|CD of|IN the|DT linear|JJ address|NN in|IN the|DT invvpid|JJ descriptor|NN and|CC invalidate|JJ translations|NNS for|IN bits|NNS 31:0|CD of|IN the|DT linear|JJ address|NN .|.
implication	the|DT invvpid|JJ instruction|NN may|MD fail|VB to|TO invalidate|VB translations|NNS for|IN linear|JJ addresses|NNS that|WDT set|VBP bits|NNS in|IN the|DT range|NN 63:32.|CD because|IN this|DT erratum|NN applies|VBZ only|RB to|TO executions|NNS outside|IN 64-bit|JJ mode|NN ,|, it|PRP applies|VBZ only|RB to|TO attempts|NNS by|IN a|DT 32-bit|JJ virtual-machine|JJ monitor|NN (|( vmm|NN )|) to|TO invalidate|VB translations|NNS for|IN a|DT 64-bit|JJ guest|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT combination|NN of|IN data|NNS accesses|NNS that|WDT are|VBP split|VBN across|IN cacheline|JJ boundaries|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN
problem	under|IN certain|JJ complex|JJ micro-architectural|JJ conditions|NNS ,|, closely|RB spaced|VBN data|NN accesses|NNS that|WDT are|VBP split|VBN across|IN cacheline|JJ boundaries|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT general|JJ purpose|NN operating|VBG systems|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT load|NN may|MD appear|VB to|TO be|VB ordered|VBN before|IN an|DT earlier|JJR locked|JJ instruction|NN
problem	under|IN certain|JJ timing|JJ conditions|NNS involving|VBG multiple|JJ cores|NNS ,|, a|DT cacheable|JJ load|NN may|MD appear|VB to|TO be|VB ordered|VBN before|IN an|DT earlier|JJR cacheable|JJ locked|VBN instruction|NN that|WDT accesses|VBZ a|DT different|JJ location|NN .|.
implication	locked|VBN instructions|NNS and|CC subsequent|JJ loads|NNS may|MD not|RB occur|VB in|IN the|DT expected|JJ order|NN when|WRB run|NN on|IN multiple|JJ cores|NNS .|. in|IN some|DT circumstances|NNS this|DT could|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT machine|NN check|NN occurring|VBG during|IN vm|JJ entry|NN may|MD cause|VB unpredictable|JJ behavior|NN
problem	a|DT machine|NN check|NN occurring|VBG during|IN vm|JJ entry|NN may|MD cause|VB the|DT vm|NN entry|NN to|TO fail|VB .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ entry|NN failure|NN may|MD be|VB followed|VBN by|IN unpredictable|JJ behavior|NN ,|, including|VBG a|DT processor|NN hang|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	mci_addr|NN may|MD be|VB incorrect|JJ for|IN cache|NN parity|NN errors|NNS
problem	in|IN cases|NNS when|WRB a|DT wbinvd|NN instruction|NN evicts|VBZ a|DT line|NN containing|VBG an|DT address|NN or|CC data|NN parity|NN error|NN (|( mcacod|NN of|IN 0x124|CD ,|, and|CC mscod|NN of|IN 0x10|CD )|) ,|, the|DT address|NN of|IN this|DT error|NN should|MD be|VB logged|VBN in|IN the|DT mci_addr|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT logged|JJ address|NN may|MD be|VB incorrect|JJ ,|, even|RB though|IN mci_status.addrv|NN (|( bit|IN 63|CD )|) is|VBZ set|VBN .|.
implication	the|DT address|NN reported|VBD in|IN mci_addr|NN may|MD not|RB be|VB correct|JJ for|IN cases|NNS of|IN a|DT parity|NN error|NN found|VBD during|IN wbinvd|JJ execution|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4-gb|JJ boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4-gb|JJ address|NN boundary|NN .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hypervisor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	performance|NN monitor|NN counter|NN mem_inst_retired.stores|NNS may|MD count|VB higher|JJR than|IN expected|VBN
problem	performance|NN monitoring|NN counter|NN mem_inst_retired.stores|NNS (|( event|NN :|: 0bh|CD ,|, umask|NN :|: 02h|CD )|) is|VBZ used|VBN to|TO track|VB retired|JJ instructions|NNS which|WDT contain|VBP a|DT store|NN operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS including|VBG wrmsr|NN and|CC mfence|NN .|.
implication	performance|NN monitoring|NN counter|NN mem_inst_retired.stores|NNS may|MD report|VB counts|NNS higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS .|.
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smrams|JJ location|NN 7fa4h|CD is|VBZ set|VBN to|TO 1|CD by|IN the|DT cpu|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|: a|DT non-i/o|JJ instruction|NN smi|NN is|VBZ pending|VBG while|IN a|DT lower|JJR priority|NN event|NN interrupts|VBZ a|DT rep|JJ i/o|NN read|NN
implication	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication|NN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD
title	performance|NN monitor|NN sse|NN retired|VBD instructions|NNS may|MD return|VB incorrect|NN values|NNS
problem	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD (|( event|NN :|: c7h|NN )|) is|VBZ used|VBN to|TO track|VB retired|JJ sse|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS resulting|VBG in|IN higher|JJR than|IN expected|VBN values|NNS .|.
implication	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	iret|JJ under|IN certain|JJ conditions|NNS may|MD cause|VB an|DT unexpected|JJ alignment|NN check|NN exception|NN
problem	in|IN ia-32e|JJ mode|NN ,|, it|PRP is|VBZ possible|JJ to|TO get|VB an|DT alignment|JJ check|NN exception|NN (|( #|# ac|NN )|) on|IN the|DT iret|JJ instruction|NN even|RB though|IN alignment|JJ checks|NNS were|VBD disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT can|MD only|RB occur|VB if|IN the|DT iret|JJ instruction|NN is|VBZ returning|VBG from|IN cpl3|NN code|NN to|TO cpl3|VB code|NN .|. irets|NNS from|IN cpl0/1/2|NN are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD occur|VB if|IN the|DT eflags|FW value|NN on|IN the|DT stack|NN has|VBZ the|DT ac|JJ flag|NN set|VBN ,|, and|CC the|DT interrupt|JJ handler|NN 's|POS stack|NN is|VBZ misaligned|VBN .|. in|IN ia-32e|JJ mode|NN ,|, rsp|NN is|VBZ aligned|VBN to|TO a|DT 16-byte|JJ boundary|NN before|IN pushing|VBG the|DT stack|NN frame|NN .|.
implication	in|IN ia-32e|JJ mode|NN ,|, under|IN the|DT conditions|NNS given|VBN above|RB ,|, an|DT iret|NN can|MD get|VB a|DT #|# ac|RB even|RB if|IN alignment|JJ checks|NNS are|VBP disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT erratum|NN can|MD only|RB be|VB observed|VBN with|IN a|DT software|NN generated|VBN stack|NN frame|NN .|.
workaround	software|NN should|MD not|RB generate|VB misaligned|VBN stack|NN frames|NNS for|IN use|NN with|IN iret|NN .|.
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mmx|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmx|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, a|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( e.g|JJ .|. page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN or|CC xsave/xrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT fxsave|NN or|CC xsave|VB image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN or|CC xrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64kb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4gb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN or|CC xsave/xrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN for|IN non-enabled|JJ breakpoints|NNS may|MD be|VB incorrectly|RB set|VBN
problem	some|DT of|IN the|DT b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS when|WRB the|DT following|JJ sequence|NN happens|NNS :|: mov|NN or|CC pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN ;|: next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN another|DT instruction|NN after|IN the|DT fp|JJ instruction|NN completes|VBZ successfully|RB a|DT breakpoint|NN occurs|VBZ due|JJ to|TO either|DT a|DT data|NNS breakpoint|NN on|IN the|DT preceding|VBG instruction|NN or|CC a|DT code|NN breakpoint|NN on|IN the|DT next|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN a|DT non-enabled|JJ breakpoint|NN triggered|VBN on|IN step|NN 1|CD or|CC step|VB 2|CD may|MD be|VB reported|VBN in|IN b0-b3|NN after|IN the|DT breakpoint|NN occurs|VBZ in|IN step|NN 4|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, b0-b3|JJ bits|NNS in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS .|.
workaround	software|NN should|MD not|RB execute|VB a|DT floating|JJ point|NN instruction|NN directly|RB after|IN a|DT mov|NN ss|NN or|CC pop|NN ss|JJ instruction|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NN exception|NN flags|VBZ dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ for|IN disabled|JJ breakpoints|NNS
problem	when|WRB a|DT debug|NN exception|NN is|VBZ signaled|VBN on|IN a|DT load|NN that|WDT crosses|VBZ cache|NN lines|NNS with|IN data|NNS forwarded|VBN from|IN a|DT store|NN and|CC whose|WP$ corresponding|VBG breakpoint|NN enable|JJ flags|NNS are|VBP disabled|JJ (|( dr7.g0-g3|JJ and|CC dr7.l0-l3|JJ )|) ,|, the|DT dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ .|.
implication	the|DT debug|JJ exception|NN dr6.b0-b3|NN flags|NNS may|MD be|VB incorrect|JJ for|IN the|DT load|NN if|IN the|DT corresponding|JJ breakpoint|NN enable|JJ flag|NN in|IN dr7|NN is|VBZ disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN not|RB updated|VBN when|WRB in|IN probe|NN mode|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflows|VBZ of|IN the|DT counter|NN can|MD result|VB in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT overflow|JJ occurs|NN during|IN probe|NN mode|NN ,|, it|PRP may|MD be|VB ignored|VBN and|CC a|DT new|JJ pebs|NN record|NN may|MD not|RB be|VB added|VBN to|TO the|DT pebs|NN buffer|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pebs|NNS buffer|VBP may|MD not|RB be|VB updated|VBN by|IN overflows|NNS that|WDT occur|VBP during|IN probe|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	faulting|VBG mmx|JJ instruction|NN may|MD incorrectly|RB update|VB x87|NNP fpu|JJ tag|NN word|NN
problem	under|IN a|DT specific|JJ set|NN of|IN conditions|NNS ,|, mmx|NN stores|NNS (|( movd|NN ,|, movq|NN ,|, movntq|NN ,|, maskmovq|NN )|) which|WDT cause|VBP memory|NN access|NN faults|NNS (|( #|# gp|NN ,|, #|# ss|NN ,|, #|# pf|NN ,|, or|CC #|# ac|NN )|) ,|, may|MD incorrectly|RB update|VB the|DT x87|NNP fpu|NN tag|NN word|NN register|NN .|. this|DT erratum|NN will|MD occur|VB when|WRB the|DT following|JJ additional|JJ conditions|NNS are|VBP also|RB met|VBN .|. the|DT mmx|NN store|NN instruction|NN must|MD be|VB the|DT first|JJ mmx|NN instruction|NN to|TO operate|VB on|IN x87|NN fpu|NN state|NN (|( i.e|NN .|. the|DT x87|JJ fp|NN tag|NN word|NN is|VBZ not|RB already|RB set|VBN to|TO 0x0000|CD )|) .|. for|IN movd|NN ,|, movq|NN ,|, movntq|NN stores|NNS ,|, the|DT instruction|NN must|MD use|VB an|DT addressing|NN mode|NN that|WDT uses|VBZ an|DT index|NN register|NN (|( this|DT condition|NN does|VBZ not|RB apply|VB to|TO maskmovq|VB )|) .|.
implication	if|IN the|DT erratum|NN conditions|NNS are|VBP met|VBN ,|, the|DT x87|NNP fpu|NN tag|NN word|NN register|NN may|MD be|VB incorrectly|RB set|VBN to|TO a|DT 0x0000|CD value|NN when|WRB it|PRP should|MD not|RB have|VB been|VBN modified|VBN .|.
workaround	none|NN identified|VBN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	lbr|NN ,|, btm|NN or|CC bts|NNS records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN information|NN after|IN an|DT eist/t-state/s-state/c1e|JJ transition|NN or|CC adaptive|JJ thermal|NN throttling|NN
problem	the|DT from|IN address|NN associated|VBN with|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) may|MD be|VB incorrect|JJ for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN :|: eist|NN (|( enhanced|JJ intel|NN speedstep|NN technology|NN )|) t-state|NN (|( thermal|JJ monitor|NN states|NNS )|) s1-state|NN (|( acpi|JJ package|NN sleep|JJ state|NN )|) c1e|NN (|( enhanced|JJ c1|NN low|JJ power|NN state|NN )|) adaptive|NN thermal|JJ throttling|NN
implication	when|WRB the|DT lbrs|NN ,|, btm|NN or|CC bts|NNS are|VBP enabled|VBN ,|, some|DT records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN addresses|NNS for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN eist|NN ,|, t-states|NNS ,|, s-states|NNS ,|, c1e|NN ,|, or|CC adaptive|JJ thermal|JJ throttling|NN .|.
workaround	none|NN identified|VBN .|.
title	fault|NN not|RB reported|VBD when|WRB setting|VBG reserved|VBD bits|NNS of|IN intel|NN vt-d|JJ queued|JJ invalidation|NN descriptors|NNS
problem	reserved|VBN bits|NNS in|IN the|DT queued|JJ invalidation|NN descriptors|NNS of|IN intel|NN vt-d|NN (|( virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) are|VBP expected|VBN to|TO be|VB zero|CD ,|, meaning|VBG that|IN software|NN must|MD program|NN them|PRP as|IN zero|NN while|IN the|DT processor|NN checks|NNS if|IN they|PRP are|VBP not|RB zero|CD .|. upon|IN detection|NN of|IN a|DT non-zero|JJ bit|NN in|IN a|DT reserved|JJ field|NN an|DT intel|JJ vt-d|JJ fault|NN should|MD be|VB recorded|VBN .|. due|JJ to|TO this|DT erratum|NN the|DT processor|NN does|VBZ not|RB check|VB reserved|JJ bit|NN values|NNS for|IN queued|JJ invalidation|NN descriptors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, faults|NNS will|MD not|RB be|VB reported|VBN when|WRB writing|VBG to|TO reserved|VB bits|NNS of|IN intel|NN vt-d|JJ queued|JJ invalidation|NN descriptors|NNS .|.
workaround	none|NN identified|VBN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 4-gbyte|JJ boundary|NN in|IN code|NN that|IN uses|VBZ 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-|JJ bit|NN fp|JJ access|NN (|( load|NN or|CC store|NN )|) uses|VBZ a|DT 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN and|CC the|DT memory|NN access|NN wraps|VBZ a|DT 4-gbyte|JJ boundary|NN and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-bit|JJ fp|NN load|NN around|IN a|DT 4-gbyte|JJ boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN a|DT 64-bit|JJ operating|NN system|NN which|WDT may|MD run|VB code|NN accessing|VBG 32-bit|JJ addresses|NNS ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 4-gbyte|JJ boundary|NN .|.
title	vmread/vmwrite|JJ instruction|NN may|MD not|RB fail|VB when|WRB accessing|VBG an|DT unsupported|JJ field|NN in|IN vmcs|NN
problem	the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 2b|CD states|NNS that|IN execution|NN of|IN vmread|NN or|CC vmwrite|NN should|MD fail|VB if|IN the|DT value|NN of|IN the|DT instructions|NNS register|VBP source|NN operand|NN corresponds|VBZ to|TO an|DT unsupported|JJ field|NN in|IN the|DT vmcs|NN (|( virtual|JJ machine|NN control|NN structure|NN )|) .|. the|DT correct|JJ operation|NN is|VBZ that|IN the|DT logical|JJ processor|NN will|MD set|VB the|DT zf|NN (|( zero|CD flag|NN )|) ,|, write|JJ 0ch|CD into|IN the|DT vm-instruction|JJ error|NN field|NN and|CC for|IN vmread|NN leave|VBP the|DT instructions|NNS destination|NN operand|NN unmodified|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN may|MD instead|RB clear|VB the|DT zf|NN ,|, leave|VBP the|DT vm-instruction|NN error|NN field|NN unmodified|JJ and|CC for|IN vmread|JJ modify|VB the|DT contents|NNS of|IN its|PRP$ destination|NN operand|NN .|.
implication	accessing|VBG an|DT unsupported|JJ field|NN in|IN vmcs|NN will|MD fail|VB to|TO properly|VB report|NN an|DT error|NN .|. in|IN addition|NN ,|, vmread|NN from|IN an|DT unsupported|JJ vmcs|NN field|NN may|MD unexpectedly|RB change|VB its|PRP$ destination|NN operand|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB accessing|VBG unsupported|JJ fields|NNS in|IN a|DT vmcs|NN .|.
title	spurious|JJ interrupts|NNS may|MD be|VB generated|VBN from|IN the|DT intel|NN vt-d|JJ remap|NN engine|NN
problem	if|IN software|NN clears|VBZ the|DT f|NN (|( fault|NN )|) bit|NN 127|CD of|IN the|DT fault|NN recording|VBG register|NN (|( frcd_reg|NN at|IN offset|$ 0x208|CD in|IN remap|NN engine|NN bar|NN )|) by|IN writing|VBG 1b|CD through|IN rw1c|NN command|NN (|( read|VB write|RB 1|CD to|TO clear|VB )|) when|WRB the|DT f|JJ bit|NN is|VBZ already|RB clear|JJ then|RB a|DT spurious|JJ interrupt|NN from|IN intel|JJ vt-d|NN (|( virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) remap|VBZ engine|NN may|MD be|VB observed|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, spurious|JJ interrupts|NNS will|MD occur|VB from|IN the|DT intel|NN vt-d|JJ remap|NN engine|NN following|VBG rw1c|NN clearing|VBG f|JJ bit|NN .|.
workaround	none|NN identified|VBN .|.
title	malformed|VBN pcie|JJ transactions|NNS may|MD be|VB treated|VBN as|IN unsupported|JJ requests|NNS instead|RB of|IN as|RB critical|JJ errors|NNS
problem	pcie|NN msg/msg_d|NN tlps|NN (|( transaction|NN layer|RB packets|NNS )|) with|IN incorrect|JJ routing|VBG code|NN as|RB well|RB as|IN the|DT deprecated|JJ tcfgrd|NN and|CC tcfgwr|JJ types|NNS should|MD be|VB treated|VBN as|IN malformed|JJ transactions|NNS leading|VBG to|TO a|DT critical|JJ error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|VBN pcie|NN controller|NN 's|POS root|NN ports|NNS may|MD treat|VB such|JJ messages|NNS as|IN ur|JJ (|( unsupported|JJ requests|NNS )|) .|.
implication	legacy|NN malformed|VBD pcie|JJ transactions|NNS may|MD be|VB treated|VBN as|IN ur|JJ instead|RB of|IN as|RB critical|JJ errors|NNS .|. workaround|IN none|NN identified|VBN .|.
title	reception|NN of|IN certain|JJ malformed|JJ transactions|NNS may|MD cause|VB pcie|NN port|NN to|TO hang|VB rather|RB than|IN reporting|VBG an|DT error|NN
problem	if|IN the|DT processor|NN receives|VBZ an|DT upstream|NN malformed|VBD non|RB posted|VBN packet|NN for|IN which|WDT the|DT type|NN field|NN is|VBZ io|JJ ,|, configuration|NN or|CC the|DT deprecated|JJ tcfgrd|NN and|CC the|DT format|NN is|VBZ 4|CD dw|NN header|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT integrated|VBN pcie|NN controller|NN may|MD hang|VB instead|RB of|IN reporting|VBG the|DT malformed|VBN packet|NN error|NN or|CC issuing|VBG an|DT unsupported|JJ request|NN completion|NN transaction|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB without|IN reporting|VBG errors|NNS when|WRB receiving|VBG a|DT malformed|JJ pcie|JJ transaction|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ device|NN .|.
workaround	none|NN identified|VBN .|. upstream|JJ transaction|NN initiators|NNS should|MD avoid|VB issuing|VBG unsupported|JJ requests|NNS with|IN 4|CD dw|NNS header|NN formats|NNS .|.
title	clock|NN modulation|NN duty|NN cycle|NN can|MD not|RB be|VB programmed|VBN to|TO 6.25|CD %|NN
problem	when|WRB programming|VBG field|NN t_state_req|NN of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) bits|NNS [|$ 3:0|CD ]|NN to|TO '0001|VB ,|, the|DT actual|JJ clock|NN modulation|NN duty|NN cycle|NN will|MD be|VB 12.5|CD %|NN instead|RB of|IN the|DT expected|JJ 6.25|CD %|NN ratio|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ not|RB possible|JJ to|TO program|NN the|DT clock|NN modulation|NN to|TO a|DT 6.25|CD %|NN duty|NN cycle|NN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD fail|VB to|TO acknowledge|VB a|DT tlp|NN request|NN
problem	when|WRB a|DT pcie|NN root|NN ports|NNS receiver|NN is|VBZ in|IN receiver|NN l0s|NN power|NN state|NN and|CC the|DT port|NN initiates|VBZ a|DT recovery|NN event|NN ,|, it|PRP will|MD issue|VB training|VBG sets|NNS to|TO the|DT link|NN partner|NN .|. the|DT link|NN partner|NN will|MD respond|VB by|IN initiating|VBG an|DT l0s|JJ exit|NN sequence|NN .|. prior|JJ to|TO transmitting|VBG its|PRP$ own|JJ training|NN sets|NNS ,|, the|DT link|NN partner|NN may|MD transmit|VB a|DT tlp|NN (|( transaction|NN layer|NN packet|NN )|) request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT root|NN port|NN may|MD not|RB acknowledge|VB the|DT tlp|NN request|NN .|.
implication	after|IN completing|VBG the|DT recovery|NN event|NN ,|, the|DT pcie|NN link|NN partner|NN will|MD replay|VB the|DT tlp|NN request|NN .|. the|DT link|NN partner|NN may|MD set|VB a|DT correctable|JJ error|NN status|NN bit|NN ,|, which|WDT has|VBZ no|DT functional|JJ effect|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT unexpected|JJ pmi|NN may|MD occur|VB after|IN writing|VBG a|DT large|JJ value|NN to|TO ia32_fixed_ctr2|VB
problem	if|IN the|DT fixed-function|NN performance|NN counter|NN ia32_fixed_ctr2|NN msr|NN (|( 30bh|CD )|) is|VBZ configured|VBN to|TO generate|VB a|DT performance-monitor|NN interrupt|NN (|( pmi|NN )|) on|IN overflow|NN and|CC the|DT counters|NNS value|NN is|VBZ greater|JJR than|IN ffffffffffc0h|NN ,|, then|RB this|DT erratum|NN may|MD incorrectly|RB cause|VB a|DT pmi|NN if|IN software|NN performs|VBZ a|DT write|NN to|TO this|DT counter|NN .|.
implication	a|DT pmi|NN may|MD be|VB generated|VBN unexpectedly|RB when|WRB programming|VBG ia32_fixed_ctr2|NN .|. other|JJ than|IN the|DT pmi|NN ,|, the|DT counter|NN programming|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN as|IN the|DT attempted|JJ write|JJ operation|NN does|VBZ succeed|VB .|.
workaround	none|NN identified|VBN .|.
title	a|DT write|NN to|TO the|DT ia32_fixed_ctr1|JJ msr|NN may|MD result|VB in|IN incorrect|JJ value|NN in|IN certain|JJ conditions|NNS
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, if|IN software|NN tries|NNS to|TO write|VB the|DT ia32_fixed_ctr1|NN msr|NN (|( 30ah|CD )|) a|DT value|NN that|WDT has|VBZ all|DT bits|NNS [|VBP 31:1|CD ]|NNS set|VBN while|IN the|DT counter|NN was|VBD just|RB about|IN to|TO overflow|VB when|WRB the|DT write|NN is|VBZ attempted|VBN (|( i.e|NN .|. its|PRP$ value|NN was|VBD 0xffff|CD ffff|JJ ffff|NN )|) ,|, then|RB due|JJ to|TO this|DT erratum|VBZ the|DT new|JJ value|NN in|IN the|DT msr|NN may|MD be|VB corrupted|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_fixed_ctr1|JJ msr|NN may|MD be|VB written|VBN with|IN a|DT corrupted|JJ value|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN writing|VBG zeros|NN to|TO the|DT ia32_fixed_ctr1|NN msr|NN ,|,
title	pcie*|NN ltr|NN incorrectly|RB reported|VBD as|IN being|VBG supported|VBD
problem	ltr|NN (|( latency|JJ tolerance|NN reporting|NN )|) is|VBZ a|DT new|JJ optional|JJ feature|NN specified|VBN in|IN pcie|NN rev|NN .|. 2.1.|CD the|DT processor|NN reports|NNS ltr|VBD as|IN supported|VBN in|IN ltrs|JJ bit|NN in|IN dcap2|JJ register|NN (|( bus|JJ 0|CD ;|: device|NN 1|CD ;|: function|NN 0|CD ;|: offset|VB 0xc4|CD )|) ,|, but|CC this|DT feature|NN is|VBZ not|RB supported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ltr|NN is|VBZ always|RB reported|VBN as|IN supported|VBN by|IN the|DT ltrs|JJ bit|NN in|IN the|DT dcap2|NN register|NN .|.
workaround	none|NN identified|VBN .|.
title	perfmon|NN overflow|IN status|NN can|MD not|RB be|VB cleared|VBN after|IN certain|JJ conditions|NNS have|VBP occurred|VBN
problem	under|IN very|RB specific|JJ timing|NN conditions|NNS ,|, if|IN software|NN tries|NNS to|TO disable|VB a|DT perfmon|NN counter|NN through|IN msr|NN ia32_perf_global_ctrl|NN (|( 0x38f|CD )|) or|CC through|IN the|DT per-counter|JJ event-|JJ select|NN (|( e.g|JJ .|. msr|VB 0x186|CD )|) and|CC the|DT counter|NN reached|VBD its|PRP$ overflow|JJ state|NN very|RB close|RB to|TO that|DT time|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT overflow|JJ status|NN indication|NN in|IN msr|NN ia32_perf_global_stat|NN (|( 0x38e|CD )|) may|MD be|VB left|VBN set|VBN with|IN no|DT way|NN for|IN software|NN to|TO clear|VB it|PRP .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD be|VB unable|JJ to|TO clear|VB the|DT perfmon|NN counter|NN overflow|IN status|NN indication|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN clearing|VBG the|DT perfmon|NN counter|NN value|NN prior|RB to|TO disabling|VBG it|PRP and|CC then|RB clearing|VBG the|DT overflow|JJ status|NN indication|NN bit|NN .|.
title	#|# gp|NN may|MD be|VB signaled|VBN when|WRB invalid|JJ vex|NN prefix|NN precedes|VBZ conditional|JJ branch|NN instructions|NNS
problem	when|WRB a|DT 2-byte|JJ opcode|NN of|IN a|DT conditional|JJ branch|NN (|( opcodes|IN 0f8xh|CD ,|, for|IN any|DT value|NN of|IN x|NNP )|) instruction|NN resides|NNS in|IN 16-bit|JJ code-segment|NN and|CC is|VBZ associated|VBN with|IN invalid|JJ vex|NN prefix|NN ,|, it|PRP may|MD sometimes|RB signal|VB a|DT #|# gp|NN fault|NN (|( illegal|JJ instruction|NN length|NN >|NNP 15-bytes|NNS )|) instead|RB of|IN a|DT #|# ud|JJ (|( illegal|JJ opcode|NN )|) fault|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, #|# gp|NNS fault|VBP instead|RB of|IN a|DT #|# ud|NN may|MD be|VB signaled|VBN on|IN an|DT illegal|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	pcmpestri|NN ,|, pcmpestrm|NN ,|, vpcmpestri|NN and|CC vpcmpestrm|NN always|RB operate|VB with|IN 32-bit|JJ length|NN registers|NNS
problem	in|IN 64-bit|JJ mode|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN or|CC vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN should|MD support|VB a|DT 64-bit|JJ length|NN operation|NN with|IN rax/|JJ rdx|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT length|NN registers|NNS are|VBP incorrectly|RB interpreted|VBN as|IN 32-bit|JJ values|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN as|RB well|RB as|IN vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN do|VBP not|RB result|VB in|IN promotion|NN to|TO 64-bit|JJ length|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	multiple|JJ performance|NN monitor|NN interrupts|NNS are|VBP possible|JJ on|IN overflow|NN of|IN fixed|JJ counter|NN 0|CD
problem	the|DT processor|NN can|MD be|VB configured|VBN to|TO issue|VB a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) upon|IN overflow|NN of|IN the|DT ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) .|. a|DT single|JJ pmi|NN should|MD be|VB observed|VBN on|IN overflow|NN of|IN ia32_fixed_ctr0|NN ,|, however|RB multiple|JJ pmis|NNS are|VBP observed|VBN when|WRB this|DT erratum|NN occurs|VBZ .|. this|DT erratum|VBZ only|RB occurs|VBZ when|WRB ia32_fixed_ctr0|JJ overflows|NNS and|CC the|DT processor|NN and|CC counter|NN are|VBP configured|VBN as|IN follows|VBZ :|: intel|NN hyper-threading|JJ technology|NN is|VBZ enabled|VBN ia32_fixed_ctr0|JJ local|JJ and|CC global|JJ controls|NNS are|VBP enabled|VBN ia32_fixed_ctr0|NN is|VBZ set|VBN to|TO count|VB events|NNS only|RB on|IN its|PRP$ own|JJ thread|NN (|( ia32_fixed_ctr_ctrl|JJ msr|NN (|( 38dh|CD )|) bit|NN [|JJ 2|CD ]|JJ =|NNP 0|CD )|) .|. pmis|NN are|VBP enabled|VBN on|IN ia32_fixed_ctr0|NN (|( ia32_fixed_ctr_ctrl|JJ msr|NN bit|NN [|JJ 3|CD ]|JJ =|NNP 1|CD )|) freeze_on_pmi|NN feature|NN is|VBZ enabled|VBN (|( ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 12|CD ]|JJ =|NNP 1|CD )|)
implication	when|WRB this|DT erratum|NN occurs|VBZ there|EX may|MD be|VB multiple|JJ pmis|NNS observed|VBD when|WRB ia32_fixed_ctr0|NN overflows|VBZ .|.
workaround	disable|JJ the|DT freeze_perfmon_on_pmi|JJ feature|NN in|IN ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 12|CD ]|NN .|.
title	ia32_feature_control|NN msr|NN may|MD be|VB uninitialized|VBN on|IN a|DT cold|JJ reset|NN
problem	ia32_feature_control|NN msr|NN (|( 3ah|CD )|) may|MD have|VB random|NN values|NNS after|IN reset|NN (|( including|VBG the|DT reserved|VBN and|CC lock|VB bits|NNS )|) ,|, and|CC the|DT read-modify-write|NN of|IN the|DT reserved|VBN bits|NNS and/or|IN the|DT lock|NN bit|NN being|VBG incorrectly|RB set|VBN may|MD cause|VB an|DT unexpected|JJ gp|NN fault|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT unexpected|JJ gp|NN fault|NN may|MD occur|VB and|CC bios|NNS may|MD not|RB complete|VB initialization|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT rep|NN movsb|NN or|CC stosb|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT rep|NN movsb|NN or|CC rep|NN stosb|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	setting|VBG hardware|NN autonomous|JJ speed|NN disable|JJ configuration|NN bit|NN will|MD block|VB initial|JJ speed|NN upgrade|NN
problem	the|DT pci|NN express*|JJ base|NN specification|NN revision|NN 3.0|CD states|NNS that|IN the|DT hardware|NN autonomous|JJ speed|NN disable|JJ bit|NN (|( link|VB control|NN register|NN 2|CD ,|, bit|RB 5|CD )|) does|VBZ not|RB block|VB the|DT initial|JJ transition|NN to|TO the|DT highest|JJS supported|JJ common|JJ link|NN speed|NN .|. setting|VBG this|DT bit|NN will|MD block|VB all|DT autonomous|JJ speed|NN changes|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT hardware|NN autonomous|JJ speed|NN disable|JJ bit|NN is|VBZ set|VBN ,|, a|DT given|VBN pcie|NN link|NN may|MD remain|VB at|IN 2.5|CD gt/s|NNS transfer|NN rate|NN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ add-in|JJ cards|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN software|NN to|TO initiate|VB a|DT directed|JJ speed|NN change|NN .|.
title	ltr|JJ message|NN is|VBZ not|RB treated|VBN as|IN an|DT unsupported|JJ request|NN
problem	the|DT pcie*|NN root|NN port|NN does|VBZ not|RB support|VB ltr|NN (|( latency|JJ tolerance|NN reporting|NN )|) capability|NN .|. however|RB ,|, a|DT received|VBN ltr|JJ message|NN is|VBZ not|RB treated|VBN as|IN a|DT ur|JJ (|( unsupported|JJ request|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT ltr|JJ message|NN does|VBZ not|RB generate|VB a|DT ur|JJ error|NN .|.
workaround	none|NN identified|VBN .|.
title	64-bit|JJ rep|NN movsb/stosb|NN may|MD clear|VB the|DT upper|JJ 32-bits|NNS of|IN rcx|NN ,|, rdi|NN and|CC rsi|NN before|IN any|DT data|NN is|VBZ transferred|VBN
problem	if|IN a|DT rep|NN movsb/stosb|NN is|VBZ executed|VBN in|IN 64-bit|JJ mode|NN with|IN an|DT address|JJ size|NN of|IN 32|CD bits|NNS ,|, and|CC if|IN an|DT interrupt|NN is|VBZ being|VBG recognized|VBN at|IN the|DT start|NN of|IN the|DT instruction|NN operation|NN ,|, the|DT upper|JJ 32-bits|NNS of|IN rcx|NN ,|, rdi|NN and|CC rsi|NN may|MD be|VB cleared|VBN ,|, even|RB though|IN no|DT data|NN has|VBZ yet|RB been|VBN copied|VBN or|CC written|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT upper|JJ 32-bits|NNS of|IN rcx|NN ,|, rdi|NN and|CC rsi|NN may|MD be|VB prematurely|RB cleared|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT interrupt|JJ recognized|VBN prior|RB to|TO first|JJ iteration|NN of|IN rep|JJ movsb/stosb|NN may|MD result|VB eflags.rf|VB being|VBG incorrectly|RB set|VBN
problem	if|IN a|DT rep|NN movsb/stosb|NN is|VBZ executed|VBN and|CC an|DT interrupt|NN is|VBZ recognized|VBN prior|RB to|TO completion|NN of|IN the|DT first|JJ iteration|NN of|IN the|DT string|NN operation|NN ,|, eflags|NNS may|MD be|VB saved|VBN with|IN rf=1|NN even|RB though|IN no|DT data|NN has|VBZ been|VBN copied|VBN or|CC stored|VBN .|. the|DT software|NN developers|VBZ manual|JJ states|NNS that|IN rf|NN will|MD be|VB set|VBN to|TO 1|CD for|IN such|JJ interrupt|JJ conditions|NNS only|RB after|IN the|DT first|JJ iteration|NN is|VBZ complete|JJ .|.
implication	software|NN may|MD not|RB operate|VB correctly|RB if|IN it|PRP relies|VBZ on|IN the|DT value|NN saved|VBD for|IN eflags.rf|NN when|WRB an|DT interrupt|NN is|VBZ recognized|VBN prior|RB to|TO the|DT first|JJ iteration|NN of|IN a|DT string|NN instruction|NN .|. debug|JJ exceptions|NNS due|JJ to|TO instruction|NN breakpoints|NNS are|VBP delivered|VBN correctly|RB despite|IN this|DT erratum|NN ;|: this|DT is|VBZ because|IN the|DT erratum|NN occurs|VBZ only|RB after|IN the|DT processor|NN has|VBZ evaluated|VBN instruction-|JJ breakpoint|NN conditions|NNS .|.
workaround	software|NN whose|WP$ correctness|NN depends|VBZ on|IN value|NN saved|VBN for|IN eflags.rf|NN by|IN delivery|NN of|IN the|DT affected|JJ interrupts|NNS can|MD disable|VB fast-string|JJ operation|NN by|IN clearing|VBG fast-string|JJ enable|JJ in|IN bit|NN 0|CD in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) .|.
title	accessing|VBG physical|JJ memory|NN space|NN 0-640k|NNP through|IN the|DT graphics|NNS aperture|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	the|DT physical|JJ memory|NN space|NN 0-640k|NN when|WRB accessed|VBN through|IN the|DT graphics|NNS aperture|NN may|MD result|VB in|IN a|DT failure|NN for|IN writes|NNS to|TO complete|VB or|CC reads|VB to|TO return|VB incorrect|JJ results|NNS .|.
implication	a|DT hang|NN or|CC functional|JJ failure|NN may|MD occur|VB during|IN graphics|NNS operation|NN such|JJ as|IN ogl|NN or|CC ocl|JJ conformance|NN tests|NNS ,|, 2d/3d|CD games|NNS and|CC graphics|NNS intensive|JJ application|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN may|MD unexpectedly|RB signal|VB a|DT pmi|NN after|IN the|DT pebs|NN buffer|NN is|VBZ full|JJ
problem	the|DT software|NN developers|VBZ manual|JJ states|NNS that|IN no|DT pmi|NN should|MD be|VB generated|VBN when|WRB pebs|JJ index|NN reaches|VBZ pebs|IN absolute|JJ maximum|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT pmi|NN may|MD be|VB generated|VBN even|RB though|IN the|DT pebs|NN buffer|NN is|VBZ full|JJ .|.
implication	pebs|NN may|MD trigger|VB a|DT pmi|NN even|RB though|IN the|DT pebs|NN index|NN has|VBZ reached|VBN the|DT pebs|JJ absolute|NN maximum|NN .|.
workaround	none|NN identified|VBN .|.
title	instructions|NNS retired|VBD event|NN may|MD over|VB count|JJR execution|NN of|IN iret|JJ instructions|NNS
problem	under|IN certain|JJ conditions|NNS ,|, the|DT performance|NN monitoring|NN event|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ,|, unmask|JJ 00h|CD )|) may|MD over|IN count|VB the|DT execution|NN of|IN iret|JJ instruction|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, performance|NN monitoring|NN event|NN instructions|NNS retired|VBD may|MD over|IN count|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS link|VBP may|MD unexpectedly|RB exit|VB loopback|NN state|NN
problem	the|DT pcie|NN port|NN is|VBZ capable|JJ of|IN functioning|VBG as|IN 3|CD independent|JJ pcie|NN controllers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN more|JJR than|IN one|CD of|IN the|DT controllers|NNS is|VBZ in|IN loopback.active|JJ state|NN and|CC configured|VBD as|IN a|DT loopback|NN slave|NN and|CC if|IN any|DT one|CD of|IN these|DT controllers|NNS transition|VBP to|TO loopback.exit|VB ,|, all|DT controllers|NNS in|IN loopback.active|NN will|MD transition|VB to|TO loopback.exit|VB .|.
implication	loopback.active|JJ state|NN on|IN a|DT given|VBN link|NN may|MD unexpectedly|RB exit|VB .|. software|NN should|MD avoid|VB configuring|VBG more|JJR than|IN one|CD of|IN the|DT pcie|NN controllers|NNS as|IN loopback|NN slave|VBP concurrently|RB .|.
workaround	pcie|NN endpoints|NNS should|MD avoid|VB configuring|VBG more|JJR than|IN one|CD of|IN pcie|NN controllers|NNS as|IN loopback|NN slave|NN .|.
title	the|DT rdrand|NN instruction|NN will|MD not|RB execute|VB as|IN expected|VBN
problem	on|IN processors|NNS that|WDT support|VBP the|DT rdrand|NN instruction|NN ,|, that|IN capability|NN should|MD be|VB reported|VBN via|IN the|DT setting|NN of|IN cpuid.01h|NN :|: ecx.rdrand|NN [|NNP bit|NN 30|CD ]|NN .|. due|JJ to|TO this|DT erratum|NN ,|, that|DT bit|NN will|MD not|RB be|VB set|VBN ,|, and|CC the|DT execution|NN of|IN the|DT rdrand|NN instruction|NN will|MD result|VB in|IN a|DT #|# ud|JJ exception|NN .|.
implication	software|NN will|MD not|RB be|VB able|JJ to|TO utilize|VB the|DT rdrand|NN instruction|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN to|TO report|VB rdrand|NN as|IN present|JJ via|IN cpuid|NN and|CC allow|VB proper|JJ execution|NN of|IN rdrand|NN .|.
title	a|DT pcie*|NN device|NN that|WDT initially|RB transmits|VBZ minimal|JJ posted|VBN data|NNS credits|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, if|IN a|DT pcie|NN device|NN that|WDT initially|RB transmits|VBZ posted|VBN data|NNS credits|NNS less|JJR than|IN max_payload_size/16|NN +|$ 4|CD (|( 16b/4dw|CD is|VBZ unit|NN of|IN data|NNS flow|NNS control|NN )|) and|CC is|VBZ the|DT target|NN of|IN a|DT peer-to-peer|JJ write|NN of|IN max_payload_size|NN ,|, the|DT system|NN may|MD hang|VB due|JJ to|TO posted|VBN data|NNS credit|NN starvation|NN .|.
implication	under|IN certain|JJ conditions|NNS ,|, the|DT processor|NN may|MD encounter|VB a|DT posted|VBN data|NN credit|NN starvation|NN scenario|NN and|CC hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pci|NN express*|NN gen3|NN receiver|RB return|JJ loss|NN may|MD exceed|VB specifications|NNS
problem	the|DT pcie|JJ base|NN specification|NN includes|VBZ a|DT graph|NN that|WDT sets|VBZ requirements|NNS for|IN maximum|JJ receiver|JJ return|NN loss|NN versus|NN frequency|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT receiver|NN return|NN loss|NN for|IN common|JJ mode|NN and|CC differential|JJ mode|NN may|MD exceed|VB those|DT requirements|NNS at|IN certain|JJ frequencies|NNS .|. under|IN laboratory|NN conditions|NNS ,|, intel|NN has|VBZ observed|VBN violations|NNS of|IN as|RB much|JJ as|IN 1|CD db|NN .|.
implication	the|DT pci|NN express|NN gen3|NN base|NN specification|NN for|IN receiver|JJ return|NN loss|NN may|MD be|VB exceeded|VBN .|. no|DT functional|JJ failures|NNS have|VBP been|VBN observed|VBN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	direct|JJ access|NN via|IN vt-d|NN to|TO the|DT processor|NN graphics|NNS device|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, while|IN using|VBG vt-d|JJ (|( virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) with|IN the|DT processor|NN graphics|NNS device|NN ,|, direct|JJ access|NN to|TO the|DT virtualized|VBN processor|NN graphics|NNS device|NN can|MD lead|VB to|TO a|DT system|NN hang|NN or|CC restart|NN .|.
implication	systems|NNS providing|VBG direct|JJ access|NN to|TO processor|VB graphics|NNS device|JJ via|IN vt-d|NN may|MD hang|VB or|CC restart|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	vmms|NN should|MD ensure|VB that|IN all|DT processor|NN graphics|NNS device|NN interactions|NNS conform|VBP to|TO guidance|VB published|VBN in|IN the|DT intel|NN open|JJ source|NN hd|NN graphics|NNS programmer|VBP 's|POS reference|NN manual|JJ and|CC driver|JJ writers|NNS guide|VBP .|.
title	an|DT event|NN may|MD intervene|VB before|IN a|DT system|NN management|NN interrupt|NN that|WDT results|NNS from|IN in|IN or|CC ins|NNS
problem	if|IN an|DT i/o|JJ instruction|NN (|( in|IN ,|, ins|NNS ,|, out|RP ,|, or|CC outs|NNS )|) results|NNS in|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) ,|, the|DT processor|NN will|MD set|VB the|DT io_smi|JJ bit|NN at|IN offset|$ 7fa4h|CD in|IN smram|NN .|. this|DT interrupt|NN should|MD be|VB delivered|VBN immediately|RB after|IN execution|NN of|IN the|DT i/o|JJ instruction|NN so|IN that|IN the|DT software|NN handling|VBG the|DT smi|NN can|MD cause|VB the|DT i/o|JJ instruction|NN to|TO be|VB re-executed|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ for|IN another|DT event|NN (|( e.g.|NN ,|, a|DT nonmaskable|JJ interrupt|NN )|) to|TO be|VB delivered|VBN before|IN the|DT smi|NN that|WDT follows|VBZ the|DT execution|NN of|IN an|DT in|IN or|CC ins|NNS instruction|NN .|.
implication	if|IN software|NN handling|VBG an|DT affected|JJ smi|NN uses|VBZ i/o|JJ instruction|NN restart|NN ,|, the|DT handler|NN for|IN the|DT intervening|JJ event|NN will|MD not|RB be|VB executed|VBN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	pcie*|NN may|MD associate|VB lanes|NNS that|WDT are|VBP not|RB part|NN of|IN initial|JJ link|NN training|NN to|TO l0|VB during|IN upconfiguration|NN
problem	the|DT processor|NN should|MD not|RB associate|VB any|DT lanes|NNS that|WDT were|VBD not|RB part|NN of|IN the|DT initial|JJ link|NN training|NN in|IN subsequent|JJ upconfiguration|NN requests|NNS from|IN an|DT endpoint|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD associate|VB any|DT lane|NN that|WDT has|VBZ exited|VBN electrical|JJ idle|NN ,|, even|RB if|IN it|PRP is|VBZ beyond|IN the|DT width|NN of|IN the|DT initial|JJ link|NN training|NN .|.
implication	upconfiguration|NN requests|NNS may|MD result|VB in|IN a|DT link|NN wider|JJR than|IN the|DT initially-trained|JJ link|NN .|.
workaround	endpoints|NNS must|MD ensure|VB that|IN upconfiguration|NN requests|NNS do|VBP not|RB request|VB a|DT link|NN width|NN wider|NN than|IN that|DT negotiated|VBD during|IN initial|JJ link|NN training|NN .|.
title	the|DT processor|NN may|MD not|RB comply|VB with|IN pcie*|JJ equalization|NN preset|NN reflection|NN requirements|NNS for|IN 8|CD gt/s|JJ mode|NN of|IN operation|NN
problem	in|IN endpoint-initiated|JJ transitions|NNS to|TO polling.compliance|VB at|IN the|DT 8|CD gt/s|NNS transfer|NN rate|NN ,|, the|DT processor|NN must|MD reflect|VB ,|, in|IN its|PRP$ ordered|JJ sets|NNS ,|, the|DT transmitter|NN preset|NN requested|VBN by|IN the|DT endpoint|NN regardless|NN of|IN preset|NN legality|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD reflect|VB the|DT transmitter|NN preset|NN in|IN use|NN after|IN an|DT endpoint|NN requests|VBZ a|DT reserved|JJ transmitter|NN preset|NN rather|RB than|IN the|DT requested|JJ preset|NN .|.
implication	endpoints|NNS requiring|VBG reserved|VBN transmitter|JJ presets|NNS to|TO be|VB reflected|VBN may|MD be|VB adversely|RB affected|VBN .|. intel|NN has|VBZ not|RB observed|VBN failures|NNS due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD issue|VB pcie*|VB eieos|NNS at|IN incorrect|JJ rate|NN
problem	when|WRB initiating|VBG a|DT secondary|JJ bus|NN reset|NN or|CC link|NN disable|JJ procedure|NN while|IN a|DT pcie|NN link|NN is|VBZ in|IN recovery|NN state|NN ,|, the|DT processor|NN should|MD send|VB an|DT eieos|NN (|( electrical|JJ idle|NN exit|NN ordered|VBD set|NN )|) after|IN every|DT 32|CD ts|NN (|( training|VBG set|VBN )|) ordered|VBD sets|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD send|VB an|DT eieos|NN after|IN every|DT 33|CD ts|NNS ordered|VBN sets|NNS .|.
implication	the|DT processor|NN may|MD send|VB an|DT incorrect|JJ number|NN of|IN ts|JJ ordered|VBN sets|NNS between|IN two|CD eieos|NNS ordered|VBN sets|NNS when|WRB it|PRP initiates|VBZ secondary|JJ bus|NN reset|NN or|CC link|NN disable|JJ .|. intel|NN has|VBZ not|RB observed|VBN any|DT failures|NNS with|IN commercially|RB available|JJ devices|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	reduced|VBN swing|VBG output|NN mode|NN needs|VBZ zero|CD de-emphasis|NN to|TO be|VB supported|VBN in|IN pcie*|NN 5gt/s|CD speed|NN
problem	it|PRP may|MD not|RB be|VB possible|JJ to|TO support|VB the|DT pcie|NN transmitter|NN preset|VBD 1|CD and/or|JJ transmitter|NN preset|VBD 0|CD equalization|NN requests|NNS in|IN phase|NN 0|CD or|CC phase|VB 2|CD of|IN recovery.equalization|NN ltssm|NN states|NNS when|WRB operating|VBG in|IN 8gt/s|CD in|IN reduced|VBN or|CC half|NN swing|JJ mode|NN ,|, if|IN 0db|CD transmitter|NN de-|JJ emphasis|NN needs|NNS to|TO be|VB supported|VBN when|WRB operating|VBG at|IN 5gt/s|CD .|.
implication	this|DT erratum|NN does|VBZ not|RB affect|VB normal|JJ full|JJ swing|VBG mode|NN of|IN operation|NN .|. endpoints|NNS requiring|VBG 0db|CD support|NN in|IN half-swing|JJ mode|NN should|MD avoid|VB requesting|VBG transmitter|JJ preset|NN 1|CD and/or|NN transmitter|NN preset|VBD 0|CD as|IN preset|NN requests|NNS in|IN phase|NN 0|CD or|CC phase|VB 2|CD of|IN recovery.equalization|NN when|WRB operating|NN in|IN 8gt/s|CD .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ root-port|NN initiated|VBD compliance|NN state|NN transmitter|NN equalization|NN settings|NNS may|MD be|VB incorrect|JJ
problem	if|IN the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB pcie|JJ polling.compliance|NN at|IN 5.0|CD gt/s|NN or|CC 8.0|CD gt/s|NN transfer|NN rates|NNS ,|, it|PRP should|MD use|VB the|DT link|NN control|NN 2|CD compliance|NN preset/de-emphasis|JJ field|NN (|( bits|NNS [|VBP 15:12|CD ]|NN )|) to|TO determine|VB the|DT correct|JJ de-emphasis|JJ level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB polling.compliance|NN from|IN 2.5|CD gt/s|NNS transfer|NN rate|NN ,|, it|PRP retains|VBZ 2.5|CD gt/s|JJ de-emphasis|NN values|NNS .|.
implication	the|DT processor|NN may|MD operate|VB in|IN polling.compliance|NN mode|NN with|IN an|DT incorrect|JJ transmitter|NN de-emphasis|NN level|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD incorrectly|RB log|VB errors|NNS on|IN transition|NN to|TO rxl0s|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT link|NN partner|NN transitions|NNS to|TO rxl0s|VB state|NN within|IN 20|CD ns|NNS of|IN entering|VBG l0|JJ state|NN ,|, the|DT pcie|NN controller|NN may|MD incorrectly|RB log|VB an|DT error|NN in|IN ?|. correctable|JJ error|NN status.receiver|NN error|NN status|NN ?|. field|NN (|( bus|JJ 0|CD ,|, device|NN 2|CD ,|, function|NN 0|CD ,|, 1|CD ,|, 2|CD and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 1d0h|CD ,|, bit|RB 0|CD )|) .|.
implication	correctable|JJ receiver|NN errors|NNS may|MD be|VB incorrectly|RB logged|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ add-in|JJ cards|NNS .|.
workaround	none|NN identified|VBN .|.
title	reception|NN of|IN certain|JJ malformed|JJ transactions|NNS may|MD cause|VB pcie*|NN port|NN to|TO hang|VB rather|RB than|IN reporting|VBG an|DT error|NN
problem	if|IN the|DT processor|NN receives|VBZ an|DT upstream|NN malformed|VBD non|RB posted|VBN packet|NN for|IN which|WDT the|DT type|NN field|NN is|VBZ io|JJ ,|, configuration|NN or|CC the|DT deprecated|JJ tcfgrd|NN and|CC the|DT format|NN is|VBZ 4|CD dw|NN header|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT integrated|VBN pcie|NN controller|NN may|MD hang|VB instead|RB of|IN reporting|VBG the|DT malformed|VBN packet|NN error|NN or|CC issuing|VBG an|DT unsupported|JJ request|NN completion|NN transaction|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB without|IN reporting|VBG errors|NNS when|WRB receiving|VBG a|DT malformed|JJ pcie|JJ transaction|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ device|NN .|.
workaround	none|NN identified|VBN .|. upstream|JJ transaction|NN initiators|NNS should|MD avoid|VB issuing|VBG unsupported|JJ requests|NNS with|IN 4|CD dw|NNS header|NN formats|NNS .|.
title	pcie*|NN link|NN width|NN may|MD degrade|VB after|IN a|DT warm|JJ reset|NN
problem	pcie|NN link|NN width|NN may|MD degrade|VB after|IN a|DT warm|JJ reset|NN if|IN the|DT link|NN is|VBZ operating|VBG at|IN 8.0|CD gt/s|NN or|CC 5.0|CD gt/s|NNS transfer|NN speeds|VBZ prior|RB to|TO the|DT reset|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN link|NN may|MD retain|VB to|TO a|DT narrower|JJR width|NN ,|, e.g|NN .|. from|IN x16|NN to|TO x4|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. .|.
title	pcie*|NNS link|VBP may|MD not|RB enter|VB loopback.active|JJ when|WRB directed|VBN
problem	when|WRB an|DT endpoint|NN directs|VBZ the|DT processor|NN to|TO enter|VB loopback|NN slave|NN mode|NN at|IN 8|CD gt/s|NN via|IN ts1|NN ordered|VBD sets|NNS with|IN both|DT the|DT loopback|NN and|CC compliance|NN receive|VBP bits|NNS set|VBN ,|, the|DT pcie|NN link|NN should|MD directly|RB enter|VB loopback.active|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN must|MD achieve|VB block|NN alignment|NN on|IN all|DT looped|VBN back|RP lanes|JJ prior|NN to|TO entering|VBG loopback.active|JJ .|.
implication	the|DT processor|NN will|MD not|RB enter|VB loopback.active|JJ state|NN as|IN a|DT loopback|NN slave|NN if|IN any|DT lane|NN in|IN a|DT link|NN can|MD not|RB achieve|VB block|NN alignment|NN .|.
workaround	none|NN identified|VBN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	unexpected|JJ #|# ud|NN on|IN vzeroall/vzeroupper|NN
problem	execution|NN of|IN the|DT vzeroall|NN or|CC vzeroupper|NN instructions|NNS in|IN 64-bit|JJ mode|NN with|IN vex.w|NN set|VBN to|TO 1|CD may|MD erroneously|RB cause|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|.
implication	the|DT affected|JJ instructions|NNS may|MD produce|VB unexpected|JJ invalid-opcode|JJ exceptions|NNS in|IN 64-bit|JJ mode|NN .|.
workaround	compilers|NNS should|MD encode|VB vex.w|NN =|$ 0|CD for|IN the|DT vzeroall|NN and|CC vzeroupper|JJ instructions|NNS .|.
title	pcie*|JJ root|NN port|NN may|MD not|RB initiate|VB link|NN speed|NN change|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ the|DT upstream|JJ component|NN to|TO maintain|VB the|DT pcie|NN link|NN at|IN the|DT target|NN link|VBP speed|NN or|CC the|DT highest|JJS speed|NN supported|VBN by|IN both|DT components|NNS on|IN the|DT link|NN ,|, whichever|WP is|VBZ lower|JJR .|. pcie|JJ root|NN port|NN will|MD not|RB initiate|VB the|DT link|NN speed|NN change|NN without|IN being|VBG triggered|VBN by|IN the|DT software|NN when|WRB the|DT root|NN port|NN maximum|NN link|VBP speed|NN is|VBZ configured|VBN to|TO be|VB 5.0|CD gt/s|NN .|. system|NN bios|NNS will|MD trigger|VB the|DT link|NN speed|NN change|NN under|IN normal|JJ boot|NN scenarios|NNS .|. however|RB ,|, bios|NNS is|VBZ not|RB involved|VBN in|IN some|DT scenarios|NNS such|JJ as|IN link|JJ disable/re-|JJ enable|NN or|CC secondary|JJ bus|NN reset|NN and|CC therefore|VB the|DT speed|NN change|NN may|MD not|RB occur|VB unless|IN initiated|VBN by|IN the|DT downstream|NN component|NN .|. this|DT erratum|NN does|VBZ not|RB affect|VB the|DT ability|NN of|IN the|DT downstream|NN component|NN to|TO initiate|VB a|DT link|NN speed|NN change|NN .|. all|DT known|VBN 5.0gb/s-capable|JJ pcie|NN downstream|NN components|NNS have|VBP been|VBN observed|VBN to|TO initiate|VB the|DT link|NN speed|NN change|NN without|IN relying|VBG on|IN the|DT root|NN port|NN to|TO do|VB so|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN root|NN port|NN may|MD not|RB initiate|VB a|DT link|NN speed|NN change|NN during|IN some|DT hardware|JJ scenarios|NNS causing|VBG the|DT pcie|NN link|NN to|TO operate|VB at|IN a|DT lower|JJR than|IN expected|VBN speed|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
title	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, when|WRB using|VBG freeze|NN perfmon|NN on|IN pmi|JJ feature|NN (|( bit|NN 12|CD in|IN ia32_debugctl.freeze_perfmon_on_pmi|NN ,|, msr|RB 1d9h|CD )|) ,|, if|IN two|CD or|CC more|JJR perfmon|JJ fixed|VBN counters|NNS overflow|VBP very|RB closely|RB to|TO each|DT other|JJ ,|, the|DT overflow|NN may|MD be|VB mishandled|VBN for|IN some|DT of|IN them|PRP .|. this|DT means|VBZ that|IN the|DT counters|NNS overflow|VBP status|NN bit|NN (|( in|IN msr_perf_global_status|NN ,|, msr|RB 38eh|CD )|) may|MD not|RB be|VB updated|VBN properly|RB ;|: additionally|RB ,|, pmi|JJ interrupt|NN may|MD be|VB missed|VBN if|IN software|NN programs|NNS a|DT counter|NN in|IN sampling-mode|NN (|( pmi|JJ bit|NN is|VBZ set|VBN on|IN counter|NN configuration|NN )|) .|.
implication	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN when|WRB freeze|NN perfmon|NN on|IN pmi|NN is|VBZ used|VBN .|.
workaround	software|NN can|MD avoid|VB this|DT by|IN :|:
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD not|RB occur|VB following|VBG a|DT vm|JJ entry|NN to|TO the|DT shutdown|JJ state|NN
problem	if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|NN ,|, vm-execution|NN controls|NNS set|VBD to|TO 1|CD ,|, and|CC if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN after|IN vm|JJ entry|NN ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB immediately|RB after|IN vm|JJ entry|NN unless|IN the|DT vm|NN entry|NN put|VBD the|DT logical|JJ processor|NN in|IN the|DT wait-for|JJ sipi|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS do|VBP not|RB occur|VB if|IN the|DT vm|NN entry|NN put|VBD the|DT processor|NN in|IN the|DT shutdown|JJ state|NN .|.
implication	a|DT vmm|NN may|MD fail|VB to|TO deliver|VB a|DT virtual|JJ nmi|NN to|TO a|DT virtual|JJ machine|NN in|IN the|DT shutdown|JJ state|NN .|.
workaround	before|IN performing|VBG a|DT vm|JJ entry|NN to|TO the|DT shutdown|JJ state|NN ,|, software|NN should|MD check|VB whether|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|VBG vm-execution|NN controls|NNS are|VBP both|DT 1.|CD if|IN they|PRP are|VBP ,|, software|NN should|MD clear|VB nmi-window|JJ exiting|NN and|CC inject|VB an|DT nmi|NN as|IN part|NN of|IN vm|JJ entry|NN .|.
title	execution|NN of|IN invvpid|JJ outside|IN 64-bit|JJ mode|NN can|MD not|RB invalidate|VB translations|NNS for|IN 64-bit|JJ linear|JJ addresses|NNS
problem	executions|NNS of|IN the|DT invvpid|JJ instruction|NN outside|IN 64-bit|JJ mode|NN with|IN the|DT invvpid|JJ type|NN individual-address|JJ invalidation|NN ignore|NN bits|VBZ 63:32|CD of|IN the|DT linear|JJ address|NN in|IN the|DT invvpid|JJ descriptor|NN and|CC invalidate|JJ translations|NNS for|IN bits|NNS 31:0|CD of|IN the|DT linear|JJ address|NN .|.
implication	the|DT invvpid|JJ instruction|NN may|MD fail|VB to|TO invalidate|VB translations|NNS for|IN linear|JJ addresses|NNS that|WDT set|VBP bits|NNS in|IN the|DT range|NN 63:32.|CD because|IN this|DT erratum|NN applies|VBZ only|RB to|TO executions|NNS outside|IN 64-bit|JJ mode|NN ,|, it|PRP applies|VBZ only|RB to|TO attempts|NNS by|IN a|DT 32-bit|JJ virtual-machine|JJ monitor|NN (|( vmm|NN )|) to|TO invalidate|VB translations|NNS for|IN a|DT 64-bit|JJ guest|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD not|RB properly|VB indicate|JJ link|NN electrical|JJ idle|JJ condition|NN
problem	the|DT processor|NN supports|VBZ a|DT x16|JJ pcie*|NN port|NN ,|, which|WDT can|MD be|VB bifurcated|VBN into|IN three|CD independent|JJ links|NNS ,|, enumerated|VBD as|IN bus|NN 0|CD ,|, device|NN 1|CD ,|, function|NN 0-2.|NNS due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT port|NN is|VBZ bifurcated|VBN and|CC function|JJ 1|CD or|CC 2|CD is|VBZ disabled|VBN ,|, the|DT pcie|NN controller|NN may|MD not|RB properly|VB indicate|JJ link|NN electrical|JJ idle|JJ condition|NN to|TO the|DT power|NN control|NN unit|NN .|.
implication	an|DT incorrect|JJ link|NN electrical|JJ idle|JJ indication|NN may|MD prevent|VB the|DT processor|NN from|IN entering|VBG the|DT lowest|JJS power|NN mode|NN ,|, which|WDT may|MD cause|VB higher|JJR power|NN consumption|NN on|IN vccio|NN and|CC vccsa|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN or|CC performance|NN impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	if|IN bus|JJ 0|CD ,|, device|NN 1|CD ,|, function|NN 1|CD or|CC 2|CD is|VBZ disabled|VBN ,|, do|VBP not|RB configure|VB the|DT x16|NNP port|NN to|TO allocate|VB lanes|NNS to|TO those|DT functions|NNS .|.
title	pcie*|NNS controller|NN may|MD not|RB enter|VB loopback|NN
problem	the|DT pcie|NN controller|NN is|VBZ expected|VBN to|TO enter|VB loopback|RB if|IN any|DT lane|NN in|IN the|DT link|NN receives|VBZ two|CD consecutive|JJ ts1|NNS ordered|VBN sets|NNS with|IN the|DT loopback|NN bit|NN set|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN two|CD consecutive|JJ ts1|NNS ordered|VBN sets|NNS are|VBP received|VBN only|RB on|IN certain|JJ lanes|NNS ,|, the|DT controller|NN may|MD not|RB enter|VB loopback|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ issue|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBD
title	link|NN margin|NN characterization|NN may|MD hang|VB link|NN
problem	the|DT processor|NN supports|VBZ tools|NNS and|CC mechanisms|NNS to|TO characterize|VB and|CC measure|NN margins|NNS for|IN the|DT pcie|JJ interface|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB performing|VBG link|VBP margin-to-failure|JJ characterization|NN ,|, it|PRP is|VBZ possible|JJ that|IN a|DT high|JJ bit|NN error|JJ rate|NN may|MD cause|VB the|DT link|NN to|TO hang|VB .|.
implication	under|IN extreme|JJ conditions|NNS ,|, poor|JJ link|VBP quality|NN during|IN link|JJ characterization|NN may|MD result|VB in|IN processor|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ platforms|NNS under|IN normal|JJ operating|NN conditions|NNS .|.
workaround	none|NN identified|VBN .|.
title	unused|JJ pcie*|NN lanes|NNS may|MD report|VB correctable|JJ errors|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, during|IN pcie*|NN link|VBP down|IN configuration|NN ,|, unused|JJ lanes|NNS may|MD report|VB a|DT correctable|JJ error|NN detected|VBN in|IN bus|NN 0|CD ,|, device|NN 1|CD ,|, function|NN 0-2|NN ,|, and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 158h|CD ,|, bit|RB 0|CD .|.
implication	correctable|JJ errors|NNS may|MD be|VB reported|VBN by|IN a|DT pcie|NN controller|NN for|IN unused|JJ lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	rdmsr|NN of|IN ia32_perfevtsel|JJ {|( 4-7|JJ }|) may|MD return|VB erroneous|JJ information|NN
problem	when|WRB cpuid.0ah|NN :|: eax|NN [|VBZ 15:8|CD ]|NN reports|NNS 8|CD general-purpose|JJ performance|NN monitoring|NN counters|NNS per|IN logical|JJ processor|NN ,|, rdmsr|NN of|IN ia32_perfevtsel|JJ {|( 4-7|JJ }|) (|( msr|JJ 18ah-18dh|NNS )|) may|MD not|RB return|VB the|DT same|JJ value|NN previously|RB written|VBN by|IN software|NN .|.
implication	software|NN should|MD not|RB rely|VB on|IN values|NNS read|VBP from|IN these|DT msrs|NNS .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS link|VBP may|MD fail|VB link|NN width|IN upconfiguration|NN
problem	the|DT processor|NN supports|VBZ pcie|NN hardware|NN autonomous|JJ width|JJ management|NN ,|, in|IN which|WDT a|DT pcie|NN link|NN can|MD autonomously|RB vary|VB its|PRP$ width|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT link|NN that|WDT performs|VBZ a|DT speed|NN change|NN while|IN in|IN a|DT reduced|JJ width|NN may|MD no|RB longer|RB be|VB able|JJ to|TO return|VB to|TO a|DT wider|NN link|NN width|NN .|.
implication	pcie|JJ links|NNS that|WDT perform|VBP speed|NN changes|NNS while|VBP at|IN a|DT reduced|JJ link|NN width|NN may|MD be|VB limited|VBN to|TO the|DT link|NN width|NN in|IN effect|NN at|IN the|DT time|NN of|IN the|DT speed|NN change|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ devices|NNS or|CC platforms|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	graphics|NNS l3|VBP cache|NN parity|NN errors|NNS may|MD not|RB be|VB detected|VBN
problem	the|DT graphics|NNS engine|NN should|MD detect|VB parity|NN errors|NNS within|IN the|DT graphics|NNS l3|VBP cache|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, graphics|NNS l3|VBP cache|NN parity|NN errors|NNS may|MD not|RB be|VB detected|VBN .|.
implication	there|EX may|MD be|VB undetected|JJ parity|NN errors|NNS from|IN workloads|NNS submitted|VBN to|TO the|DT execution|NN units|NNS of|IN the|DT graphics|NNS engine|NN leading|VBG to|TO unpredictable|JJ graphics|NNS system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT graphics|NNS driver|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT pcie*|NN link|NN that|WDT is|VBZ in|IN link|NN disable|JJ state|NN may|MD prevent|VB ddr|NN i/o|JJ buffers|NNS from|IN entering|VBG a|DT power|NN gated|VBN state|NN
problem	when|WRB entering|VBG link|RBR disable|JJ ltssm|NN state|NN ,|, the|DT pcie|NN controller|NN may|MD not|RB properly|VB indicate|VB the|DT link|NN electrical|JJ idle|JJ condition|NN .|.
implication	an|DT incorrect|JJ link|NN electrical|JJ idle|JJ indication|NN may|MD prevent|VB the|DT ddr|NN i/o|NN buffers|NNS from|IN entering|VBG a|DT power|NN gated|VBN state|NN ,|, which|WDT may|MD cause|VB higher|JJR power|NN consumption|NN on|IN vccio|NN and|CC vccsa|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN or|CC performance|NN impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	graphics|NNS l3|VBP cache|NN redundancy|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	the|DT processor|NN graphics|NNS l3|JJ cache|NN is|VBZ designed|VBN to|TO have|VB redundancy|NN to|TO improve|VB resilience|NN to|TO cache|VB related|JJ errors|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, that|IN redundancy|NN may|MD not|RB function|VB as|IN expected|VBN ,|, resulting|VBG in|IN a|DT potential|JJ increase|NN in|IN l3|JJ cache|NN related|JJ errors|NNS .|.
implication	under|IN certain|JJ conditions|NNS ,|, the|DT lack|NN of|IN redundancy|NN may|MD lead|VB to|TO unpredictable|JJ graphics|NNS system|NN behavior|NN when|WRB processor|NN graphics|NNS l3|JJ cache|NN is|VBZ utilized|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	rep|NNS movsb|NN may|MD incorrectly|RB update|VB ecx|NN ,|, esi|NN ,|, and|CC edi|NN
problem	under|IN certain|JJ conditions|NNS ,|, if|IN the|DT execution|NN of|IN a|DT rep|NN movsb|NN instruction|NN is|VBZ interrupted|VBN ,|, the|DT values|NNS of|IN ecx|NN ,|, esi|NN and|CC edi|NN may|MD contain|VB values|NNS that|WDT represent|VBP a|DT later|JJ point|NN in|IN the|DT execution|NN of|IN the|DT instruction|NN than|IN the|DT actual|JJ interruption|NN point|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ecx|NN ,|, esi|NN ,|, and|CC edi|NN may|MD be|VB incorrectly|RB advanced|VBN ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	under|IN certain|JJ conditions|NNS (|( listed|VBN below|IN )|) when|WRB a|DT performance|NN counter|NN overflows|VBZ ,|, its|PRP$ overflow|JJ indication|NN may|MD remain|VB set|VB indefinitely|RB .|. this|DT erratum|NN affects|VBZ the|DT general-|JJ purpose|JJ performance|NN counters|NNS ia32_pmc|VBP {|( 0-7|JJ }|) and|CC the|DT fixed-function|JJ performance|NN counters|NNS ia32_fixed_ctr|VBP {|( 0-2|JJ }|) .|. the|DT erratum|NN may|MD occur|VB if|IN any|DT of|IN the|DT following|JJ conditions|NNS are|VBP applied|VBN concurrent|NN to|TO when|WRB an|DT actual|JJ counter|NN overflow|IN condition|NN is|VBZ reached|VBN :|: software|NN disables|VBZ the|DT counter|NN either|CC globally|RB through|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) ,|, or|CC locally|RB through|IN the|DT ia32_perfevtsel|JJ {|( 0-7|JJ }|) msrs|NN (|( 186h-18dh|JJ )|) ,|, or|CC the|DT ia32_fixed_ctr_ctrl|JJ msr|NN (|( 38dh|CD )|) .|. software|NN sets|VBZ the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freeze_perfmon_on_pmi|NN bit|NN [|JJ 12|CD ]|NN .|. the|DT processor|NN attempts|NNS to|TO disable|VB the|DT counters|NNS by|IN updating|VBG the|DT state|NN of|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) as|IN part|NN of|IN transitions|NNS such|JJ as|IN vm|JJ exit|NN ,|, vm|JJ entry|NN ,|, smi|NN ,|, rsm|NN ,|, or|CC processor|NN c-state|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT corresponding|VBG overflow|JJ status|NN bit|NN in|IN ia32_perf_global_status|NN msr|NN (|( 38dh|CD )|) for|IN an|DT affected|JJ counter|NN may|MD not|RB get|VB cleared|VBN when|WRB expected|VBN .|. if|IN a|DT corresponding|JJ counter|NN is|VBZ configured|VBN to|TO issue|VB a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) ,|, multiple|JJ pmis|NN may|MD be|VB signaled|VBN from|IN the|DT same|JJ overflow|JJ condition|NN .|. likewise|NN ,|, if|IN a|DT corresponding|JJ counter|NN is|VBZ configured|VBN in|IN pebs|NN mode|NN (|( applies|NNS to|TO only|RB the|DT general|JJ purpose|NN counters|NNS )|) ,|, multiple|JJ pebs|JJ events|NNS may|MD be|VB signaled|VBN .|.
workaround	none|NN identified|VBN .|.
title	rdmsr|NN of|IN ia32_perfevtsel4-7|NN may|MD return|VB an|DT incorrect|JJ result|NN
problem	when|WRB cpuid.a.eax|NN [|VBD 15:8|CD ]|NNS reports|NNS 8|CD general-purpose|JJ performance|NN monitoring|NN counters|NNS per|IN logical|JJ processor|NN ,|, rdmsr|NN of|IN ia32_perfevtsel4-7|NN (|( msr|JJ 18ah:18dh|CD )|) may|MD not|RB return|VB the|DT same|JJ value|NN as|IN previously|RB written|VBN .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN read|VBP from|IN these|DT msrs|NNS .|. writing|VBG these|DT msrs|JJ functions|NNS as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	vex.l|NN is|VBZ not|RB ignored|VBN with|IN vcvt*2si|JJ instructions|NNS
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	intel|NN turbo|NN boost|NN technology|NN may|MD be|VB incorrectly|RB reported|VBN as|IN supported|VBN on|IN intel|NN core|NN i3-3217u|NN
problem	the|DT intel|NN core|NN i3-3217u|JJ processor|NN may|MD incorrectly|VB report|VB support|NN for|IN intel|NN turbo|NN boost|NN technology|NN via|IN cpuid.06h.eax|JJ bit|NN 1|CD .|.
implication	the|DT cpuid|JJ instruction|NN may|MD report|VB turbo|VB boost|RB technology|NN as|IN supported|VBN even|RB though|IN the|DT processor|NN does|VBZ not|RB permit|VB operation|NN above|IN the|DT maximum|JJ non-turbo|JJ frequency|NN .|.
workaround	none|NN identified|VBD
problem	under|IN a|DT complex|JJ set|NN of|IN microarchitectural|JJ conditions|NNS ,|, the|DT system|NN may|MD hang|VB if|IN software|NN changes|VBZ the|DT memory|NN type|NN and|CC page|NN size|NN used|VBN to|TO translate|VB a|DT linear|JJ address|NN while|IN a|DT tlb|NN (|( translation|NN lookaside|RB buffer|NN )|) holds|VBZ a|DT valid|JJ translation|NN for|IN that|DT linear|JJ address|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. please|VB refer|NN to|TO software|NN developers|NNS manual|JJ ,|, volume|NN 3|CD ,|, section|NN recommended|VBD invalidation|NN for|IN the|DT proper|JJ procedure|NN for|IN concurrently|RB changing|VBG page|NN attributes|NNS and|CC page|NN size|NN .|.
title	mci_addr|NN may|MD be|VB incorrect|JJ for|IN cache|NN parity|NN errors|NNS
problem	in|IN cases|NNS when|WRB a|DT wbinvd|NN instruction|NN evicts|VBZ a|DT line|NN containing|VBG an|DT address|NN or|CC data|NN parity|NN error|NN (|( mcacod|NN of|IN 0x124|CD ,|, and|CC mscod|NN of|IN 0x10|CD )|) ,|, the|DT address|NN of|IN this|DT error|NN should|MD be|VB logged|VBN in|IN the|DT mci_addr|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT logged|JJ address|NN may|MD be|VB incorrect|JJ ,|, even|RB though|IN mci_status.addrv|NN (|( bit|IN 63|CD )|) is|VBZ set|VBN .|.
implication	the|DT address|NN reported|VBD in|IN mci_addr|NN may|MD not|RB be|VB correct|JJ for|IN cases|NNS of|IN a|DT parity|NN error|NN found|VBD during|IN wbinvd|JJ execution|NN .|.
workaround	none|NN identified|VBN .|.
title	during|IN package|NN power|NN states|NNS repeated|VBD pcie*|JJ and/or|NN dmi|NN l1|JJ transitions|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ conditions|NNS and|CC operating|NN temperature|NN ,|, when|WRB the|DT processor|NN is|VBZ in|IN a|DT deep|JJ power|NN state|NN (|( package|NN c3|NN ,|, c6|NN or|CC c7|NN )|) and|CC the|DT pcie|NN and/or|NN dmi|NN links|NNS are|VBP toggling|VBG in|IN and|CC out|IN of|IN l1|NN state|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	instruction|NN fetches|NNS page-table|JJ walks|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ memory|NN
problem	page-table|JJ walks|NNS on|IN behalf|NN of|IN instruction|NN fetches|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ (|( uc|JJ )|) memory|NN .|.
implication	if|IN any|DT paging|NN structures|NNS are|VBP located|VBN at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN ,|, such|JJ i/o|JJ operations|NNS may|MD be|VB invoked|VBN as|IN a|DT result|NN of|IN speculative|JJ execution|NN that|WDT would|MD never|RB actually|RB occur|VBP in|IN the|DT executed|JJ code|NN path|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB locating|VBG paging|VBG structures|NNS at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN .|.
title	the|DT processor|NN may|MD not|RB properly|VB execute|NN code|NN modified|VBD using|VBG a|DT floating-point|JJ store|NN
problem	under|IN complex|JJ internal|JJ conditions|NNS ,|, a|DT floating-point|JJ store|NN used|VBN to|TO modify|VB the|DT next|JJ sequential|JJ instruction|NN may|MD result|VB in|IN the|DT old|JJ instruction|NN being|VBG executed|VBN instead|RB of|IN the|DT new|JJ instruction|NN .|.
implication	self-|JJ or|CC cross-modifying|JJ code|NN may|MD not|RB execute|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. do|VB not|RB use|VB floating-point|JJ stores|NNS to|TO modify|VB code|NN .|.
title	execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NN may|MD cause|VB a|DT debug|JJ exception|NN to|TO be|VB lost|VBN
problem	a|DT debug|JJ exception|NN occurring|VBG at|IN the|DT same|JJ time|NN that|IN getsec|NN [|NNP sexit|NN ]|NN is|VBZ executed|VBN or|CC when|WRB an|DT sexit|NN doorbell|NN event|NN is|VBZ serviced|VBN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, there|EX may|MD be|VB a|DT loss|NN of|IN a|DT debug|NN exception|NN when|WRB it|PRP happens|VBZ concurrently|RB with|IN the|DT execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NNP .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO getsec|VB may|MD save|VB an|DT incorrect|JJ value|NN for|IN blocking|VBG by|IN sti|NN in|IN the|DT context|NN of|IN probe-mode|JJ redirection|NN
problem	the|DT getsec|NN instruction|NN causes|VBZ a|DT vm|JJ exit|NN when|WRB executed|VBN in|IN vmx|JJ non-root|JJ operation|NN .|. such|PDT a|DT vm|JJ exit|NN should|MD set|VB bit|NN 0|CD in|IN the|DT interruptability-state|JJ field|NN in|IN the|DT virtual-machine|JJ control|NN structure|NN (|( vmcs|NN )|) if|IN the|DT sti|NN instruction|NN was|VBD blocking|VBG interrupts|NNS at|IN the|DT time|NN getsec|NN commenced|VBD execution|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|JJ exit|NN executed|VBN in|IN vmx|JJ non-root|JJ operation|NN may|MD erroneously|RB clear|JJ bit|NN 0|CD if|IN redirection|NN to|TO probe|VB mode|NN occurs|VBZ on|IN the|DT getsec|JJ instruction|NN .|.
implication	after|IN returning|VBG from|IN probe|NN mode|NN ,|, a|DT virtual|JJ interrupt|NN may|MD be|VB incorrectly|RB delivered|VBN prior|RB to|TO getsec|VB instruction|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB software|NN .|.
workaround	none|NN identified|VBN .|.
title	none|NN
problem	cific|JJ source-copy|JJ blitter|NN instructions|NNS in|IN intel|NN hd|NN graphics|NNS 2500|CD and|CC 4000|CD processor|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN when|WRB a|DT blit|NN source|NN and|CC destination|NN overlap|NN .|.
implication	to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD exhibit|VB unpredictable|JJ graphics|NNS controller|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
title	ia32_mc5_ctl2|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN
problem	ia32_mc5_ctl2|NN msr|NN (|( 285h|CD )|) is|VBZ documented|VBN to|TO be|VB cleared|VBN on|IN any|DT reset|NN .|. due|JJ to|TO this|DT erratum|NN this|DT msr|NN is|VBZ only|RB cleared|VBN upon|IN a|DT cold|JJ reset|NN .|.
implication	the|DT algorithm|NN documented|VBN in|IN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD ,|, section|NN titled|VBN ``|`` cmci|JJ initialization|NN or|CC any|DT other|JJ algorithm|NN that|WDT counts|VBZ the|DT ia32_mc5_ctl2|NN msr|NN being|VBG cleared|VBN on|IN reset|NN will|MD not|RB function|VB as|IN expected|VBN after|IN a|DT warm|JJ reset|NN .|.
workaround	none|NN identified|VBN .|.
title	cpuid|JJ instruction|NN may|MD not|RB report|VB the|DT processor|NN number|NN in|IN the|DT brand|NN string|NN for|IN intel|NN core|NN i3-3227u|JJ and|CC i5-3337u|JJ processors|NNS .|.
problem	when|WRB the|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NN 80000002h|CD ,|, 80000003h|CD ,|, and|CC 80000004h|CD ,|, the|DT returned|VBN brand|NN string|NN may|MD be|VB incomplete|JJ ;|: it|PRP may|MD be|VB missing|VBG the|DT processor|NN number|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD be|VB missing|VBG the|DT processor|NN number|NN in|IN the|DT brand|NN string|NN .|. in|IN addition|NN ,|, if|IN the|DT affected|JJ processors|NNS are|VBP paired|VBN with|IN the|DT intel|NN 7|CD series|NN chipset|NN bd82um77|NN chipset|NN ,|, the|DT bios|NNS may|MD incorrectly|RB report|VB this|DT combination|NN as|IN unsupported|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN ,|, except|IN if|IN paired|VBN with|IN the|DT intel|NN 7|CD series|NN chipset|NN bd82um77|JJ chipset|NN .|.
title	performance|NN monitor|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS
problem	when|WRB operating|VBG with|IN smt|NN enabled|VBN ,|, a|DT memory|NN at-retirement|JJ performance|NN monitoring|NN event|NN (|( from|IN the|DT list|NN below|IN )|) may|MD be|VB dropped|VBN or|CC may|MD increment|VB an|DT enabled|JJ event|NN on|IN the|DT corresponding|JJ counter|NN with|IN the|DT same|JJ number|NN on|IN the|DT physical|JJ cores|NNS other|JJ thread|VBP rather|RB than|IN the|DT thread|JJ experiencing|VBG the|DT event|NN .|. processors|NNS with|IN smt|NN disabled|VBN in|IN bios|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_uop_retired.loads|NNS mem_uop_retired.stores|NNS mem_uop_retired.lock|VBP mem_uop_retired.split|JJ mem_uop_retired.stlb_miss|JJ mem_load_uops_retired.hit_lfb|NN mem_load_uops_retired.l1_hit|NN mem_load_uops_retired.l2_hit|VBD mem_load_uops_retired.llc_hit|JJ mem_load_uops_llc_hit_retired.xsnp_hit|NN mem_load_uops_llc_hit_retired.xsnp_hitm|NN mem_load_uops_llc_hit_retired.xsnp_miss|VBP mem_load_uops_llc_hit_retired.xsnp_none|NN mem_load_uops_retired.llc_miss|JJ mem_load_uops_llc_miss_retired.local_dram|NN mem_load_uops_llc_miss_retired.remote_dram|NN mem_load_uops_retired.l2_miss|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN may|MD produce|VB unreliable|JJ results|NNS when|WRB smt|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ vt-d|JJ interrupts|NNS may|MD occur|VB when|WRB the|DT pfo|NN bit|NN is|VBZ set|VBN
problem	when|WRB the|DT pfo|NN (|( primary|JJ fault|NN overflow|NN )|) field|NN (|( bit|JJ [|JJ 0|CD ]|NN in|IN the|DT vt-d|JJ fsts|NNS [|VBP fault|NN status|NN ]|NNP register|NN )|) is|VBZ set|VBN to|TO 1|CD ,|, further|JJ faults|NNS should|MD not|RB generate|VB an|DT interrupt|NN .|. due|JJ to|TO this|DT erratum|NN ,|, further|JJ interrupts|NNS may|MD still|RB occur|VB .|.
implication	unexpected|JJ invalidation|NN queue|NN error|NN interrupts|NNS may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD be|VB written|VBN to|TO handle|VB spurious|JJ vt-d|JJ fault|NN interrupts|NNS .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-|JJ bit|NN physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
title	dma|NN remapping|VBG faults|NNS for|IN the|DT graphics|NNS vt-d|JJ unit|NN may|MD not|RB properly|VB report|NN type|NN of|IN faulted|JJ request|NN
problem	when|WRB a|DT fault|NN occurs|VBZ during|IN dma|JJ remapping|NN of|IN graphics|NNS accesses|NNS at|IN the|DT graphics|NNS vt-d|JJ unit|NN ,|, the|DT type|NN of|IN faulted|VBN request|NN (|( read|VB or|CC write|VB )|) should|MD be|VB reported|VBN in|IN bit|NN 126|CD of|IN the|DT frcd_reg|JJ register|NN in|IN the|DT remapping|NN hardware|NN memory|NN map|JJ register|NN set|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT request|NN type|NN may|MD not|RB be|VB reported|VBN correctly|RB .|.
implication	software|NN processing|VBG the|DT dma|NN remapping|VBG faults|NNS may|MD not|RB be|VB able|JJ to|TO determine|VB the|DT type|NN of|IN faulting|VBG graphics|NNS device|NN dma|NN request|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN trusted|VBD execution|NN technology|NN acm|JJ authentication|NN failure|NN
problem	sinit|NN acm|VBZ 3rd_gen_i5_i7-sinit_51.bin|CD or|CC earlier|JJR are|VBP revoked|VBN and|CC will|MD not|RB launch|VB with|IN new|JJ processor|NN configuration|NN information|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, sinit|JJ acm|JJ 3rd_gen_i5_i7-sinit_51.bin|CD or|CC earlier|JJR will|MD fail|VB to|TO run|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. all|DT intel|NN txt|NN enabled|VBD software|NN must|MD use|VB sinit|JJ acm|JJ 3rd_gen_i5_i7-sinit_67.bin|CD or|CC later|RB .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hyper|NN visor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	address|NN translation|NN faults|NNS for|IN intel|JJ vt-d|NN may|MD not|RB be|VB reported|VBN for|IN display|NN engine|NN memory|NN accesses|NNS
problem	the|DT intel|NN vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) hardware|NN unit|NN supporting|VBG the|DT processor|NN graphics|NNS device|NN (|( bus|JJ 0|CD ;|: device|NN 2|CD ;|: function|NN 0|CD )|) may|MD not|RB report|VB address|NN translation|NN faults|NNS detected|VBD on|IN display|NN engine|NN memory|NN accesses|NNS when|WRB the|DT context|NN cache|NN is|VBZ disabled|JJ or|CC during|IN time|NN periods|NNS when|WRB context|NN cache|NN is|VBZ being|VBG invalidated|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, display|NN engine|NN accesses|VBZ that|IN fault|NN are|VBP correctly|RB aborted|VBN but|CC may|MD not|RB be|VB reported|VBN in|IN the|DT fsts_reg|NN fault|NN reporting|NN register|NN (|( gfxvtdbar|JJ offset|VBP 034h|CD )|) .|.
workaround	none|NN identified|VBD
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	this|DT erratum|NN may|MD cause|VB a|DT machine-check|JJ error|NN (|( ia32_mci_status.mcacod=0150h|NN )|) on|IN the|DT fetch|NN of|IN an|DT instruction|NN that|WDT crosses|VBZ a|DT 4-kbyte|JJ address|NN boundary|NN .|. it|PRP applies|VBZ only|RB if|IN the|DT 4-kbyte|JJ linear|JJ region|NN on|IN which|WDT the|DT instruction|NN begins|VBZ is|VBZ originally|RB translated|VBN using|VBG a|DT 4-kbyte|JJ page|NN with|IN the|DT wb|JJ memory|NN type|NN ;|: (|( 2|CD )|) the|DT paging|NN structures|NNS are|VBP later|RB modified|VBN so|IN that|DT linear|JJ region|NN is|VBZ translated|VBN using|VBG a|DT large|JJ page|NN (|( 2-mbyte|JJ ,|, 4-mbyte|JJ ,|, or|CC 1-gbyte|NNS )|) with|IN the|DT uc|JJ memory|NN type|NN ;|: and|CC (|( 3|CD )|) the|DT instruction|NN fetch|NN occurs|VBZ after|IN the|DT paging-structure|JJ modification|NN but|CC before|IN software|NN invalidates|VBZ any|DT tlb|JJ entries|NNS for|IN the|DT linear|JJ region|NN .|.
implication	due|JJ to|TO this|DT erratum|NN an|DT unexpected|JJ machine|NN check|NN with|IN error|NN code|NN 0150h|CD may|MD occur|VB ,|, possibly|RB resulting|VBG in|IN a|DT shutdown|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB write|VB to|TO a|DT paging-structure|JJ entry|NN in|IN a|DT way|NN that|WDT would|MD change|VB ,|, for|IN any|DT linear|JJ address|NN ,|, both|CC the|DT page|NN size|NN and|CC the|DT memory|NN type|NN .|. it|PRP can|MD instead|RB use|VB the|DT following|JJ algorithm|NN :|: first|JJ clear|VBP the|DT p|NN flag|NN in|IN the|DT relevant|JJ paging-structure|NN entry|NN (|( e.g.|JJ ,|, pde|NN )|) ;|: then|RB invalidate|VB any|DT translations|NNS for|IN the|DT affected|JJ linear|JJ addresses|NNS ;|: and|CC then|RB modify|VB the|DT relevant|JJ paging-structure|JJ entry|NN to|TO set|VB the|DT p|NN flag|NN and|CC establish|VB the|DT new|JJ page|NN size|NN and|CC memory|NN type|NN .|.
title	high|JJ frequency|NN noise|NN on|IN ddr|NN smbus|NN signals|NNS may|MD prevent|VB proper|JJ detection|NN of|IN memory|NN
problem	during|IN the|DT processor|NN power|NN up|IN sequence|NN ,|, high|JJ frequency|NN noise|NN may|MD occur|VB on|IN the|DT ddr|NN smbus|NN sda|NN and|CC scl|NN signals|NNS interfering|VBG with|IN correct|JJ information|NN transfer|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, high|JJ frequency|NN noise|NN may|MD cause|VB certain|JJ voltage|NN translator|NN components|NNS to|TO latch|VB up|RB and|CC ,|, as|IN a|DT result|NN ,|, the|DT system|NN may|MD not|RB be|VB able|JJ to|TO detect|VB memory|NN .|.
workaround	none|NN identified|VBD
title	pcie*|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ every|DT downstream|NN port|NN that|WDT supports|VBZ link|NN speeds|NNS greater|JJR than|IN 5.0|CD gt/s|NN to|TO support|VB dll|NN (|( data|NNS link|VBP layer|NN )|) link|VBP active|JJ reporting|NN ,|, however|RB ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|. this|DT may|MD be|VB reported|VBN by|IN a|DT pcie|NN compliance|NN test|NN .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN :|: a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN .|. a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN .|. the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	cr0.cd|NN is|VBZ ignored|VBN in|IN vmx|NN operation|NN
problem	if|IN cr0.cd=1|VBN ,|, the|DT mtrrs|NN and|CC pat|NN should|MD be|VB ignored|VBN and|CC the|DT uc|JJ memory|NN type|NN should|MD be|VB used|VBN for|IN all|DT memory|NN accesses|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN in|IN vmx|NN operation|NN will|MD operate|VB as|IN if|IN cr0.cd=0|NN even|RB if|IN that|DT bit|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN may|MD not|RB function|VB properly|RB in|IN vmx|JJ operation|NN .|.
workaround	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN should|MD not|RB be|VB executed|VBN in|IN vmx|JJ root|NN operation|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	processor|NN may|MD fail|VB to|TO acknowledge|VB a|DT tlp|NN request|NN
problem	when|WRB a|DT pcie|NN root|NN ports|NNS receiver|NN is|VBZ in|IN receiver|NN l0s|NN power|NN state|NN and|CC the|DT port|NN initiates|VBZ a|DT recovery|NN event|NN ,|, it|PRP will|MD issue|VB training|VBG sets|NNS to|TO the|DT link|NN partner|NN .|. the|DT link|NN partner|NN will|MD respond|VB by|IN initiating|VBG an|DT l0s|JJ exit|NN sequence|NN .|. prior|JJ to|TO transmitting|VBG its|PRP$ own|JJ training|NN sets|NNS ,|, the|DT link|NN partner|NN may|MD transmit|VB a|DT tlp|NN (|( transaction|NN layer|NN packet|NN )|) request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT root|NN port|NN may|MD not|RB acknowledge|VB the|DT tlp|NN request|NN .|.
implication	after|IN completing|VBG the|DT recovery|NN event|NN ,|, the|DT pcie|NN link|NN partner|NN will|MD replay|VB the|DT tlp|NN request|NN .|. the|DT link|NN partner|NN may|MD set|VB a|DT correctable|JJ error|NN status|NN bit|NN ,|, which|WDT has|VBZ no|DT functional|JJ effect|NN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	pcie*|JJ root-port|NN initiated|VBD compliance|NN state|NN transmitter|NN equalization|NN settings|NNS may|MD be|VB incorrect|JJ
problem	if|IN the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB pcie|JJ polling.compliance|NN at|IN 5.0|CD gt/s|NN or|CC 8.0|CD gt/s|NN transfer|NN rates|NNS ,|, it|PRP should|MD use|VB the|DT link|NN control|NN 2|CD compliance|NN preset/de-emphasis|JJ field|NN (|( bits|NNS [|VBP 15:12|CD ]|NN )|) to|TO determine|VB the|DT correct|JJ de-emphasis|JJ level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB polling.compliance|NN from|IN 2.5|CD gt/s|NNS transfer|NN rate|NN ,|, it|PRP retains|VBZ 2.5|CD gt/s|JJ de-emphasis|NN values|NNS .|.
implication	the|DT processor|NN may|MD operate|VB in|IN polling.compliance|NN mode|NN with|IN an|DT incorrect|JJ transmitter|NN de-emphasis|NN level|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD incorrectly|RB log|VB errors|NNS on|IN transition|NN to|TO rxl0s|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT link|NN partner|NN transitions|NNS to|TO rxl0s|VB state|NN within|IN 20|CD ns|NNS of|IN entering|VBG l0|JJ state|NN ,|, the|DT pcie|NN controller|NN may|MD incorrectly|RB log|VB an|DT error|NN in|IN correctable|JJ error|NN status.receiver|NN error|NN status|NN field|NN (|( bus|JJ 0|CD ,|, device|NN 2|CD ,|, function|NN 0|CD ,|, 1|CD ,|, 2|CD and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 1d0h|CD ,|, bit|RB 0|CD )|) .|.
implication	correctable|JJ receiver|NN errors|NNS may|MD be|VB incorrectly|RB logged|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ add-in|JJ cards|NNS .|.
workaround	none|NN identified|VBN .|.
title	unused|JJ pcie*|NN lanes|NNS may|MD report|VB correctable|JJ errors|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, during|IN pcie*|NN link|VBP down|IN configuration|NN ,|, unused|JJ lanes|NNS may|MD report|VB a|DT correctable|JJ error|NN detected|VBN in|IN bus|NN 0|CD ,|, device|NN 1|CD ,|, function|NN 0-2|NN ,|, and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 158h|CD ,|, bit|RB 0|CD .|.
implication	correctable|JJ errors|NNS may|MD be|VB reported|VBN by|IN a|DT pcie|NN controller|NN for|IN unused|JJ lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	accessing|VBG physical|JJ memory|NN space|NN 0-640k|NNP through|IN the|DT graphics|NNS aperture|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	the|DT physical|JJ memory|NN space|NN 0-640k|NN when|WRB accessed|VBN through|IN the|DT graphics|NNS aperture|NN may|MD result|VB in|IN a|DT failure|NN for|IN writes|NNS to|TO complete|VB or|CC reads|VB to|TO return|VB incorrect|JJ results|NNS .|.
implication	a|DT hang|NN or|CC functional|JJ failure|NN may|MD occur|VB during|IN graphics|NNS operation|NN such|JJ as|IN ogl|NN or|CC ocl|JJ conformance|NN tests|NNS ,|, 2d/3d|CD games|NNS and|CC graphics|NNS intensive|JJ application|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|JJ root|NN port|NN may|MD not|RB initiate|VB link|NN speed|NN change|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ the|DT upstream|JJ component|NN to|TO maintain|VB the|DT pcie|NN link|NN at|IN the|DT target|NN link|VBP speed|NN or|CC the|DT highest|JJS speed|NN supported|VBN by|IN both|DT components|NNS on|IN the|DT link|NN ,|, whichever|WP is|VBZ lower|JJR .|. pcie|JJ root|NN port|NN will|MD not|RB initiate|VB the|DT link|NN speed|NN change|NN without|IN being|VBG triggered|VBN by|IN the|DT software|NN when|WRB the|DT root|NN port|NN maximum|NN link|VBP speed|NN is|VBZ configured|VBN to|TO be|VB 5.0|CD gt/s|NN .|. system|NN bios|NNS will|MD trigger|VB the|DT link|NN speed|NN change|NN under|IN normal|JJ boot|NN scenarios|NNS .|. however|RB ,|, bios|NNS is|VBZ not|RB involved|VBN in|IN some|DT scenarios|NNS such|JJ as|IN link|JJ disable/re-|JJ enable|NN or|CC secondary|JJ bus|NN reset|NN and|CC therefore|VB the|DT speed|NN change|NN may|MD not|RB occur|VB unless|IN initiated|VBN by|IN the|DT downstream|NN component|NN .|. this|DT erratum|NN does|VBZ not|RB affect|VB the|DT ability|NN of|IN the|DT downstream|NN component|NN to|TO initiate|VB a|DT link|NN speed|NN change|NN .|. all|DT known|VBN 5.0gb/s-capable|JJ pcie|NN downstream|NN components|NNS have|VBP been|VBN observed|VBN to|TO initiate|VB the|DT link|NN speed|NN change|NN without|IN relying|VBG on|IN the|DT root|NN port|NN to|TO do|VB so|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN root|NN port|NN may|MD not|RB initiate|VB a|DT link|NN speed|NN change|NN during|IN some|DT hardware|JJ scenarios|NNS causing|VBG the|DT pcie|NN link|NN to|TO operate|VB at|IN a|DT lower|JJR than|IN expected|VBN speed|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	vex.l|NN is|VBZ not|RB ignored|VBN with|IN vcvt*2si|JJ instructions|NNS
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	some|DT dram|NN and|CC l3|JJ cache|NN performance|NN monitoring|VBG events|NNS may|MD count|VB incorrectly|RB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN information|NN may|MD become|VB stale|NN ,|, and|CC the|DT following|JJ events|NNS may|MD count|VB incorrectly|RB .|. mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|) page_walker_loads.dtlb_l3|NN (|( event|NN bch|NN umask|JJ 14h|CD )|) page_walker_loads.itlb_l3|NN (|( event|NN bch|NN umask|JJ 24h|CD )|) page_walker_loads.dtlb_memory|NN (|( event|NN bch|NN umask|JJ 18h|CD )|) page_walker_loads.itlb_memory|NN (|( event|NN bch|NN umask|JJ 28h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD count|VB incorrectly|RB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 40|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	specific|JJ graphics|NNS blitter|JJ instructions|NNS may|MD result|VB in|IN unpredictable|JJ graphics|NNS controller|NN behavior|NN
problem	specific|JJ source-copy|JJ blitter|NN instructions|NNS in|IN intel|NN hd|NN graphics|NNS 4600|CD processor|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN when|WRB a|DT blit|NN source|NN and|CC destination|NN overlap|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD exhibit|VB unpredictable|JJ graphics|NNS controller|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD enter|VB shutdown|JJ unexpectedly|RB on|IN a|DT second|JJ uncorrectable|JJ error|NN
problem	if|IN an|DT ia32_mci_status|NN msr|NN contains|VBZ an|DT uncorrectable|JJ error|NN with|IN mcacod=0x406|NN and|CC a|DT second|JJ uncorrectable|JJ error|NN occurs|VBZ after|IN warm|JJ reset|NN but|CC before|IN the|DT first|JJ error|NN is|VBZ cleared|VBN by|IN zeroing|VBG the|DT ia32_mci_status|NN msr|NN ,|, a|DT shutdown|NN will|MD occur|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD unexpectedly|RB shut|VB down|RP instead|RB of|IN executing|VBG the|DT machine|NN check|NN handler|NN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD clear|VB ia32_mci_status|NN msrs|NN as|RB early|RB as|IN possible|JJ to|TO minimize|VB the|DT possibility|NN of|IN this|DT erratum|NN occurring|VBG .|.
title	modified|VBN compliance|NN patterns|NNS for|IN 2.5|CD gt/s|NN and|CC 5|CD gt/s|NN transfer|NN rates|NNS do|VBP not|RB follow|VB pcie*|NN specification|NN
problem	the|DT pcie|JJ controller|NN does|VBZ not|RB produce|VB the|DT pcie|NN specification|NN defined|VBD sequence|NN for|IN the|DT modified|JJ compliance|NN pattern|NN at|IN 2.5|CD gt/s|NN and|CC 5|CD gt/s|NN transfer|NN rates|NNS .|. this|DT erratum|NN is|VBZ not|RB seen|VBN at|IN 8|CD gt/s|NN transfer|NN rates|NNS .|.
implication	normal|JJ pcie|NN operation|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS
problem	when|WRB operating|VBG with|IN smt|NN enabled|VBN ,|, a|DT memory|NN at-retirement|JJ performance|NN monitoring|NN event|NN (|( from|IN the|DT list|NN below|IN )|) may|MD be|VB dropped|VBN or|CC may|MD increment|VB an|DT enabled|JJ event|NN on|IN the|DT corresponding|JJ counter|NN with|IN the|DT same|JJ number|NN on|IN the|DT physical|JJ cores|NNS other|JJ thread|VBP rather|RB than|IN the|DT thread|JJ experiencing|VBG the|DT event|NN .|. processors|NNS with|IN smt|NN disabled|VBN in|IN bios|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_uop_retired.loads|NNS mem_uop_retired.stores|NNS mem_uop_retired.lock|VBP mem_uop_retired.split|JJ mem_uop_retired.stlb_miss|JJ mem_load_uops_retired.hit_lfb|NN mem_load_uops_retired.l1_hit|NN mem_load_uops_retired.l2_hit|VBD mem_load_uops_retired.l3_hit|JJ mem_load_uops_l3_hit_retired.xsnp_hit|NN mem_load_uops_l3_hit_retired.xsnp_hitm|NN mem_load_uops_l3_hit_retired.xsnp_miss|VBP mem_load_uops_l3_hit_retired.xsnp_none|NN mem_load_uops_retired.l3_miss|JJ mem_load_uops_l3_miss_retired.local_dram|NN mem_load_uops_l3_miss_retired.remote_dram|NN mem_load_uops_retired.l2_miss|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN will|MD produce|VB unreliable|JJ results|NNS during|IN hyper-threaded|JJ operation|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN uops_executed|JJ event|NN may|MD undercount|VB
problem	the|DT performance|NN monitor|NN event|NN uops_executed|VBD (|( event|NN b1h|NN ,|, any|DT unmask|NN )|) should|MD count|VB the|DT number|NN of|IN uops|JJ executed|VBN each|DT cycle|NN .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, when|WRB eight|CD uops|NNS execute|RB in|IN one|CD cycle|NN ,|, these|DT uops|NNS will|MD not|RB be|VB counted|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN uops_executed|VBD may|MD reflect|VB a|DT count|NN lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD cause|VB starvation|NN
problem	on|IN a|DT processor|NN pcie|NN controller|NN configuration|NN in|IN which|WDT two|CD or|CC more|JJR controllers|NNS receive|VBP concurrent|JJ atomic|JJ transactions|NNS ,|, a|DT pcie|JJ controller|NN may|MD experience|VB starvation|NN which|WDT eventually|RB can|MD lead|VB to|TO a|DT completion|NN timeout|NN .|.
implication	atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD lead|VB to|TO a|DT completion|NN timeout|NN .|. atomic|JJ transactions|NNS from|IN only|RB one|CD controller|NN will|MD not|RB be|VB affected|VBN by|IN this|DT erratum|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ device|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB execution|NN of|IN an|DT avx|NN gather|NN instruction|NN causes|VBZ an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN due|JJ to|TO a|DT specific|JJ element|NN ,|, all|DT previous|JJ elements|NNS should|MD be|VB complete|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT an|DT execution|NN may|MD fail|VB to|TO complete|VB previous|JJ elements|NNS .|. in|IN addition|NN ,|, the|DT instruction|NN 's|POS mask|NN operand|NN is|VBZ not|RB updated|VBN .|. this|DT erratum|NN applies|VBZ only|RB if|IN the|DT ept|NN violation|NN occurs|VBZ while|IN updating|VBG an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN .|. instructions|NNS impacted|VBN by|IN this|DT erratum|NN are|VBP :|: vgatherdps|NN ,|, vgatherdpd|NN ,|, vgatherqps|NN ,|, vgatherqpd|NN ,|, vpgatherdd|NN ,|, vpgatherdq|NN ,|, vpgatherqd|NN ,|, and|CC vpgatherqq|NN .|.
implication	this|DT erratum|NN may|MD prevent|VB a|DT gather|JJ instruction|NN from|IN making|VBG forward|RB progress|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform_power_limit|NN msr|MD not|RB visible|VB
problem	the|DT platform_power_limit|NN msr|NN (|( 615h|CD )|) is|VBZ used|VBN to|TO control|VB the|DT pl3|NN (|( power|NN limit|NN 3|CD )|) mechanism|NN of|IN the|DT processor|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT msr|NN is|VBZ not|RB visible|JJ to|TO software|NN .|.
implication	software|NN is|VBZ unable|JJ to|TO read|VB or|CC write|VB the|DT platform_power_limit|NN msr|NN .|. if|IN software|NN attempts|NNS to|TO access|NN this|DT msr|NN ,|, a|DT general|JJ protection|NN fault|NN will|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lpddr|JJ memory|NN may|MD report|VB incorrect|JJ temperature|NN
problem	when|WRB any|DT of|IN the|DT four|CD possible|JJ lpddr|NN ranks|NNS are|VBP not|RB populated|VBN ,|, the|DT unpopulated|JJ ranks|NNS will|MD report|VB a|DT default|NN temperature|NN of|IN 85c|CD as|IN a|DT three|CD bit|NN value|NN of|IN 011b|CD .|. if|IN the|DT system|NN has|VBZ unpopulated|VBN ranks|NNS the|DT temperature|NN of|IN memory|NN will|MD be|VB reported|VBN as|IN 85c|CD in|IN pcu_cr_ddr_dimm_hottest_absolute|NN (|( mchbar|NN bus|NN 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VB 58b8h|CD )|) in|IN bits|NNS [|VBP 5:7|CD ]|NN ,|, until|IN any|DT of|IN the|DT populated|JJ ranks|NNS report|VB a|DT higher|JJR temperature|NN than|IN this|DT .|.
implication	when|WRB the|DT memory|NN temperature|NN is|VBZ less|RBR than|IN or|CC equal|JJ to|TO 85c|CD it|PRP may|MD be|VB reported|VBN as|IN 85c|CD .|. this|DT erratum|NN does|VBZ not|RB affect|VB ddr3|NN and|CC ddr3l|JJ memory|NN types|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN host|NN bridge|NN did|VBD may|MD be|VB incorrect|JJ
problem	the|DT pcie|NN host|NN bridge|NN did|VBD register|NN (|( bus|JJ 0|CD ;|: device|NN 0|CD ;|: offset|VB 2h|CD )|) contents|NNS may|MD be|VB incorrect|JJ after|IN a|DT package|NN c7|NN exit|NN .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT host|NN bridge|NN did|VBD value|NN may|MD not|RB behave|VB as|IN expected|VBN after|IN a|DT package|NN c7|NN exit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	tsc|NN may|MD be|VB incorrect|JJ after|IN a|DT deep|JJ c-state|NN exit|NN
problem	on|IN exiting|VBG from|IN package|NN c6|NN or|CC deeper|NN ,|, the|DT processor|NN may|MD incorrectly|RB restore|VB the|DT tsc|NN (|( time|NN stamp|VB counter|NN )|) .|.
implication	software|NN using|VBG the|DT tsc|NN may|MD produce|VB incorrect|JJ result|NN and/or|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NNS controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN dl_init|NN state|NN causing|VBG certain|JJ pcie|JJ devices|NNS to|TO fail|VB to|TO train|VB
problem	the|DT pcie|NN controller|NN supports|NNS hardware|VBP autonomous|JJ speed|NN change|NN capabilities|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN the|DT dl_init|NN state|NN which|WDT may|MD prevent|VB link|NN training|NN for|IN certain|JJ pcie|JJ devices|NNS .|.
implication	certain|JJ pcie|JJ devices|NNS may|MD fail|VB to|TO complete|VB dl_init|NN causing|VBG the|DT pcie|NN link|NN to|TO fail|VB to|TO train|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ vt-d|JJ interrupts|NNS may|MD occur|VB when|WRB the|DT pfo|NN bit|NN is|VBZ set|VBN
problem	when|WRB the|DT pfo|NN (|( primary|JJ fault|NN overflow|NN )|) field|NN (|( bit|JJ [|JJ 0|CD ]|NN in|IN the|DT vt-d|JJ fsts|NNS [|VBP fault|NN status|NN ]|NNP register|NN )|) is|VBZ set|VBN to|TO 1|CD ,|, further|JJ faults|NNS should|MD not|RB generate|VB an|DT interrupt|NN .|. due|JJ to|TO this|DT erratum|NN ,|, further|JJ interrupts|NNS may|MD still|RB occur|VB .|.
implication	unexpected|JJ invalidation|NN queue|NN error|NN interrupts|NNS may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD be|VB written|VBN to|TO handle|VB spurious|JJ vt-d|JJ fault|NN interrupts|NNS .|.
title	avx|NN gather|CC instruction|NN that|WDT causes|VBZ a|DT fault|NN or|CC vm|JJ exit|NN may|MD incorrectly|RB modify|VB its|PRP$ destination|NN register|NN
problem	an|DT execution|NN of|IN a|DT 128-bit|JJ avx|NN gather|NN instruction|NN zeroes|VBZ the|DT upper|JJ 128|CD bits|NNS of|IN the|DT instruction|NN 's|POS destination|NN register|NN unless|IN access|NN to|TO the|DT first|JJ unmasked|JJ element|NN causes|VBZ a|DT fault|NN or|CC vm|JJ exit|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT bits|NNS may|MD be|VB cleared|VBN even|RB when|WRB accessing|VBG the|DT first|JJ unmasked|JJ element|NN causes|VBZ a|DT fault|NN or|CC vm|JJ exit|NN .|. instructions|NNS impacted|VBN by|IN this|DT erratum|NN are|VBP :|: vgatherdps|NN ,|, vgatherdpd|NN ,|, vgatherqps|NN ,|, vgatherqpd|NN ,|, vpgatherdd|NN ,|, vpgatherdq|NN ,|, vpgatherqd|NN ,|, and|CC vpgatherqq|NN .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT destination|NN register|NN of|IN a|DT 128-bit|JJ avx|NN gather|NN instruction|NN to|TO remain|VB unchanged|JJ after|IN access|NN of|IN the|DT first|JJ unmasked|JJ element|NN results|NNS in|IN fault|NN or|CC vm|JJ exit|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	inconsistent|JJ nan|JJ propagation|NN may|MD occur|VB when|WRB executing|VBG (|( v|NN )|) dpps|NN instruction|NN
problem	upon|IN completion|NN of|IN the|DT (|( v|NN )|) dpps|VBZ instruction|NN with|IN multiple|JJ different|JJ nan|JJ encodings|NNS in|IN the|DT input|NN elements|NNS ,|, software|NN may|MD observe|VB different|JJ nan|JJ encodings|NNS in|IN the|DT destination|NN elements|NNS .|.
implication	inconsistent|JJ nan|JJ encodings|NNS in|IN the|DT destination|NN elements|NNS for|IN the|DT (|( v|NN )|) dpps|VBZ instruction|NN may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	display|NN may|MD flicker|VB when|WRB package|NN c-states|NNS are|VBP enabled|VBN
problem	when|WRB package|NN c-states|NNS are|VBP enabled|VBN ,|, the|DT display|NN may|MD not|RB be|VB refreshed|VBN at|IN the|DT correct|JJ rate|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT user|NN may|MD observe|VB flickering|VBG on|IN the|DT display|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ combinations|NNS of|IN avx|JJ instructions|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	execution|NN of|IN certain|JJ combinations|NNS of|IN avx|JJ instructions|NNS may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, unpredictable|JJ system|NN behaviors|NNS ,|, including|VBG system|NN hang|VBD or|CC incorrect|JJ results|NNS can|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD incorrectly|RB estimate|VB peak|JJ power|NN delivery|NN requirements|NNS
problem	under|IN certain|JJ conditions|NNS ,|, the|DT processor|NN may|MD incorrectly|RB calculate|VB the|DT frequency|NN at|IN which|WDT the|DT cores|NNS and|CC graphics|NNS engine|NN can|MD operate|VB while|IN still|RB meeting|VBG voltage|JJ regulator|NN and|CC power|NN supply|NN peak|JJ power|NN delivery|NN capabilities|NNS .|. when|WRB this|DT occurs|VBZ ,|, combined|VBN with|IN high|JJ power|NN workloads|NNS ,|, system|NN shutdown|NN may|MD be|VB observed|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, system|NN shutdown|NN may|MD be|VB observed|VBN under|IN high|JJ power|NN workloads|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_perf_ctl|NN msr|NN is|VBZ incorrectly|RB reset|VB
problem	the|DT ia32_perf_ctl|NN msr|NN (|( 199h|CD )|) is|VBZ not|RB initialized|VBN correctly|RB after|IN a|DT processor|NN reset|NN .|.
implication	if|IN software|NN reads|VBZ the|DT ia32_perf_ctl|NN msr|NN before|IN writing|VBG it|PRP ,|, software|NN can|MD observe|VB an|DT incorrect|JJ reset|NN value|NN .|. although|IN incorrect|JJ values|NNS are|VBP reported|VBN to|TO software|NN ,|, the|DT correct|JJ default|NN values|NNS for|IN this|DT register|NN are|VBP still|RB used|VBN by|IN the|DT processor|NN .|. no|DT performance|NN or|CC power|NN impact|NN occurs|VBZ due|JJ to|TO this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB during|IN a|DT function|NN level|NN reset|NN of|IN the|DT display|NN
problem	when|WRB package|NN c-states|NNS are|VBP enabled|VBN ,|, it|PRP is|VBZ possible|JJ that|IN the|DT processor|NN may|MD hang|VB when|WRB software|NN performs|VBZ a|DT function|NN level|NN reset|NN of|IN the|DT display|NN via|IN bit|NN 1|CD of|IN the|DT advanced|JJ features|NNS control|VBP register|NN (|( bus|JJ 0|CD ;|: device|NN 2|CD ;|: function|NN 0|CD ;|: offset|VB 0a8h|CD )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	avx|NN gather|CC instruction|NN that|WDT should|MD result|VB in|IN #|# df|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT execution|NN of|IN a|DT 128-bit|JJ avx|NN gather|NN instruction|NN may|MD fail|VB to|TO generate|VB a|DT #|# df|NN (|( double|JJ fault|NN )|) when|WRB expected|VBN .|. instructions|NNS impacted|VBN by|IN this|DT erratum|NN are|VBP :|: vgatherdps|NN ,|, vgatherdpd|NN ,|, vgatherqps|NN ,|, vgatherqpd|NN ,|, vpgatherdd|NN ,|, vpgatherdq|NN ,|, vpgatherqd|NN ,|, and|CC vpgatherqq|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT operation|NN which|WDT should|MD cause|VB a|DT #|# df|NN may|MD result|VB in|IN unexpected|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	throttling|NN and|CC refresh|JJ rate|NN maybe|RB be|VB incorrect|JJ after|IN exiting|VBG package|NN c-state|NN
problem	when|WRB the|DT oltm|NN (|( open|JJ loop|NN thermal|JJ management|NN )|) feature|NN is|VBZ enabled|VBN ,|, the|DT dimm|NN thermal|NN status|NN reported|VBN in|IN ddr_therm_perdimm_status|NN (|( mchbar|JJ offset|VBP 588ch|CD )|) may|MD be|VB incorrect|JJ following|VBG an|DT exit|NN from|IN package|NN c3|NN or|CC deeper|NN .|.
implication	the|DT incorrect|JJ dimm|NN thermal|JJ status|NN may|MD result|VB in|IN degraded|JJ performance|NN from|IN unneeded|JJ memory|NN throttling|NN and|CC excessive|JJ dimm|NN refresh|NN rates|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	the|DT from-ip|NN for|IN branch|NN tracing|NN may|MD be|VB incorrect|JJ
problem	btm|NN (|( branch|JJ trace|NN message|NN )|) and|CC bts|$ (|( branch|JJ trace|NN store|NN )|) report|VB the|DT from-ip|JJ indicating|VBG the|DT source|NN address|NN of|IN the|DT branch|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, btm|NN and|CC bts|NNS may|MD repeat|VB the|DT from-ip|JJ value|NN previously|RB reported|VBN .|. the|DT to-ip|JJ value|NN is|VBZ not|RB affected|VBN .|.
implication	using|VBG btm|NN or|CC bts|NNS reports|NNS to|TO reconstruct|VB program|NN execution|NN may|MD be|VB unreliable|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	tm1|NNS throttling|VBG may|MD continue|VB indefinitely|RB
problem	tm1|NN (|( thermal|JJ monitor|NN 1|CD )|) throttling|NN may|MD continue|VB when|WRB the|DT processors|NNS temperature|VBP decreases|VBZ below|IN the|DT throttling|VBG point|NN while|IN the|DT processor|NN is|VBZ in|IN package|NN c3|NN or|CC deeper|NN .|.
implication	the|DT processor|NN will|MD continue|VB thermal|JJ throttling|VBG but|CC does|VBZ not|RB indicate|VB it|PRP is|VBZ hot|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc2_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, uncorrectable|JJ internal|JJ parity|NN error|NN with|IN an|DT ia32_mc2_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0005h|CD and|CC an|DT ia32_mc2_status.mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NN )|) value|NN of|IN 0004h|CD may|MD incorrectly|RB set|VB the|DT ia32_mc2_status.over|NN flag|NN (|( bit|IN 62|CD )|) indicating|VBG an|DT overflow|NN when|WRB a|DT single|JJ error|NN has|VBZ been|VBN observed|VBN .|.
implication	ia32_mc2_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN uncorrectable|JJ internal|JJ parity|NN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN (|( event|NN c1h|NN ;|: umask|JJ 08h|CD )|) and|CC other_assists.sse_to_avx|$ (|( event|NN c1h|NN ;|: umask|JJ 10h|CD )|) incorrectly|RB increment|JJ and|CC over|RB count|NN when|WRB an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) abort|NN occurs|VBZ .|.
implication	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD run|VB at|IN incorrect|JJ p-state|NN
problem	the|DT processor|NN package|NN may|MD use|VB stale|JJ software|NN p-state|NN (|( performance|NN state|NN )|) requests|NNS when|WRB one|CD or|CC more|JJR logical|JJ processors|NNS are|VBP idle|JJ .|.
implication	the|DT processor|NN package|NN may|MD run|VB at|IN a|DT higher|JJR or|CC lower|JJR than|IN expected|VBN p-state|NN .|. this|DT issue|NN may|MD persist|VB as|RB long|RB as|IN any|DT logical|JJ processor|NN is|VBZ idle|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN (|( event|NN abh|NN ;|: umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN dsb|NN (|( decode|JJ stream|NN buffer|NN )|) to|TO mite|VB (|( macro|JJ instruction|NN translation|NN engine|NN )|) switches|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dsb2mite_switches.count|NN event|NN will|MD count|VB speculative|JJ switches|NNS and|CC cause|VB the|DT count|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN register|NN unc_perf_global_status|NN not|RB restored|VBN on|IN package|NN c7|NN exit|NN
problem	msr_unc_perf_global_status|NN (|( 392h|CD )|) is|VBZ a|DT global|JJ status|NN register|NN which|WDT indicates|VBZ the|DT overflow|NN of|IN uncore|JJ performance|NN monitor|NN counters|NNS .|. the|DT content|NN of|IN this|DT register|NN is|VBZ lost|VBN in|IN package|NN c7|NN state|NN .|.
implication	if|IN any|DT uncore|JJ performance|NN monitor|NN counter|NN has|VBZ overflowed|VBN before|IN entering|VBG the|DT package|NN c7|NN state|NN ,|, the|DT msr_unc_perf_global_status|NN register|NN will|MD no|RB longer|RBR reflect|VB the|DT overflow|NN after|IN exiting|VBG c7|JJ state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD not|RB enter|VB package|NN c6|NN or|CC deeper|JJR c-states|NNS when|WRB pcie*|NN links|NNS are|VBP disabled|JJ
problem	if|IN the|DT pcie|NN links|NNS are|VBP disabled|JJ via|IN link|NN disable|JJ (|( bus|JJ 0|CD ,|, device|NN 1|CD ,|, functions|NNS [|VBP 2:1|CD ]|NN ,|, offset|VBN b0h|NN ,|, bit|RB 4|CD )|) and|CC the|DT pcie|NN controller|NN is|VBZ enabled|VBN (|( bus|JJ 0|CD ,|, device|NN 0|CD ,|, function|NN 0|CD ,|, offset|VBD 54h|CD ,|, bits|NNS [|VBP 2:1|CD ]|NNP =|NNP 11|CD )|) ,|, then|RB the|DT processor|NN will|MD be|VB unable|JJ to|TO enter|VB package|NN c6|NN or|CC deeper|JJR c-|NN states|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT process|NN will|MD not|RB enter|VB package|NN c6|NN or|CC deeper|JJR c-states|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN event|NN for|IN outstanding|JJ offcore|NN requests|NNS and|CC snoop|JJ requests|NNS may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN offcore|RB outstanding|JJ transactions|NNS each|DT cycle|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT counts|NNS may|MD be|VB higher|JJR than|IN actual|JJ number|NN of|IN events|NNS .|.
implication	the|DT performance|NN monitor|NN events|NNS offcore_requests_outstanding|VBG may|MD reflect|VB counts|NNS higher|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	some|DT performance|NN monitor|NN event|NN counts|NNS may|MD be|VB inaccurate|JJ during|IN smt|JJ mode|NN
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN occurrences|NNS that|WDT loads|VBZ or|CC stores|NNS stay|VBP in|IN the|DT super|JJ queue|NN each|DT cycle|NN .|. the|DT performance|NN monitor|NN event|NN cycle_activity.cycles_l2_pending|NN (|( event|NN a3h|NN ,|, umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN cycles|NNS that|WDT demand|VBP loads|VBZ stay|VB in|IN the|DT super|JJ queue|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD count|VB inaccurately|RB during|IN smt|JJ mode|NN .|.
implication	the|DT performance|NN monitor|NN events|NNS offcore_requests_outstanding|VBG and|CC cycle_activity.l2_|JJ pending|NN may|MD be|VB unreliable|JJ during|IN smt|JJ mode|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	performance|NN monitor|NN events|NNS hle_retired.aborted_misc4|NN and|CC rtm_retired.aborted_misc4|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS hle_retired.aborted_misc4|NN (|( event|NN c8h|NN ;|: umask|JJ 40h|CD )|) and|CC rtm_retired.aborted_misc4|NN (|( event|NN c9h|NN ;|: umask|JJ 40h|CD )|) are|VBP defined|VBN to|TO count|VB the|DT number|NN of|IN transactional|JJ aborts|NNS due|JJ to|TO incompatible|JJ memory|NN types|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, they|PRP may|MD count|VB additional|JJ unrelated|JJ transactional|JJ aborts|NNS .|.
implication	the|DT performance|NN monitor|NN events|NNS hle_retired.aborted_misc4|NN and|CC rtm_retired.aborted_misc4|NN counts|NNS may|MD be|VB greater|JJR than|IN the|DT number|NN of|IN aborts|NNS due|JJ to|TO incompatible|JJ memory|NN types|NNS .|. this|DT can|MD result|VB in|IN nonzero|NN counts|NNS when|WRB all|DT memory|NN types|NNS are|VBP compatible|JJ .|.
workaround	none|NN identified|VBN .|.
title	a|DT pcie*|NN ltr|NN update|JJ message|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	if|IN a|DT pcie|NN device|NN sends|VBZ an|DT ltr|NN (|( latency|JJ tolerance|NN report|NN )|) update|JJ message|NN while|IN the|DT processor|NN is|VBZ in|IN a|DT package|NN c6|NN or|CC deeper|NN ,|, the|DT processor|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN the|DT processor|NN may|MD hang|VB if|IN a|DT pcie|NN ltr|NN update|JJ message|NN is|VBZ received|VBN while|IN in|IN a|DT package|NN c6|NN or|CC deeper|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	getsec|NN does|VBZ not|RB report|VB support|NN for|IN s-crtm|NN
problem	processors|NNS with|IN intel|NN boot|NN guard|NN technology|NN that|WDT has|VBZ getsec|VBN [|JJ parameters|NNS ]|VBP leaf|JJ 5|CD eax|JJ bit|RB 5|CD set|NN indicates|NNS support|NN for|IN processor|NN rooted|VBN s-ctrm|NN (|( static|JJ core|NN root|NN of|IN trust|NN for|IN measurement|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, that|DT bit|NN will|MD not|RB be|VB set|VBN even|RB though|IN processor|NN rooted|VBN s-crtm|NN is|VBZ supported|VBN .|.
implication	software|NN may|MD be|VB unaware|NN of|IN support|NN for|IN processor|NN rooted|VBN s-ctrm|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
title	apic|NNS timer|NN might|MD not|RB signal|VB an|DT interrupt|NN while|IN in|IN tsc-deadline|JJ mode|NN
problem	if|IN the|DT apic|NN timer|NN is|VBZ in|IN tsc-deadline|JJ mode|NN and|CC is|VBZ armed|VBN when|WRB a|DT timed|JJ mwait|NN instruction|NN is|VBZ executed|VBN ,|, the|DT timer|NN expiration|NN might|MD not|RB cause|VB an|DT interrupt|NN .|.
implication	software|NN depending|VBG on|IN apic|JJ timer|NN tsc-deadline|JJ mode|NN interrupts|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	vt-d|JJ hardware|NN may|MD perform|VB strp|NN and|CC sirtp|JJ operations|NNS on|IN a|DT package|NN c7|NN exit|NN
problem	on|IN a|DT package|NN c7|NN exit|NN ,|, vt-d|JJ hardware|NN may|MD spuriously|RB perform|VB srtp|NN (|( set|VBN root|NN table|JJ pointer|NN )|) and|CC sirtp|JJ (|( set|VBN interrupt|RB remapping|VBG table|JJ pointer|NN )|) operations|NNS .|. a|DT package|NN c7|NN exit|NN can|MD cause|VB the|DT value|NN programmed|VBN by|IN software|NN in|IN the|DT rta_reg|NN (|( irta_reg|NN )|) to|TO be|VB visible|JJ to|TO hardware|VB before|IN software|NN executes|VBZ a|DT gcmd.srtp|JJ command|NN .|. this|DT will|MD result|VB in|IN hardware|NN using|VBG the|DT new|JJ values|NNS for|IN the|DT dma|NN and|CC interrupt|JJ translation|NN page-walks|NNS ,|, possibly|RB before|IN they|PRP are|VBP intended|VBN to|TO be|VB used|VBN by|IN software|NN .|.
implication	if|IN software|NN has|VBZ updated|VBN the|DT root|NN table|JJ pointer|NN but|CC has|VBZ not|RB executed|VBN the|DT srtp|NN command|NN then|RB the|DT root|NN table|JJ pointer|NN update|NN will|MD happen|VB unexpectedly|RB ,|, causing|VBG the|DT vmm|NN to|TO walk|VB incorrect|JJ or|CC non-existent|JJ tables|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	privileged|VBN software|NN should|MD not|RB execute|VB a|DT mwait|NN (|( because|IN it|PRP can|MD trigger|VB a|DT package|NN c7|NN entry/exit|NN )|) between|IN writing|VBG to|TO rta_reg|VB (|( irta_reg|NN )|) and|CC gcmd_reg.srtp|NN (|( gcmd_reg.sirtp|NN )|) registers|NNS .|.
title	general-purpose|JJ performance|NN counters|NNS can|MD unexpectedly|RB increment|VB
problem	a|DT performance|NN monitor|NN event|NN programmed|VBN in|IN a|DT general-purpose|JJ performance|NN counter|NN should|MD count|VB the|DT number|NN of|IN occurrences|NNS of|IN the|DT event|NN selected|VBN in|IN ia32_perfevtsel|JJ {|( 0-|JJ 7|CD }|) msr|NN (|( 186h-18dh|JJ )|) .|. if|IN inv|JJ (|( invert|JJ ,|, bit|RB 23|CD )|) is|VBZ set|VBN to|TO 1|CD and|CC a|DT non-zero|JJ cmask|NN (|( counter|JJ mask|NN )|) bits|VBZ [|$ 31:24|CD ]|NNP value|NN is|VBZ used|VBN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT event|NN may|MD over|VB count|NN in|IN the|DT case|NN that|IN either|DT of|IN os|NN (|( operating|VBG system|NN mode|NN ,|, bit|RB 17|CD )|) or|CC usr|JJ (|( user|JJ mode|NN ,|, bit|RB 16|CD )|) is|VBZ selected|VBN .|. over|IN counting|NN will|MD occur|VB for|IN the|DT cycles|NNS spent|VBN in|IN the|DT non-|JJ matching|NN cpl|NN .|.
implication	general-purpose|JJ performance|NN counters|NNS may|MD reflect|VB counts|NNS higher|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS when|WRB the|DT inv|NN bit|NN is|VBZ set|VBN ,|, cmask|NN is|VBZ a|DT non-zero|JJ value|NN and|CC either|CC the|DT os|NN or|CC usr|JJ bit|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN events|NNS may|MD report|VB incorrect|JJ number|NN of|IN load|JJ hits|NNS or|CC misses|NNS to|TO llc|VB
problem	the|DT following|JJ performance|NN monitor|NN events|NNS should|MD count|VB the|DT numbers|NNS of|IN loads|NNS hitting|VBG or|CC missing|VBG llc|NN .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, the|DT l3_hit|NN related|JJ events|NNS may|MD over|VB count|NN and|CC the|DT l3_miss|JJ related|JJ events|NNS may|MD undercount|VB .|. mem_load_retired.l3_hit|NN (|( event|NN d1h|NN ,|, umask|JJ 40h|CD )|) mem_load_retired.l3_miss|NN (|( event|NN d1h|NN ,|, umask|JJ 20h|CD )|) mem_load_l3_hit_retired|VBN .|. xsnp_none|NN (|( event|NN d2h|NN ,|, umask|JJ 08h|CD )|) mem_load_llc_miss_retired|VBN .|. local_dram|NN (|( event|NN d3h|NN ,|, umask|JJ 01h|CD )|)
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD be|VB inaccurate|JJ .|.
workaround	none|NN identified|VBN .|.
title	locked|VBN load|JJ performance|NN monitoring|NN events|NNS may|MD under|IN count|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency|NN (|( event|NN cdh|NN ;|: umask|JJ 01h|CD )|) ,|, mem_load_retired.l2_hit|FW (|( event|NN d1h|NN ;|: umask|JJ 02h|CD )|) ,|, and|CC mem_uops_retired.locked|VBD (|( event|NN doh|NN ;|: umask|JJ 20h|CD )|) should|MD count|VB the|DT number|NN of|IN locked|JJ loads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD under|IN count|NN for|IN locked|JJ transactions|NNS that|WDT hit|VBD the|DT l2|NN cache|NN .|.
implication	the|DT above|JJ event|NN count|NN will|MD under|IN count|NN on|IN locked|JJ loads|NNS hitting|VBG the|DT l2|NN cache|NN .|.
workaround	none|NN identified|VBN .|.
problem	if|IN ratio|VBN or|CC c-state|JJ changes|NNS involving|VBG the|DT processor|NN core|NN and|CC processor|NN graphics|NNS occur|VBP at|IN the|DT same|JJ time|NN or|CC while|IN processor|NN graphics|NNS are|VBP active|JJ ,|, under|IN certain|JJ internal|JJ conditions|NNS the|DT ratio|NN change|NN may|MD not|RB complete|VB .|.
implication	the|DT system|NN may|MD hang|VB during|IN c-state|NN or|CC ratio|NN changes|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ performance|NN monitoring|NN events|NNS may|MD over|VB count|NN software|NN demand|NN loads|NNS
problem	the|DT following|JJ performance|NN monitor|NN events|NNS should|MD count|VB the|DT number|NN of|IN software|NN demand|NN loads|VBZ .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, they|PRP may|MD also|RB include|VB requests|NNS from|IN the|DT next|JJ page|NN prefetcher|NN and|CC over|IN count|NN .|. offcore_requests_outstanding.demand_data|NN (|( event|NN 60h|CD ;|: umask|JJ 01h|CD )|) offcore_requests.demand_data|NN (|( event|NN b0h|NN ;|: umask|JJ 01h|CD )|) cycle_activity.l2_pending|NN (|( event|NN a3h|NN ;|: umask|JJ 01h|CD )|) l2_hit_miss.load|NN (|( event|NN 24h|CD ;|: umask|JJ 01h|CD )|)
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD reflect|VB a|DT count|NN higher|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	accessing|VBG nonexistent|JJ uncore|JJ performance|NN monitoring|NN msrs|NN may|MD not|RB signal|VB a|DT #|# gp|NN
problem	an|DT access|NN to|TO an|DT uncore|JJ performance|NN monitor|NN msr|NN beyond|IN the|DT number|NN reported|VBN in|IN the|DT msr_unc_cbo_config|NN msr|NN (|( 396h|CD )|) bits|NNS [|$ 3:0|CD ]|NNP should|MD signal|VB a|DT #|# gp|NN (|( general-|JJ protection|NN exception|NN )|) ;|: due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB instead|RB of|IN signaling|VBG #|# gp|NN .|.
implication	when|WRB software|NN accesses|VBZ nonexistent|JJ uncore|JJ performance|NN monitoring|NN msrs|NN ,|, the|DT logical|JJ processor|NN may|MD hang|VB instead|RB of|IN signaling|VBG a|DT #|# gp|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	call|VB stack|NN profiling|NN may|MD produce|VB extra|JJ call|NN records|NNS
problem	the|DT performance|NN monitoring|NN call|NN stack|NN profiling|VBG function|NN should|MD not|RB generate|VB call|NN records|NNS for|IN zero|CD length|NN calls|NNS (|( call|VB instructions|NNS targeting|VBG the|DT location|NN following|VBG the|DT instruction|NN )|) .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD produce|VB call|NN records|NNS for|IN zero|CD length|NN calls|NNS .|.
implication	the|DT performance|NN monitoring|NN lbr|NN call|NN stack|NN msrs|NN are|VBP incorrect|JJ in|IN the|DT presence|NN of|IN zero|CD length|NN calls|VBZ because|IN calls|NNS and|CC returns|NNS do|VBP not|RB match|VB .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ reset|NN may|MD fail|VB or|CC lead|VB to|TO incorrect|VB power|NN regulation|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, after|IN a|DT warm|JJ reset|NN ,|, the|DT processor|NN may|MD fail|VB to|TO boot|VB properly|RB or|CC may|MD cause|VB power|NN to|TO be|VB regulated|VBN to|TO an|DT incorrect|JJ level|NN .|.
implication	the|DT processor|NN may|MD not|RB be|VB able|JJ to|TO control|VB the|DT vr|NN (|( voltage|JJ regulator|NN )|) to|TO advertised|JJ specifications|NNS ,|, leading|VBG to|TO in|IN a|DT system|NN hang|NN ,|, a|DT machine|NN check|NN ,|, or|CC improper|JJ power|NN regulation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN host|NN bridge|NN did|VBD may|MD be|VB incorrect|JJ
problem	the|DT pcie|NN host|NN bridge|NN did|VBD register|NN (|( bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VB 2h|CD )|) contents|NNS may|MD be|VB incorrect|JJ .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT host|NN bridge|NN did|VBD value|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	transactional|JJ abort|NN may|MD produce|VB an|DT incorrect|JJ branch|NN record|NN
problem	if|IN an|DT intel|NN tsx|NN transactional|JJ abort|NN event|NN occurs|VBZ during|IN a|DT string|NN instruction|NN ,|, the|DT from-|JJ ip|NN in|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) is|VBZ not|RB correctly|RB reported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|JJ from-ip|NN on|IN the|DT lbr|JJ stack|NN may|MD be|VB observed|VBN .|.
workaround	none|NN identified|VBN .|.
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4gb|CD boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	dma|NN remapping|VBG faults|NNS for|IN the|DT graphics|NNS vt-d|JJ unit|NN may|MD not|RB properly|VB report|NN type|NN of|IN faulted|JJ request|NN
problem	when|WRB a|DT fault|NN occurs|VBZ during|IN dma|JJ remapping|NN of|IN graphics|NNS accesses|NNS at|IN the|DT graphics|NNS vt-d|JJ unit|NN ,|, the|DT type|NN of|IN faulted|VBN request|NN (|( read|VB or|CC write|VB )|) should|MD be|VB reported|VBN in|IN bit|NN 126|CD of|IN the|DT frcd_reg|JJ register|NN in|IN the|DT remapping|NN hardware|NN memory|NN map|JJ register|NN set|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT request|NN type|NN may|MD not|RB be|VB reported|VBN correctly|RB .|.
implication	software|NN processing|VBG the|DT dma|NN remapping|VBG faults|NNS may|MD not|RB be|VB able|JJ to|TO determine|VB the|DT type|NN of|IN faulting|VBG graphics|NNS device|NN dma|NN request|NN .|.
workaround	none|NN identified|VBN .|.
title	avx|NN gather|NN instructions|NNS page|VBP faults|NNS may|MD report|VB an|DT incorrect|JJ faulting|NN address|NN
problem	if|IN software|NN modifies|VBZ a|DT paging-structure|JJ entry|NN to|TO relax|VB the|DT access|NN rights|NNS for|IN a|DT linear|JJ address|NN and|CC does|VBZ not|RB perform|VB a|DT tlb|JJ invalidation|NN ,|, a|DT subsequent|JJ execution|NN of|IN an|DT avx|NN gather|NN instruction|NN that|WDT accesses|VBZ that|IN address|NN may|MD generate|VB a|DT page|NN fault|NN that|WDT loads|VBZ cr2|NN (|( which|WDT should|MD containing|VBG the|DT faulting|VBG linear|JJ address|NN )|) with|IN an|DT incorrect|JJ value|NN .|.
implication	software|NN handling|VBG an|DT affected|JJ page|NN fault|NN may|MD not|RB operate|VB correctly|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	event|NN injection|NN by|IN vm|JJ entry|NN may|MD use|VB an|DT incorrect|NN b|NN flag|NN for|IN ss|NN
problem	the|DT stack|NN accesses|NNS made|VBN by|IN vm-entry|JJ event|NN injection|NN may|MD use|VB an|DT incorrect|JJ value|NN for|IN the|DT b|NN flag|NN (|( default|VB stack-pointer|NN size|NN and|CC upper|JJ bound|NN )|) for|IN the|DT stack|NN segment|NN (|( ss|NN )|) .|.
implication	an|DT affected|JJ stack|NN access|NN may|MD use|VB an|DT incorrect|JJ address|NN or|CC an|DT incorrect|JJ segment|NN upper|JJ bound|NN .|. this|DT may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT fault|NN in|IN smm|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT value|NN of|IN the|DT ss|JJ register|NN as|RB well|RB as|IN the|DT current|JJ privilege|NN level|NN (|( cpl|NN )|) may|MD be|VB incorrect|JJ following|VBG a|DT fault|NN in|IN smm|NN (|( system-management|JJ mode|NN )|) .|. the|DT erratum|NN can|MD occur|VB only|RB if|IN a|DT fault|NN occurs|VBZ following|VBG an|DT smi|NN (|( system-management|JJ interrupt|NN )|) and|CC before|IN software|NN has|VBZ loaded|VBN the|DT ss|NN register|NN (|( e.g.|JJ ,|, with|IN the|DT mov|NN ss|JJ instruction|NN )|) .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN frequency|NN is|VBZ unexpectedly|RB limited|JJ below|IN nominal|JJ p1|NN when|WRB ctdp|NN down|RP is|VBZ enabled|JJ
problem	when|WRB ctdp|NN (|( configurable|JJ thermal|NN design|NN power|NN )|) down|RP is|VBZ enabled|VBN on|IN a|DT processor|NN branded|VBN as|IN core|NN i3|NN or|CC pentium|NN ,|, the|DT processor|NN frequency|NN will|MD be|VB limited|VBN to|TO ctdp|VB down|RP p1|JJ frequency|NN (|( max|JJ non-turbo|JJ frequency|NN )|) when|WRB it|PRP should|MD be|VB able|JJ to|TO operate|VB between|IN the|DT ctdp|NN down|RP frequency|NN p1|NN and|CC the|DT nominal|JJ p1|NN frequency|NN .|.
implication	when|WRB ctdp|NN is|VBZ enabled|VBN ,|, the|DT processor|NN can|MD not|RB achieve|VB expected|VBN frequencies|NNS .|.
workaround	none|NN identified|VBN .|.
title	pmi|NN may|MD be|VB signaled|VBN more|JJR than|IN once|RB for|IN performance|NN monitor|NN counter|NN overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) may|MD be|VB repeatedly|RB issued|VBN until|IN the|DT counter|NN overflow|JJ bit|NN is|VBZ cleared|VBN in|IN the|DT overflowing|NN counter|NN .|.
implication	multiple|JJ pmis|NN may|MD be|VB received|VBN when|WRB a|DT performance|NN monitor|NN counter|NN overflows|NNS .|.
workaround	none|NN identified|VBN .|. if|IN the|DT pmi|NN is|VBZ programmed|VBN to|TO generate|VB an|DT nmi|NN ,|, software|NN may|MD delay|VB the|DT
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	rdrand|NN execution|NN in|IN a|DT transactional|JJ region|NN may|MD cause|VB a|DT system|NN hang|NN
problem	execution|NN of|IN the|DT rdrand|NN (|( random|JJ number|NN generator|NN )|) instruction|NN inside|IN an|DT intel|NN tsx|NN transactional|JJ region|NN may|MD cause|VB the|DT logical|JJ processor|NN to|TO hang|VB .|.
implication	a|DT system|NN hang|NN may|MD occur|VB as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	uncore|RB clock|NN frequency|NN changes|NNS may|MD cause|VB audio/video|NN glitches|NNS
problem	on|IN some|DT processors|NNS ,|, the|DT time|NN required|VBN to|TO change|VB the|DT uncore|NN clock|NN frequency|NN may|MD be|VB large|JJ enough|RB to|TO significantly|RB lengthen|VB the|DT latency|NN of|IN i/o|NN requests|NNS to|TO memory|NN ,|, possibly|RB resulting|VBG in|IN audio|NN or|CC video|NN glitches|NNS .|.
implication	audio/video|NN glitches|NNS may|MD occur|VB during|IN uncore|JJ ratio|NN changes|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD experience|VB a|DT spurious|JJ llc-related|JJ machine|NN check|NN during|IN periods|NNS of|IN high|JJ activity|NN
problem	due|JJ to|TO certain|JJ internal|JJ conditions|NNS while|IN running|VBG core|NN and|CC memory|NN intensive|JJ operations|NNS ,|, some|DT processors|NNS may|MD incorrectly|RB report|VB an|DT llc|NN (|( last|JJ level|NN cache|NN )|) related|VBN machine|NN check|NN with|IN a|DT ia32_mci_status.mcacod|JJ value|NN of|IN 110ah|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD experience|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN may|MD not|RB enter|VB package|NN c7|NN when|WRB using|VBG a|DT psr|NN display|NN
problem	the|DT processor|NN datasheet|NN specifies|NNS that|IN entering|VBG package|NN c7|NN requires|VBZ enabling|VBG psr|NN (|( panel|NN self|PRP refresh|VBP )|) for|IN certain|JJ display|NN resolutions|NNS ,|, along|IN with|IN other|JJ conditions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB enter|VB package|NN c7|NN when|WRB connected|VBN to|TO a|DT psr-|NN enabled|VBN display|NN even|RB if|IN all|DT of|IN the|DT required|JJ conditions|NNS are|VBP met|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB enter|VB package|NN c7|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	video/audio|JJ distortion|NN may|MD occur|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, internal|JJ processor|NN operations|NNS can|MD occasionally|RB delay|VB the|DT completion|NN of|IN memory|NN read|NN requests|NNS enough|RB to|TO cause|VB video|NN or|CC audio|NN streaming|NN underrun|NN .|.
implication	visible|JJ artifacts|NNS such|JJ as|IN flickering|VBG on|IN a|DT video|NN device|NN or|CC glitches|NNS on|IN audio|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB when|WRB audio|NN is|VBZ enabled|VBN during|IN package|NN c3|NN
problem	when|WRB audio|NN is|VBZ enabled|VBN while|IN in|IN package|NN c3|NN state|NN or|CC deeper|NN ,|, audio|JJ memory|NN traffic|NN continues|VBZ to|TO be|VB generated|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN logic|NN required|VBN for|IN memory|NN traffic|NN may|MD be|VB powered|VBN down|RP .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN logic|NN required|VBN for|IN audio|JJ memory|NN traffic|NN may|MD not|RB be|VB operational|JJ resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	invpcid|NN may|MD not|RB cause|VB #|# ud|JJ in|IN vmx|JJ non-root|JJ operation|NN
problem	the|DT invpcid|JJ instruction|NN should|MD cause|VB an|DT invalid|JJ opcode|NN exception|NN (|( #|# ud|NN )|) in|IN vmx|JJ non-|JJ root|NN operation|NN if|IN either|DT bit|NN 31|CD of|IN the|DT primary|JJ processor-based|JJ vm-execution|NN controls|NNS (|( activate|JJ secondary|JJ controls|NNS )|) or|CC bit|$ 12|CD of|IN the|DT secondary|JJ processor-based|JJ vm-execution|NN controls|NNS (|( enable|JJ invpcid|NN )|) is|VBZ 0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT invpcid|JJ instruction|NN will|MD not|RB cause|VB #|# ud|JJ if|IN activate|JJ secondary|JJ controls|NNS is|VBZ 0|CD and|CC enable|JJ invpcid|NN is|VBZ 1.|CD instead|RB ,|, the|DT instruction|NN will|MD either|VB execute|VB normally|RB or|CC cause|VB a|DT vm|NN exit|NN if|IN the|DT invlpg|NN exiting|VBG vm-|JJ execution|NN control|NN is|VBZ 1|CD .|.
implication	the|DT processor|NN may|MD cause|VB a|DT vm|NN exit|NN that|WDT software|NN does|VBZ not|RB expect|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	non-compliant|JJ pfat|NN module|NN base|NN address|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	pfat|NN (|( platform|NN firmware|NN armoring|VBG technology|NN )|) requires|VBZ the|DT pfat|NN module|NN base|NN address|NN be|VB 256kb|CD aligned|VBN and|CC reside|VB in|IN the|DT first|JJ 4gb|CD of|IN memory|NN .|. if|IN bios|NNS does|VBZ not|RB comply|VB with|IN these|DT requirements|NNS when|WRB setting|VBG up|RP the|DT pfat|NN module|NN ,|, the|DT processor|NN should|MD gp|VB #|# at|IN pfat|JJ launch|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT #|# gp|NN fault|NN may|MD not|RB be|VB generated|VBN .|.
implication	a|DT pfat|NN module|NN that|WDT does|VBZ not|RB follow|VB the|DT pfat|NN module|NN base|NN address|NN requirements|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT issue|NN .|.
title	incorrect|JJ lbr|NN source|NN address|NN may|MD be|VB reported|VBN for|IN a|DT transactional|JJ abort|NN
problem	if|IN the|DT fetch|NN of|IN an|DT instruction|NN in|IN a|DT transactional|JJ region|NN causes|VBZ a|DT fault|NN ,|, a|DT transactional|JJ abort|NN occurs|NNS .|. if|IN lbrs|NNS are|VBP enabled|VBN ,|, the|DT source|NN address|NN recorded|VBN for|IN such|JJ a|DT transactional|JJ abort|NN is|VBZ the|DT address|NN of|IN the|DT instruction|NN being|VBG fetched|VBN .|. if|IN that|DT instruction|NN was|VBD itself|PRP the|DT target|NN of|IN an|DT earlier|JJR branch|NN instruction|NN ,|, this|DT erratum|NN may|MD erroneously|RB record|VB the|DT address|NN of|IN the|DT branch|NN instruction|NN as|IN the|DT source|NN address|NN for|IN the|DT transactional|JJ abort|NN .|.
implication	trace|NN reconstruction|NN software|NN that|WDT uses|VBZ lbr|JJR information|NN may|MD fail|VB when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	none|NN identified|VBN .|.
title	address|NN translation|NN faults|NNS for|IN intel|JJ vt-d|NN may|MD not|RB be|VB reported|VBN for|IN display|NN engine|NN memory|NN accesses|NNS
problem	the|DT intel|NN vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) hardware|NN unit|NN supporting|VBG the|DT processor|NN graphics|NNS device|NN (|( bus|JJ 0|CD ;|: device|NN 2|CD ;|: function|NN 0|CD )|) may|MD not|RB report|VB address|NN translation|NN faults|NNS detected|VBD on|IN display|NN engine|NN memory|NN accesses|NNS when|WRB the|DT context|NN cache|NN is|VBZ disabled|JJ or|CC during|IN time|NN periods|NNS when|WRB context|NN cache|NN is|VBZ being|VBG invalidated|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, display|NN engine|NN accesses|VBZ that|IN fault|NN are|VBP correctly|RB aborted|VBN but|CC may|MD not|RB be|VB reported|VBN in|IN the|DT fsts_reg|NN fault|NN reporting|NN register|NN (|( gfxvtdbar|JJ offset|VBP 034h|CD )|) .|.
workaround	none|NN identified|VBN .|.
title	l3|NN cache|NN corrected|VBD error|NN count|NN may|MD be|VB inaccurate|JJ after|IN package|NN c7|NN exit|NN
problem	the|DT corrected|VBN error|NN count|NN for|IN l3|JJ cache|NN errors|NNS reported|VBD in|IN ia32_mci_status.corrected|JJ error|NN count|NN (|( bits|NNS [|VBP 52:38|CD ]|NNS )|) with|IN an|DT mcacod|NN of|IN 0001|CD 0001|CD xxxx|NN xxxx|NNP (|( x|FW can|MD be|VB 0|CD or|CC 1|CD )|) may|MD be|VB incorrectly|RB restored|VBN to|TO a|DT smaller|JJR value|NN during|IN exit|NN from|IN package|NN c7|NN .|.
implication	the|DT corrected|VBN error|NN count|NN for|IN l3|JJ cache|NN errors|NNS in|IN ia32_mci_status|NN may|MD be|VB inaccurate|JJ after|IN package|NN c7|NN exit|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN devices|NNS svid|NN is|VBZ not|RB preserved|VBN across|IN the|DT package|NN c7|VBD c-state|NN
problem	bus|NN 0|CD ,|, device|NN 7|CD ,|, function|NN 0s|CD svid|JJ register|NN (|( subsystem|JJ vendor|NN identification|NN ,|, offset|VB 2ch|CD )|) is|VBZ not|RB preserved|VBN across|IN package|NN c7|NN c-state|JJ transitions|NNS .|.
implication	this|DT may|MD cause|VB the|DT operating|NN system|NN to|TO think|VB the|DT device|NN has|VBZ been|VBN replaced|VBN with|IN a|DT different|JJ device|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	warm|JJ reset|NN does|VBZ not|RB stop|VB gt|NN power|NN draw|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN gt|VBN is|VBZ enabled|VBN prior|RB to|TO a|DT warm|JJ reset|NN ,|, it|PRP will|MD remain|VB powered|JJ after|IN the|DT warm|JJ reset|NN .|. the|DT processor|NN will|MD make|VB incorrect|JJ power|NN management|NN decisions|NNS because|IN it|PRP assumes|VBZ the|DT gt|NN is|VBZ not|RB drawing|VBG power|NN after|IN a|DT warm|JJ reset|NN .|.
implication	the|DT processor|NN may|MD draw|VB more|JJR current|JJ than|IN expected|VBN from|IN an|DT external|JJ vr|NN (|( voltage|JJ regulator|NN )|) .|. the|DT processor|NN may|MD also|RB put|VB the|DT external|JJ vr|NN into|IN a|DT low|JJ power|NN state|NN where|WRB it|PRP will|MD be|VB unable|JJ to|TO supply|VB the|DT sufficient|JJ power|NN resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unused|JJ pcie*|NN lanes|NNS may|MD remain|VB powered|JJ after|IN package|NN c7|NN
problem	if|IN a|DT pcie|NN controller|NN is|VBZ enabled|VBN and|CC either|DT has|VBZ unused|VBN lanes|NNS or|CC no|DT pcie|JJ device|NN is|VBZ present|JJ ,|, the|DT link|NN and/or|NN unused|JJ lanes|NNS should|MD enter|VB a|DT low|JJ power|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, after|IN exiting|VBG package|NN c7|NN ,|, the|DT unused|JJ link|NN and/or|NN unused|JJ lanes|NNS may|MD remain|VB powered|JJ .|.
implication	power|NN consumption|NN may|MD be|VB greater|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bmi1|NN and|CC bmi2|JJ instruction|NN groups|NNS are|VBP not|RB available|JJ
problem	feature|NN flags|NNS bmi1|NN and|CC bmi2|NN (|( cpuid|JJ leaf|NN 7|CD ,|, sub-leaf|JJ 0|CD ,|, ebx|VBD bits|NNS 3|CD and|CC 8|CD )|) report|NN these|DT two|CD groups|NNS of|IN bit|NN manipulation|NN instructions|NNS are|VBP not|RB present|JJ for|IN theintel|NN core|NN i3-|JJ 4330te|CD these|DT instruction|NN groups|NNS should|MD be|VB available|JJ .|. an|DT attempt|NN to|TO execute|VB any|DT of|IN these|DT instructions|NNS will|MD generate|VB a|DT #|# ud|JJ fault|NN .|.
implication	software|NN attempting|VBG to|TO use|VB any|DT of|IN instructions|NNS in|IN the|DT bmi1|NN and|CC bmi2|NN groups|NNS will|MD result|VB in|IN a|DT #|# ud|JJ fault|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hypervisor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN energy|NN policy|NN selection|NN may|MD not|RB work|VB as|IN expected|VBN
problem	when|WRB the|DT ia32_energy_perf_bias|NN msr|NN (|( 1b0h|CD )|) is|VBZ set|VBN to|TO a|DT value|NN of|IN 4|CD or|CC more|JJR ,|, the|DT processor|NN will|MD try|VB to|TO increase|VB the|DT energy|NN efficiency|NN of|IN turbo|JJ mode|NN .|. however|RB ,|, this|DT functionality|NN is|VBZ effectively|RB disabled|JJ if|IN the|DT software|NN requested|VBD p-state|JJ exceeds|NNS the|DT maximum|JJ p-state|JJ supported|VBN by|IN the|DT processor|NN .|. this|DT has|VBZ the|DT effect|NN of|IN decreasing|VBG the|DT energy|NN efficiency|NN of|IN the|DT processor|NN while|IN in|IN turbo|JJ mode|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, reduced|VBN battery|NN life|NN and|CC reduced|JJ energy|NN efficiency|NN may|MD occur|VB .|.
workaround	bios|NNS should|MD set|VB the|DT max|NN acpi|NN _pst|NNP object|NN to|TO the|DT max|NN supported|VBD turbo|JJ ratio|NN ,|, ensuring|VBG that|IN the|DT software|NN p-state|JJ request|NN does|VBZ not|RB exceed|VB the|DT maximum|JJ ratio|NN supported|VBN by|IN the|DT processor|NN .|. note|NN that|IN this|DT workaround|NN will|MD disable|VB core|NN ratio|NN overclocking|NN .|.
title	a|DT pebs|NN record|NN may|MD contain|VB processor|NN state|NN for|IN an|DT unexpected|JJ instruction|NN
problem	if|IN a|DT performance|NN counter|NN has|VBZ overflowed|VBN and|CC is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event-|NN based|VBN sampling|NN )|) ,|, the|DT processor|NN will|MD arm|VB the|DT pebs|NN hardware|NN within|IN a|DT bounded|JJ number|NN of|IN cycles|NNS called|VBN the|DT skid|NN (|( see|VB the|DT discussion|NN of|IN skid|NN and|CC related|JJ topics|NNS in|IN the|DT precise|JJ distribution|NN of|IN instructions|NNS retired|JJ section|NN of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|IN manual|JJ )|) .|. once|RB the|DT pebs|NN hardware|NN is|VBZ armed|VBN ,|, the|DT processor|NN should|MD capture|VB processor|NN state|NN in|IN a|DT pebs|NN record|NN following|VBG the|DT execution|NN of|IN the|DT next|JJ instruction|NN that|WDT causes|VBZ the|DT counter|NN to|TO increment|VB (|( a|DT triggering|VBG instruction|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT capture|NN of|IN processor|NN state|NN may|MD occur|VB at|IN an|DT instruction|NN after|IN the|DT first|JJ triggering|VBG instruction|NN following|VBG the|DT skid|NN but|CC not|RB beyond|IN the|DT second|JJ triggering|NN instruction|NN after|IN the|DT skid|NN .|.
implication	a|DT pebs|NN record|NN may|MD contain|VB processor|NN state|NN (|( including|VBG instruction|NN pointer|NN )|) not|RB associated|VBN with|IN the|DT triggering|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	msr_pp1_energy_status|NN reports|NNS incorrect|VBP energy|NN data|NNS
problem	the|DT msr_pp1_energy_status|NN msr|NN (|( 641h|CD )|) bits|NNS [|$ 31:0|CD ]|JJ reports|NNS incorrect|VBP energy|NN data|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, reported|VBD intel|NN integrated|VBN graphics|NNS domain|VBP energy|NN consumption|NN may|MD not|RB be|VB accurate|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	x87|JJ fpu|NNS dp|NN may|MD be|VB incorrect|JJ after|IN instructions|NNS that|WDT save|VBP fp|VBN state|NN to|TO memory|NN
problem	under|IN certain|JJ conditions|NNS ,|, the|DT value|NN of|IN the|DT x87|NNP fpu|NN dp|NN (|( floating|VBG point|NN unit|NN data|NNS pointer|NN )|) saved|VBN by|IN the|DT fsave/fnsave|NN ,|, fstenv/fnstenv|NN ,|, fxsave|VBP ,|, xsave|VBP ,|, or|CC xsaveopt|JJ instructions|NNS may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT x87|NNP fpu|NN dp|NN may|MD be|VB incorrect|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB during|IN package|NN c7|NN exit|NN
problem	under|IN certain|JJ internal|JJ timing|NN conditions|NNS ,|, the|DT processor|NN might|MD not|RB properly|RB exit|JJ package|NN c7|NN leading|VBG to|TO a|DT hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT package|NN c7|NN state|NN may|MD not|RB be|VB reliable|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ llc|NN machine|NN check|NN may|MD occur|VB
problem	under|IN certain|JJ stressful|JJ conditions|NNS while|IN running|VBG at|IN ring|VBG ratios|NNS higher|JJR than|IN 30|CD ,|, the|DT processor|NN may|MD experience|VB a|DT spurious|JJ llc|NN machine|NN check|NN as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN value|NN 000x|CD 0001|CD 0000|CD 1010|CD (|( where|WRB x|NN is|VBZ 0|CD or|CC 1|CD )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT uncorrectable|JJ llc|NN error|NN will|MD be|VB logged|VBN and|CC the|DT system|NN may|MD hang|VB or|CC restart|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	page|NN fault|NN may|MD report|VB incorrect|VB fault|NN information|NN
problem	under|IN the|DT following|JJ conditions|NNS :|: a|DT read-modify-write|JJ instructions|NNS memory|NN source/destination|NN (|( e.g.|JJ ,|, add|JJ memory|NN ,|, reg|NN )|) crossing|VBG a|DT cache|NN line|NN boundary|NN .|. that|DT instruction|NN executing|VBG without|IN fault|NN .|. while|IN the|DT read-modify-write|JJ instruction|NN is|VBZ executing|VBG ,|, one|CD or|CC more|JJR of|IN the|DT following|JJ page|NN table|JJ attributes|NNS associated|VBN with|IN its|PRP$ memory|NN operand|NN are|VBP modified|VBN :|: the|DT d|NN (|( dirty|NN )|) flag|NN was|VBD 0|CD when|WRB the|DT instruction|NN was|VBD initiated|VBN but|CC was|VBD concurrently|RB set|VBN to|TO 1|CD ,|, and/or|VBP one|CD of|IN the|DT relevant|JJ r/w|NN flags|NNS was|VBD 0|CD when|WRB the|DT instruction|NN was|VBD initiated|VBN but|CC was|VBD concurrently|RB set|VBN to|TO 1|CD ,|, and/or|RB if|IN the|DT read-modify-write|JJ instruction|NN executes|NNS at|IN cpl|NN =|$ 3|CD and|CC one|CD of|IN the|DT relevant|JJ u/s|NN flags|NNS was|VBD 0|CD when|WRB the|DT instruction|NN was|VBD initiated|VBN but|CC was|VBD concurrently|RB set|VBN to|TO 1.|CD a|DT subsequent|JJ instruction|NN executing|VBG within|IN a|DT narrow|JJ timing|NN window|NN that|WDT experiences|VBZ a|DT page|NN fault|NN .|. there|EX is|VBZ no|DT serializing|VBG instruction|NN between|IN the|DT read-modify-write|JJ instruction|NN and|CC the|DT faulting|JJ instruction|NN .|. the|DT page|NN fault|NN (|( in|IN #|# 4|CD )|) may|MD report|VB an|DT incorrect|JJ error|NN code|NN and|CC faulting|VBG linear|JJ address|NN ;|: these|DT would|MD describe|VB the|DT read-modify-write|JJ instructions|NNS memory|NN access|NN instead|RB of|IN that|DT of|IN the|DT faulting|JJ instruction|NN .|. (|( the|DT address|NN of|IN the|DT faulting|JJ instruction|NN is|VBZ reported|VBN correctly|RB .|. )|)
implication	the|DT erratum|NN makes|VBZ it|PRP appear|VB that|IN the|DT page|NN fault|NN resulted|VBD from|IN an|DT access|NN that|WDT occurred|VBD prior|RB to|TO the|DT faulting|JJ instruction|NN .|. because|IN the|DT earlier|JJR access|NN completed|VBN without|IN faulting|NN ,|, a|DT page-fault|JJ handler|NN may|MD identify|VB the|DT page|NN fault|NN as|IN transient|NN (|( or|CC spurious|JJ )|) and|CC re-|JJ execute|NN the|DT faulting|NN instruction|NN (|( e.g.|NN ,|, by|IN executing|VBG iret|NN )|) .|. in|IN such|JJ cases|NNS ,|, the|DT erratum|NN will|MD not|RB recur|VB ;|: the|DT page|NN fault|NN on|IN the|DT later|JJ access|NN will|MD recur|VB and|CC will|MD be|VB reported|VBN correctly|RB .|. if|IN the|DT page-fault|JJ handler|NN does|VBZ not|RB re-execute|VB the|DT faulting|NN instruction|NN ,|, this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	caterr|NN #|# pin|NN assertion|NN is|VBZ not|RB cleared|VBN on|IN a|DT warm|JJ reset|NN
problem	if|IN the|DT caterr|NN #|# pin|NN is|VBZ held|VBN asserted|JJ to|TO indicate|VB a|DT fatal|JJ error|NN ,|, a|DT subsequent|JJ warm|NN reset|NN event|NN will|MD not|RB cause|VB the|DT caterr|NN #|# pin|NN to|TO de-assert|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, platforms|NNS that|WDT monitor|VBP the|DT caterr|NN #|# pin|NN may|MD be|VB unable|JJ to|TO detect|VB a|DT fatal|JJ error|NN after|IN a|DT warm|JJ reset|NN or|CC may|MD incorrectly|RB respond|VB to|TO a|DT caterr|NN #|# pin|JJ assertion|NN although|IN an|DT error|NN may|MD not|RB have|VB occurred|VBN subsequent|JJ to|TO the|DT warm|JJ reset|NN event|NN .|.
workaround	the|DT caterr|NN #|# pin|NN can|MD be|VB de-asserted|VBN by|IN a|DT cold|JJ reset|NN event|NN .|.
title	uncorrectable|JJ machine|NN check|NN error|NN during|IN core|NN c6|NNS entry|NN may|MD not|RB be|VB signaled|VBN
problem	machine|NN check|NN exceptions|NNS occurring|VBG during|IN core|NN c6|NNS entry|NN may|MD be|VB ignored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, incorrect|JJ state|NN may|MD be|VB saved|VBN during|IN core|NN c6|NN entry|NN and|CC subsequently|RB restored|VBD during|IN core|NN c6|NN exit|NN resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT sample/preload|NN jtag|NN command|NN does|VBZ not|RB sample|VB the|DT display|NN transmit|NN signals|NNS
problem	the|DT display|NN transmit|NN signals|NNS are|VBP not|RB correctly|RB sampled|VBN by|IN the|DT sample/preload|NN jtag|NN command|NN ,|, violating|VBG the|DT boundary|JJ scan|JJ specification|NN (|( ieee|JJ 1149.1|CD )|) .|.
implication	the|DT sample/preload|NN command|NN can|MD not|RB be|VB used|VBN to|TO sample|VB display|NN transmit|NN signals|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN event|NN for|IN outstanding|JJ offcore|NN requests|NNS and|CC snoop|JJ requests|NNS may|MD be|VB incorrect|JJ
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN offcore|RB outstanding|JJ transactions|NNS each|DT cycle|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT counts|NNS may|MD be|VB higher|JJR or|CC lower|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN may|MD reflect|VB an|DT incorrect|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN energy|NN policy|NN selection|NN may|MD not|RB work|VB as|IN expected|VBN
problem	when|WRB the|DT ia32_energy_perf_bias|NN msr|NN (|( 1b0h|CD )|) is|VBZ set|VBN to|TO a|DT value|NN of|IN 4|CD or|CC more|JJR ,|, the|DT processor|NN will|MD try|VB to|TO increase|VB the|DT energy|NN efficiency|NN of|IN turbo|JJ mode|NN .|. however|RB ,|, this|DT functionality|NN is|VBZ effectively|RB disabled|JJ if|IN the|DT software|NN requested|VBD p-state|JJ exceeds|NNS the|DT maximum|JJ p-state|JJ supported|VBN by|IN the|DT processer|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT energy|NN efficiency|NN control|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NNS link|VBP may|MD incorrectly|RB train|VB to|TO 8.0|CD gt/s|NN
problem	during|IN pcie*|JJ 8.0|CD gt/s|JJ phase|NN 2|CD equalization|NN training|NN ,|, the|DT received|JJ per-lane|JJ transmitter|NN coefficients|NNS for|IN physical|JJ lanes|NNS 8-15|CD may|MD be|VB incorrectly|RB applied|VBN to|TO the|DT pcie|NN transmitters|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT pcie|JJ link|NN may|MD either|VB fail|NN to|TO train|VB to|TO the|DT 8.0|CD gt/s|NN transfer|NN speed|NN ,|, experience|NN link|NN errors|NNS ,|, or|CC periodically|RB retrain|VB (|( possibly|RB dropping|VBG to|TO a|DT lower|JJR link|NN speed|NN )|) .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN tx|NN voltage|NN reference|NN can|MD not|RB be|VB changed|VBN
problem	pcie*|NN tx|NN voltage|NN reference|NN select|NN is|VBZ available|JJ via|IN the|DT pcie_cr_afebnd|NN [|VBZ 0:7|CD ]|NN cfg1|NN (|( device|JJ 1|CD ;|: function|NN 0|CD )|) registers|NNS in|IN field|NN txvrefsel|NN bits|NNS [|VBP 9:5|CD ]|NN .|. due|JJ to|TO this|DT erratum|NN ,|, changes|NNS to|TO these|DT values|NNS will|MD have|VB no|DT effect|NN .|.
implication	for|IN pcie|NN ,|, setting|VBG the|DT tx|JJ voltage|NN reference|NN select|NN to|TO non-default|NN values|NNS will|MD not|RB produce|VB the|DT reference|NN levels|NNS documented|VBN in|IN the|DT register|NN description|NN .|. tx|VB swing|VBG control|NN utilizes|JJ tx|JJ voltage|NN reference|NN ;|: tx|CC swing|VBG can|MD not|RB be|VB adjusted|VBN from|IN default|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	re-enabling|JJ edram|NN may|MD log|VB a|DT machine|NN check|NN and|CC hang|NN
problem	if|IN the|DT edram|NN was|VBD disabled|VBN as|IN a|DT result|NN of|IN a|DT package|NN c-state|JJ entry|NN of|IN c2|NN or|CC higher|JJR or|CC a|DT software|NN request|NN ,|, the|DT subsequent|JJ package|NN c-state|JJ exit|NN or|CC software|NN request|NN to|TO re-enable|JJ edram|NN may|MD result|VB in|IN a|DT machine|NN check|NN logged|VBD in|IN ia32_mci_status.mcacod|JJ [|$ 15:0|CD ]|NN with|IN of|IN value|NN 402h|CD and|CC subsequent|JJ system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD log|VB a|DT machine|NN check|NN and|CC hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	warm|JJ reset|NN does|VBZ not|RB stop|VB edram|NN power|NN draw|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN edram|VBN is|VBZ enabled|VBN prior|RB to|TO a|DT warm|JJ reset|NN ,|, it|PRP will|MD remain|VB powered|JJ after|IN the|DT warm|JJ reset|NN .|. the|DT processor|NN will|MD make|VB incorrect|JJ power|NN management|NN decisions|NNS because|IN it|PRP assumes|VBZ the|DT edram|NN is|VBZ not|RB drawing|VBG power|NN after|IN a|DT warm|JJ reset|NN .|.
implication	the|DT processor|NN may|MD draw|VB more|JJR current|JJ than|IN expected|VBN from|IN an|DT external|JJ vr|NN (|( voltage|JJ regulator|NN )|) .|. the|DT processor|NN may|MD also|RB put|VB the|DT external|JJ vr|NN into|IN a|DT low|JJ power|NN state|NN where|WRB it|PRP will|MD be|VB unable|JJ to|TO supply|VB the|DT sufficient|JJ power|NN resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	opcode|NN bytes|VBZ f3|RB 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NNS even|RB when|WRB tzcnt|NN not|RB enumerated|VBN by|IN cpuid|NN
problem	if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD then|RB opcode|VB bytes|NNS f3|VBP 0f|CD bc|NN should|MD be|VB interpreted|VBN as|IN tzcnt|JJ otherwise|IN they|PRP will|MD be|VB interpreted|VBN as|IN rep|NN bsf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, opcode|NN bytes|NNS f3|VBP 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NN even|RB if|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 0|CD .|.
implication	software|NN that|WDT expects|VBZ rep|JJ prefix|NN before|IN a|DT bsf|NN instruction|NN to|TO be|VB ignored|VBN may|MD not|RB operate|VB correctly|RB since|IN there|EX are|VBP cases|NNS in|IN which|WDT bsf|NN and|CC tzcnt|NN differ|NN with|IN regard|NN to|TO the|DT flags|NNS that|WDT are|VBP set|VBN and|CC how|WRB the|DT destination|NN operand|NN is|VBZ established|VBN .|.
workaround	software|NN should|MD use|VB the|DT opcode|NN bytes|VBZ f3|RB 0f|CD bc|NNS only|RB if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD and|CC only|RB if|IN the|DT functionality|NN of|IN tzcnt|NN (|( and|CC not|RB bsf|VB )|) is|VBZ desired|VBN .|.
title	intel|NN s2ddt|NN may|MD not|RB function|VB correctly|RB with|IN certain|JJ high|JJ resolution|NN displays|NNS
problem	a|DT limitation|NN in|IN intel|NN s2ddt|NN (|( intel|JJ smart|RB 2d|CD display|NN technology|NN )|) ,|, commonly|RB known|VBN as|IN frame|NN buffer|NN compression|NN ,|, may|MD result|VB in|IN pixel|NN data|NNS being|VBG supplied|VBD too|RB slowly|RB to|TO the|DT display|NN .|.
implication	screen|NN flickering|VBG or|CC blank|JJ screen|NN may|MD be|VB observed|VBN on|IN certain|JJ high|JJ resolution|NN displays|NNS .|.
workaround	the|DT latest|JJS version|NN of|IN the|DT intel|NN graphics|NNS driver|VBP disables|NNS intel|VBP s2ddt|NN for|IN resolutions|NNS with|IN a|DT pixel|NN clock|NN between|IN 513|CD mhz|NNS and|CC 540|CD mhz|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN (|( bit|RB 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	none|NN identified|VBN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c7|NN power|NN consumption|NN has|VBZ been|VBN observed|VBN to|TO be|VB higher|JJR than|IN package|NN c6|NN
problem	package|NN c7|NN power|NN consumption|NN may|MD be|VB higher|JJR than|IN package|NN c6|JJ power|NN consumption|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, power|NN consumption|NN will|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN which|WDT demotes|VBZ
title	a|DT hyperthreading|NN enabled|VBN processor|NN may|MD exhibit|VB unpredictable|JJ behavior|NN during|IN power|NN or|CC thermal|JJ management|NN operations|NNS
problem	when|WRB both|DT logical|JJ processors|NNS in|IN a|DT core|NN are|VBP idled|VBN due|JJ to|TO power|NN or|CC thermal|JJ management|NN operations|NNS such|JJ as|IN thermal|JJ events|NNS or|CC c-state|JJ entry|NN ,|, under|IN certain|JJ circumstances|NNS ,|, instruction|NN fetches|NNS initiated|VBN before|IN entering|VBG the|DT idle|JJ state|NN may|MD not|RB complete|VB correctly|RB ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD exhibit|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ perfmon|JJ events|NNS may|MD be|VB counted|VBN incorrectly|RB when|WRB the|DT processor|NN is|VBZ not|RB in|IN c0|NN state|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT perfmon|NN events|NNS listed|VBN below|NN may|MD be|VB counted|VBN when|WRB the|DT logical|JJ processor|NN is|VBZ not|RB in|IN c0|JJ state|NN .|. idq.empty|NN (|( event|NN code|NN 0x79|CD and|CC umask|JJ 0x02|CD )|) idq_uops_not_delivered.core|NN (|( event|NN code|NN 0x9c|CD and|CC umask|JJ 0x01|CD )|) resource_stalls.any|NN (|( event|NN core|NN 0xa2|CD umask|JJ 0x01|CD )|) cycle_activity.cycles_ldm_pending|NN (|( event|NN a3h|NN ,|, umask|JJ 02h|CD ,|, cmask|NN 02h|CD )|) cycle_activity.cycles_no_execute|NN (|( event|NN a3h|NN ,|, umask|JJ 04h|CD ,|, cmask|NN 04h|CD )|) cycle_activity.stalls_ldm_pending|NN (|( event|NN a3h|NN ,|, umask|JJ 06h|CD ,|, cmask|NN 06h|CD )|)
implication	the|DT count|NN will|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	software|NN using|VBG intel|NN tsx|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ timing|NN conditions|NNS and|CC system|NN events|NNS ,|, software|NN using|VBG the|DT intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	if|IN the|DT vr|NN (|( voltage|JJ regulator|NN )|) reports|VBZ a|DT high|JJ temperature|NN condition|NN ,|, the|DT processor|NN will|MD limit|VB the|DT ratio|NN on|IN all|DT domains|NNS (|( core/graphics/ring|VBG )|) to|TO their|PRP$ respective|JJ maximum|JJ non-|JJ turbo|NN ratios|NNS .|. when|WRB the|DT thermal|JJ condition|NN is|VBZ no|DT longer|RBR present|JJ ,|, its|PRP$ expected|VBN that|IN the|DT processor|NN should|MD release|VB this|DT constraint|NN and|CC allow|VB the|DT domains|NNS operate|VBP in|IN their|PRP$ turbo|JJ region|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT thermal|JJ event|NN ends|VBZ when|WRB the|DT processor|NN is|VBZ in|IN package|NN c6|NN or|CC deeper|NN ,|, the|DT constraint|NN will|MD not|RB be|VB removed|VBN .|.
implication	the|DT processor|NN will|MD not|RB operate|VB at|IN the|DT highest|JJS available|JJ frequencies|NNS and|CC will|MD have|VB a|DT negative|JJ impact|NN on|IN performance|NN .|. this|DT constraint|NN on|IN the|DT ratios|NNS are|VBP cleared|VBN upon|IN a|DT warm|NN or|CC cold|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	running|VBG all|DT cores|NNS may|MD incorrectly|RB limit|VB the|DT processor|NN frequency|NN
problem	when|WRB all|DT ia|NN cores|NNS in|IN the|DT processor|NN are|VBP running|VBG but|CC not|RB executing|VBG avx|JJ instructions|NNS and|CC the|DT processor|NN is|VBZ not|RB constrained|VBN by|IN pl1/pl2|JJ power|NN limits|NNS or|CC thermal|JJ limits|NNS ,|, the|DT cores|NNS should|MD be|VB able|JJ to|TO operate|VB at|IN the|DT 4c|CD turbo|NN frequency|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD limit|VB core|NN frequency|NN under|IN these|DT conditions|NNS as|RB much|RB as|IN several|JJ bins|NNS below|IN the|DT 4c|CD turbo|NN frequency|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD not|RB meet|VB specified|JJ performance|NN levels|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	concurrent|NN core|NN and|CC graphics|NNS operation|NN at|IN turbo|JJ ratios|NNS may|MD lead|VB to|TO system|NN hang|NN
problem	workloads|NNS that|WDT attempt|VBP concurrent|JJ operation|NN of|IN cores|NNS and|CC graphics|NNS in|IN their|PRP$ respective|JJ turbo|NN ranges|VBZ ,|, under|IN certain|JJ conditions|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	concurrent|NN core|NN and|CC graphics|NNS operation|NN may|MD hang|VB the|DT system|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT configurations|NNS may|MD violate|VB embedded|VBN dram|NN refresh|NN requirements|NNS leading|VBG to|TO a|DT system|NN hang|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, embedded|VBD dram|NN refresh|NN requirements|NNS may|MD be|VB violated|VBN for|IN some|DT configurations|NNS leading|VBG to|TO memory|JJ errors|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG memory|JJ errors|NNS may|MD cause|VB a|DT system|NN shutdown|JJ or|CC hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	interactions|NNS between|IN multiple|JJ unaligned|JJ memory|NN accesses|NNS and|CC locked|JJ instructions|NNS may|MD lead|VB to|TO a|DT machine|NN check|NN
problem	under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, interactions|NNS between|IN multiple|JJ locked|VBN operations|NNS sharing|VBG certain|JJ low|JJ order|NN address|NN bits|NNS and|CC data|NNS accesses|NNS that|IN span|VBP a|DT 4-kbyte|JJ boundary|NN may|MD result|VB in|IN a|DT processor|NN internal|JJ timeout|NN machine|NN check|NN (|( ia32_mci_status.mcacod|JJ =|NNP 0x0400|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD signal|VB a|DT machine|NN check|NN exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fixed-function|NN performance|NN counter|NN may|MD over|VB count|NN instructions|NNS retired|VBN by|IN 32|CD when|WRB intel|NN hyper-threading|NN technology|NN is|VBZ enabled|VBN
problem	if|IN ,|, while|IN intel|JJ hyper-threading|JJ technology|NN is|VBZ enabled|VBN ,|, the|DT ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) is|VBZ enabled|VBN by|IN setting|VBG bits|NNS 0|CD and/or|JJ 1|CD in|IN the|DT ia32_perf_fixed_ctr_ctrl|NN msr|NN (|( 38dh|CD )|) before|IN setting|VBG bit|NN 32|CD in|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) then|RB ia32_fixed_ctr0|NN may|MD over|VB count|NN by|IN up|IN to|TO 32|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT fixed-function|NN performance|NN counter|NN ia32_fixed_ctr0|NN may|MD over|VB count|NN by|IN up|IN to|TO 32|CD .|.
workaround	the|DT following|JJ sequence|NN avoids|NNS this|DT erratum|NN (|( steps|NNS 1|CD and|CC 2|CD are|VBP needed|VBN if|IN the|DT counter|NN was|VBD previously|RB enabled|VBN )|) :|:
title	performance|NN monitor|NN uops_executed|JJ event|NN may|MD be|VB inaccurate|JJ when|WRB using|VBG intel|JJ hyper-threading|JJ technology|NN
problem	the|DT performance|NN monitor|NN event|NN uops_executed|VBD (|( event|NN b1h|NN ,|, umask|JJ 01h|CD )|) counts|VBZ the|DT number|NN of|IN uops|JJ executed|VBN each|DT cycle|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG intel|JJ hyper-threading|JJ technology|NN ,|, the|DT uops|NNS may|MD not|RB be|VB assigned|VBN to|TO the|DT correct|JJ logical|JJ processor|NN .|.
implication	the|DT total|JJ number|NN of|IN uops|NNS executed|VBN by|IN a|DT core|NN will|MD be|VB counted|VBN correctly|RB but|CC the|DT division|NN of|IN uops|NNS between|IN its|PRP$ logical|JJ processors|NNS may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT #|# ud|NN
problem	execution|NN of|IN a|DT 64|CD bit|NN operand|JJ movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	unpredictable|JJ operation|NN at|IN turbo|JJ frequencies|NNS above|IN 4.0|CD ghz|NN
problem	machine|NN check|NN errors|NNS ,|, system|NN hangs|NNS or|CC other|JJ unpredictable|JJ system|NN behavior|NN may|MD occur|VB when|WRB operating|NN at|IN turbo|JJ frequencies|NNS above|IN 4.0|CD ghz|NN .|.
implication	the|DT processor|NN may|MD signal|VB machine|NN check|NN errors|NNS ,|, hang|NN ,|, or|CC exhibit|NN other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN after|IN graphics|NNS rc6|JJ exit|NN
problem	in|IN a|DT specific|JJ scenario|NN ,|, when|WRB the|DT processor|NN graphics|NNS exits|VBZ rc6|NN and|CC a|DT processor|NN core|NN exits|VBZ c6|NN at|IN the|DT same|JJ time|NN ,|, the|DT system|NN may|MD become|VB unresponsive|JJ or|CC the|DT video|NN may|MD become|VB distorted|JJ .|.
implication	the|DT system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ edp*|JJ displays|NNS may|MD not|RB function|VB as|IN expected|VBN
problem	when|WRB the|DT processor|NN attempts|NNS to|TO receive|VB data|NNS on|IN the|DT edp|NN aux|NN bus|NN ,|, the|DT impedance|NN seen|VBN by|IN the|DT displays|NNS aux|VBP bus|NN drivers|NNS will|MD be|VB significantly|RB below|IN the|DT vesa*|NN edp|NN (|( embedded|JJ displayport*|NN )|) specifications|NNS requirement|NN for|IN the|DT vaux|NN (|( rx|NN )|) (|( edp|JJ auxiliary|JJ channel|NN )|) input|NN impedance|NN .|.
implication	certain|JJ edp|JJ displays|NNS may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS may|MD undercount|VB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB uncore|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsps|NN (|( 1a6h|CD and|CC 1a7h|CD ,|, respectively|RB )|) for|IN core-originated|JJ requests|NNS .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, corewb|NN (|( bit|IN 3|CD )|) ,|, pf_l3_data_rd|FW (|( bit|VB 7|CD )|) ,|, pf_l3_rfo|FW (|( bit|VB 8|CD )|) ,|, pr_l3_code_rd|FW (|( bit|VB 9|CD )|) ,|, split_lock_uc_lock|NN (|( bit|IN 10|CD )|) ,|, and|CC streaming_stores|NNS (|( bit|VB 11|CD )|) request|NN types|NNS may|MD undercount|VB .|.
implication	these|DT performance|NN monitoring|NN events|NNS may|MD not|RB produce|VB reliable|JJ results|NNS for|IN the|DT listed|VBN request|NN types|NNS .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ settings|NNS of|IN vm-execution|NN controls|NNS may|MD result|VB in|IN incorrect|JJ linear-address|JJ translations|NNS
problem	if|IN vm|JJ exit|NN occurs|VBZ from|IN a|DT guest|NN with|IN primary|JJ processor-based|JJ vm-execution|NN control|NN activate|VBP secondary|JJ controls|NNS set|VBD to|TO 0|CD and|CC the|DT secondary|JJ processor-based|JJ vm-|JJ execution|NN control|NN enable|JJ vpid|JJ set|VBN to|TO 1|CD ,|, then|RB after|IN a|DT later|JJ vm|NN entry|NN with|IN vpid|JJ fully|RB enabled|VBN (|( activate|JJ secondary|NN controls|NNS and|CC enable|JJ vpid|NN set|VBN to|TO 1|CD )|) ,|, the|DT processor|NN may|MD use|VB stale|JJ linear|JJ address|NN translations|NNS .|.
implication	the|DT processor|NN may|MD incorrectly|RB translate|VB linear|JJ addresses|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB enter|VB a|DT guest|NN with|IN enable|JJ vpid|JJ set|VBN to|TO 1|CD when|WRB activate|NN secondary|JJ controls|NNS is|VBZ set|VBN to|TO 0|CD .|.
title	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN does|VBZ not|RB serialize|VB the|DT processor|NN
problem	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN by|IN returning|VBG from|IN a|DT nested|JJ task|NN does|VBZ not|RB serialize|VB the|DT processor|NN (|( contrary|JJ to|TO the|DT software|NN developers|VBZ manual|JJ vol|NN .|. 3|CD section|NN titled|VBN serializing|JJ instructions|NNS )|) .|.
implication	software|NN which|WDT depends|VBZ on|IN the|DT serialization|NN property|NN of|IN iret|NN during|IN task|NN switching|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD execute|VB an|DT mfence|NN instruction|NN immediately|RB prior|RB to|TO the|DT iret|JJ instruction|NN if|IN serialization|NN is|VBZ needed|VBN .|.
title	attempting|VBG to|TO disable|VB turbo|JJ mode|NN may|MD cause|VB a|DT #|# gp|NN
problem	bit|RB 38|CD of|IN ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) is|VBZ turbo|JJ mode|NN disable|NN on|IN processors|NNS that|IN support|NN intel|NN dynamic|JJ acceleration|NN .|. due|JJ to|TO this|DT erratum|NN ,|, that|IN bit|NN may|MD be|VB incorrectly|RB treated|VBN as|IN reserved|VBN ;|: attempting|VBG to|TO set|VB turbo|JJ mode|NN disable|JJ results|NNS in|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) even|RB when|WRB it|PRP reads|VBZ as|IN 1|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT wrmsr|NN to|TO ia32_misc_enable|VB unexpectedly|JJ causes|VBZ a|DT #|# gp|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	machine|NN check|NN threshold|NN based|VBN error|NN status|NN may|MD be|VB set|VBN incorrectly|RB
problem	a|DT corrected|VBN error|NN may|MD be|VB logged|VBN in|IN ia32_mci_status|NN with|IN the|DT threshold|NN based|VBN error|NN field|NN (|( bits|NNS [|VBP 54:53|CD ]|NN )|) indicating|VBG yellow|JJ status|NN (|( 10b|CD )|) although|IN the|DT part|NN is|VBZ not|RB above|IN the|DT threshold|NN .|.
implication	this|DT erratum|NN may|MD be|VB associated|VBN with|IN a|DT cache|NN hierarchy|NN error|NN reported|VBN in|IN the|DT compound|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN ia32_mci_status|NN in|IN the|DT form|NN 000f|CD 0001|CD rrrr|NN ttll|NN where|WRB ll|NN is|VBZ 11|CD and|CC there|EX are|VBP valid|JJ values|NNS for|IN the|DT other|JJ sub-fields|NNS (|( f|NN ,|, rrrr|NN ,|, and|CC tt|NN )|) .|.
workaround	none|NN identified|VBN .|. a|DT power-on|JJ reset|NN of|IN the|DT processor|NN will|MD clear|VB the|DT yellow|JJ bit|NN indication|NN .|. if|IN ,|, during|IN system|NN operation|NN after|IN that|DT reset|NN ,|, yellow|JJ status|NN is|VBZ signaled|VBN again|RB then|RB it|PRP should|MD be|VB treated|VBN as|IN a|DT valid|JJ yellow|NN status|NN condition|NN .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) 3.1|CD specifications|NNS operating|VBG frequency|NN range|NN is|VBZ 0.2|CD mhz|NN to|TO 2|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD be|VB unreliable|JJ when|WRB operated|VBN above|IN 1|CD mhz|NN .|.
implication	platforms|NNS attempting|VBG to|TO run|VB peci|RB above|IN 1|CD mhz|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. platforms|NNS should|MD limit|VB peci|NN operating|VBG frequency|NN to|TO 1|CD mhz|NNS .|.
title	vgatherqps|NN that|WDT loads|VBZ an|DT element|NN from|IN the|DT apic-access|JJ page|NN may|MD load|VB other|JJ elements|NNS from|IN incorrect|JJ addresses|NNS
problem	if|IN the|DT virtualize|NN apic|NN accesses|VBZ vm-execution|NN control|NN is|VBZ 1|CD ,|, a|DT 256-bit|JJ vgatherqps|NN with|IN an|DT element|NN that|WDT maps|VBZ to|TO the|DT apic-access|JJ page|NN may|MD use|VB incorrect|JJ addresses|NNS to|TO load|VB other|JJ elements|NNS .|.
implication	loading|VBG from|IN an|DT incorrect|JJ address|NN can|MD result|VB in|IN unexpected|JJ behavior|NN with|IN respect|NN to|TO data|NNS ,|, faults|NNS or|CC vm|JJ exits|NNS .|. this|DT erratum|NN will|MD occur|VB only|RB if|IN a|DT guest|NN operating|NN system|NN attempts|VBZ to|TO access|NN the|DT apic|NN using|VBG the|DT vgatherqps|NN instruction|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT ``|`` monitor|NN trap|NN flag|NN ''|'' vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	uncore|JJ performance|NN monitoring|NN counters|NNS may|MD be|VB disabled|VBN or|CC cleared|VBN after|IN package|NN c7|NN
problem	upon|IN exiting|VBG package|NN c7|NN ,|, the|DT following|VBG uncore|JJ performance|NN monitoring|NN msrs|NN may|MD be|VB cleared|VBN to|TO zero|CD :|: msr_|NN unc|JJ _perf_global_ctrl|NNP (|( 391h|CD )|) msr_|NN unc|JJ _perf_global_status|NNP (|( 392h|CD )|) msr_|NN unc|JJ _perf_fixed_ctrl|NNP (|( 394h|CD )|) msr_|NN unc|JJ _perf_fixed_ctr|NNP (|( 395h|CD )|)
implication	uncore|JJ performance|NN monitoring|NN counters|NNS may|MD be|VB disabled|VBN and|CC some|DT counter|NN state|NN may|MD be|VB cleared|VBN after|IN package|NN c7|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	pcie*|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ every|DT downstream|NN port|NN that|WDT supports|VBZ link|NN speeds|NNS greater|JJR than|IN 5.0|CD gt/s|NN ''|'' to|TO support|VB dll|NN (|( data|NNS link|VBP layer|NN )|) link|VBP active|JJ reporting|NN ,|, however|RB ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|. this|DT may|MD be|VB reported|VBN by|IN a|DT pcie|NN compliance|NN test|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN link|VBP speed|NN negotiation|NN may|MD fail|VB after|IN link|NN is|VBZ re-enabled|JJ
problem	if|IN a|DT pcie|NN link|NN is|VBZ established|VBN then|RB disabled|VBN and|CC the|DT link|NN partner|NN 's|POS advertised|JJ speeds|NNS are|VBP changed|VBN while|IN the|DT link|NN is|VBZ disabled|VBN ,|, the|DT link|NN may|MD fail|VB to|TO correctly|RB negotiate|VB link|NNS speed|VB when|WRB it|PRP is|VBZ re-enabled|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN link|VBP speed|NN negotiation|NN may|MD fail|VB after|IN re-enabling|VBG a|DT disabled|JJ port|NN .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	a|DT corrected|VBN internal|JJ parity|NN error|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	a|DT corrected|VBN internal|JJ parity|NN error|NN (|( ia32_mc0_status.mcacod=0005h|JJ and|CC ia32_mc0_status.mscod=000fh|JJ ,|, msr|JJ 401h|CD bits|NNS [|VBP 15:0|CD ]|NN and|CC bits|NNS [|VBP 31:16|CD ]|NNP respectively|RB )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT corrected|VBN internal|JJ parity|NN error|NN may|MD cause|VB a|DT system|NN hang|NN .|. reset|VB ,|, smi|VB ,|, or|CC init|NN will|MD end|VB the|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	none|NN identified|VBN .|.
title	internal|JJ power|NN state|NN transitions|NNS may|MD cause|VB the|DT graphics|NNS device|NN to|TO hang|VB
problem	on|IN certain|JJ processors|NNS ,|, when|WRB the|DT graphics|NNS device|JJ transitions|NNS among|IN active|JJ power|NN states|NNS in|IN response|NN to|TO dynamic|JJ power|NN demand|NN ,|, the|DT graphics|NNS device|NN may|MD become|VB unresponsive|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT graphics|NNS device|NN may|MD hang|VB ,|, resulting|VBG in|IN a|DT frozen|JJ or|CC blank|JJ display|NN .|. the|DT graphics|NNS driver|NN may|MD be|VB able|JJ to|TO restart|VB the|DT graphics|NNS device|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN monitoring|NN software|NN may|MD not|RB attribute|VB the|DT pebs|NN events|NNS to|TO the|DT correct|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	some|DT memory|NN performance|NN monitoring|VBG events|NNS may|MD produce|VB incorrect|JJ results|NNS when|WRB filtering|VBG on|IN either|CC os|JJ or|CC usr|JJ modes|NNS
problem	the|DT memory|NN at-retirement|JJ performance|NN monitoring|NN events|NNS (|( listed|VBN below|IN )|) may|MD produce|VB incorrect|JJ results|NNS when|WRB a|DT performance|NN counter|NN is|VBZ configured|VBN in|IN os-only|JJ or|CC usr-only|JJ modes|NNS (|( bits|NNS 17|CD or|CC 16|CD in|IN ia32_perfevtselx|JJ msr|NN )|) .|. counters|NNS with|IN both|DT os|NNS and|CC usr|JJ bits|NNS set|VBN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD produce|VB incorrect|JJ results|NNS including|VBG pebs|NN records|NNS generated|VBD at|IN an|DT incorrect|JJ point|NN .|. the|DT list|NN of|IN affected|JJ hsw|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_uops_retired.stlb_miss_loads|NNS event|NN d0h|NN ,|, umask|JJ 11h|CD mem_uops_retired.stlb_miss_stores|NNS event|NN d0h|NN ,|, umask|JJ 12h|CD mem_uops_retired.lock_loads|NNS event|NN d0h|NN ,|, umask|JJ 21h|CD mem_uops_retired.split_loads|NNS event|NN d0h|NN ,|, umask|JJ 41h|CD mem_uops_retired.split_stores|NNS event|NN d0h|NN ,|, umask|JJ 42h|CD mem_load_uops_retired.l2_hit|JJ event|NN d1h|NN ,|, umask|JJ 02h|CD mem_load_uops_retired.l3_hit|JJ event|NN d1h|NN ,|, umask|JJ 04h|CD mem_load_uops_retired.l1_miss|JJ event|NN d1h|NN ,|, umask|JJ 08h|CD mem_load_uops_retired.l2_miss|JJ event|NN d1h|NN ,|, umask|JJ 10h|CD mem_load_uops_retired.l3_miss|JJ event|NN d1h|NN ,|, umask|JJ 20h|CD mem_load_uops_retired.hit_lfb|JJ event|NN d1h|NN ,|, umask|JJ 40h|CD mem_load_l3_hit_retired.xsnp_miss|JJ event|NN d2h|NN ,|, umask|JJ 01h|CD mem_load_l3_hit_retired.xsnp_hit|JJ event|NN d2h|NN ,|, umask|JJ 02h|CD mem_load_l3_hit_retired.xsnp_hitm|JJ event|NN d2h|NN ,|, umask|JJ 04h|CD mem_load_l3_hit_retired.xsnp_none|NN event|NN d2h|NN ,|, umask|JJ 08h|CD mem_load_uops_l3_miss_retired.local_dram|JJ event|NN d3h|NN ,|, umask|JJ 01h|CD
workaround	none|NN identified|VBN .|.
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT expected|JJ machine|NN check|VB exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	load|NN latency|NN performance|NN monitoring|NN facility|NN may|MD stop|VB counting|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( pebs|JJ extension|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, load|NN latency|NN facility|NN may|MD stop|VB counting|VBG load|JJ instructions|NNS when|WRB intel|NN hyperthreading|VBG technology|NN is|VBZ enabled|VBN .|.
implication	counters|NNS programmed|VBD with|IN the|DT affected|JJ events|NNS stop|VB incrementing|NN and|CC do|VBP not|RB generate|VB pebs|NN records|NNS .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN tsx|NN is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|NN
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN 1.a|CD performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN 2.a|CD pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN 3.the|CD monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	cr0.cd|NN is|VBZ ignored|VBN in|IN vmx|NN operation|NN
problem	if|IN cr0.cd=1|VBN ,|, the|DT mtrrs|NN and|CC pat|NN should|MD be|VB ignored|VBN and|CC the|DT uc|JJ memory|NN type|NN should|MD be|VB used|VBN for|IN all|DT memory|NN accesses|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN in|IN vmx|NN operation|NN will|MD operate|VB as|IN if|IN cr0.cd=0|NN even|RB if|IN that|DT bit|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN may|MD not|RB function|VB properly|RB in|IN vmx|JJ operation|NN .|.
workaround	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN should|MD not|RB be|VB executed|VBN in|IN vmx|JJ root|NN operation|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	processor|NN may|MD fail|VB to|TO acknowledge|VB a|DT tlp|NN request|NN
problem	when|WRB a|DT pcie|NN root|NN ports|NNS receiver|NN is|VBZ in|IN receiver|NN l0s|NN power|NN state|NN and|CC the|DT port|NN initiates|VBZ a|DT recovery|NN event|NN ,|, it|PRP will|MD issue|VB training|VBG sets|NNS to|TO the|DT link|NN partner|NN .|. the|DT link|NN partner|NN will|MD respond|VB by|IN initiating|VBG an|DT l0s|JJ exit|NN sequence|NN .|. prior|JJ to|TO transmitting|VBG its|PRP$ own|JJ training|NN sets|NNS ,|, the|DT link|NN partner|NN may|MD transmit|VB a|DT tlp|NN (|( transaction|NN layer|NN packet|NN )|) request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT root|NN port|NN may|MD not|RB acknowledge|VB the|DT tlp|NN request|NN .|.
implication	after|IN completing|VBG the|DT recovery|NN event|NN ,|, the|DT pcie|NN link|NN partner|NN will|MD replay|VB the|DT tlp|NN request|NN .|. the|DT link|NN partner|NN may|MD set|VB a|DT correctable|JJ error|NN status|NN bit|NN ,|, which|WDT has|VBZ no|DT functional|JJ effect|NN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	pcie*|JJ root-port|NN initiated|VBD compliance|NN state|NN transmitter|NN equalization|NN settings|NNS may|MD be|VB incorrect|JJ
problem	if|IN the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB pcie|JJ polling.compliance|NN at|IN 5.0|CD gt/s|NN or|CC 8.0|CD gt/s|NN transfer|NN rates|NNS ,|, it|PRP should|MD use|VB the|DT link|NN control|NN 2|CD compliance|NN preset/de-emphasis|JJ field|NN (|( bits|NNS [|VBP 15:12|CD ]|NN )|) to|TO determine|VB the|DT correct|JJ de-emphasis|JJ level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB polling.compliance|NN from|IN 2.5|CD gt/s|NNS transfer|NN rate|NN ,|, it|PRP retains|VBZ 2.5|CD gt/s|JJ de-emphasis|NN values|NNS .|.
implication	the|DT processor|NN may|MD operate|VB in|IN polling.compliance|NN mode|NN with|IN an|DT incorrect|JJ transmitter|NN de-emphasis|NN level|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD incorrectly|RB log|VB errors|NNS on|IN transition|NN to|TO rxl0s|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT link|NN partner|NN transitions|NNS to|TO rxl0s|VB state|NN within|IN 20|CD ns|NNS of|IN entering|VBG l0|JJ state|NN ,|, the|DT pcie|NN controller|NN may|MD incorrectly|RB log|VB an|DT error|NN in|IN correctable|JJ error|NN status.receiver|NN error|NN status|NN field|NN (|( bus|JJ 0|CD ,|, device|NN 2|CD ,|, function|NN 0|CD ,|, 1|CD ,|, 2|CD and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 1d0h|CD ,|, bit|RB 0|CD )|) .|.
implication	correctable|JJ receiver|NN errors|NNS may|MD be|VB incorrectly|RB logged|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ add-in|JJ cards|NNS .|.
workaround	none|NN identified|VBN .|.
title	unused|JJ pcie*|NN lanes|NNS may|MD report|VB correctable|JJ errors|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, during|IN pcie*|NN link|VBP down|IN configuration|NN ,|, unused|JJ lanes|NNS may|MD report|VB a|DT correctable|JJ error|NN detected|VBN in|IN bus|NN 0|CD ,|, device|NN 1|CD ,|, function|NN 0-2|NN ,|, and|CC device|NN 6|CD ,|, function|NN 0|CD ,|, offset|VBD 158h|CD ,|, bit|RB 0|CD .|.
implication	correctable|JJ errors|NNS may|MD be|VB reported|VBN by|IN a|DT pcie|NN controller|NN for|IN unused|JJ lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	pcie|JJ root|NN port|NN may|MD not|RB initiate|VB link|NN speed|NN change|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ the|DT upstream|JJ component|NN to|TO maintain|VB the|DT pcie|NN link|NN at|IN the|DT target|NN link|VBP speed|NN or|CC the|DT highest|JJS speed|NN supported|VBN by|IN both|DT components|NNS on|IN the|DT link|NN ,|, whichever|WP is|VBZ lower|JJR .|. pcie|JJ root|NN port|NN will|MD not|RB initiate|VB the|DT link|NN speed|NN change|NN without|IN being|VBG triggered|VBN by|IN the|DT software|NN when|WRB the|DT root|NN port|NN maximum|NN link|VBP speed|NN is|VBZ configured|VBN to|TO be|VB 5.0|CD gt/s|NN .|. system|NN bios|NNS will|MD trigger|VB the|DT link|NN speed|NN change|NN under|IN normal|JJ boot|NN scenarios|NNS .|. however|RB ,|, bios|NNS is|VBZ not|RB involved|VBN in|IN some|DT scenarios|NNS such|JJ as|IN link|JJ disable/re-|JJ enable|NN or|CC secondary|JJ bus|NN reset|NN and|CC therefore|VB the|DT speed|NN change|NN may|MD not|RB occur|VB unless|IN initiated|VBN by|IN the|DT downstream|NN component|NN .|. this|DT erratum|NN does|VBZ not|RB affect|VB the|DT ability|NN of|IN the|DT downstream|NN component|NN to|TO initiate|VB a|DT link|NN speed|NN change|NN .|. all|DT known|VBN 5.0gb/s-capable|JJ pcie|NN downstream|NN components|NNS have|VBP been|VBN observed|VBN to|TO initiate|VB the|DT link|NN speed|NN change|NN without|IN relying|VBG on|IN the|DT root|NN port|NN to|TO do|VB so|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN root|NN port|NN may|MD not|RB initiate|VB a|DT link|NN speed|NN change|NN during|IN some|DT hardware|JJ scenarios|NNS causing|VBG the|DT pcie|NN link|NN to|TO operate|VB at|IN a|DT lower|JJR than|IN expected|VBN speed|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	vex.l|NN is|VBZ not|RB ignored|VBN with|IN vcvt*2si|JJ instructions|NNS
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	pcie*|JJ atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD cause|VB starvation|NN
problem	on|IN a|DT processor|NN pcie|NN controller|NN configuration|NN in|IN which|WDT two|CD or|CC more|JJR controllers|NNS receive|VBP concurrent|JJ atomic|JJ transactions|NNS ,|, a|DT pcie|JJ controller|NN may|MD experience|VB starvation|NN which|WDT eventually|RB can|MD lead|VB to|TO a|DT completion|NN timeout|NN .|.
implication	atomic|JJ transactions|NNS from|IN two|CD or|CC more|JJR pcie|JJ controllers|NNS may|MD lead|VB to|TO a|DT completion|NN timeout|NN .|. atomic|JJ transactions|NNS from|IN only|RB one|CD controller|NN will|MD not|RB be|VB affected|VBN by|IN this|DT erratum|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ device|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN dl_init|NN state|NN causing|VBG certain|JJ pcie|JJ devices|NNS to|TO fail|VB to|TO train|VB
problem	the|DT pcie|NN controller|NN supports|NNS hardware|VBP autonomous|JJ speed|NN change|NN capabilities|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN controller|NN may|MD initiate|VB speed|NN change|NN while|IN in|IN the|DT dl_init|NN state|NN which|WDT may|MD prevent|VB link|NN training|NN for|IN certain|JJ pcie|JJ devices|NNS .|.
implication	certain|JJ pcie|JJ devices|NNS may|MD fail|VB to|TO complete|VB dl_init|NN causing|VBG the|DT pcie|NN link|NN to|TO fail|VB to|TO train|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ vt-d|JJ interrupts|NNS may|MD occur|VB when|WRB the|DT pfo|NN bit|NN is|VBZ set|VBN
problem	when|WRB the|DT pfo|NN (|( primary|JJ fault|NN overflow|NN )|) field|NN (|( bit|JJ [|JJ 0|CD ]|NN in|IN the|DT vt-d|JJ fsts|NNS [|VBP fault|NN status|NN ]|NNP register|NN )|) is|VBZ set|VBN to|TO 1|CD ,|, further|JJ faults|NNS should|MD not|RB generate|VB an|DT interrupt|NN .|. due|JJ to|TO this|DT erratum|NN ,|, further|JJ interrupts|NNS may|MD still|RB occur|VB .|.
implication	unexpected|JJ invalidation|NN queue|NN error|NN interrupts|NNS may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD be|VB written|VBN to|TO handle|VB spurious|JJ vt-d|JJ fault|NN interrupts|NNS .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc2_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, uncorrectable|JJ internal|JJ parity|NN error|NN reports|NNS with|IN an|DT ia32_mc2_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0005h|CD and|CC an|DT ia32_mc2_status.mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NN )|) value|NN of|IN 0004h|CD may|MD incorrectly|RB set|VB the|DT ia32_mc2_status.over|NN flag|NN (|( bit|IN 62|CD )|) indicating|VBG an|DT overflow|JJ even|RB when|WRB only|RB a|DT single|JJ error|NN has|VBZ been|VBN observed|VBN .|.
implication	ia32_mc2_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN uncorrectable|JJ internal|JJ parity|NN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN (|( event|NN c1h|NN ;|: umask|JJ 08h|CD )|) and|CC other_assists.sse_to_avx|$ (|( event|NN c1h|NN ;|: umask|JJ 10h|CD )|) incorrectly|RB increment|JJ and|CC over|RB count|NN when|WRB an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) abort|NN occurs|VBZ .|.
implication	the|DT
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN (|( event|NN abh|NN ;|: umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN dsb|NN (|( decode|JJ stream|NN buffer|NN )|) to|TO mite|VB (|( macro|JJ instruction|NN translation|NN engine|NN )|) switches|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dsb2mite_switches.count|NN event|NN will|MD count|VB speculative|JJ switches|NNS and|CC cause|VB the|DT count|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	timed|VBN mwait|NN may|MD use|VB deadline|NN of|IN a|DT previous|JJ execution|NN
problem	a|DT timed|JJ mwait|NN instruction|NN specifies|VBZ a|DT tsc|JJ deadline|NN for|IN execution|NN resumption|NN .|. if|IN a|DT wake|NN event|NN causes|VBZ execution|NN to|TO resume|VB before|IN the|DT deadline|NN is|VBZ reached|VBN ,|, a|DT subsequent|JJ timed|JJ mwait|NN instruction|NN may|MD incorrectly|RB use|VB the|DT deadline|NN of|IN the|DT previous|JJ timed|VBD mwait|NN when|WRB that|DT previous|JJ deadline|NN is|VBZ earlier|JJR than|IN the|DT new|JJ one|CD .|.
implication	a|DT timed|JJ mwait|NN may|MD end|VB earlier|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	locked|VBN load|JJ performance|NN monitoring|NN events|NNS may|MD under|IN count|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency|NN (|( event|NN cdh|NN ;|: umask|JJ 01h|CD )|) ,|, mem_load_retired.l2_hit|FW (|( event|NN d1h|NN ;|: umask|JJ 02h|CD )|) ,|, and|CC mem_uops_retired.locked|VBD (|( event|NN doh|NN ;|: umask|JJ 20h|CD )|) should|MD count|VB the|DT number|NN of|IN locked|JJ loads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD under|IN count|NN for|IN locked|JJ transactions|NNS that|WDT hit|VBD the|DT l2|NN cache|NN .|.
implication	the|DT above|JJ event|NN count|NN will|MD under|IN count|NN on|IN locked|JJ loads|NNS hitting|VBG the|DT l2|NN cache|NN .|.
workaround	none|NN identified|VBN .|.
title	transactional|JJ abort|NN may|MD produce|VB an|DT incorrect|JJ branch|NN record|NN
problem	if|IN an|DT intel|NN tsx|NN transactional|JJ abort|NN event|NN occurs|VBZ during|IN a|DT string|NN instruction|NN ,|, the|DT from-|JJ ip|NN in|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) is|VBZ not|RB correctly|RB reported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|JJ from-ip|NN on|IN the|DT lbr|JJ stack|NN may|MD be|VB observed|VBN .|.
workaround	none|NN identified|VBN .|.
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4gb|CD boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	pmi|NN may|MD be|VB signaled|VBN more|JJR than|IN once|RB for|IN performance|NN monitor|NN counter|NN overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) may|MD be|VB repeatedly|RB issued|VBN until|IN the|DT counter|NN overflow|JJ bit|NN is|VBZ cleared|VBN in|IN the|DT overflowing|NN counter|NN .|.
implication	multiple|JJ pmis|NN may|MD be|VB received|VBN when|WRB a|DT performance|NN monitor|NN counter|NN overflows|NNS .|.
workaround	none|NN identified|VBN .|. if|IN the|DT pmi|NN is|VBZ programmed|VBN to|TO generate|VB an|DT nmi|NN ,|, software|NN may|MD delay|VB the|DT
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	intel|NN turbo|NN boost|NN technology|NN may|MD be|VB incorrectly|RB reported|VBN as|IN supported|VBN on|IN 5th|CD generation|NN intel|NN core|NN i3|NN u-series|NNS ,|, and|CC select|VBP mobile|JJ intel|NN pentium|NN processors|NNS and|CC mobile|JJ intel|NN celeron|NN processors|NNS
problem	the|DT 5th|CD generation|NN intel|NN core|NN i3|NN u-series|NNS ,|, and|CC select|VBP mobile|JJ intel|NN pentium|NN and|CC intel|NN celeron|NN processors|NNS may|MD incorrectly|RB report|VB support|NN for|IN intel|NN turbo|NN boost|NN technology|NN via|IN cpuid.06h.eax|JJ bit|NN 1|CD .|.
implication	the|DT cpuid|JJ instruction|NN may|MD report|VB turbo|VB boost|RB technology|NN as|IN supported|VBN even|RB though|IN the|DT processor|NN does|VBZ not|RB permit|VB operation|NN above|IN the|DT maximum|JJ non-turbo|JJ frequency|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT sample/preload|NN jtag|NN command|NN does|VBZ not|RB sample|VB the|DT display|NN transmit|NN signals|NNS
problem	the|DT display|NN transmit|NN signals|NNS are|VBP not|RB correctly|RB sampled|VBN by|IN the|DT sample/preload|NN jtag|NN command|NN ,|, violating|VBG the|DT boundary|JJ scan|JJ specification|NN (|( ieee|JJ 1149.1|CD )|) .|.
implication	the|DT sample/preload|NN command|NN can|MD not|RB be|VB used|VBN to|TO sample|VB display|NN transmit|NN signals|NNS .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	chap|NN counter|NN values|NNS may|MD be|VB cleared|VBN after|IN package|NN c7|NN or|CC deeper|JJR c-|NN state|NN
problem	the|DT chap|NN (|( chipset|VBN hardware|NN architecture|NN performance|NN )|) counters|NNS which|WDT do|VBP not|RB have|VB a|DT ``|`` start|NN ''|'' opcode|JJ present|NN in|IN the|DT cmd|NN register|NN will|MD not|RB be|VB preserved|VBN across|IN a|DT package|NN c7|NN or|CC deeper|JJR c-state|NN .|.
implication	chap|NN counter|NN data|NNS is|VBZ not|RB saved/restored|VBN after|IN package|NN c7|NN or|CC deeper|JJR c-state|NN causing|VBG counts|NNS to|TO be|VB lost|VBN ;|: actions|NNS based|VBN on|IN those|DT counts|NNS may|MD not|RB occur|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	opcode|NN bytes|VBZ f3|RB 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NNS even|RB when|WRB tzcnt|NN not|RB enumerated|VBN by|IN cpuid|NN
problem	if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD then|RB opcode|VB bytes|NNS f3|VBP 0f|CD bc|NN should|MD be|VB interpreted|VBN as|IN tzcnt|JJ otherwise|IN they|PRP will|MD be|VB interpreted|VBN as|IN rep|NN bsf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, opcode|NN bytes|NNS f3|VBP 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NN even|RB if|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 0|CD .|.
implication	software|NN that|WDT expects|VBZ rep|JJ prefix|NN before|IN a|DT bsf|NN instruction|NN to|TO be|VB ignored|VBN may|MD not|RB operate|VB correctly|RB since|IN there|EX are|VBP cases|NNS in|IN which|WDT bsf|NN and|CC tzcnt|NN differ|NN with|IN regard|NN to|TO the|DT flags|NNS that|WDT are|VBP set|VBN and|CC how|WRB the|DT destination|NN operand|NN is|VBZ established|VBN .|.
workaround	software|NN should|MD use|VB the|DT opcode|NN bytes|VBZ f3|RB 0f|CD bc|NNS only|RB if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD and|CC only|RB if|IN the|DT functionality|NN of|IN tzcnt|NN (|( and|CC not|RB bsf|VB )|) is|VBZ desired|VBN .|.
title	back|RB to|TO back|VB updates|NNS of|IN the|DT vt-d|JJ root|NN table|JJ pointer|NN may|MD lead|VB to|TO an|DT unexpected|JJ dma|NN remapping|VBG fault|NN
problem	a|DT vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) root|NN table|JJ pointer|NN update|NN that|WDT completes|VBZ followed|VBN by|IN a|DT second|JJ root|NN table|NN pointer|NN update|NN that|WDT also|RB completes|VBZ ,|, without|IN performing|VBG a|DT global|JJ invalidation|NN of|IN either|CC the|DT context-cache|NN or|CC the|DT iotlb|NN between|IN the|DT two|CD updates|NNS ,|, may|MD lead|VB to|TO an|DT unexpected|JJ dma|NN remapping|VBG fault|NN .|.
implication	back|RB to|TO back|VB root|NN table|NN pointer|NN updates|NNS may|MD cause|VB an|DT unexpected|JJ dma|NN remapping|VBG fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN must|MD not|RB perform|VB a|DT second|JJ root|NN table|NN pointer|NN update|NN before|IN doing|VBG a|DT global|JJ invalidation|NN of|IN either|CC the|DT context-cache|NN or|CC the|DT iotlb|NN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peer|NN io|NN device|NN writes|VBZ to|TO the|DT gmadr|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	the|DT system|NN may|MD hang|VB when|WRB a|DT peer|NN io|NN device|NN uses|VBZ the|DT peer|NN aperture|NN to|TO directly|RB write|VB into|IN the|DT gmadr|NN (|( graphics|JJ memory|NN address|NN range|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN (|( bit|RB 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN packet|NN generation|NN may|MD stop|VB sooner|JJR than|IN expected|VBN
problem	setting|VBG the|DT stop|JJ bit|NN (|( bit|IN 4|CD )|) in|IN a|DT table|NN of|IN physical|JJ addresses|NNS entry|NN directs|VBZ the|DT processor|NN to|TO stop|VB intel|NN pt|NN (|( processor|JJ trace|NN )|) packet|NN generation|NN when|WRB the|DT associated|VBN output|NN region|NN is|VBZ filled|VBN .|. the|DT processor|NN indicates|VBZ this|DT has|VBZ occurred|VBN by|IN setting|VBG the|DT stopped|JJ bit|NN (|( bit|IN 5|CD )|) of|IN ia32_rtit_status|NN msr|NN (|( 571h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, packet|NN generation|NN may|MD stop|VB earlier|JJR than|IN expected|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT outputoffset|JJ field|NN (|( bits|NNS [|VBP 62:32|CD ]|NNP )|) of|IN the|DT ia32_rtit_output_mask_ptrs|NN msr|NN (|( 561h|CD )|) holds|VBZ a|DT value|NN that|WDT is|VBZ less|JJR than|IN the|DT size|NN of|IN the|DT output|NN region|NN which|WDT triggered|VBD the|DT stop|JJ condition|NN ;|: intel|NN pt|NN analysis|NN software|NN should|MD not|RB attempt|VB to|TO decode|VB packet|NN data|NNS bytes|VBZ beyond|IN the|DT outputoffset|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	reading|VBG the|DT memory|NN destination|NN of|IN an|DT instruction|NN that|WDT begins|VBZ an|DT hle|JJ transaction|NN may|MD return|VB the|DT original|JJ value|NN
problem	an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) transactional|JJ region|NN begins|VBZ with|IN an|DT instruction|NN with|IN the|DT xacquire|NN prefix|NN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|VBZ from|IN within|IN the|DT transactional|JJ region|NN of|IN the|DT memory|NN destination|NN of|IN that|DT instruction|NN may|MD return|VB the|DT value|NN that|WDT was|VBD in|IN memory|NN before|IN the|DT transactional|JJ region|NN began|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c7|NNS entry|NN may|MD cause|VB display|NN artifact|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, package|NN c7|JJ entry|NN may|MD exceed|VB published|VBN latencies|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP is|VBZ possible|JJ that|IN isochronous|JJ requirements|NNS may|MD not|RB be|VB met|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO affect|VB isochronous|JJ elements|NNS other|JJ than|IN display|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN tsx|NN instructions|NNS not|RB available|JJ
problem	intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS are|VBP not|RB supported|VBN and|CC not|RB reported|VBN by|IN cpuid|NN .|.
implication	the|DT intel|NN tsx|NN feature|NN is|VBZ not|RB available|JJ .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT mc0_status|NN register|NN with|IN the|DT valid|JJ (|( bit|VB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN (|( bit|IN 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN event|NN instr_retired.all|NN may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN feature|NN pdir|NN (|( precise|JJ distribution|NN of|IN instructions|NNS retired|VBN )|) for|IN instr_retired.all|NN (|( event|NN c0h|NN ;|: umask|JJ 01h|CD )|) will|MD generate|VB redundant|JJ pebs|NN (|( precise|JJ event|NN based|VBN sample|NN )|) records|NNS for|IN a|DT counter|NN overflow|NN .|. this|DT can|MD occur|VB if|IN the|DT lower|JJR 6|CD bits|NNS of|IN the|DT performance|NN monitoring|NN counter|NN are|VBP not|RB initialized|VBN or|CC reset|VBN to|TO 0|CD ,|, in|IN the|DT pebs|NN counter|NN reset|VBD field|NN of|IN the|DT ds|NN buffer|NN management|NN area|NN .|.
implication	the|DT performance|NN monitor|NN feature|NN pdir|NN ,|, may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN .|.
workaround	initialize|NN or|CC reset|VB the|DT counters|NNS such|JJ that|IN lower|JJR 6|CD bits|NNS are|VBP 0|CD .|.
title	concurrent|NN core|NN and|CC graphics|NNS operation|NN at|IN turbo|JJ ratios|NNS may|MD lead|VB to|TO system|NN hang|NN
problem	workloads|NNS that|WDT attempt|VBP concurrent|JJ operation|NN of|IN cores|NNS and|CC graphics|NNS in|IN their|PRP$ respective|JJ turbo|NN ranges|VBZ ,|, under|IN certain|JJ conditions|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	concurrent|NN core|NN and|CC graphics|NNS operation|NN may|MD hang|VB the|DT system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN may|MD hang|VB on|IN first|JJ package|NN c6|NN or|CC deeper|JJR c-state|NN
problem	under|IN certain|JJ conditions|NNS following|VBG a|DT cold|JJ boot|NN ,|, exiting|VBG the|DT first|JJ package|NN c6|NN or|CC deeper|JJR c-|NN state|NN may|MD hang|VB the|DT system|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB exiting|VBG a|DT package|NN c6|NN or|CC deeper|JJR c-state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	svm|NN doorbells|NNS are|VBP not|RB correctly|RB preserved|VBN across|IN package|NN c-states|NNS
problem	svm|NN (|( shared|VBN virtual|JJ memory|NN )|) doorbell|NN registers|NNS are|VBP incorrectly|RB preserved|VBN across|IN package|NN c-states|NNS (|( c7|NN and|CC deeper|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN that|WDT uses|VBZ svm|NN may|MD experience|VB unreliable|JJ behavior|NN from|IN the|DT graphics|NNS device|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	using|VBG the|DT fivr|NN spread|NN spectrum|NN control|NN mailbox|NN may|MD not|RB produce|VB the|DT requested|JJ range|NN
problem	values|NNS programmed|VBD into|IN the|DT fivr|NN ssc|NN (|( fully|RB integrated|VBN voltage|NN regulator|NN spread|NN spectrum|VB control|NN )|) mailbox|NN may|MD not|RB result|VB in|IN the|DT expected|VBN spread|NN spectrum|NN range|NN .|.
implication	the|DT actual|JJ fivr|NN spread|NN spectrum|NN range|NN may|MD not|RB be|VB the|DT same|JJ as|IN the|DT programmed|JJ values|NNS affecting|VBG the|DT usefulness|NN of|IN fivr|JJ ssc|NN mailbox|NN as|IN a|DT means|NN to|TO reduce|VB emi|NN (|( electromagnetic|JJ interference|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ packets|NNS are|VBP not|RB generated|VBN as|IN expected|VBN
problem	the|DT intel|NN pt|NN mode.exec|NN (|( mode|JJ packet|NN execution|NN mode|NNP leaf|NN )|) ,|, pip|FW (|( paging|VBG information|NN packet|NN )|) ,|, and|CC cbr|NN (|( core|NN :|: bus|NN ratio|NN )|) packets|NNS are|VBP generated|VBN at|IN the|DT following|VBG psb+|NN (|( packet|NN stream|RB boundary|JJ )|) event|NN rather|RB than|IN at|IN the|DT time|NN of|IN the|DT originating|VBG event|NN as|IN expected|VBN .|.
implication	the|DT decoder|NN may|MD not|RB be|VB able|JJ to|TO properly|RB disassemble|JJ portions|NNS of|IN the|DT binary|NN or|CC interpret|JJ portions|NNS of|IN the|DT trace|NN because|IN many|JJ packets|NNS may|MD be|VB generated|VBN between|IN the|DT mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ events|NNS and|CC the|DT following|JJ psb+|NN event|NN .|.
workaround	the|DT processor|NN inserts|VBZ these|DT packets|NNS as|IN status|NN packets|NNS in|IN the|DT psb+|NN block|NN .|. the|DT decoder|NN may|MD have|VB to|TO skip|VB forward|RB to|TO the|DT next|JJ psb+|NN block|NN in|IN the|DT trace|NN to|TO obtain|VB the|DT proper|JJ updated|JJ information|NN to|TO continue|VB decoding|VBG .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	general-purpose|JJ performance|NN counters|NNS may|MD be|VB inaccurate|JJ with|IN any|DT thread|NN
problem	the|DT ia32_pmcx|NN msr|NN (|( c1h|JJ -|: c8h|NN )|) general-purpose|JJ performance|NN counters|NNS may|MD report|VB inaccurate|NN counts|NNS when|WRB the|DT associated|VBN event|NN selection|NN ia32_perfevtselx|NN msrs|NN (|( 186h|CD -|: 18dh|CD )|) anythread|NN field|NN (|( bit|RB 21|CD )|) is|VBZ set|VBN and|CC either|CC the|DT os|JJ field|NN (|( bit|RB 17|CD )|) or|CC usr|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ set|VBN (|( but|CC not|RB both|DT set|VBN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_pmcx|NN counters|NNS may|MD be|VB inaccurate|JJ .|.
workaround	none|NN identified|VBD
title	glitches|NNS on|IN internal|JJ voltage|NN planes|NNS during|IN package|NN c9/c10|JJ exit|NN may|MD cause|VB a|DT system|NN hang|NN
problem	internally|RB generated|VBN processor|NN voltage|NN planes|NNS may|MD exhibit|VB unexpected|JJ voltage|NN glitches|NNS during|IN a|DT package|NN c9/c10|NN exit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	an|DT incorrect|JJ lbr|NN or|CC intel|NN processor|NN trace|NN packet|NN may|MD be|VB recorded|VBN following|VBG a|DT transactional|JJ abort|NN
problem	use|NN of|IN intel|NN transactional|JJ synchronization|NN extensions|NNS (|( intel|NN tsx|NN )|) may|MD result|VB in|IN a|DT transactional|JJ abort|NN .|. if|IN an|DT abort|NN occurs|VBZ immediately|RB following|VBG a|DT branch|NN instruction|NN ,|, an|DT incorrect|JJ branch|NN target|NN may|MD be|VB logged|VBN in|IN an|DT lbr|NN (|( last|JJ branch|NN record|NN )|) or|CC in|IN an|DT intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) packet|NN before|IN the|DT lbr|NN or|CC intel|NN pt|NN packet|NN produced|VBN by|IN the|DT abort|NN .|.
implication	the|DT lbr|NN or|CC intel|NN pt|NN packet|NN immediately|RB preceding|VBG a|DT transactional|JJ abort|NN may|MD indicate|VB an|DT unexpected|JJ branch|NN target|NN .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG an|DT rsm|JJ instruction|NN with|IN intel|NN processor|NN trace|NN enabled|VBN will|MD signal|VB a|DT #|# gp|NN
problem	upon|IN delivery|NN of|IN a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) ,|, the|DT processor|NN saves|NNS and|CC then|RB clears|NNS traceen|VBP in|IN the|DT ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) ,|, thus|RB disabling|VBG intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) .|. if|IN the|DT smi|NN handler|NN enables|VBZ intel|NN pt|NN and|CC it|PRP remains|VBZ enabled|VBD when|WRB an|DT rsm|NN instruction|NN is|VBZ executed|VBN ,|, a|DT shutdown|JJ event|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB shutdown|VBN but|CC instead|RB generates|VBZ a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT #|# gp|NN will|MD be|VB signaled|VBN .|.
workaround	if|IN software|NN enables|VBZ intel|NN pt|NN in|IN system-management|JJ mode|NN ,|, it|PRP should|MD disable|VB intel|NN pt|NN before|IN executing|VBG rsm|NN .|.
title	intel|NN processor|NN trace|NN pip|NN may|MD be|VB unexpectedly|RB generated|JJ
problem	when|WRB intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) is|VBZ enabled|VBN ,|, psb+|FW (|( packet|NN stream|RB boundary|JJ )|) packets|NNS may|MD include|VB a|DT pip|NN (|( paging|VBG information|NN packet|NN )|) even|RB though|IN the|DT os|JJ field|NN (|( bit|RB 2|CD )|) of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) is|VBZ 0|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, user-mode|JJ tracing|NN (|( indicated|VBN by|IN ia32_rtit_ctl.os|NN =|NNP 0|CD )|) may|MD include|VB cr3|JJ address|JJ information|NN .|. this|DT may|MD be|VB an|DT undesirable|JJ leakage|NN of|IN kernel|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	a|DT #|# ve|NN may|MD not|RB invalidate|VB cached|JJ translation|NN information|NN
problem	an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN that|WDT causes|VBZ a|DT #|# ve|NN (|( virtualization|JJ exception|NN )|) may|MD not|RB invalidate|VB the|DT guest-physical|JJ mappings|NNS that|WDT were|VBD used|VBN to|TO translate|VB the|DT guest-|JJ physical|JJ address|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	frequent|JJ entries|NNS into|IN package|NN c8|NN ,|, c9|NN ,|, or|CC c10|NN may|MD cause|VB a|DT hang|NN
problem	it|PRP is|VBZ possible|JJ for|IN the|DT processor|NN to|TO signal|VB a|DT machine|NN check|NN exception|NN when|WRB deep|JJ packages|NNS c-states|NNS ,|, c8|NN ,|, c9|NN ,|, or|CC c10|NN ,|, are|VBP entered|VBN too|RB frequently|RB ,|, typically|RB less|JJR than|IN 200us|CD apart|RB .|. the|DT processor|NN will|MD not|RB be|VB able|JJ to|TO process|VB the|DT machine|NN check|NN and|CC will|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD signal|VB a|DT machine|NN check|NN exception|NN (|( ia32_mci_status.mccod|JJ =|NNP 0x0400|CD )|) and|CC the|DT processor|NN will|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT performance|NN monitor|NN events|NNS may|MD overcount|VB during|IN tlb|NN misses|NNS
problem	the|DT following|JJ performance|NN monitor|NN events|NNS may|MD significantly|RB overcount|VB when|WRB multiple|JJ tlb|NN misses|NNS happen|VBP nearly|RB concurrently|RB :|: itlb_misses|NNS (|( event|NN 85h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) dtlb_load_misses|NNS (|( event|NN 08h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) dtlb_store_misses|NNS (|( event|NN 49h|CD ,|, umask|JJ 01h|CD ,|, 02h|CD ,|, 04h|CD ,|, 08h|CD ,|, 10h|CD )|) page_walker_loads|NNS (|( event|NN bch|NN ,|, all|DT umasks|NNS )|)
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, counts|NNS accumulated|VBD for|IN the|DT listed|JJ events|NNS may|MD significantly|RB exceed|VB the|DT correct|JJ counts|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN psb+|JJ packets|NNS may|MD contain|VB unexpected|JJ packets|NNS
problem	some|DT intel|NN processor|NN trace|NN packets|NNS should|MD be|VB issued|VBN only|RB between|IN tip.pge|NN (|( target|VB ip|NN packet.packet|NN generation|NN enable|NN )|) and|CC tip.pgd|$ (|( target|VB ip|NN packet.packet|NN generation|NN disable|NN )|) packets|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB a|DT tip.pge|NN packet|NN is|VBZ generated|VBN it|PRP may|MD be|VB preceded|VBN by|IN a|DT psb+|NN (|( packet|NN stream|RB boundary|JJ )|) that|WDT incorrectly|RB includes|VBZ fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC mode.exec|JJ packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, fup|NN and|CC mode.exec|NN may|MD be|VB generated|VBN unexpectedly|RB .|.
workaround	decoders|NNS should|MD ignore|VB fup|NN and|CC mode.exec|NN packets|NNS that|WDT are|VBP not|RB between|IN tip.pge|NNS and|CC
title	writing|VBG non-zero|JJ value|NN to|TO ia32_rtit_cr3_match|VB [|$ 63:48|CD ]|NNP will|MD cause|VB #|# gp|NN
problem	bits|NNS [|VBP 63:48|CD ]|NN of|IN the|DT ia32_rtit_cr3_match|NN msr|NN (|( 0572h|CD )|) are|VBP incorrectly|RB treated|VBN as|IN reserved|VBN and|CC therefore|RB writing|VBG non-zero|JJ values|NNS to|TO them|PRP will|MD cause|VB a|DT #|# gp|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB if|IN a|DT non-zero|JJ value|NN is|VBZ written|VBN to|TO ia32_rtit_cr3_match|VB [|$ 63:48|CD ]|NN .|.
workaround	software|NN should|MD avoid|VB writing|VBG non-zero|JJ values|NNS to|TO bits|NNS
title	core|NN c6|NN may|MD cause|VB interrupts|NNS to|TO be|VB serviced|VBN out|IN of|IN order|NN
problem	if|IN the|DT apic|NN isr|NN (|( in-service|JJ register|NN )|) indicates|VBZ in-progress|JJ interrupt|NN (|( s|PRP )|) at|IN core|NN c6|NN entry|NN ,|, a|DT lower|JJR priority|NN interrupt|JJ pending|VBG in|IN the|DT irr|NN (|( interrupt|JJ request|NN register|NN )|) may|MD be|VB executed|VBN after|IN core|NN c6|NN exit|NN ,|, delaying|VBG completion|NN of|IN the|DT higher|JJR priority|NN interrupts|NNS service|NN routine|NN .|.
implication	an|DT interrupt|NN may|MD be|VB processed|VBN out|IN of|IN its|PRP$ intended|VBN priority|NN order|NN immediately|RB after|IN core|NN c6|NN exit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT display|NN may|MD not|RB resume|VB correctly|RB after|IN package|NN c8-c10|JJ exit|NN
problem	display|NN configuration|NN is|VBZ not|RB properly|RB restored|VBN after|IN a|DT package|NN c8-c10|JJ exit|NN .|.
implication	the|DT display|NN engine|NN may|MD not|RB function|VB correctly|RB after|IN package|NN c8-c10|JJ exit|NN leading|VBG to|TO an|DT incorrect|JJ display|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	lpddr3|JJ memory|NN training|NN may|MD cause|VB platform|NN boot|NN failure|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, lpddr3|JJ memory|NN sub-systems|NNS may|MD not|RB successfully|RB complete|JJ training|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT platform|NN may|MD fail|VB to|TO boot|VB successfully|RB
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	aggressive|JJ ramp|VBP down|IN of|IN voltage|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN
problem	aggressive|JJ ramp|VBP down|IN of|IN vcc|JJ voltage|NN may|MD result|VB in|IN insufficient|JJ voltage|NN to|TO meet|VB power|NN demand|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN or|CC hangs|NNS may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN event|NN for|IN outstanding|JJ offcore|NN requests|NNS and|CC snoop|JJ requests|NNS may|MD be|VB incorrect|JJ
problem	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN (|( event|NN 60h|CD ,|, any|DT umask|JJ value|NN )|) should|MD count|VB the|DT number|NN of|IN offcore|RB outstanding|JJ transactions|NNS each|DT cycle|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT counts|NNS may|MD be|VB higher|JJR or|CC lower|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN offcore_requests_outstanding|NN may|MD reflect|VB an|DT incorrect|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NNS register|NN may|MD contain|VB an|DT incorrect|JJ value|NN when|WRB a|DT mov|NN to|TO ss|VB or|CC pop|VB ss|JJ instruction|NN is|VBZ followed|VBN by|IN an|DT xbegin|NN instruction|NN
problem	if|IN xbegin|VBN is|VBZ executed|VBN immediately|RB after|IN an|DT execution|NN of|IN mov|NN to|TO ss|VB or|CC pop|VB ss|NN ,|, a|DT transactional|JJ abort|NN occurs|NNS and|CC the|DT logical|JJ processor|NN restarts|NNS execution|NN from|IN the|DT fallback|NN instruction|NN address|NN .|. if|IN execution|NN of|IN the|DT instruction|NN at|IN that|DT address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, bits|VBZ [|$ 3:0|CD ]|NN of|IN the|DT dr6|JJ register|NN may|MD contain|VB an|DT incorrect|JJ value|NN .|.
implication	when|WRB the|DT instruction|NN at|IN the|DT fallback|NN instruction|NN address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, dr6|NN may|MD report|VB a|DT breakpoint|NN that|WDT was|VBD not|RB triggered|VBN by|IN that|DT instruction|NN ,|, or|CC it|PRP may|MD fail|VB to|TO report|VB a|DT breakpoint|NN that|WDT was|VBD triggered|VBN by|IN the|DT instruction|NN .|.
workaround	avoid|NN following|VBG a|DT mov|JJ ss|NN or|CC pop|NN ss|JJ instruction|NN immediately|RB with|IN an|DT xbegin|JJ instruction|NN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN
problem	when|WRB a|DT uc|NN (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO update|VB the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD incorrectly|RB enter|VB into|IN package-c|JJ states|NNS c8|VBP ,|, c9|NN ,|, or|CC c10|NN
problem	the|DT processor|NN may|MD not|RB fully|RB honor|VB all|DT ltr|NN (|( latency|JJ tolerance|NN register|NN )|) values|NNS when|WRB selecting|VBG the|DT package|NN c-state|JJ level|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT exit|NN latency|NN of|IN an|DT incorrect|JJ package|NN c-state|NN may|MD lead|VB to|TO media|NNS artifacts|NNS such|JJ as|IN audio|JJ glitching|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ llc|JJ frequency|NN changes|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	a|DT large|JJ frequency|NN or|CC voltage|NN change|NN for|IN the|DT llc|NN (|( last|JJ level|NN cache|NN )|) and|CC associated|VBN logic|NNS can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT #|# ud|NN
problem	execution|NN of|IN a|DT 64|CD bit|NN operand|JJ movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	processor|NN operation|NN at|IN turbo|JJ frequencies|NNS above|IN 3.2|CD ghz|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	the|DT processor|NN may|MD not|RB run|VB reliably|RB when|WRB operating|VBG at|IN turbo|JJ frequencies|NNS above|IN 3.2|CD ghz|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr-1600|NN with|IN a|DT reference|NN clock|NN of|IN 100|CD mhz|NNS may|MD cause|VB s3|JJ entry|NN failure|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, platform|NN state|NN s3|VBD entry|NN with|IN a|DT ddr-1600|JJ memory|NN subsystem|NN may|MD cause|VB the|DT ddr|NN reference|NN clock|NN ,|, when|WRB configured|VBN at|IN 100|CD mhz|NN ,|, to|TO briefly|VB switch|VB to|TO 133|CD mhz|NNS resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN after|IN graphics|NNS rc6|JJ exit|NN
problem	in|IN a|DT specific|JJ scenario|NN ,|, when|WRB the|DT processor|NN graphics|NNS exits|VBZ rc6|NN and|CC a|DT processor|NN core|NN exits|VBZ c6|NN at|IN the|DT same|JJ time|NN ,|, the|DT system|NN may|MD become|VB unresponsive|JJ or|CC the|DT video|NN may|MD become|VB distorted|JJ .|.
implication	the|DT system|NN may|MD hang|VB or|CC video|VB may|MD be|VB distorted|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ edp*|JJ displays|NNS may|MD not|RB function|VB as|IN expected|VBN
problem	when|WRB the|DT processor|NN attempts|NNS to|TO receive|VB data|NNS on|IN the|DT edp|NN aux|NN bus|NN ,|, the|DT impedance|NN seen|VBN by|IN the|DT displays|NNS aux|VBP bus|NN drivers|NNS will|MD be|VB significantly|RB below|IN the|DT vesa*|NN edp*|NN (|( embedded|JJ displayport*|NN )|) specifications|NNS requirement|NN for|IN the|DT vaux|NN (|( rx|NN )|) (|( edp|JJ auxiliary|JJ channel|NN )|) input|NN impedance|NN .|.
implication	certain|JJ edp|JJ displays|NNS may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	instruction|NN fetch|NN power|NN saving|VBG feature|NN may|MD cause|VB unexpected|JJ instruction|NN execution|NN
problem	under|IN a|DT complex|JJ set|NN of|IN micro-architectural|JJ conditions|NNS ,|, an|DT instruction|NN fetch|NN dynamic|JJ power|NN savings|NNS feature|NN may|MD cause|VB the|DT processor|NN to|TO execute|VB unexpected|JJ instructions|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, instances|NNS of|IN unexpected|JJ #|# gp|NN (|( general|JJ protection|NN fault|NN )|) or|CC #|# pf|NN (|( page|VB fault|NN )|) have|VBP been|VBN observed|VBN .|. unexpected|JJ faults|NNS may|MD lead|VB to|TO an|DT application|NN or|CC operating|NN system|NN crash|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	c8|NN or|CC deeper|JJR sleep|NN state|NN exit|NN may|MD result|VB in|IN an|DT incorrect|JJ hdcp|NN key|NN
problem	the|DT hdcp|NN (|( high-bandwidth|JJ digital|NN content|NN protection|NN )|) key|NN may|MD be|VB incorrect|JJ after|IN a|DT package|NN c8|NN or|CC deeper|JJR sleep|NN state|NN exit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, drm|NN (|( digital|JJ rights|NNS management|NN )|) video|NN playback|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia|NN core|NN ratio|NN change|NN coincident|NN with|IN outstanding|JJ read|NN to|TO the|DT de|NN may|MD cause|VB a|DT system|NN hang|NN
problem	an|DT outstanding|JJ read|NN from|IN an|DT ia|NN core|NN to|TO the|DT de|FW (|( display|VB engine|NN )|) that|WDT is|VBZ coincident|JJ with|IN an|DT ia|NN core|NN ratio|NN change|NN may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr1600|NN clocking|VBG marginality|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	the|DT memory|NN controllers|NNS ddr|VBP clock|NN ,|, when|WRB operating|VBG at|IN ddr1600|NN frequencies|NNS and|CC at|IN elevated|JJ temperatures|NNS ,|, may|MD not|RB operate|VB within|IN tolerance|NN and|CC may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c9/c10|JJ exit|NN may|MD cause|VB a|DT system|NN hang|NN
problem	certain|JJ processors|NNS may|MD not|RB reliably|VB exit|NN package|NN c9/c10|NN states|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pl3|JJ power|NN limit|NN control|NN mechanism|NN may|MD not|RB release|VB frequency|NN restrictions|NNS
problem	the|DT pl3|NN mechanism|NN imposes|VBZ peak|JJ frequency|NN constraints|NNS on|IN all|DT domains|NNS (|( core|NN ,|, graphics|NNS ,|, and|CC ring|VBG )|) when|WRB a|DT current|JJ spike|NN that|WDT might|MD cause|VB accelerated|JJ battery|NN aging|NN is|VBZ detected|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT constraints|NNS may|MD not|RB be|VB released|VBN when|WRB the|DT current|JJ spike|NN has|VBZ ended|VBN .|.
implication	the|DT processor|NN clock|NN frequencies|NNS may|MD be|VB unnecessarily|RB limited|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	operating|VBG one|CD or|CC more|JJR of|IN the|DT ia|NN (|( intel|JJ architecture|NN )|) cores|VBZ at|IN a|DT frequency|NN significantly|RB higher|JJR than|IN the|DT ring|NN operating|VBG frequency|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ observed|VBN this|DT erratum|NN to|TO occur|VB when|WRB the|DT software|NN explicitly|RB requests|VBZ the|DT ring|NN and|CC ia|NN core|NN (|( s|PRP )|) to|TO operate|VB at|IN different|JJ frequencies|NNS or|CC when|WRB ia|JJ core|NN (|( s|NN )|) are|VBP transitioning|VBG in|IN and|CC out|IN of|IN c-states|NNS with|IN the|DT ia|NN core|NN (|( s|PRP )|) operating|VBG at|IN frequencies|NNS much|RB higher|JJR than|IN the|DT ring|NN frequency|NN .|. exposure|NN to|TO this|DT erratum|NN may|MD be|VB increased|VBN when|WRB the|DT ia|NN cores|VBZ run|VBN at|IN or|CC close|VB to|TO p0|VB p-state|JJ frequency|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, system|NN may|MD hang|VB or|CC experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|NN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	i/o|JJ subsystem|NN clock|NN gating|NN may|MD cause|VB a|DT system|NN hang|NN
problem	certain|JJ complex|JJ internal|JJ conditions|NNS and|CC timing|VBG relationships|NNS during|IN clock|NN gating|NN of|IN the|DT i/o|JJ subsystem|NN may|MD cause|VB a|DT system|NN hang|NN and|CC may|MD lead|VB to|TO a|DT timeout|NN machine|NN check|NN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0400h|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB and|CC may|MD report|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN trusted|VBD execution|NN technology|NN uses|VBZ incorrect|JJ tpm|NN 2.0|CD nv|JJ space|NN index|NN handles|NNS
problem	intel|NN txt|NN (|( trusted|JJ execution|NN technology|NN )|) uses|VBZ tpm|NN (|( trusted|JJ platform|NN module|NN )|) 2.0|CD draft|NN specification|NN handles|NNS (|( indices|NNS )|) aux|VBP 01800003|CD ,|, ps|NN 01800001|CD ,|, and|CC po|$ 01400003.|CD those|DT handles|NNS conflict|VBP with|IN the|DT released|VBN tcg|NN (|( trusted|JJ computing|VBG group|NN )|) registry|NN of|IN reserved|VBN tpm|NN 2.0|CD handles|NNS and|CC localities|NNS ,|, version|NN 1.0|CD ,|, revision|NN 1|CD .|.
implication	txt|NN tpm|NN 2.0|CD handles|NNS may|MD conflict|VB with|IN platform|JJ manufacturer|NN or|CC owner|NN usage|NN of|IN tpm|NN nv|JJ space|NN .|. intel|NN has|VBZ not|RB identified|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	transitions|NNS through|IN package|NN c7|NN or|CC deeper|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, entry|NN into|IN a|DT package|NN c7|NN or|CC deeper|JJR c-state|NN may|MD result|VB in|IN a|DT system|NN hang|NN on|IN the|DT subsequent|JJ c-state|NN exit|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD experience|VB a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	page_walker_loads|NNS performance|NN monitoring|NN event|NN may|MD count|VB incorrectly|RB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT page_walker_loads|NNS (|( event|NN bch|NN )|) performance|NN monitoring|VBG event|NN may|MD overcount|VB or|CC may|MD undercount|VB
implication	these|DT performance|NN monitoring|NN events|NNS may|MD not|RB produce|VB reliable|JJ results|NNS
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB when|WRB exiting|VBG from|IN deep|JJ package|NN c-states|NNS
problem	when|WRB exiting|VBG from|IN package|NN c7-c10|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	the|DT system|NN may|MD hang|VB when|WRB exiting|VBG from|IN package|NN c-states|NNS
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ local|JJ memory|NN read/load|NN retired|VBD perfmon|JJ events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT local|JJ memory|NN read/load|NN retired|VBD perfmon|JJ events|NNS listed|VBN below|NN may|MD undercount|VB .|.
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. intel|NN has|VBZ observed|VBN under|IN counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB when|WRB executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS
problem	under|IN certain|JJ internal|JJ timing|NN conditions|NNS while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS ,|, the|DT system|NN may|MD hang|VB
implication	the|DT system|NN may|MD hang|VB while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS and|CC cause|VB an|DT internal|JJ timeout|NN error|NN machine|NN check|NN (|( ia32_mci_status.mcacod=0400h|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT problem|NN .|.
title	certain|JJ settings|NNS of|IN vm-execution|NN controls|NNS may|MD result|VB in|IN incorrect|JJ linear-address|JJ translations|NNS
problem	if|IN vm|JJ exit|NN occurs|VBZ from|IN a|DT guest|NN with|IN primary|JJ processor-based|JJ vm-execution|NN control|NN activate|VBP secondary|JJ controls|NNS set|VBD to|TO 0|CD and|CC the|DT secondary|JJ processor-based|JJ vm-|JJ execution|NN control|NN enable|JJ vpid|JJ set|VBN to|TO 1|CD ,|, then|RB after|IN a|DT later|JJ vm|NN entry|NN with|IN vpid|JJ fully|RB enabled|VBN (|( activate|JJ secondary|NN controls|NNS and|CC enable|JJ vpid|NN set|VBN to|TO 1|CD )|) ,|, the|DT processor|NN may|MD use|VB stale|JJ linear|JJ address|NN translations|NNS .|.
implication	the|DT processor|NN may|MD incorrectly|RB translate|VB linear|JJ addresses|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB enter|VB a|DT guest|NN with|IN enable|JJ vpid|JJ set|VBN to|TO 1|CD when|WRB activate|NN secondary|JJ controls|NNS is|VBZ set|VBN to|TO 0|CD .|.
title	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN does|VBZ not|RB serialize|VB the|DT processor|NN
problem	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN by|IN returning|VBG from|IN a|DT nested|JJ task|NN does|VBZ not|RB serialize|VB the|DT processor|NN (|( contrary|JJ to|TO the|DT software|NN developers|VBZ manual|JJ vol|NN .|. 3|CD section|NN titled|VBN ``|`` serializing|JJ instructions|NNS ''|'' )|) .|.
implication	software|NN which|WDT depends|VBZ on|IN the|DT serialization|NN property|NN of|IN iret|NN during|IN task|NN switching|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD execute|VB an|DT mfence|NN instruction|NN immediately|RB prior|RB to|TO the|DT iret|JJ instruction|NN if|IN serialization|NN is|VBZ needed|VBN .|.
title	attempting|VBG concurrent|JJ enabling|NN of|IN intel|NN pt|NN with|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|JJ results|NNS in|IN a|DT #|# gp|NN
problem	if|IN lbr|VBN (|( last|JJ branch|NN records|NNS )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) ,|, or|CC btm|NN (|( branch|JJ trace|NN messages|NNS )|) are|VBP enabled|VBN in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) ,|, an|DT attempt|NN to|TO enable|VB intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) in|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) results|NNS in|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|. (|( note|NN that|IN the|DT btm|NN enable|JJ bit|NN in|IN ia32_debugctl|JJ msr|NN is|VBZ named|VBN tr|NN .|. )|) correspondingly|RB ,|, if|IN intel|JJ pt|NN was|VBD previously|RB enabled|VBN when|WRB an|DT attempt|NN is|VBZ made|VBN to|TO enable|VB lbr|NN ,|, bts|NNS ,|, or|CC btm|NN ,|, a|DT #|# gp|NN will|MD occur|VB .|.
implication	an|DT unexpected|JJ #|# gp|NN may|MD occur|VB when|WRB concurrently|RB enabling|VBG any|DT one|CD of|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|NN with|IN intel|NN pt|NN .|.
workaround	none|NN identified|VBD
title	processor|NN may|MD hang|VB when|WRB package|NN c-states|NNS are|VBP enabled|VBN
problem	when|WRB package|NN c6|NN or|CC deeper|JJR c-states|NNS are|VBP enabled|VBN ,|, certain|JJ micro-architectural|JJ conditions|NNS during|IN a|DT c-state|JJ exit|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT system|NN hang|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	setting|VBG traceen|NN while|IN clearing|VBG branchen|NN in|IN ia32_rtit_ctl|JJ causes|NNS a|DT #|# gp|NN
problem	a|DT wrmsr|NN to|TO ia32_rtit_ctl|VB (|( msr|VB 0570h|CD )|) that|WDT sets|VBZ traceen|JJ (|( bit|VB 0|CD )|) and|CC clears|VBZ branchen|NN (|( bit|IN 13|CD )|) will|MD cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|)
implication	intel|NN processor|NN trace|NN can|MD not|RB be|VB enabled|VBN without|IN enabling|VBG control|NN flow|NN trace|NN packets|NNS .|.
workaround	none|NN identified|VBN .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD not|RB mask|VB dma|NN remapping|VBG faults|NNS
problem	intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|JJ specification|NN specifies|NNS setting|VBG the|DT fpd|NN (|( fault|NN processing|VBG disable|JJ )|) field|NN in|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN of|IN iommu|NN to|TO mask|VB recording|NN of|IN qualified|JJ dma|NN remapping|VBG faults|NNS for|IN dma|NN requests|NNS processed|VBD through|IN that|DT context|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT iommu|NN unit|NN for|IN processor|NN graphics|NNS device|NN may|MD record|VB dma|NN remapping|VBG faults|NNS from|IN processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) even|RB when|WRB the|DT fpd|JJ field|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	software|NN may|MD continue|VB to|TO observe|VB dma|NN remapping|VBG faults|NNS recorded|VBN in|IN the|DT iommu|NN fault|NN recording|VBG register|NN even|RB after|IN setting|VBG the|DT fpd|JJ field|NN .|.
workaround	none|NN identified|VBN .|. software|NN may|MD mask|VB the|DT fault|NN reporting|VBG event|NN by|IN setting|VBG the|DT im|NN (|( interrupt|JJ mask|NN )|) field|NN in|IN the|DT iommu|NN fault|NN event|NN control|NN register|NN (|( offset|VB 038h|CD in|IN gfxvtbar|NN )|) .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD report|VB spurious|JJ faults|NNS
problem	the|DT iommu|JJ unit|NN for|IN processor|NN graphics|NNS pre-fetches|NNS context|NN (|( or|CC extended-context|NN )|) entries|VBZ to|TO improve|VB performance|NN .|. due|JJ to|TO the|DT erratum|NN ,|, the|DT iommu|JJ unit|NN may|MD report|VB spurious|JJ dma|NNS remapping|VBG faults|NNS if|IN prefetching|VBG encounters|NNS a|DT context|NN (|( or|CC extended-|VB context|NN )|) entry|NN which|WDT is|VBZ not|RB marked|JJ present|NN .|.
implication	software|NN may|MD observe|VB spurious|JJ dma|NNS remapping|VBG faults|NNS when|WRB the|DT present|JJ bit|NN for|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN corresponding|VBG to|TO the|DT processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) is|VBZ cleared|VBN .|. these|DT faults|NNS may|MD be|VB reported|VBN when|WRB the|DT processor|NN graphics|NNS device|NN is|VBZ quiescent|JJ .|.
workaround	none|NN identified|VBN .|. instead|RB of|IN marking|VBG a|DT context|NN not|RB present|JJ ,|, software|NN should|MD mark|VB the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN present|NN while|IN using|VBG the|DT page|NN table|NN to|TO indicate|VB all|PDT the|DT memory|NN pages|NNS referenced|VBN by|IN the|DT context|NN entry|NN is|VBZ not|RB present|JJ .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT processor|NN should|MD ensure|VB internal|JJ graphics|NNS configuration|NN is|VBZ restored|VBN during|IN a|DT package|NN c7|NN or|CC deeper|JJR exit|NN event|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT internal|JJ graphics|NNS configurations|NNS may|MD not|RB be|VB correctly|RB restored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT graphics|NNS driver|IN restart|NN may|MD lead|VB to|TO system|NN instability|NN .|. such|PDT a|DT restart|NN may|MD occur|VB when|WRB upgrading|VBG the|DT graphics|NNS driver|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	reads|NNS or|CC writes|NNS to|TO lbrs|VB with|IN intel|NN pt|NN enabled|VBN will|MD result|VB in|IN a|DT #|# gp|NN
problem	on|IN processors|NNS where|WRB the|DT use|NN of|IN intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) and|CC lbrs|$ (|( last|JJ branch|NN records|NNS )|) are|VBP mutually|RB exclusive|JJ ,|, reads|NNS of|IN the|DT lbr|JJ msrs|NN should|MD return|VB 0s|CD and|CC writes|NNS to|TO them|PRP should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|NNS and|CC writes|VBZ to|TO the|DT lbr|NN msrs|NN while|IN ia32_rtit_ctl|JJ msr|NN (|( 570h|CD )|) traceen|NN bit|NN 0|CD is|VBZ 1|CD will|MD result|VB in|IN a|DT #|# gp|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT #|# gp|NN will|MD occur|VB .|. lbrs|NNS are|VBP not|RB available|JJ when|WRB intel|NN pt|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	graphics|NNS configuration|NN may|MD not|RB be|VB correctly|RB restored|VBN after|IN a|DT package|NN c7|NN exit|NN
problem	the|DT processor|NN should|MD ensure|VB internal|JJ graphics|NNS configuration|NN is|VBZ restored|VBN during|IN a|DT package|NN c7|NN or|CC deeper|JJR exit|NN event|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT internal|JJ graphics|NNS configurations|NNS may|MD not|RB be|VB correctly|RB restored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT graphics|NNS driver|IN restart|NN may|MD lead|VB to|TO system|NN instability|NN .|. such|PDT a|DT restart|NN may|MD occur|VB when|WRB upgrading|VBG the|DT graphics|NNS driver|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	back-to-back|JJ page|NN walks|NNS due|JJ to|TO instruction|VB fetches|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	multiple|JJ code|NN fetches|NNS in|IN quick|JJ succession|NN that|WDT generate|VBP page|NN walks|NNS may|MD result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( an|DT mcacod|NN value|NN of|IN 0400h|CD )|) logged|VBD into|IN ia32_mci_status|JJ bits|NNS [|VBP 15:0|CD ]|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB and|CC report|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS related|VBN to|TO rfo|VB request|JJS types|NNS may|MD count|VB incorrectly|RB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB uncore|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsp_0|NN (|( 1a6h|CD )|) and|CC msr_offcore_rsp_1|$ (|( 1a7h|CD )|) for|IN core-|NN originated|JJ requests|NNS .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, response|NN type|NN no_supp|JJ bit|NN [|JJ 17|CD ]|NN may|MD be|VB reported|VBN instead|RB of|IN local|JJ bit|NN [|JJ 26|CD ]|NN for|IN request|NN types|NNS dmnd_rfo|VBP bit|NN [|JJ 1|CD ]|NN and|CC pf_rfo|JJ bit|NN [|JJ 5|CD ]|NN .|.
implication	the|DT specified|JJ performance|NN monitoring|NN events|NNS may|MD count|VB incorrectly|RB .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc0_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ internal|JJ parity|NN error|NN with|IN an|DT ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0005h|CD may|MD incorrectly|RB set|VB the|DT ia32_mc0_status.over|NN flag|NN (|( bit|IN 62|CD )|) indicating|VBG an|DT overflow|NN when|WRB a|DT single|JJ error|NN has|VBZ been|VBN observed|VBN .|.
implication	ia32_mc0_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT intel|NN hyper-threading|NN technology|NN enabled|VBD processor|NN may|MD exhibit|VB internal|JJ parity|NN errors|NNS or|CC unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ series|NN of|IN microarchitectural|JJ events|NNS while|IN running|VBG hyper-threading|JJ technology|NN ,|, a|DT correctable|JJ internal|JJ parity|NN error|NN or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
implication	a|DT correctable|JJ error|NN (|( ia32_mc0_status.mcacod=0005h|JJ and|CC ia32_mc0_status.mscod=0001h|JJ )|) may|MD be|VB logged|VBN .|. the|DT unpredictable|JJ system|NN behavior|RBR frequently|RB leads|VBZ to|TO faults|NNS (|( e.g|NN .|. #|# ud|JJ ,|, #|# pf|NN ,|, #|# gp|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN counters|NNS may|MD undercount|VB when|WRB using|VBG cpl|NN filtering|NN
problem	performance|NN monitoring|NN counters|NNS configured|VBD to|TO count|VB only|RB os|NN or|CC only|RB usr|JJ events|NNS by|IN setting|VBG exactly|RB one|CD of|IN bits|NNS 16|CD or|CC 17|CD in|IN ia32_perfevtselx|NN msrs|NN (|( 186h-18dh|JJ )|) may|MD not|RB count|VB for|IN a|DT brief|JJ period|NN during|IN the|DT transition|NN to|TO a|DT new|JJ cpl|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, performance|NN monitoring|NN counters|NNS may|MD report|VB counts|NNS lower|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	a|DT measurement|NN of|IN ring|VBG transitions|NNS (|( using|VBG the|DT edge-detect|JJ bit|NN 18|CD in|IN ia32_perfevtselx|NN )|) may|MD undercount|VB ,|, such|JJ as|IN cpl_cycles.ring0_trans|NNS (|( event|NN 5ch|CD ,|, umask|JJ 01h|CD )|) .|. additionally|RB ,|, the|DT sum|NN of|IN an|DT os-only|JJ event|NN and|CC a|DT usr-only|JJ event|NN may|MD not|RB exactly|RB equal|VBP an|DT event|NN counting|VBG both|DT os|NN and|CC usr|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT other|JJ software-visible|JJ impact|NN .|.
workaround	none|NN identified|VBN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	some|DT memory|NN performance|NN monitoring|VBG events|NNS may|MD produce|VB incorrect|JJ results|NNS when|WRB filtering|VBG on|IN either|CC os|JJ or|CC usr|JJ modes|NNS
problem	the|DT memory|NN at-retirement|JJ performance|NN monitoring|NN events|NNS (|( listed|VBN below|IN )|) may|MD produce|VB incorrect|JJ results|NNS when|WRB a|DT performance|NN counter|NN is|VBZ configured|VBN in|IN os-only|JJ or|CC usr-only|JJ modes|NNS (|( bits|NNS 17|CD or|CC 16|CD in|IN ia32_perfevtselx|JJ msr|NN )|) .|. counters|NNS with|IN both|DT os|NNS and|CC usr|JJ bits|NNS set|VBN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS for|IN bdw|NN is|VBZ as|IN follows|VBZ :|: mem_uops_retired.stlb_miss_loads|NNS event|NN d0h|NN ,|, umask|JJ 11h|CD mem_uops_retired.stlb_miss_stores|NNS event|NN d0h|NN ,|, umask|JJ 12h|CD mem_uops_retired.lock_loads|NNS event|NN d0h|NN ,|, umask|JJ 21h|CD mem_uops_retired.split_loads|NNS event|NN d0h|NN ,|, umask|JJ 41h|CD mem_uops_retired.split_stores|NNS event|NN d0h|NN ,|, umask|JJ 42h|CD mem_load_uops_retired.l2_hit|JJ event|NN d1h|NN ,|, umask|JJ 02h|CD mem_load_uops_retired.l3_hit|JJ event|NN d1h|NN ,|, umask|JJ 04h|CD mem_load_uops_retired.l1_miss|JJ event|NN d1h|NN ,|, umask|JJ 08h|CD mem_load_uops_retired.l2_miss|JJ event|NN d1h|NN ,|, umask|JJ 10h|CD mem_load_uops_retired.l3_miss|JJ event|NN d1h|NN ,|, umask|JJ 20h|CD mem_load_uops_retired.hit_lfb|JJ event|NN d1h|NN ,|, umask|JJ 40h|CD mem_load_l3_hit_retired.xsnp_miss|JJ event|NN d2h|NN ,|, umask|JJ 01h|CD mem_load_l3_hit_retired.xsnp_hit|JJ event|NN d2h|NN ,|, umask|JJ 02h|CD mem_load_l3_hit_retired.xsnp_hitm|JJ event|NN d2h|NN ,|, umask|JJ 04h|CD mem_load_l3_hit_retired.xsnp_none|NN event|NN d2h|NN ,|, umask|JJ 08h|CD mem_load_uops_l3_miss_retired.local_dram|JJ event|NN d3h|NN ,|, umask|JJ 01h|CD
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD produce|VB incorrect|JJ results|NNS including|VBG pebs|NN records|NNS generated|VBD at|IN an|DT incorrect|JJ point|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT dram|NN and|CC l3|JJ cache|NN performance|NN monitoring|VBG events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN may|MD be|VB misattributed|VBN to|TO unknown|VB ,|, and|CC the|DT following|JJ events|NNS may|MD undercount|VB :|: mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles.for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN
workaround	none|NN identified|VBD
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT expected|JJ machine|NN check|VB exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBD
title	general-purpose|JJ performance|NN monitoring|NN counters|NNS 4-7|JJ do|VBP not|RB count|VB with|IN usr|JJ mode|NN only|RB filtering|VBG
problem	the|DT ia32_pmc4-7|JJ msr|NN (|( c5h-c8h|JJ )|) general-purpose|JJ performance|NN monitoring|NN counters|NNS will|MD not|RB count|VB when|WRB the|DT associated|VBN cpl|NN filter|NN selection|NN in|IN ia32_perfevtselx|JJ msr|NN 's|POS (|( 18ah-18dh|JJ )|) usr|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ set|VBN while|IN os|JJ field|NN (|( bit|RB 17|CD )|) is|VBZ not|RB set|VBN .|.
implication	software|NN depending|VBG upon|IN ia32_pmc4-7|JJ to|TO count|VB only|RB usr|JJ events|NNS will|MD not|RB operate|VB as|IN expected|VBN .|. counting|VBG os|IN only|JJ events|NNS or|CC os|NN and|CC usr|JJ events|NNS together|RB is|VBZ unaffected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBD
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN tsx|NN is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62:61|CD ]|NN .|. this|DT is|VBZ most|RBS easily|RB accomplished|VBN by|IN sign|NN extending|VBG from|IN bit|NN [|JJ 47|CD ]|NN to|TO bits|NNS [|$ 62:48|CD ]|NN .|.
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT cap|NN error|NN while|IN entering|VBG package|NN c6|NN may|MD cause|VB dram|NN to|TO fail|VB to|TO enter|VB self-refresh|JJ
problem	a|DT cap|NN (|( command/address|JJ parity|NN )|) error|NN that|WDT occurs|VBZ on|IN the|DT command|NN to|TO direct|VB dram|NN to|TO enter|VB self-refresh|JJ may|MD cause|VB the|DT dram|NN to|TO fail|VB to|TO enter|VB self-refresh|JJ although|IN the|DT processor|NN enters|VBZ package-c6|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, dram|NN may|MD fail|VB to|TO be|VB refreshed|VBN ,|, which|WDT may|MD result|VB in|IN uncorrected|JJ errors|NNS being|VBG reported|VBN from|IN the|DT dram|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN lane|NN error|NN status|NN register|NN may|MD log|VB false|JJ correctable|JJ error|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pcie*|NN lnerrsts|NNS (|( device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 258h|CD ;|: bits|NNS [|VBP 3:0|CD ]|NNS )|) may|MD log|VB false|JJ lane-based|JJ correctable|JJ errors|NNS .|.
implication	diagnostics|NNS can|MD not|RB reliably|VB use|NN lnerrsts|NNS to|TO report|VB correctable|JJ errors|NNS .|.
workaround	none|NN identified|VBD
title	in|IN memory|NN mirror|NN mode|NN ,|, dataerrorchunk|JJ field|NN may|MD be|VB incorrect|JJ
problem	in|IN memory|NN mirror|NN mode|NN ,|, dataerrorchunk|NN bits|NNS (|( ia32_mc7_misc|JJ register|NN msr|NN (|( 41fh|CD )|) bits|NNS [|$ 61:60|CD ]|NNP )|) may|MD not|RB correctly|VB report|VB the|DT chunk|NN containing|VBG an|DT error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, this|DT field|NN is|VBZ not|RB accurate|JJ when|WRB memory|NN mirror|NN mode|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN rdt|NN mbm|NN does|VBZ not|RB accurately|RB track|VB write|NN bandwidth|NN
problem	intel|NN rdt|NN (|( resource|JJ director|NN technology|NN )|) mbm|NN (|( memory|NN bandwidth|IN monitoring|VBG )|) does|VBZ not|RB count|VB cacheable|JJ write-back|JJ traffic|NN to|TO local|JJ memory|NN .|. this|DT will|MD result|VB in|IN the|DT rdt|NN mbm|NN feature|NN under|IN counting|VBG total|JJ bandwidth|NN consumed|VBN .|.
implication	applications|NNS using|VBG this|DT feature|NN may|MD report|VB incorrect|JJ memory|NN bandwidth|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN upi|JJ initialization|NN aborts|NNS may|MD be|VB logged|VBN
problem	if|IN intel|VBN upi|NN (|( ultra|JJ path|NN interconnect|NN )|) is|VBZ configured|VBN for|IN slow|JJ mode|NN operation|NN ,|, initialization|NN aborts|NNS may|MD occur|VB .|.
implication	unexpected|JJ initialization|NN aborts|NNS may|MD be|VB logged|VBN in|IN the|DT ktireut_ph_ctr1|NN register|NN (|( bus|NN :|: 3|CD ;|: device|NN :|: 16-14|JJ ;|: function|NN 1|CD ;|: offset|VBN 12h|CD ;|: bit|RB 4|CD )|) .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS port|NN may|MD incorrectly|RB log|VB malformed_tlp|NN error|NN
problem	if|IN the|DT pcie|NN port|NN receives|VBZ a|DT tlp|NN that|WDT triggers|VBZ both|DT a|DT malformed_tlp|NN error|NN and|CC an|DT ecrc_tlp|JJ error|NN ,|, the|DT processor|NN should|MD only|RB log|VB an|DT ecrc_tlp|JJ error|NN .|. however|RB ,|, the|DT processor|NN logs|VBZ both|DT errors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD incorrectly|RB log|VB malformed_tlp|JJ errors|NNS .|.
workaround	none|NN identified|VBD
title	short|JJ loops|NNS which|WDT use|VBP ah/bh/ch/dh|JJ registers|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, short|JJ loops|NNS of|IN less|JJR than|IN 64|CD instructions|NNS that|WDT use|VBP ah|NN ,|, bh|NN ,|, ch|NN or|CC dh|NN registers|NNS as|RB well|RB as|IN their|PRP$ corresponding|NN wider|NN register|NN (|( e.g|JJ .|. rax|NN ,|, eax|NN or|CC ax|NN for|IN ah|NN )|) may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. this|DT can|MD only|RB happen|VB when|WRB both|DT logical|JJ processors|NNS on|IN the|DT same|JJ physical|JJ processor|NN are|VBP active|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	credits|NNS not|RB returned|VBN for|IN pcie*|NN packets|NNS that|WDT fail|VBP ecrc|DT check|NN
problem	the|DT processor|NN 's|POS iio|NN does|VBZ not|RB return|VB credits|NNS back|RB to|TO the|DT pcie*|NN link|NN in|IN case|NN of|IN end-to-end|JJ crc|NN (|( ecrc|NN )|) errors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT link|NN may|MD experience|VB degraded|JJ performance|NN or|CC may|MD eventually|RB fail|VB due|JJ to|TO a|DT loss|NN of|IN credits|NNS .|.
workaround	for|IN processors|NNS that|WDT support|VBP ler|NN (|( live|JJ error|NN recovery|NN )|) the|DT link|NN would|MD be|VB reset|VBN and|CC credits|NNS would|MD be|VB restored|VBN .|. processors|NNS that|WDT do|VBP not|RB support|VB ler|NN should|MD configure|VB ecrc|JJ errors|NNS to|TO be|VB fatal|JJ .|.
title	link|NN training|NN error|NN due|JJ to|TO single|JJ polarity|NN of|IN a|DT pcie*|JJ differential|NN data|NNS pair|NN being|VBG disconnected|VBN
problem	a|DT pcie|JJ port|NN may|MD not|RB reach|VB l0|JJ state|NN if|IN a|DT single|JJ polarity|NN of|IN a|DT pcie*|JJ differential|NN data|NNS pair|NN is|VBZ disconnected|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT port|NN will|MD not|RB downlink|VB and|CC be|VB able|JJ to|TO train|VB up|RP to|TO l0|VB .|.
workaround	none|NN identified|VBN .|.
title	upi|JJ crc32|NN rolling|VBG mode|NN is|VBZ not|RB functional|JJ
problem	with|IN upi|JJ crc32|NN rolling|VBG mode|NN enabled|VBD ,|, upi|JJ rx|NN crc|JJ errors|NNS may|MD be|VB seen|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB upi|JJ crc32|NN rolling|VBG mode|NN is|VBZ enabled|VBN ,|, upi|JJ rx|NN crc|JJ errors|NNS may|MD be|VB seen|VBN .|.
workaround	none|NN .|. do|VB not|RB enable|VB upi|JJ crc32|NN setting|VBG in|IN bios|NNS .|.
title	iodc|JJ entry|NN 0|CD can|MD not|RB be|VB masked|VBN
problem	the|DT individual|JJ iodc|NN (|( io|JJ directory|NN cache|NN )|) entry|NN 0|CD can|MD not|RB be|VB masked|VBN using|VBG ha_coh_cfg_1|NN ,|, (|( bus|JJ 1|CD ;|: devices|NNS 11-8|CD ;|: functions|NNS 7-0|CD ,|, offset|PRP 0x11c|CD ,|, bit|RB 0|CD )|) therefore|RB entry|NN 0|CD is|VBZ always|RB allocated|VBN .|.
implication	no|DT functional|JJ implications|NNS .|.
workaround	none|NN .|.
title	with|IN emca2|NN enabled|VBD a|DT 3-strike|JJ may|MD cause|VB an|DT unnecessary|JJ caterr|NN #|# instead|RB of|IN only|RB msmi|NN
problem	when|WRB emca2|NN is|VBZ enabled|VBN to|TO cause|VB an|DT msmi|NN due|JJ to|TO a|DT 3-strike|JJ event|NN ,|, a|DT pulsed|JJ caterr|NN #|# and|CC msmi|JJ #|# event|NN may|MD both|DT be|VB observed|VBN on|IN the|DT pins|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unnecessary|JJ caterr|NN #|# pulse|NN may|MD be|VB observed|VBN .|.
workaround	none|NN .|.
title	cmci|NN may|MD not|RB be|VB signalled|VBN for|IN corrected|VBN error|NN
problem	machine|NN check|NN banks|NNS 9|CD ,|, 10|CD ,|, and|CC 11|CD may|MD not|RB signal|VB cmci|NN after|IN the|DT first|JJ corrected|VBN error|NN is|VBZ reported|VBN in|IN the|DT bank|NN even|RB if|IN the|DT mci_status|NN register|NN has|VBZ been|VBN cleared|VBN .|.
implication	after|IN the|DT first|JJ corrected|VBN error|NN is|VBZ reported|VBN in|IN one|CD of|IN the|DT affected|JJ machine|NN check|NN banks|NNS ,|, subsequent|JJ errors|NNS will|MD be|VB logged|VBN but|CC may|MD not|RB result|VB in|IN a|DT cmci|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	a|DT upi|JJ phy|NN reset|NN and|CC rx|NN crc|NN error|NN on|IN same|JJ packet|NN are|VBP causing|VBG the|DT retry|NN sequence|NN to|TO abort|VB leading|VBG to|TO a|DT upi|JJ phy|NN re-initialization|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT unexpected|JJ upi|JJ phy|NN re-initialization|NN may|MD occur|VB before|IN the|DT program|NN llsrm|NN threshold|NN has|VBZ been|VBN hit|VBN .|.
workaround	none|NN identified|VBN .|.
title	csrs|NN svid|NN and|CC sdid|NN are|VBP not|RB implemented|VBN for|IN some|DT ddrio|NN and|CC pcu|NN devices|NNS
problem	the|DT ddrio|NN (|( bus|NN :|: 3|CD ;|: device|NN 19,22|CD ;|: function|NN 6,7|CD and|CC bus|NN :|: 0|CD ;|: device|NN :|: 20,23|CD ;|: function|NN :|: 4,5,6,7|CD ;|: )|) and|CC pcu|NN (|( bus|NN :|: 3|CD ;|: device|NN 31|CD ;|: functions|NNS 0,2|CD )|) do|VBP not|RB implement|VB the|DT svid|NN (|( offset|VB 0x2c|CD )|) and|CC sdid|$ (|( offset|VB 0x2e|CD )|) csrs|NN .|.
implication	sw|NN relying|VBG on|IN ddrio|NN and|CC pcu|NN svid|NN and|CC sdid|NN csr|NNS support|NN may|MD not|RB function|VB correctly|RB .|. workaround|IN none|NN .|. do|VB not|RB use|VB svid|NN and|CC sdid|NN for|IN these|DT devices|NNS and|CC functions|NNS .|.
title	register|NN broadcast|NN read|NN from|IN ddrio|NN may|MD return|VB a|DT zero|CD value|NN
problem	when|WRB performing|VBG a|DT bios|JJ broadcast|NN register|NN read|VBP to|TO ddrio|VB a|DT value|NN of|IN 0|CD is|VBZ always|RB returned|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, bios|NNS may|MD not|RB be|VB able|JJ to|TO proceed|VB due|JJ to|TO always|RB reading|VBG a|DT value|NN of|IN 0|CD .|.
workaround	none|NN .|. use|NN unicast|JJ register|NN read|NN for|IN each|DT instance|NN instead|RB of|IN broadcast|JJ register|NN read|NN for|IN all|DT instances|NNS at|IN once|RB .|.
title	intel|NN cmt|NN counters|NNS may|MD not|RB count|VB accurately|RB
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT cmt|NN (|( cache|JJ monitoring|NN technology|NN )|) counters|NNS may|MD overcount|VB .|.
implication	software|NN relying|VBG on|IN cmt|NN registers|NNS to|TO enable|VB resource|JJ allocation|NN may|MD not|RB operate|VB correctly|RB .|. this|DT may|MD lead|VB to|TO reporting|VBG of|IN more|JJR cachelines|NNS used|VBN than|IN the|DT cache|NN supports|VBZ or|CC the|DT counter|NN wrapping|NN and|CC returning|VBG a|DT too|RB small|JJ value|NN .|. wbinvd|NN may|MD not|RB result|VB in|IN the|DT cmt|NN counters|NNS being|VBG zeroed|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN .|.
title	intel|NN cat|NN may|MD not|RB restrict|VB cacheline|NN allocation|NN under|IN certain|JJ conditions|NNS
problem	under|IN certain|JJ microarchitectural|JJ conditions|NNS involving|VBG heavy|JJ memory|NN traffic|NN ,|, cachelines|NNS may|MD fill|VB outside|IN the|DT allocated|JJ l3|NN capacity|NN bitmask|NN (|( cbm|NN )|) associated|VBN with|IN the|DT current|JJ class|NN of|IN service|NN (|( clos|NN )|) .|.
implication	cat|NN (|( cache|JJ allocation|NN technology|NN )|) may|MD appear|VB less|RBR effective|JJ at|IN protecting|VBG certain|JJ classes|NNS of|IN applications|NNS ,|, including|VBG cache-sensitive|JJ workloads|NNS than|IN on|IN previous|JJ platforms|NNS .|.
workaround	none|NN identified|VBN .|.
title	intel|NN mbm|NN counters|NNS may|MD undercount|VB
problem	the|DT mbm|NN (|( memory|NN bandwidth|IN monitoring|NN )|) counters|NNS will|MD increment|VB for|IN reads|NNS but|CC will|MD not|RB increment|VB for|IN memory|NN writes|NNS .|. the|DT performance|NN counters|NNS in|IN the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) are|VBP not|RB affected|VBN and|CC can|MD report|VB the|DT read|NN and|CC write|JJ memory|NN bandwidths|NNS .|.
implication	mbm|NNS accuracy|NN may|MD be|VB reduced|VBN ,|, which|WDT can|MD affect|VB performance|NN monitoring|NN or|CC bandwidth-aware|JJ scheduling|NN .|. applications|NNS may|MD be|VB unevenly|RB charged|VBN for|IN bandwidth|JJ depending|VBG on|IN their|PRP$ characteristics|NNS .|.
workaround	none|NN identified|VBN .|. this|DT erratum|NN can|MD be|VB mitigated|VBN by|IN using|VBG the|DT imc|JJ performance|NN monitoring|NN counters|NNS to|TO derive|VB a|DT read/write|NN ratio|NN that|WDT can|MD be|VB used|VBN to|TO adjust|VB the|DT mbm|NN counters|NNS .|.
title	intel|NN pcie*|NN corrected|VBD error|NN threshold|NN does|VBZ not|RB consider|VB overflow|JJ count|NN when|WRB incrementing|VBG error|NN counter|NN
problem	the|DT pcie*|NN corrected|VBD error|NN counter|NN feature|NN does|VBZ not|RB take|VB the|DT overflow|JJ bit|NN in|IN the|DT count|NN (|( bit|IN 15|CD of|IN xpcorerrcounter|NN (|( bus|NN ;|: rootbus|JJ device|NN ;|: 0|CD function|NN ;|: 0|CD offset|NN ;|: 4d0h|CD )|) )|) into|IN account|NN when|WRB comparing|VBG the|DT count|NN to|TO the|DT threshold|NN in|IN xpcorerrthreshold.error_threshold|NNP .|. therefore|RB ,|, you|PRP end|VBP up|RP with|IN another|DT interrupt|NN once|RB the|DT counter|NN has|VBZ rolled|VBN over|IN and|CC hit|VB your|PRP$ threshold|JJ +|JJ 0x8000|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie*|NN corrected|VBD error|NN signaling|NN may|MD occur|VB even|RB after|IN the|DT error|NN count|NN has|VBZ exceeded|VBN the|DT corrected|VBN error|NN count|NN threshold|NN ,|, not|RB just|RB a|DT single|JJ time|NN when|WRB reaching|VBG the|DT threshold|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBD
title	iio|NN ras|NNS vpp|JJ hangs|NNS during|IN the|DT warm|JJ reset|NN test|NN
problem	when|WRB vppcl|JJ bit|NN 0|CD of|IN vpp_reset_mode|NN (|( bus|JJ 1|CD ;|: device|NN 30|CD ;|: function|NN 5|CD ;|: offset|VB 0xf0|CD )|) bit|NN is|VBZ set|VBN to|TO 0|CD ,|, and|CC the|DT cpu|NN is|VBZ undergoing|JJ reset|JJ flow|NN while|IN pcie*|JJ hotplug|NN operation|NN is|VBZ in|IN process|NN ,|, the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) hotplug|NN commands|NNS may|MD stop|VB responding|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, during|IN cpu|JJ reset|JJ hotplug|NN commands|NNS may|MD not|RB get|VB completed|VBN .|.
workaround	none|NN .|. do|VB not|RB set|VB vpp|NN reset|VB mode|NN to|TO 0|CD .|.
title	crc|NN store|NN operation|NN corner|NN case|NN may|MD result|VB in|IN hang|NN
problem	intel|NN quickdata|NNS technology|NN local|JJ and|CC remote|JJ crc|NN store|NN operations|NNS may|MD result|VB in|IN a|DT dma|JJ channel|NN hang|NN when|WRB the|DT crc|NN store|NN transfer|NN size|NN is|VBZ less|JJR than|IN 32|CD bytes|NNS and|CC the|DT destination|NN offset|NN is|VBZ not|RB dword-aligned|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	software|NN must|MD configure|VB intel|NN quickdata|NNP technology|NN local|JJ and|CC remote|JJ crc|NN store|NN operations|NNS to|TO have|VB descriptor|NN destination|NN offset|VBN addresses|VBZ dword-aligned|JJ .|.
title	intel|NN pcie*|NN slot|NN presence|NN detect|NN and|CC presence|NN detect|NN changed|VBD logic|JJ not|RB pcie*|JJ specification|NN compliant|NN
problem	when|WRB hot-plug|JJ surprise|NN is|VBZ set|VBN in|IN the|DT slot|NN capabilities|NNS register|VBP (|( bus|NN :|: rootbus|NN ,|, dev|NN :|: 1-3|JJ ,|, function|NN :|: 0|CD ,|, offset|VBN :|: a4h|NN ,|, bit|NN :|: 5|CD )|) ,|, the|DT presence|NN detect|NN state|NN and|CC presence|NN detect|NN change|NN in|IN the|DT slot|NN status|NN register|NN (|( bus|NN :|: rootbus|NN ,|, dev|NN :|: 1-3|JJ ,|, function|NN :|: 0|CD ,|, offset|VBN :|: a2h|NN )|) ,|, incorrectly|RB ignores|VBZ the|DT out-of-band|JJ presence|NN detect|NN mechanism|NN and|CC only|RB reflects|VBZ the|DT physical|JJ layer|NN in-band|NN presence|NN detect|NN mechanism|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT hot-plug|JJ surprise|NN bit|NN is|VBZ set|VBN in|IN the|DT slot|NN capabilities|NNS register|VBP ,|, software|NN will|MD not|RB be|VB able|JJ to|TO detect|VB the|DT presence|NN of|IN an|DT adapter|NN inserted|VBN while|IN a|DT slot|NN is|VBZ powered|VBN down|RB .|. therefore|RB ,|, hot-plug|JJ surprise|NN must|MD only|RB be|VB set|VBN in|IN configurations|NNS where|WRB the|DT slot|NN power|NN is|VBZ always|RB enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	unexpected|JJ ddr|NN ecc|JJ errors|NNS may|MD be|VB seen|VBN
problem	the|DT processor|NN may|MD incorrectly|RB configure|VB the|DT processor|NN 's|POS vccp|NN rail|NN voltage|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unexpected|JJ memory|NN ecc|JJ errors|NNS may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	in|IN patrol|NN scrub|NN system|NN address|JJ mode|NN ,|, address|NN is|VBZ not|RB loaded|VBN from|IN csrs|NN after|IN re-enable|JJ
problem	the|DT patrol|NN scrub|NN starting|VBG address|NN registers|NNS (|( scrubaddresshi|NN (|( bus|JJ 2|CD ;|: devices|NNS 12|CD ,|, 10|CD ;|: function|NN 0|CD ;|: offset|VB 910|CD )|) and|CC scrubaddresslo|JJ bus|NN 2|CD ;|: devices|NNS 12|CD ,|, 10|CD ;|: function|NN 0|CD ;|: offset|VB 90c|CD )|) should|MD indicate|VB when|WRB the|DT first|JJ memory|NN address|NN from|IN which|WDT patrol|NN logic|NN should|MD start|VB scrubs|NNS (|( when|WRB scrubctl.startscrub|NN (|( bus|JJ 2|CD ;|: devices|NNS 12|CD ,|, 10|CD ;|: function|NN 0|CD ;|: offset|VBN 914|CD ;|: bit|RB 24|CD )|) is|VBZ set|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, after|IN patrol|NN is|VBZ disabled|VBN ,|, if|IN the|DT patrol|NN scrub|NN engine|NN is|VBZ re-enabled|VBN in|IN system|NN address|JJ mode|NN with|IN scrubctl.startscrub|NN set|VBN ,|, the|DT patrol|NN scrubbing|VBG engine|NN may|MD ignore|VB the|DT starting|VBG address|NN registers|NNS .|. re-enabling|NN patrol|NN after|IN s3|JJ exit|NN or|CC other|JJ warm|JJ reset|NN event|NN is|VBZ not|RB impacted|VBN by|IN this|DT .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB configured|VBN in|IN system|NN address|JJ mode|NN ,|, patrol|NN scrubs|NNS will|MD not|RB start|VB from|IN the|DT address|NN specified|VBN in|IN the|DT starting|NN address|NN registers|NNS .|. this|DT may|MD cause|VB certain|JJ memory|NN lines|NNS to|TO be|VB scrubbed|VBN more|RBR or|CC less|RBR frequently|RB than|IN expected|VBN .|. intel|NN has|VBZ not|RB seen|VBN this|DT erratum|NN to|TO affect|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	none|NN
problem	the|DT performance|NN monitoring|NN event|NN that|WDT counts|VBZ intel|NN thermal|JJ monitor|NN 2|CD (|( enhanced|JJ intel|NN speedstep|NN technology|NN based|VBN )|) transitions|NNS may|MD have|VB inaccurate|JJ results|NNS .|.
implication	there|EX is|VBZ no|DT functional|JJ impact|NN of|IN this|DT erratum|NN .|. however|RB this|DT performance|NN monitoring|NN event|NN should|MD not|RB be|VB used|VBN when|WRB accurate|JJ performance|NN monitoring|NN is|VBZ required|VBN .|.
workaround	none|NN .|.
title	performance|NN monitoring|NN event|NN that|WDT counts|VBZ the|DT number|NN of|IN instructions|NNS decoded|VBN (|( d0h|NN )|) is|VBZ not|RB accurate|JJ
problem	the|DT performance-monitoring|JJ event|NN that|WDT counts|VBZ the|DT number|NN of|IN instructions|NNS decoded|VBN may|MD have|VB inaccurate|JJ results|NNS .|.
implication	there|EX is|VBZ no|DT functional|JJ impact|NN of|IN this|DT erratum|NN .|. however|RB the|DT results/counts|NNS from|IN this|DT performance|NN monitoring|NN event|NN should|MD not|RB be|VB considered|VBN as|IN being|VBG accurate|NN .|.
workaround	none|NN .|.
title	rdtsc|JJ instruction|NN may|MD report|VB the|DT wrong|JJ time-stamp|JJ counter|NN value|NN
problem	the|DT time-stamp|JJ counter|NN is|VBZ a|DT 64-bit|JJ counter|NN that|WDT is|VBZ read|VBN in|IN two|CD 32-bit|JJ chunks|NNS .|. the|DT counter|NN incorrectly|RB advances|NNS and|CC therefore|RB the|DT two|CD chunks|NNS may|MD go|VB out|IN of|IN synchronization|NN causing|VBG the|DT read|JJ time-stamp|JJ counter|NN (|( rdtsc|NN )|) instruction|NN to|TO report|VB the|DT wrong|JJ time-stamp|JJ counter|NN value|NN .|.
implication	this|DT erratum|NN may|MD cause|VB software|NN to|TO see|VB the|DT wrong|JJ representation|NN of|IN processor|NN time|NN and|CC may|MD result|VB in|IN unpredictable|JJ software|NN operation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN
problem	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN when|WRB the|DT code|NN stream|NN wraps|VBP around|IN in|IN a|DT way|NN that|IN one|CD instruction|NN ends|VBZ at|IN the|DT last|JJ byte|NN of|IN the|DT segment|NN and|CC the|DT next|JJ instruction|NN begins|VBZ at|IN 0x0|CD .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	avoid|JJ code|NN that|IN wraps|VBZ around|RB segment|NN limit|NN .|.
title	fst|JJ instruction|NN with|IN numeric|JJ and|CC null|JJ segment|NN exceptions|NNS may|MD cause|VB general|JJ protection|NN faults|NNS to|TO be|VB missed|VBN and|CC fp|JJ linear|JJ address|NN (|( fla|NN )|) mismatch|NN
problem	fst|JJ instruction|NN combined|VBN with|IN numeric|JJ and|CC null|JJ segment|NN exceptions|NNS may|MD cause|VB general|JJ protection|NN faults|NNS to|TO be|VB missed|VBN and|CC fp|JJ linear|JJ address|NN (|( fla|NN )|) mismatch|NN .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	none|NN .|.
title	code|NN segment|NN (|( cs|NN )|) is|VBZ wrong|JJ on|IN smm|NNS handler|NN when|WRB smbase|NN is|VBZ not|RB aligned|VBN
problem	with|IN smbase|NN being|VBG relocated|VBN to|TO a|DT non-aligned|JJ address|NN ,|, during|IN smm|JJ entry|NN the|DT cs|NN can|MD be|VB improperly|RB updated|VBN which|WDT can|MD lead|VB to|TO an|DT incorrect|JJ smm|NN handler|NN .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	align|JJ smbase|NN to|TO 32|CD kb|NNS .|.
title	a|DT locked|JJ data|NN access|NN that|IN spans|VBZ across|IN two|CD pages|NNS may|MD cause|VB the|DT system|NN to|TO hang|VB
problem	an|DT instruction|NN with|IN lock|NN data|NNS access|NN that|IN spans|VBZ across|IN two|CD pages|NNS may|MD ,|, given|VBN some|DT rare|JJ internal|JJ conditions|NNS ,|, hang|VBD the|DT system|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	a|DT locked|JJ data|NNS access|NN should|MD always|RB be|VB aligned|VBN .|.
title	processor|NN can|MD enter|VB a|DT livelock|NN condition|NN under|IN certain|JJ conditions|NNS when|WRB fp|NN exception|NN is|VBZ pending|VBG
problem	processor|NN clock|NN modulation|NN may|MD be|VB controlled|VBN via|IN a|DT processor|NN register|NN (|( ia32_therm_control|NN )|) or|CC via|IN the|DT stpclk|JJ #|# signal|NN .|. while|IN the|DT processor|NN clock|NN is|VBZ constantly|RB being|VBG actively|RB modulated|VBN at|IN 12.5|CD %|NN and|CC 25|CD %|NN duty|NN cycles|NNS and|CC there|EX is|VBZ a|DT pending|VBG unmasked|JJ fp|JJ exception|NN (|( es|JJ pending|VBG )|) ,|, if|IN you|PRP attempt|VBP a|DT fp|NN load|NN (|( or|CC mmx|VB technology|NN mov|JJ instruction|NN )|) and|CC the|DT load|NN has|VBZ an|DT longer|JJR than|IN typical|JJ latency|NN the|DT processor|NN can|MD enter|VB a|DT livelock|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD enter|VB a|DT livelock|NN condition|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	none|NN .|.
title	write|JJ cycle|NN of|IN write|JJ combining|VBG memory|NN type|NN does|VBZ not|RB self|VB snoop|NN
problem	write|JJ cycles|NNS of|IN wc|JJ memory|NN type|NN do|VBP not|RB self-snoop|VB .|. this|DT may|MD result|VB in|IN data|NNS inconsistency|NN if|IN the|DT addresses|NNS of|IN the|DT wc|NN data|NNS are|VBP aliased|VBN to|TO wb|VB memory|NN type|JJ memory|NN ,|, which|WDT has|VBZ been|VBN cached|VBN .|. in|IN such|JJ a|DT case|NN ,|, the|DT internal|JJ caches|NNS will|MD not|RB be|VB updated|VBN with|IN the|DT wc|NN data|NNS sent|VBD on|IN the|DT system|NN bus|NN .|.
implication	this|DT condition|NN may|MD result|VB in|IN a|DT data|NN inconsistency|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, system|NN ,|, nor|CC components|NNS .|.
workaround	software|NN should|MD detect|VB via|IN the|DT self-snoop|JJ bit|NN in|IN the|DT cpuid|NN features|VBZ flags|NNS if|IN the|DT processor|NN supports|VBZ a|DT self-snooping|JJ capability|NN .|. software|NN should|MD perform|VB explicit|JJ memory|NN management/flushing|VBG for|IN aliased|JJ memory|NN ranges|VBZ on|IN processors|NNS that|WDT do|VBP not|RB self-snoop|VB .|.
title	performance|NN monitoring|NN event|NN that|WDT counts|VBZ floating|VBG point|NN computational|JJ exceptions|NNS (|( 11h|CD )|) is|VBZ not|RB accurate|JJ
problem	performance|NN monitoring|NN event|NN that|WDT counts|VBZ floating|VBG point|NN compare|JJ exceptions|NNS may|MD have|VB inaccurate|JJ results|NNS .|.
implication	there|EX is|VBZ no|DT functional|JJ impact|NN of|IN this|DT erratum|NN .|. however|RB this|DT performance|NN monitoring|NN event|NN should|MD not|RB be|VB used|VBN when|WRB accurate|JJ performance|NN monitoring|NN is|VBZ required|VBN .|.
workaround	none|NN .|.
title	inconsistent|JJ reporting|NN of|IN data|NNS breakpoints|NNS on|IN fp|NN (|( mmx|JJ technology|NN )|) loads|NNS
problem	the|DT reporting|NN of|IN data|NNS breakpoints|NNS on|IN either|DT fp|NN or|CC mmx|NN technology|NN loads|NNS is|VBZ dependent|JJ upon|IN the|DT code|NN faulting|VBG behavior|JJ prior|RB to|TO the|DT execution|NN of|IN the|DT load|NN .|. if|IN there|EX is|VBZ a|DT fault|NN pending|VBG prior|RB to|TO the|DT execution|NN of|IN the|DT load|NN and|CC fp|JJ exceptions|NNS are|VBP enabled|VBN there|EX is|VBZ a|DT chance|NN that|WDT data|VBZ breakpoint|NN on|IN successive|JJ fp/mmx|NN technology|NN loads|NNS may|MD be|VB reported|VBN twice|RB .|.
implication	software|NN debuggers|NNS should|MD be|VB aware|JJ of|IN this|DT possibility|NN .|. there|EX should|MD be|VB no|DT implications|NNS to|TO software|NN operated|VBN outside|IN of|IN a|DT debug|NN environment|NN .|.
workaround	none|NN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT ia32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	sysenter|NN and|CC sysexit|NN instructions|NNS may|MD write|VB incorrect|JJ requestor|NN privilege|NN level|NN (|( rpl|NN )|) in|IN the|DT fp|JJ code|NN segment|NN selector|NN (|( fcs|NN )|)
problem	sysenter|NN and|CC sysexit|NN instructions|NNS may|MD write|VB incorrect|JJ rpl|NN in|IN the|DT fp|JJ code|NN segment|NN selector|NN (|( fcs|NN )|) .|. as|IN a|DT result|NN of|IN this|DT ,|, the|DT rpl|JJ field|NN in|IN fcs|NN may|MD be|VB corrupted|VBN .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	memory|NN aliasing|VBG with|IN inconsistent|NN a|DT and|CC d|JJ bits|NNS may|MD cause|VB processor|NN deadlock|NN
problem	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG in|IN this|DT way|NN should|MD manage|VB the|DT consistency|NN of|IN the|DT accessed|JJ and|CC dirty|JJ bits|NNS .|.
title	rdmsr|NN or|CC wrmsr|NN to|TO invalid|VB msr|JJ address|NN may|MD not|RB cause|VB gp|NN fault|NN
problem	the|DT rdmsr|NN and|CC wrmsr|NN instructions|NNS allow|VBP reading|NN or|CC writing|NN of|IN msrs|NN (|( model|NN specific|JJ registers|NNS )|) based|VBN on|IN the|DT index|NN number|NN placed|VBN in|IN ecx|NN .|. the|DT processor|NN should|MD reject|VB access|NN to|TO any|DT reserved|VBN or|CC unimplemented|VBN msrs|NNS by|IN generating|VBG #|# gp|NN (|( 0|CD )|) .|. however|RB ,|, there|EX are|VBP some|DT invalid|JJ msr|NN addressers|NNS for|IN which|WDT the|DT processor|NN will|MD not|RB generate|VB #|# gp|NN (|( 0|CD )|) .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
implication	for|IN rdmsr|NN ,|, undefined|JJ values|NNS will|MD be|VB read|VBN into|IN edx|NN :|: eax|NN .|. for|IN wrmsr|NN ,|, undefined|JJ processor|NN behavior|NN may|MD result|VB .|.
workaround	do|VB not|RB use|VB invalid|JJ msr|NN addresses|NNS with|IN rdmsr|NN or|CC wrmsr|NN .|.
title	fp|NN tag|NN word|NN corruption|NN
problem	in|IN some|DT rare|JJ cases|NNS ,|, fault|NN information|NN generated|VBD as|IN the|DT result|NN of|IN instruction|NN execution|NN may|MD be|VB incorrect|JJ .|. the|DT result|NN is|VBZ an|DT incorrect|JJ fp|NN stack|NN entry|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN corruption|NN of|IN the|DT fp|NN tag|NN word|NN in|IN a|DT way|NN that|IN a|DT non-valid|JJ entry|NN in|IN the|DT fp|JJ stack|NN may|MD become|VB valid|JJ .|. the|DT software|NN is|VBZ not|RB expected|VBN to|TO read|VB a|DT non-|JJ valid|JJ entry|NN .|. if|IN the|DT software|NN attempts|NNS to|TO use|VB the|DT stack|NN entry|NN (|( which|WDT is|VBZ expected|VBN to|TO be|VB empty|JJ )|) the|DT result|NN may|MD be|VB an|DT erroneous|JJ stack|NN overflow|NN .|.
workaround	do|VB not|RB disable|VB sse/sse2|NN in|IN control|NN register|NN cr4|NN and|CC avoid|JJ code|NN segment|NN limit|NN violation|NN .|.
title	unable|JJ to|TO disable|VB reads/writes|NNS to|TO performance|NN monitoring|NN related|VBN msrs|NN
problem	the|DT performance|NN monitoring|NN available|JJ bit|NN in|IN the|DT miscellaneous|JJ processor|NN features|NNS msr|VBP (|( ia32_misc_enables.7|NN )|) was|VBD defined|VBN so|RB that|IN when|WRB it|PRP is|VBZ cleared|VBN to|TO a|DT 0|CD ,|, rdmsr/wrmsr/rdpmc|NN instructions|NNS would|MD return|VB all|DT zeros|NNS for|IN reads|NNS of|IN and|CC prevent|VB any|DT writes|NNS to|TO performance|NN monitoring|NN related|VBN msrs|NN .|. currently|RB it|PRP is|VBZ possible|JJ to|TO read|VB from|IN or|CC write|VB to|TO performance|NN monitoring|NN related|VBN msrs|NN when|WRB the|DT performance|NN monitoring|NN available|JJ bit|NN is|VBZ cleared|VBN to|TO a|DT 0|CD .|.
implication	it|PRP is|VBZ not|RB possible|JJ to|TO disallow|VB reads|NNS and|CC writes|VBZ to|TO the|DT performance|NN monitoring|NN msrs|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	none|NN .|.
title	move|NN to|TO control|VB register|JJ instruction|NN may|MD generate|VB a|DT breakpoint|NN report|NN
problem	a|DT move|NN (|( mov|NN )|) to|TO control|VB register|NN (|( cr|NN )|) instruction|NN where|WRB control|NN register|NN is|VBZ cr0|JJ ,|, cr3|NN or|CC cr4|NN may|MD generate|VB a|DT breakpoint|NN report|NN .|.
implication	mov|NN to|TO control|VB register|JJ instruction|NN is|VBZ not|RB expected|VBN to|TO generate|VB a|DT breakpoint|NN report|NN .|.
workaround	ignore|RB breakpoint|NN data|NNS from|IN mov|NN to|TO cr|VB instruction|NN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN out-of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
problem	if|IN the|DT data|NN from|IN an|DT fxsave|NN ,|, stos|NN ,|, or|CC movs|JJS instruction|NN crosses|VBZ a|DT page|NN boundary|NN from|IN wb|NN to|TO uc|VB memory|NN type|NN and|CC this|DT instruction|NN is|VBZ immediately|RB followed|VBN by|IN a|DT second|JJ instruction|NN that|WDT also|RB issues|NNS a|DT store|NN to|TO memory|NN ,|, the|DT final|JJ data|NN stores|NNS from|IN both|DT instructions|NNS may|MD occur|VB in|IN the|DT wrong|JJ order|NN .|.
implication	the|DT impact|NN of|IN this|DT store|NN ordering|VBG behavior|NN may|MD vary|VB from|IN normal|JJ software|NN execution|NN to|TO potential|JJ software|NN failure|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	fxsave|NN ,|, stos|NN ,|, or|CC movs|VB data|NNS must|MD not|RB cross|VB page|NN boundary|JJ from|IN wb|NN to|TO uc|VB memory|NN type|NN .|.
title	machine|NN check|NN exception|NN may|MD occur|VB due|JJ to|TO improper|JJ line|NN eviction|NN in|IN the|DT ifu|NN
problem	the|DT processor|NN is|VBZ designed|VBN to|TO signal|VB an|DT unrecoverable|JJ machine|NN check|NN exception|NN (|( mce|NN )|) as|IN a|DT consistency|NN checking|VBG mechanism|NN .|. under|IN a|DT complex|JJ set|NN of|IN circumstances|NNS involving|VBG multiple|JJ speculative|JJ branches|NNS and|CC memory|NN accesses|NNS ,|, there|EX exists|VBZ a|DT one|CD cycle|NN long|RB window|NN in|IN which|WDT the|DT processor|NN may|MD signal|VB a|DT mce|NN in|IN the|DT instruction|NN fetch|NN unit|NN (|( ifu|NN )|) because|IN instructions|NNS previously|RB decoded|VBN have|VBP been|VBN evicted|VBN from|IN the|DT ifu|NN .|. the|DT one|CD cycle|NN long|RB window|NN is|VBZ opened|VBN when|WRB an|DT opportunistic|JJ fetch|NN receives|VBZ a|DT partial|JJ hit|NN on|IN a|DT previously|RB executed|VBN but|CC not|RB as|IN yet|RB completed|VBN store|NN resident|NN in|IN the|DT store|NN buffer|NN .|. the|DT resulting|VBG partial|JJ hit|NN erroneously|RB causes|VBZ the|DT eviction|NN of|IN a|DT line|NN from|IN the|DT ifu|NN at|IN a|DT time|NN when|WRB the|DT processor|NN is|VBZ expecting|VBG the|DT line|NN to|TO still|RB be|VB present|JJ .|. if|IN the|DT mce|NN for|IN this|DT particular|JJ ifu|NN event|NN is|VBZ disabled|VBN ,|, execution|NN will|MD continue|VB normally|RB .|.
implication	while|IN this|DT erratum|NN may|MD occur|VB on|IN a|DT system|NN with|IN any|DT number|NN of|IN processors|NNS ,|, the|DT probability|NN of|IN occurrence|NN increases|NNS with|IN the|DT number|NN of|IN processors|NNS .|. if|IN this|DT erratum|NN does|VBZ occur|VB ,|, a|DT machine|NN check|NN exception|NN will|MD result|VB .|. note|NN systems|NNS that|WDT implement|VBP an|DT operating|NN system|NN that|WDT does|VBZ not|RB enable|VB the|DT machine|NN check|NN architecture|NN will|MD be|VB completely|RB unaffected|VBN by|IN this|DT erratum|NN (|( e.g.|JJ ,|, windows*|JJ 95|CD and|CC windows|NNS 98|CD )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	in|IN some|DT rare|JJ cases|NNS ,|, popf|NN and|CC popfd|NN instructions|NNS that|WDT set|VBD the|DT trap|NN flag|NN (|( tf|NN )|) bit|NN in|IN the|DT eflags|JJ register|NN (|( causing|VBG the|DT processor|NN to|TO enter|VB single-step|JJ mode|NN )|) may|MD cause|VB unpredictable|JJ processor|NN behavior|NN .|.
implication	single-step|JJ operation|NN is|VBZ typically|RB enabled|VBN during|IN software|NN debug|NN activities|NNS ,|, not|RB during|IN normal|JJ system|NN operation|NN .|.
workaround	there|EX is|VBZ no|DT workaround|NN for|IN single-step|JJ operation|NN in|IN commercially|RB available|JJ software|NN .|. for|IN debug|JJ activities|NNS on|IN custom|NN software|NN the|DT popf|NN and|CC popfd|NN instructions|NNS could|MD be|VB immediately|RB followed|VBN by|IN a|DT nop|JJ instruction|NN to|TO facilitate|VB correct|JJ execution|NN .|.
problem	the|DT performance|NN event|NN counter|NN returns|VBZ an|DT incorrect|JJ value|NN on|IN l2_lines_in|JJ event|NN (|( emon|JJ event|NN #|# 24h|CD )|) when|WRB the|DT l2|NN cache|NN is|VBZ disabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, l2_lines_in|JJ performance|NN event|NN counter|NN should|MD not|RB be|VB monitored|VBN while|IN the|DT l2|NN cache|NN is|VBZ disabled|VBN .|. this|DT erratum|NN has|VBZ no|DT functional|JJ impact|NN .|.
workaround	ignore|RB l2_lines_in|JJ event|NN when|WRB the|DT l2|NN cache|NN is|VBZ disabled|VBN .|.
title	vm|JJ bit|NN will|MD be|VB cleared|VBN on|IN a|DT double|JJ fault|NN handler|NN
problem	following|VBG a|DT task|NN switch|NN to|TO a|DT double|JJ fault|NN handler|NN that|WDT was|VBD initiated|VBN while|IN the|DT processor|NN was|VBD in|IN virtual-8086|JJ (|( vm86|NN )|) mode|NN ,|, the|DT vm|NN bit|NN will|MD be|VB incorrectly|RB cleared|VBN in|IN eflags|NNS .|.
implication	when|WRB the|DT os|NN recovers|NNS from|IN the|DT double|JJ fault|NN handler|NN ,|, the|DT processor|NN will|MD no|RB longer|RB be|VB in|IN vm86|JJ mode|NN .|.
workaround	none|NN .|.
title	code|NN fetch|NN matching|VBG disabled|JJ debug|NNS register|NN may|MD cause|VB debug|NN exception|NN
problem	the|DT bits|NNS l0-3|JJ and|CC g0-3|JJ enable|JJ breakpoints|NNS local|JJ to|TO a|DT task|NN and|CC global|JJ to|TO all|DT tasks|NNS ,|, respectively|RB .|. if|IN one|CD of|IN these|DT bits|NNS is|VBZ set|VBN ,|, a|DT breakpoint|NN is|VBZ enabled|VBN ,|, corresponding|VBG to|TO the|DT addresses|NNS in|IN the|DT debug|NN registers|VBZ dr0-dr3|JJ .|. if|IN at|IN least|JJS one|CD of|IN these|DT breakpoints|NNS is|VBZ enabled|VBN ,|, any|DT of|IN these|DT registers|NNS are|VBP disabled|VBN (|( i.e.|FW ,|, ln|NN and|CC gn|NN are|VBP 0|CD )|) ,|, and|CC rwn|NN for|IN the|DT disabled|JJ register|NN is|VBZ 00|CD (|( indicating|VBG a|DT breakpoint|NN on|IN instruction|NN execution|NN )|) ,|, normally|RB an|DT instruction|NN fetch|NN will|MD not|RB cause|VB an|DT instruction-breakpoint|NN fault|NN based|VBN on|IN a|DT match|NN with|IN the|DT address|NN in|IN the|DT disabled|JJ register|NN (|( s|JJ )|) .|. however|RB ,|, if|IN the|DT address|NN in|IN a|DT disabled|JJ register|NN matches|VBZ the|DT address|NN of|IN a|DT code|NN fetch|NN which|WDT also|RB results|NNS in|IN a|DT page|NN fault|NN ,|, an|DT instruction-|JJ breakpoint|NN fault|NN will|MD occur|VB .|.
implication	while|IN debugging|VBG software|NN ,|, extraneous|JJ instruction-breakpoint|JJ faults|NNS may|MD be|VB encountered|VBN if|IN breakpoint|NN registers|NNS are|VBP not|RB cleared|VBN when|WRB they|PRP are|VBP disabled|JJ .|. debug|NN software|NN which|WDT does|VBZ not|RB implement|VB a|DT code|NN breakpoint|NN handler|NN will|MD fail|VB ,|, if|IN this|DT occurs|VBZ .|. if|IN a|DT handler|NN is|VBZ present|JJ ,|, the|DT fault|NN will|MD be|VB serviced|VBN .|. mixing|VBG data|NNS and|CC code|NN may|MD exacerbate|VB this|DT problem|NN by|IN allowing|VBG disabled|JJ data|NNS breakpoint|NN registers|NNS to|TO break|VB on|IN an|DT instruction|NN fetch|NN .|.
workaround	the|DT debug|NN handler|NN should|MD clear|VB breakpoint|NN registers|NNS before|IN they|PRP become|VBP disabled|JJ .|.
title	upper|JJ four|CD pat|NN entries|NNS not|RB usable|JJ with|IN mode|NN b|NN or|CC mode|NN c|NNS paging|VBG
implication	only|RB the|DT lower|JJR four|CD pat|NN entries|NNS are|VBP useful|JJ for|IN 4-kb|JJ translations|NNS when|WRB mode|NN b|NN or|CC c|NN paging|NN is|VBZ used|VBN .|. in|IN mode|NN a|DT paging|NN (|( 4-kbyte|JJ pages|NNS only|RB )|) ,|, all|DT eight|CD entries|NNS may|MD be|VB used|VBN .|. all|DT eight|CD entries|NNS may|MD be|VB used|VBN for|IN large|JJ pages|NNS in|IN mode|NN b|NN or|CC c|NN paging|NN .|.
workaround	none|NN identified|VBN .|.
title	sse/sse2|NN streaming|VBG store|NN resulting|VBG in|IN a|DT self-modifying|JJ code|NN (|( smc|NN )|) event|NN may|MD cause|VB unexpected|JJ behavior|NN
problem	an|DT sse|NN or|CC sse2|NN streaming|VBG store|NN that|WDT results|NNS in|IN a|DT self-modifying|JJ code|NN (|( smc|NN )|) event|NN may|MD cause|VB unexpected|JJ behavior|NN .|. the|DT smc|JJ event|NN occurs|VBZ on|IN a|DT full|JJ address|NN match|NN of|IN code|NN contained|VBN in|IN l1|JJ cache|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, any|DT of|IN the|DT following|JJ events|NNS may|MD occur|VB :|: a|DT data|NN access|NN break|NN point|NN may|MD be|VB incorrectly|RB reported|VBN on|IN the|DT instruction|NN pointer|NN (|( ip|JJ )|) just|RB before|IN the|DT store|NN instruction|NN .|. a|DT non-cacheable|JJ store|NN can|MD appear|VB twice|RB on|IN the|DT external|JJ bus|NN (|( the|DT first|JJ time|NN it|PRP will|MD write|VB only|RB 8|CD bytes|NNS ,|, the|DT second|JJ time|NN it|PRP will|MD write|VB the|DT entire|JJ 16|CD bytes|NNS )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	page|NN with|IN pat|NN (|( page|JJ attribute|NN table|NN )|) set|NN to|TO uswc|VB (|( uncacheable|JJ speculative|JJ write|NN combine|NN )|) while|IN associated|VBN mtrr|NN (|( memory|NN type|NN range|NN register|NN )|) is|VBZ uc|JJ (|( uncacheable|JJ )|) may|MD consolidate|VB to|TO uc|VB
problem	a|DT page|NN whose|WP$ pat|JJ memory|NN type|NN is|VBZ uswc|JJ while|IN the|DT relevant|JJ mtrr|NN memory|NN type|NN is|VBZ uc|JJ ,|, the|DT consolidated|JJ memory|NN type|NN may|MD be|VB treated|VBN as|IN uc|JJ (|( rather|RB than|IN wc|VB as|IN specified|VBN in|IN ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT memory|NN page|NN may|MD be|VB as|IN uc|JJ (|( rather|RB than|IN wc|NN )|) .|. this|DT may|MD have|VB a|DT negative|JJ performance|NN impact|NN .|.
workaround	none|NN identified|VBN .|.
title	under|IN certain|JJ conditions|NNS ltr|VBP (|( load|JJ task|NN register|NN )|) instruction|NN may|MD result|VB in|IN system|NN hang|NN
problem	an|DT ltr|JJ instruction|NN may|MD result|VB in|IN a|DT system|NN hang|NN if|IN all|PDT the|DT following|JJ conditions|NNS are|VBP met|VBN :|: invalid|JJ data|NNS selector|NN of|IN the|DT tr|NN (|( task|JJ register|NN )|) resulting|VBG with|IN either|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) or|CC #|# np|NNS (|( segment|NN not|RB present|JJ fault|NN )|) .|. gdt|NN (|( global|JJ descriptor|NN table|NN )|) is|VBZ not|RB 8-bytes|JJ aligned|VBN .|. data|NNS bp|NN (|( breakpoint|NN )|) is|VBZ set|VBN on|IN cache|NN line|NN containing|VBG the|DT descriptor|NN data|NNS .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT memory|NN page|NN may|MD be|VB as|IN uc|JJ (|( rather|RB than|IN wc|NN )|) .|. this|DT may|MD have|VB a|DT negative|JJ performance|NN impact|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN system|NN hang|NN if|IN all|DT conditions|NNS have|VBP been|VBN met|VBN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN in|IN commercial|JJ operating|VBG systems|NNS or|CC software|NN .|. for|IN performance|NN reasons|NNS ,|, gdt|NN is|VBZ typically|RB aligned|VBN to|TO 8-bytes|NNS .|.
workaround	do|VB not|RB use|VB memory|NN type|NN uswc|NN for|IN memory|NN that|WDT has|VBZ read|VBN side-effects|NNS .|.
title	loading|VBG from|IN memory|NN type|NN uswc|NN (|( uncacheable|JJ speculative|JJ write|NN combine|NN )|) may|MD get|VB its|PRP$ data|NNS internally|RB forwarded|VBN from|IN a|DT previous|JJ pending|VBG store|NN
problem	a|DT load|NN from|IN memory|NN type|NN uswc|NN may|MD get|VB its|PRP$ data|NNS internally|RB forwarded|VBN from|IN a|DT pending|VBG store|NN .|. as|IN a|DT result|NN ,|, the|DT expected|VBN load|NN may|MD never|RB be|VB issued|VBN to|TO the|DT external|JJ bus|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT uswc|JJ load|NN request|NN may|MD be|VB satisfied|VBN without|IN being|VBG observed|VBN on|IN the|DT external|JJ bus|NN .|. there|EX are|VBP no|DT known|JJ usage|NN models|NNS where|WRB this|DT behavior|JJ results|NNS in|IN any|DT negative|JJ side-effects|NNS .|.
workaround	do|VB not|RB use|VB memory|NN type|NN uswc|NN for|IN memory|NN that|WDT has|VBZ read|VBN side-effects|NNS .|.
title	fpu|NN operand|VBP pointer|NN may|MD not|RB be|VB cleared|VBN following|VBG finit/fninit|NN
problem	initializing|VBG the|DT floating|VBG point|NN state|NN with|IN either|DT finit|NN or|CC fnint|NN ,|, may|MD not|RB clear|VB the|DT x87|NNP fpu|NN operand|NN (|( data|NNS )|) pointer|NN offset|VBN and|CC the|DT x87|NNP fpu|NN operand|NN (|( data|NNS )|) pointer|NN selector|NN (|( both|DT fields|NNS form|VBP the|DT fpudatapointer|NN )|) .|. saving|VBG the|DT floating|VBG point|NN environment|NN with|IN fstenv|NN ,|, fnstenv|NN ,|, or|CC floating|VBG point|NN state|NN with|IN fsave|NN ,|, fnsave|VBP or|CC fxsave|VBP before|IN an|DT intervening|NN fp|JJ instruction|NN may|MD save|VB uninitialized|JJ values|NNS for|IN the|DT fpudatapointer|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT values|NNS for|IN fpudatapointer|NN in|IN the|DT saved|JJ floating|NN point|NN image|NN or|CC floating|VBG point|NN environment|NN structure|NN may|MD appear|VB to|TO be|VB random|JJ values|NNS .|. executing|VBG any|DT non-control|JJ fp|NN instruction|NN with|IN memory|NN operand|NN will|MD initialize|VB the|DT fpudatapointer|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	after|IN initialization|NN ,|, do|VBP not|RB expect|VB the|DT fpudatapointer|NN in|IN a|DT floating|JJ point|NN state|NN or|CC floating|VBG point|NN environment|NN saved|VBD memory|NN image|NN to|TO be|VB correct|JJ ,|, until|IN at|IN least|JJS one|CD non-|JJ control|NN fp|JJ instruction|NN with|IN a|DT memory|NN operand|NN has|VBZ been|VBN executed|VBN .|.
title	fstp|NN (|( floating|VBG point|NN store|NN )|) instruction|NN under|IN certain|JJ conditions|NNS may|MD result|VB in|IN erroneously|RB setting|VBG a|DT valid|JJ bit|NN on|IN an|DT fp|NN (|( floating|VBG point|NN )|) stack|NN register|NN
problem	an|DT fstp|JJ instruction|NN with|IN a|DT pde/pte|NN (|( page|JJ directory|NN entry/page|NN table|JJ entry|NN )|) a/d|VBZ bit|NN update|JJ followed|VBN by|IN user|NN mode|NN access|NN fault|NN due|JJ to|TO a|DT code|NN fetch|NN to|TO a|DT page|NN that|WDT has|VBZ supervisor|VBN only|RB access|NN permission|NN may|MD result|VB in|IN erroneously|RB setting|VBG a|DT valid|JJ bit|NN of|IN an|DT fp|JJ stack|NN register|NN .|. the|DT fp|JJ top|NN of|IN stack|NN pointer|NN is|VBZ unchanged|JJ .|.
implication	this|DT erratum|NN may|MD cause|VB an|DT unexpected|JJ stack|NN overflow|NN .|.
workaround	user|JJ mode|NN code|NN should|MD not|RB count|VB on|IN being|VBG able|JJ to|TO recover|VB from|IN illegal|JJ accesses|NNS to|TO memory|NN regions|NNS protected|VBN with|IN supervisor|NN only|RB access|NN when|WRB using|VBG fp|JJ instructions|NNS .|.
title	snoops|NNS during|IN the|DT execution|NN of|IN a|DT hlt|NN (|( halt|NN )|) instruction|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	if|IN during|IN the|DT execution|NN of|IN a|DT hlt|NN instruction|NN an|DT external|JJ snoop|NN causes|VBZ an|DT eviction|NN from|IN the|DT instruction|NN fetch|NN unit|NN (|( ifu|NN )|) instruction|NN cache|NN ,|, the|DT processor|NN may|MD ,|, on|IN exit|NN from|IN the|DT hlt|NN state|NN ,|, erroneously|RB read|JJ stale|JJ data|NNS from|IN the|DT victim|NN cache|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ only|RB observed|VBN this|DT condition|NN in|IN non-mobile|JJ configurations|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	invalid|JJ entries|NNS in|IN page-directory-pointer-table|JJ register|NN (|( pdptr|NN )|) may|MD cause|VB general|JJ protection|NN (|( #|# gp|NN )|) exception|NN if|IN the|DT reserved|VBN bits|NNS are|VBP set|VBN to|TO one|CD
problem	invalid|JJ entries|NNS in|IN the|DT page-directory-pointer-table|JJ register|NN (|( pdptr|NN )|) that|WDT have|VBP the|DT reserved|VBN bits|NNS set|VBN to|TO one|CD may|MD cause|VB a|DT general|JJ protection|NN (|( #|# gp|NN )|) exception|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB set|VB the|DT reserved|JJ bits|NNS to|TO one|CD when|WRB pdptr|NN entries|NNS are|VBP invalid|JJ .|.
title	init|NN does|VBZ not|RB clear|JJ global|JJ entries|NNS in|IN the|DT tlb|NN
problem	init|NN may|MD not|RB flush|VB a|DT tlb|NN entry|NN when|WRB :|: the|DT processor|NN is|VBZ in|IN protected|JJ mode|NN with|IN paging|VBG enabled|VBN and|CC the|DT page|NN global|JJ enable|JJ flag|NN is|VBZ set|VBN (|( pge|JJ bit|NN of|IN cr4|JJ register|NN )|) g|NN bit|NN for|IN the|DT page|NN table|JJ entry|NN is|VBZ set|VBN tlb|JJ entry|NN is|VBZ present|JJ in|IN tlb|NN when|WRB init|NN occurs|VBZ
implication	software|NN may|MD encounter|VB unexpected|JJ page|NN fault|NN or|CC incorrect|JJ address|NN translation|NN due|JJ to|TO a|DT tlb|JJ entry|NN erroneously|RB left|VBD in|IN tlb|NN after|IN init|NN .|.
workaround	write|NN to|TO cr3|VB ,|, cr4|NN (|( setting|VBG bits|NNS pse|NN ,|, pge|NN or|CC pae|NN )|) or|CC cr0|NN (|( setting|VBG bits|NNS pg|NN or|CC pe|NN )|) registers|NNS before|IN writing|VBG to|TO memory|VB early|JJ in|IN bios|NNS code|NN to|TO clear|VB all|PDT the|DT global|JJ entries|NNS from|IN tlb|NN .|.
title	use|NN of|IN memory|NN aliasing|VBG with|IN inconsistent|JJ memory|NN type|NN may|MD cause|VB system|NN hang|NN or|CC a|DT machine|NN check|NN exception|NN
problem	software|NN that|WDT implements|VBZ memory|NN aliasing|VBG by|IN having|VBG more|JJR than|IN one|CD linear|JJ addresses|VBZ mapped|VBN to|TO the|DT same|JJ physical|JJ page|NN with|IN different|JJ cache|NN types|NNS may|MD cause|VB the|DT system|NN to|TO hang|VB or|CC to|TO report|VB a|DT machine|NN check|NN exception|NN (|( mce|NN )|) .|. this|DT would|MD occur|VB if|IN one|CD of|IN the|DT addresses|NNS is|VBZ non-cacheable|JJ and|CC used|VBN in|IN a|DT code|NN segment|NN and|CC the|DT other|JJ is|VBZ a|DT cacheable|JJ address|NN .|. if|IN the|DT cacheable|JJ address|NN finds|VBZ its|PRP$ way|NN into|IN the|DT instruction|NN cache|NN ,|, and|CC the|DT non-cacheable|JJ address|NN is|VBZ fetched|VBN in|IN the|DT ifu|NN ,|, the|DT processor|NN may|MD invalidate|VB the|DT non-|JJ cacheable|JJ address|NN from|IN the|DT fetch|NN unit|NN .|. any|DT micro-architectural|JJ event|NN that|WDT causes|VBZ instruction|JJ restart|NN will|MD be|VB expecting|VBG this|DT instruction|NN to|TO still|RB be|VB in|IN the|DT fetch|NN unit|NN and|CC lack|NN of|IN it|PRP will|MD cause|VB a|DT system|NN hang|NN or|CC an|DT mce|NN .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	although|IN it|PRP is|VBZ possible|JJ to|TO have|VB a|DT single|JJ physical|JJ page|NN mapped|VBN by|IN two|CD different|JJ linear|JJ addresses|NNS with|IN different|JJ memory|NN types|NNS ,|, intel|NN has|VBZ strongly|RB discouraged|VBN this|DT practice|NN as|IN it|PRP may|MD lead|VB to|TO undefined|JJ results|NNS .|. software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG should|MD manage|VB the|DT memory|NN type|NN consistency|NN .|.
title	machine|NN check|NN exception|NN may|MD occur|VB when|WRB interleaving|VBG code|NN between|IN different|JJ memory|NN types|NNS
problem	a|DT small|JJ window|NN of|IN opportunity|NN exists|NNS where|WRB code|NN fetches|VBZ interleaved|VBN between|IN different|JJ memory|NN types|NNS may|MD cause|VB a|DT machine|NN check|NN exception|NN .|. a|DT complex|JJ set|NN of|IN micro-architectural|JJ boundary|JJ conditions|NNS is|VBZ required|VBN to|TO expose|VB this|DT window|NN .|.
implication	interleaved|VBN instruction|NN fetches|NNS between|IN different|JJ memory|NN types|NNS may|MD result|VB in|IN a|DT machine|NN check|NN exception|NN .|. the|DT system|NN may|MD hang|VB if|IN machine|NN check|NN exceptions|NNS are|VBP disabled|VBN .|. intel|NN has|VBZ not|RB observed|VBN the|DT occurrence|NN of|IN this|DT erratum|NN while|IN running|VBG commercially|RB available|JJ applications|NNS or|CC operating|VBG systems|NNS .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN placing|VBG a|DT serializing|VBG instruction|NN between|IN code|NN fetches|NNS between|IN different|JJ memory|NN types|NNS .|.
title	split|NN i/o|NN writes|VBZ adjacent|JJ to|TO retry|VB of|IN apic|JJ end|NN of|IN interrupt|NN (|( eoi|NN )|) request|NN may|MD cause|VB livelock|NN condition|NN
problem	when|WRB split|NN i/o|VBZ instruction|NN writes|VBZ occur|JJ adjacent|NN to|TO a|DT retry|NN of|IN a|DT local|JJ apic|JJ end|NN of|IN interrupt|NN (|( eoi|NN )|) request|NN by|IN the|DT chipset|NN ,|, a|DT livelock|JJ condition|NN may|MD result|VB .|. the|DT required|JJ sequences|NNS of|IN events|NNS are|VBP :|: the|DT processor|NN issues|NNS a|DT local|JJ apic|NN eoi|JJ message|NN .|. the|DT chipset|NN responds|VBZ with|IN a|DT retry|NN because|IN its|PRP$ downstream|NN ports|NNS are|VBP full|JJ .|. it|PRP expects|VBZ the|DT processor|NN to|TO return|VB with|IN the|DT same|JJ eoi|NN request|NN .|. the|DT processor|NN issues|NNS a|DT split|NN i/o|NN write|JJ instruction|NN instead|RB .|. the|DT chipset|NN responds|VBZ with|IN a|DT retry|NN because|IN it|PRP expected|VBD the|DT apic|NN eoi|NN .|. the|DT processor|NN insists|VBZ the|DT split|NN i/o|VBZ write|JJ instruction|NN must|MD be|VB completed|VBN and|CC issues|NNS write|VBP instruction|NN again|RB .|.
implication	a|DT processor|NN livelock|NN may|MD occur|VB causing|VBG a|DT system|NN hang|NN .|. this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN in|IN synthetic|JJ lab|NN testing|VBG conditions|NNS and|CC has|VBZ not|RB been|VBN seen|VBN in|IN any|DT commercially|RB available|JJ applications|NNS .|. the|DT erratum|NN does|VBZ not|RB occur|VB with|IN intel|NN mobile|JJ chipset-based|JJ platforms|NNS .|.
workaround	use|IN the|DT pic|NN instead|RB of|IN the|DT apic|NN for|IN the|DT interrupt|JJ controller|NN .|.
title	general|JJ protection|NN (|( #|# gp|NN )|) fault|NN may|MD not|RB be|VB signaled|VBN on|IN data|NNS segment|NN limit|NN violation|NN above|IN 4-g|JJ limit|NN
problem	memory|NN accesses|NNS to|TO flat|JJ data|NNS segments|NNS (|( base|NN =|NNP 00000000h|CD )|) that|WDT occur|VBP above|IN the|DT 4-|JJ g|NN limit|NN (|( 0ffffffffh|CD )|) may|MD not|RB signal|VB a|DT #|# gp|NN fault|NN .|.
implication	when|WRB such|JJ memory|NN accesses|NNS occur|VBP ,|, the|DT system|NN may|MD not|RB issue|VB a|DT #|# gp|NN fault|NN .|.
workaround	software|NN should|MD ensure|VB that|IN memory|NN accesses|NNS do|VBP not|RB occur|VB above|IN the|DT 4-g|JJ limit|NN (|( 0ffffffffh|CD )|) .|.
title	none|NN
problem	performance|NN monitoring|NN for|IN event|NN cfh|NN normally|RB increments|NNS on|IN saturating|VBG simd|JJ instruction|NN retired|VBD .|. regardless|NN of|IN dr7|NN programming|NN ,|, if|IN the|DT linear|JJ address|NN of|IN a|DT retiring|VBG memory|NN store|NN movd/movq/movntq|NN instruction|NN executed|VBD matches|NNS the|DT address|NN in|IN dr3|NN ,|, the|DT cfh|NN counter|NN may|MD be|VB incorrectly|RB incremented|VBN .|.
implication	the|DT value|NN observed|VBD for|IN performance|NN monitoring|NN count|NN for|IN saturating|VBG simd|JJ instructions|NNS retired|VBD may|MD be|VB too|RB high|JJ .|. the|DT size|NN of|IN the|DT error|NN is|VBZ dependent|JJ on|IN the|DT number|NN of|IN occurrences|NNS of|IN the|DT conditions|NNS described|VBN above|IN ,|, while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	processor|NN init|NN #|# will|MD cause|VB a|DT system|NN hang|NN if|IN triggered|VBN during|IN an|DT nmi|JJ interrupt|NN routine|NN performed|VBN during|IN shutdown|NN
problem	during|IN the|DT execution|NN of|IN an|DT nmi|JJ interrupt|NN handler|NN ,|, if|IN shutdown|VBN occurs|NN followed|VBN by|IN the|DT init|NN #|# signal|JJ being|VBG triggered|VBN ,|, the|DT processor|NN will|MD attempt|VB initialization|NN but|CC fail|JJ soft|JJ reset|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ performance|NN monitoring|NN counters|NNS related|VBN to|TO bus|VB ,|, l2|FW cache|NN and|CC power|NN management|NN are|VBP inaccurate|JJ
problem	all|DT performance|NN monitoring|NN counters|NNS in|IN the|DT ranges|NNS 21h-3dh|JJ and|CC 60h-7fh|JJ may|MD have|VB inaccurate|NN results|NNS up|IN to|TO 7|CD .|.
implication	there|EX may|MD be|VB a|DT small|JJ error|NN in|IN the|DT affected|JJ counts|NNS .|.
workaround	none|NN identified|VBN .|.
title	cs|NN limit|NN violation|NN on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS
problem	when|WRB the|DT processor|NN encounters|VBZ a|DT cs|NN (|( code|VB segment|NN )|) limit|NN violation|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. because|IN of|IN this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN where|WRB a|DT cs|NN limit|NN violation|NN occurs|VBZ ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( e.g|NN .|. nmi|NN (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, etc|FW .|. )|) .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT write|NN to|TO an|DT apic|NN register|NN sometimes|RB may|MD appear|VB to|TO have|VB not|RB occurred|VBN
problem	with|IN respect|NN to|TO the|DT retirement|NN of|IN instructions|NNS ,|, stores|NNS to|TO the|DT uncacheable|JJ memory-|NN based|VBN apic|RB register|JJ space|NN are|VBP handled|VBN in|IN a|DT non-synchronized|JJ way|NN .|. for|IN example|NN if|IN an|DT instruction|NN that|WDT masks|VBZ the|DT interrupt|JJ flag|NN ,|, e.g|NN .|. cli|NN ,|, is|VBZ executed|VBN soon|RB after|IN an|DT uncacheable|JJ write|NN to|TO the|DT task|NN priority|NN register|NN (|( tpr|NN )|) that|WDT lowers|VBZ the|DT apic|NN priority|NN ,|, the|DT interrupt|JJ masking|NN operation|NN may|MD take|VB effect|NN before|IN the|DT actual|JJ priority|NN has|VBZ been|VBN lowered|VBN .|. this|DT may|MD cause|VB interrupts|NNS whose|WP$ priority|NN is|VBZ lower|JJR than|IN the|DT initial|JJ tpr|NN ,|, but|CC higher|JJR than|IN the|DT final|JJ tpr|NN ,|, to|TO not|RB be|VB serviced|VBN until|IN the|DT interrupt|NN enabled|JJ flag|NN is|VBZ finally|RB set|VBN ,|, i.e|NN .|. by|IN sti|JJ instruction|NN .|. interrupts|NNS will|MD remain|VB pending|JJ and|CC are|VBP not|RB lost|VBN .|.
implication	in|IN this|DT example|NN the|DT processor|NN may|MD allow|VB interrupts|NNS to|TO be|VB accepted|VBN but|CC may|MD delay|VB their|PRP$ service|NN .|.
workaround	this|DT non-synchronization|NN can|MD be|VB avoided|VBN by|IN issuing|VBG an|DT apic|JJ register|NN read|NN after|IN the|DT apic|NN register|NN write|NN .|. this|DT will|MD force|VB the|DT store|NN to|TO the|DT apic|NN register|NN before|IN any|DT subsequent|JJ instructions|NNS are|VBP executed|VBN .|. no|DT commercial|JJ operating|NN system|NN is|VBZ known|VBN to|TO be|VB impacted|VBN by|IN this|DT erratum|NN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	using|VBG 2m/4m|CD pages|NNS when|WRB a20m|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN incorrect|JJ address|NN translations|NNS
problem	an|DT external|JJ a20m|NN #|# pin|NN if|IN enabled|VBN forces|NNS address|JJ bit|RB 20|CD to|TO be|VB masked|VBN (|( forced|VBN to|TO zero|CD )|) to|TO emulates|VB real-address|JJ mode|NN address|NN wraparound|NN at|IN 1|CD megabyte|NN .|. however|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN ,|, address|JJ bit|NN 20|CD may|MD not|RB be|VB masked|VBN .|. paging|NN is|VBZ enabled|VBN a|DT linear|JJ address|NN has|VBZ bit|RB 20|CD set|VBD the|DT address|NN references|VBZ a|DT large|JJ page|NN a20m|NN #|# is|VBZ enabled|VBN
implication	when|WRB a20m|JJ #|# is|VBZ enabled|VBN and|CC an|DT address|NN references|VBZ a|DT large|JJ page|NN the|DT resulting|VBG translated|JJ physical|JJ address|NN may|MD be|VB incorrect|JJ .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ operating|VBG system|NN .|.
workaround	operating|VBG systems|NNS should|MD not|RB allow|VB a20m|RB #|# to|TO be|VB enabled|VBN if|IN the|DT masking|NN of|IN address|JJ bit|NN 20|CD could|MD be|VB applied|VBN to|TO an|DT address|NN that|WDT references|VBZ a|DT large|JJ page|NN .|. a20m|JJ #|# is|VBZ normally|RB only|RB used|VBN with|IN the|DT first|JJ megabyte|NN of|IN memory|NN .|.
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	if|IN any|DT of|IN the|DT below|NN circumstances|NNS occur|VBP it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN will|MD have|VB executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|. if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN if|IN a|DT waiting|VBG floating-point|JJ instruction|NN or|CC mmx|VB instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|VBG if|IN an|DT mmx|NN or|CC sse|JJ instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em=1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, nor|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ ,|, restarting|VBG the|DT instruction|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN due|JJ to|TO the|DT repetition|NN of|IN the|DT side-effect|JJ .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT 512-byte|JJ fxsave|JJ image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64kb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4gb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	fp|JJ inexact-result|JJ exception|NN flag|NN may|MD not|RB be|VB set|VBN
problem	when|WRB the|DT result|NN of|IN a|DT floating-point|JJ operation|NN is|VBZ not|RB exactly|RB representable|JJ in|IN the|DT destination|NN format|NN (|( 1/3|CD in|IN binary|JJ form|NN ,|, for|IN example|NN )|) ,|, an|DT inexact-result|NN (|( precision|NN )|) exception|NN occurs|NNS .|. when|WRB this|DT occurs|VBZ ,|, the|DT pe|NN bit|NN (|( bit|JJ 5|CD of|IN the|DT fpu|NN status|NN word|NN )|) is|VBZ normally|RB set|VBN by|IN the|DT processor|NN .|. under|IN certain|JJ rare|JJ conditions|NNS ,|, this|DT bit|NN may|MD not|RB be|VB set|VBN when|WRB this|DT rounding|NN occurs|VBZ .|. however|RB ,|, other|JJ actions|NNS taken|VBN by|IN the|DT processor|NN (|( invoking|VBG the|DT software|NN exception|NN handler|NN if|IN the|DT exception|NN is|VBZ unmasked|VBN )|) are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD only|RB occur|VB if|IN the|DT floating-point|NN operation|NN which|WDT causes|VBZ the|DT precision|NN exception|NN is|VBZ immediately|RB followed|VBN by|IN one|CD of|IN the|DT following|JJ instructions|NNS :|: fst|NN m32real|NN fst|JJ m64real|NN fstp|JJ m32real|NN fstp|JJ m64real|NN fstp|NN m80real||JJ fist|NN m16int|NN fist|NN m32int|NN fistp|NN m16int||NN fistp|NN m32int|NN fistp|JJ m64int|NN note|NN that|IN even|RB if|IN this|DT combination|NN of|IN instructions|NNS is|VBZ encountered|VBN ,|, there|EX is|VBZ also|RB a|DT dependency|NN on|IN the|DT internal|JJ pipelining|NN and|CC execution|NN state|NN of|IN both|DT instructions|NNS in|IN the|DT processor|NN .|.
implication	inexact-result|JJ exceptions|NNS are|VBP commonly|RB masked|VBN or|CC ignored|VBN by|IN applications|NNS ,|, as|IN it|PRP happens|VBZ frequently|RB ,|, and|CC produces|VBZ a|DT rounded|JJ result|NN acceptable|JJ to|TO most|JJS applications|NNS .|. the|DT pe|JJ bit|NN of|IN the|DT fpu|NN status|NN word|NN may|MD not|RB always|RB be|VB set|VBN upon|RP receiving|VBG an|DT inexact-|JJ result|NN exception|NN .|. thus|RB ,|, if|IN these|DT exceptions|NNS are|VBP unmasked|JJ ,|, a|DT floating-point|JJ error|NN exception|NN handler|NN may|MD not|RB recognize|VB that|IN a|DT precision|NN exception|NN occurred|VBD .|. note|NN that|IN this|DT is|VBZ a|DT sticky|JJ bit|NN ,|, i.e.|FW ,|, once|RB set|VBN by|IN an|DT inexact-result|JJ condition|NN ,|, it|PRP remains|VBZ set|VBN until|IN cleared|VBN by|IN software|NN .|.
workaround	this|DT condition|NN can|MD be|VB avoided|VBN by|IN inserting|VBG two|CD non-floating-point|JJ instructions|NNS between|IN the|DT two|CD floating-point|JJ instructions|NNS .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN debug|NN register|NN ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( i.e.|FW ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|.
title	sysenter/sysexit|NN instructions|NNS can|MD implicitly|RB load|VB null|JJ segment|NN selector|NN to|TO ss|VB and|CC cs|VB registers|NNS
problem	according|VBG to|TO the|DT processor|NN specification|NN ,|, attempting|VBG to|TO load|VB a|DT null|JJ segment|NN selector|NN into|IN the|DT cs|NN and|CC ss|NN segment|NN registers|NNS should|MD generate|VB a|DT general|JJ protection|NN fault|NN (|( #|# gp|NN )|) .|. although|IN loading|VBG a|DT null|JJ segment|NN selector|NN to|TO the|DT other|JJ segment|NN registers|NNS is|VBZ allowed|VBN ,|, the|DT processor|NN will|MD generate|VB an|DT exception|NN when|WRB the|DT segment|NN register|NN holding|VBG a|DT null|JJ selector|NN is|VBZ used|VBN to|TO access|NN memory|NN .|. however|RB ,|, the|DT sysenter|NN instruction|NN can|MD implicitly|RB load|VB a|DT null|JJ value|NN to|TO the|DT ss|NN segment|NN selector|NN .|. this|DT can|MD occur|VB if|IN the|DT value|NN in|IN sysenter_cs_msr|NN is|VBZ between|IN fff8h|NN and|CC fffbh|NN when|WRB the|DT sysenter|NN instruction|NN is|VBZ executed|VBN .|. this|DT behavior|NN is|VBZ part|NN of|IN the|DT sysenter/sysexit|NN instruction|NN definition|NN ;|: the|DT content|NN of|IN the|DT system_cs_msr|NN is|VBZ always|RB incremented|VBN by|IN 8|CD before|IN it|PRP is|VBZ loaded|VBN into|IN the|DT ss|NN .|. this|DT operation|NN will|MD set|VB the|DT null|JJ bit|NN in|IN the|DT segment|NN selector|NN if|IN a|DT null|JJ result|NN is|VBZ generated|VBN ,|, but|CC it|PRP does|VBZ not|RB generate|VB a|DT #|# gp|NN on|IN the|DT sysenter|NN instruction|NN itself|PRP .|. an|DT exception|NN will|MD be|VB generated|VBN as|IN expected|VBN when|WRB the|DT ss|NN register|NN is|VBZ used|VBN to|TO access|NN memory|NN ,|, however|RB .|. the|DT sysexit|NN instruction|NN will|MD also|RB exhibit|VB this|DT behavior|NN for|IN both|DT cs|NNS and|CC ss|NN when|WRB executed|VBN with|IN the|DT value|NN in|IN sysenter_cs_msr|NN between|IN fff0h|NN and|CC fff3h|NN ,|, or|CC between|IN ffe8h|NNS and|CC ffebh|NN ,|, inclusive|JJ .|.
implication	these|DT instructions|NNS are|VBP intended|VBN for|IN operating|NN system|NN use|NN .|. if|IN this|DT erratum|NN occurs|VBZ (|( and|CC the|DT os|NN does|VBZ not|RB ensure|VB that|IN the|DT processor|NN never|RB has|VBZ a|DT null|JJ segment|NN selector|NN in|IN the|DT ss|NN or|CC cs|NN segment|NN registers|NNS )|) ,|, the|DT processors|NNS behavior|VBP may|MD become|VB unpredictable|JJ ,|, possibly|RB resulting|VBG in|IN system|NN failure|NN .|.
workaround	do|VB not|RB initialize|VB the|DT system_cs_msr|NN with|IN the|DT values|NNS between|IN fff8h|NN and|CC fffbh|NN ,|, fff0h|NN and|CC fff3h|NN ,|, or|CC ffe8h|NN and|CC ffebh|NN before|IN executing|VBG sysenter|NN or|CC sysexit|NN .|.
title	the|DT bs|NN flag|NN in|IN dr6|NN may|MD be|VB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN
problem	dr6|NN bs|NN (|( single|JJ step|NN ,|, bit|RB 14|CD )|) flag|NN may|MD be|VB incorrectly|RB set|VBN when|WRB the|DT tf|NN (|( trap|JJ flag|NN ,|, bit|RB 8|CD )|) of|IN the|DT eflags|JJ register|NN is|VBZ set|VBN ,|, and|CC a|DT #|# db|NN (|( debug|JJ exception|NN )|) occurs|VBZ due|JJ to|TO one|CD of|IN the|DT following|NN :|: dr7|JJ gd|NN (|( general|JJ detect|NN ,|, bit|RB 13|CD )|) being|VBG bit|NN set|VBN ;|: int1|JJ instruction|NN ;|: code|NN breakpoint|NN
implication	the|DT bs|JJ flag|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN .|.
workaround	none|NN identified|VBN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( i.e|NN .|. residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO ``|`` procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS ''|'' in|IN ia-|JJ 32|CD intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	unaligned|JJ accesses|NNS to|TO paging|VBG structures|NNS may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	when|WRB an|DT unaligned|JJ access|NN is|VBZ performed|VBN on|IN paging|NN structure|NN entries|NNS ,|, accessing|VBG a|DT portion|NN of|IN two|CD different|JJ entries|NNS simultaneously|RB ,|, the|DT processor|NN may|MD live|VB lock|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN causing|VBG a|DT system|NN hang|NN .|.
workaround	do|VB not|RB perform|VB unaligned|JJ accesses|NNS on|IN paging|VBG structure|NN entries|NNS .|.
title	vlpg|NN operation|NN for|IN large|JJ (|( 2m/4m|CD )|) pages|NNS may|MD be|VB incomplete|JJ under|IN certain|JJ conditions|NNS
problem	the|DT invlpg|JJ instruction|NN may|MD not|RB completely|RB invalidate|JJ translation|NN look-aside|JJ buffer|NN (|( tlb|NN )|) entries|VBZ for|IN large|JJ pages|NNS (|( 2m/4m|CD )|) when|WRB both|DT of|IN the|DT following|JJ conditions|NNS exist|VBP :|: address|NN range|NN of|IN the|DT page|NN being|VBG invalidated|VBN spans|NNS several|JJ memory|NN type|NN range|NN registers|NNS (|( mtrrs|NN )|) with|IN different|JJ memory|NN types|NNS specified|VBD invlpg|JJ operation|NN is|VBZ preceded|VBN by|IN a|DT page|NN assist|JJ event|NN (|( page|NN fault|NN (|( #|# pf|NN )|) or|CC an|DT access|NN that|WDT results|NNS in|IN either|CC a|DT or|CC d|NN bits|NNS being|VBG set|VBN in|IN a|DT page|NN table|JJ entry|NN (|( pte|NN )|) )|)
implication	stale|JJ translations|NNS may|MD remain|VB valid|JJ in|IN tlb|NN after|IN a|DT pte|NN update|JJ resulting|NN in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT memory|NN type|NN specified|VBN in|IN the|DT mtrrs|NN is|VBZ the|DT same|JJ for|IN the|DT entire|JJ address|NN range|NN of|IN the|DT large|JJ page|NN .|.
title	page|NN access|NN bit|NN may|MD be|VB set|VBN prior|RB to|TO signaling|VBG a|DT code|NN segment|NN limit|NN fault|NN
problem	if|IN code|VBN segment|NN limit|NN is|VBZ set|VBN close|RB to|TO the|DT end|NN of|IN a|DT code|NN page|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT memory|NN page|NN access|NN bit|NN (|( a|DT bit|NN )|) may|MD be|VB set|VBN for|IN the|DT subsequent|JJ page|NN prior|RB to|TO general|JJ protection|NN fault|NN on|IN code|NN segment|NN limit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT non-accessed|JJ page|NN which|WDT is|VBZ present|JJ in|IN memory|NN and|CC follows|VBZ a|DT page|NN that|WDT contains|VBZ the|DT code|NN segment|NN limit|NN may|MD be|VB tagged|VBN as|IN accessed|JJ .|.
workaround	erratum|NN can|MD be|VB avoided|VBN by|IN placing|VBG a|DT guard|NN page|NN (|( non-present|JJ or|CC non-executable|JJ page|NN )|) as|IN the|DT last|JJ page|NN of|IN the|DT segment|NN or|CC after|IN the|DT page|NN that|WDT includes|VBZ the|DT code|NN segment|NN limit|NN .|.
title	eflags|NNS ,|, cr0|NN ,|, cr4|NN and|CC the|DT exf4|JJ signal|NN may|MD be|VB incorrect|JJ after|IN shutdown|JJ
problem	when|WRB the|DT processor|NN is|VBZ going|VBG into|IN shutdown|JJ due|JJ to|TO an|DT rsm|NN inconsistency|NN failure|NN ,|, eflags|NN ,|, cr0|NN and|CC cr4|NN may|MD be|VB incorrect|JJ .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|. this|DT may|MD be|VB observed|VBN if|IN the|DT processor|NN is|VBZ taken|VBN out|IN of|IN shutdown|JJ by|IN nmi|JJ #|# .|.
implication	a|DT processor|NN that|WDT has|VBZ been|VBN taken|VBN out|IN of|IN shutdown|NN may|MD have|VB an|DT incorrect|NN eflags|NN ,|, cr0|NN and|CC cr4|NN .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|.
workaround	none|NN identified|VBN .|.
title	store|NN ordering|NN may|MD be|VB incorrect|JJ between|IN wc|NN and|CC wp|JJ memory|NN types|NNS
problem	according|VBG to|TO intel|NN 64|CD and|CC ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ``|`` methods|NNS of|IN caching|VBG available|JJ ''|'' ,|, wp|NN (|( write|JJ protected|VBN )|) stores|NNS should|MD drain|VB the|DT wc|NN (|( write|JJ combining|NN )|) buffers|NNS in|IN the|DT same|JJ way|NN as|IN uc|JJ (|( uncacheable|JJ )|) memory|NN type|NN stores|NNS do|VBP .|. due|VB to|TO this|DT erratum|NN ,|, wp|WP stores|NNS may|MD not|RB drain|VB the|DT wc|NN buffers|NNS .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN between|IN wc|NN and|CC wp|NN stores|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mmx|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmx|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, a|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBN ``|`` switching|VBG to|TO protected|VBN mode|NN ''|'' recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	bus|NN locks|NNS and|CC smc|JJ detection|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB temporarily|RB
problem	the|DT processor|NN may|MD temporarily|RB hang|VB in|IN an|DT hyper-threading|JJ technology|NN enabled|VBD system|NN if|IN one|CD logical|JJ processor|NN executes|VBZ a|DT synchronization|NN loop|NN that|WDT includes|VBZ one|CD or|CC more|JJR locks|NNS and|CC is|VBZ waiting|VBG for|IN release|NN by|IN the|DT other|JJ logical|JJ processor|NN .|. if|IN the|DT releasing|VBG logical|JJ processor|NN is|VBZ executing|VBG instructions|NNS that|WDT are|VBP within|IN the|DT detection|NN range|NN of|IN the|DT self|NN -modifying|VBG code|NN (|( smc|NN )|) logic|NN ,|, then|RB the|DT processor|NN may|MD be|VB locked|VBN in|IN the|DT synchronization|NN loop|NN until|IN the|DT arrival|NN of|IN an|DT interrupt|NN or|CC other|JJ event|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ in|IN an|DT ht|NN technology|NN enabled|VBD system|NN ,|, the|DT application|NN may|MD temporarily|RB stop|VB making|VBG forward|JJ progress|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	memory|NN aliasing|NN of|IN pages|NNS as|IN uncacheable|JJ memory|NN type|NN and|CC write|VB back|RB (|( wb|NN )|) may|MD hang|VB the|DT system|NN
problem	when|WRB a|DT page|NN is|VBZ being|VBG accessed|VBN as|IN either|DT uncacheable|JJ (|( uc|JJ )|) or|CC write|JJ combining|NN (|( wc|NN )|) and|CC wb|$ ,|, under|IN certain|JJ bus|NN and|CC memory|NN timing|NN conditions|NNS ,|, the|DT system|NN may|MD loop|VB in|IN a|DT continual|JJ sequence|NN of|IN uc|JJ fetch|NN ,|, implicit|JJ writeback|NN ,|, and|CC request|NN for|IN ownership|NN (|( rfo|NN )|) retries|NNS .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN in|IN any|DT commercially|RB available|JJ operating|VBG system|NN or|CC application|NN .|. the|DT aliasing|NN of|IN memory|NN regions|NNS ,|, a|DT condition|NN necessary|JJ for|IN this|DT erratum|NN to|TO occur|VB ,|, is|VBZ documented|VBN as|IN being|VBG unsupported|VBN in|IN the|DT ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD ,|, section|NN 10.12.4|CD ,|, programming|VBG the|DT pat|NN .|. however|RB ,|, if|IN this|DT erratum|NN occurs|VBZ the|DT system|NN may|MD hang|VB .|.
workaround	the|DT pages|NNS should|MD not|RB be|VB mapped|VBN as|IN either|DT uc|NN or|CC wc|NN and|CC wb|NN at|IN the|DT same|JJ time|NN .|.
title	data|NNS breakpoints|NNS on|IN the|DT high|JJ half|NN of|IN a|DT floating|JJ point|NN line|NN split|NN may|MD not|RB be|VB captured|VBN
problem	when|WRB a|DT floating|NN point|NN load|NN which|WDT splits|VBZ a|DT 64-byte|JJ cache|NN line|NN gets|VBZ a|DT floating|NN point|NN stack|NN fault|NN ,|, and|CC a|DT data|NN breakpoint|NN register|NN maps|NNS to|TO the|DT high|JJ line|NN of|IN the|DT floating|VBG point|NN load|NN ,|, internal|JJ boundary|JJ conditions|NNS exist|VBP that|IN may|MD prevent|VB the|DT data|NNS breakpoint|NN from|IN being|VBG captured|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT data|NN breakpoint|NN will|MD not|RB be|VB captured|VBN .|.
workaround	none|NN identified|VBN .|.
title	mov|NN cr3|NN performs|NNS incorrect|VBP reserved|VBN bit|NN checking|VBG when|WRB in|IN pae|NN paging|NN
problem	the|DT mov|NN cr3|NN instruction|NN should|MD perform|VB reserved|VBN bit|RB checking|VBG on|IN the|DT upper|JJ unimplemented|JJ address|NN bits|NNS .|. this|DT checking|VBG range|NN should|MD match|VB the|DT address|NN width|NN reported|VBN by|IN cpuid|NN instruction|NN 0x8000008|CD .|. this|DT erratum|NN applies|VBZ whenever|WRB pae|NN is|VBZ enabled|VBN .|.
implication	software|NN that|WDT sets|VBZ the|DT upper|JJ address|NN bits|NNS on|IN a|DT mov|NN cr3|NN instruction|NN and|CC expects|VBZ a|DT fault|NN may|MD fail|VB .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vmentry|NN from|IN 64-bit|JJ host|NN to|TO 32-bit|JJ guest|NN may|MD cause|VB ierr|JJ #|# with|IN hyper-threading|JJ technology|NN enabled|VBD
problem	when|WRB transitioning|VBG from|IN a|DT 64-bit|JJ host|NN environment|NN to|TO a|DT 32-bit|JJ guest|NN environment|NN via|IN a|DT vmentry|NN ,|, internal|JJ conditions|NNS in|IN a|DT processor|NN with|IN hyper-|JJ threading|VBG enabled|JJ may|MD cause|VB a|DT speculative|JJ page-table|JJ walk|NN to|TO be|VB prematurely|RB terminated|VBN ,|, resulting|VBG in|IN a|DT processor|NN hang|NN and|CC the|DT assertion|NN of|IN ierr|JJ #|# .|.
implication	an|DT ierr|JJ #|# may|MD occur|VB on|IN vmentry|NN from|IN a|DT 64-bit|JJ to|TO a|DT 32-bit|JJ environment|NN with|IN hyper-threading|NN enabled|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fxrstor|NN may|MD not|RB restore|VB non-canonical|JJ effective|JJ addresses|NNS on|IN processors|NNS with|IN intel|NN extended|VBD memory|NN 64|CD technology|NN (|( intel|JJ em64t|NN )|) enabled|VBD
problem	if|IN an|DT x87|NNP data|NN instruction|NN has|VBZ been|VBN executed|VBN with|IN a|DT non-canonical|JJ effective|JJ address|NN ,|, fxsave|VBP may|MD store|VB that|IN non-canonical|JJ fp|NN data|NNS pointer|NN (|( fdp|NN )|) value|NN into|IN the|DT save|JJ image|NN .|. an|DT fxrstor|NN instruction|NN executed|VBN with|IN 64-bit|JJ operand|NN size|NN may|MD signal|VB a|DT general|JJ protection|NN fault|NN (|( #|# gp|NN )|) if|IN the|DT fdp|NN or|CC fp|JJ instruction|NN pointer|NN (|( fip|NN )|) is|VBZ in|IN non-canonical|JJ form|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, intel|NN em64t|NN enabled|VBD systems|NNS may|MD encounter|VB an|DT unintended|JJ #|# gp|NN fault|NN .|.
workaround	software|NN should|MD avoid|VB using|VBG non-canonical|JJ effective|JJ addressing|NN in|IN em64t|NN enabled|VBD processors|NNS .|. bios|NNS can|MD contain|VB a|DT workaround|NN for|IN this|DT
title	a|DT push|NN of|IN esp|NN that|IN faults|NNS may|MD zero|VB the|DT upper|JJ 32|CD bits|NNS of|IN rsp|NN
problem	in|IN the|DT event|NN that|IN a|DT push|NN esp|NN instruction|NN ,|, that|WDT faults|NNS ,|, is|VBZ executed|VBN in|IN compatibility|NN mode|NN ,|, the|DT processor|NN will|MD incorrectly|RB zero|CD upper|JJ 32-bits|NNS of|IN rsp|NN .|.
implication	a|DT push|NN of|IN esp|NN in|IN compatibility|NN mode|NN will|MD zero|VB the|DT upper|JJ 32-bits|NNS of|IN rsp|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT instruction|NN fault|NN may|MD change|VB the|DT contents|NNS of|IN rsp|NN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN in|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	checking|NN of|IN page|NN table|JJ base|NN address|NN may|MD not|RB match|VB the|DT address|JJ bit|NN width|JJ supported|VBN by|IN the|DT platform|NN
problem	if|IN the|DT page|NN table|JJ base|NN address|NN ,|, included|VBN in|IN the|DT page|NN map|VBD level-4|JJ table|NN ,|, page-|JJ directory|NN pointer|NN table|NN ,|, page-directory|JJ table|NN or|CC page|NN table|NN ,|, exceeds|VBZ the|DT physical|JJ address|NN range|NN supported|VBN by|IN the|DT platform|NN (|( e.g|JJ .|. 36-bit|JJ )|) and|CC it|PRP is|VBZ less|RBR than|IN the|DT implemented|JJ address|NN range|NN (|( e.g|JJ .|. 40-bit|NN )|) ,|, the|DT processor|NN does|VBZ not|RB check|VB if|IN the|DT address|NN is|VBZ invalid|JJ .|.
implication	if|IN software|NN sets|NNS such|JJ invalid|JJ physical|JJ address|NN in|IN those|DT tables|NNS ,|, the|DT processor|NN does|VBZ not|RB generate|VB a|DT page|NN fault|NN (|( #|# pf|NN )|) upon|IN access|NN to|TO that|DT virtual|JJ address|NN ,|, and|CC the|DT access|NN results|NNS in|IN an|DT incorrect|JJ read|NN or|CC write|VB .|. if|IN bios|NNS provides|VBZ only|RB valid|JJ physical|JJ address|NN ranges|VBZ to|TO the|DT operating|NN system|NN ,|, this|DT erratum|NN will|MD not|RB occur|VB .|.
workaround	bios|NNS must|MD provide|VB valid|JJ physical|JJ address|NN ranges|VBZ to|TO the|DT operating|NN system|NN .|.
title	with|IN tf|NN (|( trap|JJ flag|NN )|) asserted|VBD ,|, fp|JJ instruction|NN that|IN triggers|VBZ an|DT unmasked|JJ fp|JJ exception|NN may|MD take|VB single|JJ step|NN trap|NN before|IN retirement|NN of|IN instruction|NN
problem	if|IN an|DT fp|JJ instruction|NN generates|VBZ an|DT unmasked|JJ exception|NN with|IN the|DT eflags.tf=1|NN ,|, it|PRP is|VBZ possible|JJ for|IN external|JJ events|NNS to|TO occur|VB ,|, including|VBG a|DT transition|NN to|TO a|DT lower|JJR power|NN state|NN .|. when|WRB resuming|VBG from|IN the|DT lower|JJR power|NN state|NN ,|, it|PRP may|MD be|VB possible|JJ to|TO take|VB the|DT single|JJ step|NN trap|NN before|IN the|DT execution|NN of|IN the|DT original|JJ fp|NN instruction|NN completes|NNS .|.
implication	a|DT single|JJ step|NN trap|NN will|MD be|VB taken|VBN when|WRB not|RB expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	bts|NNS (|( branch|JJ trace|NN store|NN )|) and|CC pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) may|MD update|VB memory|NN outside|IN the|DT bts/pebs|NN buffer|NN
problem	if|IN the|DT bts/pebs|NN buffer|NN is|VBZ defined|VBN such|JJ that|IN :|: the|DT difference|NN between|IN bts/pebs|NNS buffer|VBP base|NN and|CC bts/pebs|VB absolute|JJ maximum|NN is|VBZ not|RB an|DT integer|NN multiple|NN of|IN the|DT corresponding|NN record|NN sizes|VBZ bts/pebs|JJ absolute|JJ maximum|NN is|VBZ less|JJR than|IN a|DT record|NN size|NN from|IN the|DT end|NN of|IN the|DT virtual|JJ address|NN space|NN the|DT record|NN that|WDT would|MD cross|VB bts/pebs|IN absolute|JJ maximum|NN will|MD also|RB continue|VB past|IN the|DT end|NN of|IN the|DT virtual|JJ address|NN space|NN a|DT bts/pebs|NN record|NN can|MD be|VB written|VBN that|DT will|MD wrap|VB at|IN the|DT 4g|CD boundary|NN (|( ia32|NN )|) or|CC 2^64|CD boundary|JJ (|( em64t|JJ mode|NN )|) ,|, and|CC write|JJ memory|NN outside|IN of|IN the|DT bts/pebs|NN buffer|NN .|.
implication	software|NN that|WDT uses|VBZ bts/pebs|NN near|IN the|DT 4g|CD boundary|NN (|( ia32|NN )|) or|CC 2^64|CD boundary|JJ (|( em64t|JJ mode|NN )|) ,|, and|CC defines|VBZ the|DT buffer|NN such|JJ that|IN it|PRP does|VBZ not|RB hold|VB an|DT integer|JJ multiple|NN of|IN records|NNS can|MD update|VB memory|NN outside|IN the|DT bts/pebs|NN buffer|NN .|.
workaround	define|NN bts/pebs|NN buffer|NN such|JJ that|IN bts/pebs|VBP absolute|JJ maximum|JJ minus|NN bts/pebs|NN buffer|NN base|NN is|VBZ integer|JJ multiple|NN of|IN the|DT corresponding|NN record|NN sizes|VBZ as|IN recommended|VBN in|IN the|DT ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|JJ ,|, volume|NN 3|CD .|.
title	control|NN register|NN 2|CD (|( cr2|NN )|) can|MD be|VB updated|VBN during|IN a|DT rep|JJ movs/stos|NN instruction|NN with|IN fast|JJ strings|NNS enabled|VBD
problem	under|IN limited|JJ circumstances|NNS while|IN executing|VBG a|DT rep|NN movs/stos|NN string|VBG instruction|NN ,|, with|IN fast|JJ strings|NNS enabled|VBD ,|, it|PRP is|VBZ possible|JJ for|IN the|DT value|NN in|IN cr2|NN to|TO be|VB changed|VBN as|IN a|DT result|NN of|IN an|DT interim|JJ paging|NN event|NN ,|, normally|RB invisible|JJ to|TO the|DT user|NN .|. any|DT higher|JJR priority|NN architectural|JJ event|NN that|WDT arrives|VBZ and|CC is|VBZ handled|VBN while|IN the|DT interim|JJ paging|NN event|NN is|VBZ occurring|VBG may|MD see|VB the|DT modified|JJ value|NN of|IN cr2|NN .|.
implication	the|DT value|NN in|IN cr2|NN is|VBZ correct|JJ at|IN the|DT time|NN that|IN an|DT architectural|JJ page|NN fault|NN is|VBZ signaled|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	rep|NN stos/movs|NN instructions|NNS with|IN rcx|NN >|NNP =2^32|NNP may|MD cause|VB a|DT system|NN hang|NN
problem	in|IN ia-32e|JJ mode|NN using|VBG intel|JJ em64t-enabled|JJ processors|NNS ,|, executing|VBG a|DT repeating|VBG string|NN instruction|NN with|IN the|DT iteration|NN count|NN greater|JJR than|IN or|CC equal|JJ to|TO 2^32|CD and|CC a|DT pending|JJ event|NN may|MD cause|VB the|DT rep|NN stos/movs|NN instruction|NN to|TO live|VB lock|NN and|CC hang|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN and|CC result|NN in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB strings|NNS larger|JJR than|IN 4|CD gb|NN .|.
title	a|DT 64-bit|JJ value|NN of|IN linear|JJ instruction|NN pointer|NN (|( lip|NN )|) may|MD be|VB reported|VBN incorrectly|RB in|IN the|DT branch|NN trace|NN store|NN (|( bts|NNS )|) memory|NN record|NN or|CC in|IN the|DT precise|JJ event|NN based|VBN sampling|NN (|( pebs|NN )|) memory|NN record|NN
problem	on|IN a|DT processor|NN supporting|VBG intel|NN em64t|NN ,|, if|IN an|DT instruction|NN fetch|NN wraps|VBP around|IN the|DT 4g|CD boundary|NN in|IN compatibility|NN mode|NN ,|, the|DT 64-bit|JJ value|NN of|IN lip|NN in|IN the|DT bts|JJ memory|NN record|NN will|MD be|VB incorrect|JJ (|( upper|JJ 32|CD bits|NNS will|MD be|VB set|VBN to|TO ffffffffh|VB when|WRB they|PRP should|MD be|VB 0|CD )|) .|. if|IN a|DT pebs|NN event|NN occurs|VBZ on|IN an|DT instruction|NN whose|WP$ last|JJ byte|NN is|VBZ at|IN memory|NN location|NN ffffffffh|NN ,|, the|DT 64-bit|JJ value|NN of|IN lip|NN in|IN the|DT pebs|NN record|NN will|MD be|VB incorrect|JJ (|( upper|JJ 32|CD bits|NNS will|MD be|VB set|VBN to|TO ffffffffh|VB when|WRB they|PRP should|MD be|VB 0|CD )|) .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	access|NN to|TO an|DT unsupported|JJ address|NN range|NN in|IN uniprocessor|NN (|( up|RP )|) or|CC dual-processor|NN (|( dp|NN )|) systems|NNS supporting|VBG intel|JJ virtualization|NN technology|NN may|MD not|RB trigger|VB appropriate|JJ actions|NNS
problem	when|WRB using|VBG processors|NNS supporting|VBG intel|NN virtualization|NN technology|NN and|CC configured|VBD as|IN dual-|JJ or|CC single-processor-capable|JJ (|( i.e|NN .|. not|RB multiprocessor-|JJ capable|JJ )|) ,|, the|DT processor|NN should|MD perform|VB address|NN checks|NNS using|VBG a|DT maximum|JJ physical|JJ address|NN width|NN of|IN 36.|CD instead|RB ,|, these|DT processors|NNS will|MD perform|VB address|NN checks|NNS using|VBG a|DT maximum|JJ physical|JJ address|NN width|NN of|IN 40|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, actions|NNS which|WDT are|VBP normally|RB taken|VBN upon|JJ detection|NN of|IN an|DT unsupported|JJ address|NN may|MD not|RB occur|VB .|. software|NN which|WDT does|VBZ not|RB attempt|VB to|TO access|NN unsupported|JJ addresses|NNS will|MD not|RB experience|VB this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exit|NN due|JJ to|TO a|DT mov|NN from|IN cr8|NN may|MD cause|VB an|DT unexpected|JJ memory|NN access|NN
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN and|CC intel|NN extended|VBD memory|NN 64|CD technology|NN ,|, if|IN the|DT ``|`` cr8-store|JJ exiting|NN ''|'' bit|NN in|IN the|DT processor-based|JJ vm-execution|NN control|NN field|NN is|VBZ set|VBN and|CC the|DT ``|`` use|NN tpr|JJ shadow|NN ''|'' bit|NN is|VBZ not|RB set|VBN ,|, a|DT mov|NN from|IN cr8|JJ instruction|NN executed|VBN by|IN a|DT virtual|JJ machine|NN extensions|NNS (|( vmx|NN )|) guest|NN that|WDT causes|VBZ a|DT vm|JJ exit|NN may|MD generate|VB an|DT unexpected|JJ memory|NN access|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT read|JJ access|NN to|TO unexpected|JJ address|NN may|MD be|VB issued|VBN to|TO the|DT chipset|NN .|. subsequent|JJ side|NN effects|NNS are|VBP dependent|JJ on|IN chipset|NN operation|NN and|CC may|MD include|VB system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN may|MD incorrectly|RB respond|VB to|TO machine|NN checks|NNS during|IN vm|JJ entry/exit|NN transitions|NNS
problem	in|IN systems|NNS supporting|VBG intel|JJ virtualization|NN technology|NN ,|, when|WRB machine|NN checks|NNS are|VBP encountered|VBN during|IN vm|JJ entry/exit|NN transitions|NNS ,|, the|DT processor|NN is|VBZ expected|VBN to|TO respond|VB with|IN a|DT vm|NN exit|NN (|( if|IN a|DT machine|NN check|NN occurs|VBZ during|IN vm|JJ entry|NN )|) or|CC abort|NN (|( if|IN a|DT machine|NN check|NN occurs|VBZ during|IN vm|JJ exit|NN )|) .|. as|IN a|DT result|NN of|IN this|DT erratum|NN when|WRB machine|NN checks|NNS occur|VBP during|IN vm|JJ entry/exit|NN transitions|NNS the|DT processor|NN will|MD attempt|VB to|TO service|VB the|DT machine|NN check|NN which|WDT may|MD lead|VB to|TO ierr-shutdown|JJ or|CC execution|NN of|IN the|DT machine|NN check|NN handler|NN ,|, dependent|NN on|IN the|DT cr4.mce|NN setting|NN .|.
implication	the|DT system|NN may|MD end|VB up|RP in|IN the|DT shutdown|JJ state|NN if|IN cr4.mce|NN is|VBZ not|RB set|VBN .|.
workaround	none|NN identified|VBN .|.
title	power|NN down|RP requests|NNS may|MD not|RB be|VB serviced|VBN if|IN a|DT power|NN down|RP transition|NN is|VBZ interrupted|VBN by|IN an|DT in-target|JJ probe|NN event|NN in|IN the|DT presence|NN of|IN a|DT specific|JJ type|NN of|IN vm|NN exit|NN
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, the|DT processor|NN may|MD service|VB a|DT pended|JJ vm|NN exit|NN prior|RB to|TO completely|RB exiting|VBG out|IN of|IN a|DT low|JJ power|NN state|NN when|WRB the|DT following|JJ sequences|NNS of|IN events|NNS occur|JJ :|: chip-wide|JJ power|NN down|IN transition|NN occurs|NNS and|CC vm|JJ exit|NN due|JJ to|TO a|DT vmlaunch|NN ,|, vmresume|NN ,|, sti|NN ,|, popf|NN ,|, popfd|NN ,|, or|CC iret|JJ instruction|NN is|VBZ pended|VBN and|CC chip-wide|JJ power|NN down|IN transition|NN is|VBZ interrupted|VBN by|IN an|DT in-target|JJ probe|NN event|NN .|.
implication	due|JJ to|TO this|DT erratum|NN the|DT processor|NN may|MD not|RB recognize|VB further|RBR stpclk|RB #|# assertions|NNS ,|, tm1|NN ,|, tm2|NN ,|, or|CC enhanced|VBD intel|JJ speedstep|NN technology|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exit|NN due|JJ to|TO tpr|VB shadow|NN below|IN threshold|NN may|MD improperly|RB set|VB and|CC cause|VB ``|`` blocking|VBG by|IN sti|NN ''|'' actions|NNS
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN and|CC intel|NN em64t|NN ,|, the|DT blocking|NN by|IN sti|JJ bit|NN of|IN the|DT interruptibility-state|JJ field|NN may|MD be|VB saved|VBN as|IN 1|CD rather|RB than|IN 0.|CD this|DT erratum|NN may|MD occur|VB when|WRB a|DT sti|NN instruction|NN is|VBZ executed|VBN directly|RB prior|RB to|TO a|DT mov|NN to|TO cr8|VB which|WDT results|NNS in|IN a|DT vm|NN exit|NN due|JJ to|TO a|DT reduction|NN of|IN the|DT tpr|NN shadow|NN value|NN below|IN the|DT tpr|NN threshold|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, delivery|NN of|IN an|DT interrupt|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	two|CD correctable|JJ l2|NNS cache|NN errors|NNS in|IN close|JJ proximity|NN may|MD cause|VB a|DT system|NN hang|NN
problem	if|IN two|CD correctable|JJ l2|NNS cache|NN errors|NNS are|VBP detected|VBN in|IN close|JJ proximity|NN to|TO each|DT other|JJ ,|, a|DT livelock|NN may|MD occur|VB as|IN a|DT result|NN of|IN the|DT processor|NN being|VBG unable|JJ to|TO resolve|VB this|DT condition|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD livelock|VB and|CC result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ only|RB observed|VBN this|DT erratum|NN while|IN injecting|VBG cache|NN errors|NNS in|IN simulation..|NN
workaround	none|NN identified|VBN .|.
title	a|DT vm|NN exit|NN due|JJ to|TO smi|VB or|CC init|VB in|IN parallel|NN with|IN a|DT pending|VBG fp|JJ exception|NN may|MD not|RB correctly|VB clear|JJ the|DT interruptibility|NN state|NN bits|NNS
problem	when|WRB a|DT pending|VBG fp|NN exception|NN is|VBZ ready|JJ to|TO be|VB taken|VBN ,|, a|DT vm|NN exit|NN due|JJ to|TO smi|VB or|CC init|VB may|MD not|RB clear|VB blocking|VBG by|IN sti|JJ and/or|NNS blocking|VBG by|IN mov|NN ss|NN bits|NNS correctly|RB in|IN virtual-machine|JJ control|NN structure|NN (|( vmcs|NN )|) as|IN expected..|NN
implication	a|DT vm|NN exit|NN due|JJ to|TO smi|VB or|CC init|VB may|MD show|VB incorrect|JJ sti|NN and/or|NN mov|NN ss|NN blocking|VBG state|NN in|IN vm-exit|JJ interruptibility|NN field|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. .|.
title	processor|NN may|MD hang|VB with|IN a|DT 25|CD %|NN or|CC less|JJR stpclk|JJ #|# duty|NN cycle|NN
problem	if|IN a|DT system|NN de-asserts|JJ stpclk|NN #|# at|IN a|DT 25|CD %|NN or|CC less|JJR duty|JJ cycle|NN and|CC the|DT processor|NN thermal|JJ control|NN circuit|NN (|( tcc|NN )|) on-demand|NN clock|NN modulation|NN is|VBZ active|JJ ,|, the|DT processor|NN may|MD hang|VB .|. this|DT erratum|NN does|VBZ not|RB occur|VB under|IN the|DT automatic|JJ mode|NN of|IN the|DT tcc|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	if|IN use|NN of|IN the|DT on-demand|JJ mode|NN of|IN the|DT processor|NN 's|POS tcc|NN is|VBZ desired|VBN in|IN conjunction|NN with|IN stpclk|JJ #|# modulation|NN ,|, then|RB assure|NN that|IN stpclk|JJ #|# is|VBZ not|RB asserted|VBN at|IN a|DT 25|CD %|NN duty|NN cycle|NN .|.
title	attempting|VBG to|TO use|VB an|DT ldt|NN entry|NN when|WRB the|DT ldtr|NN has|VBZ been|VBN loaded|VBN with|IN an|DT unusable|JJ segment|NN may|MD cause|VB unexpected|JJ memory|NN accesses|NNS
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, the|DT processor|NN may|MD incorrectly|RB vm|VB exit|NN under|IN the|DT following|JJ conditions|NNS :|: interrupt-window-exiting|JJ vm-execution|NN control|NN is|VBZ set|VBN rflags|NNS [|VBP if|IN ]|JJ =1|NNP chipwide|NN powerdown|JJ transition|NN requests|NNS occur|VBP when|WRB the|DT processor|NN is|VBZ in|IN wait-for-sipi|JJ or|CC shutdown|JJ states|NNS
implication	due|JJ to|TO this|DT erratum|NN ,|, interrupt-window-exiting|JJ vm|NN exits|NNS may|MD take|VB the|DT logical|JJ processor|NN out|IN of|IN wait-for-sipi|NN and|CC shutdown|JJ states|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	machine|NN check|NN exceptions|NNS may|MD not|RB update|VB last-exception|NN record|NN msrs|NN (|( lers|NNS )|)
problem	the|DT last-exception|NN record|NN msrs|NN (|( lers|NNS )|) may|MD not|RB get|VB updated|JJ when|WRB machine|NN check|NN exceptions|NNS occur|VBP
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT ler|NN may|MD not|RB contain|VB information|NN relating|VBG to|TO the|DT machine|NN check|NN exception|NN .|. they|PRP will|MD contain|VB information|NN relating|VBG to|TO the|DT exception|NN prior|RB to|TO the|DT machine|NN check|NN exception|NN .|.
workaround	none|NN identified|VBD
title	vm|NN entry/exit|NN writes|VBZ to|TO lstar/syscall_flag|VB msr|NN 's|POS may|MD cause|VB incorrect|JJ data|NNS to|TO be|VB written|VBN to|TO bits|NNS [|$ 63:32|CD ]|NN
problem	incorrect|JJ msr|NN data|NNS in|IN bits|NNS [|VBP 63:32|CD ]|NN may|MD be|VB observed|VBN in|IN the|DT following|JJ two|CD cases|NNS :|: when|WRB ecx|NN contains|VBZ 0xc0000084|CD and|CC a|DT vm|NN entry/exit|NN writes|VBZ the|DT ia32_cr_lstar|NN msr|NN (|( msr|JJ address|RB 0xc0000082|CD )|) bits|NNS [|$ 63:32|CD ]|NN of|IN the|DT data|NNS may|MD be|VB zeroed|VBN when|WRB ecx|NN does|VBZ not|RB contain|VB 0xc0000084|CD and|CC a|DT vm|NN entry/exit|NN writes|VBZ the|DT ia32_cr_syscall_flag_mask|NN msr|NN (|( msr|JJ address|RB 0xc0000084|CD )|) bits|NNS [|$ 63:32|CD ]|NN of|IN the|DT data|NNS may|MD not|RB be|VB zeroed|VBN
implication	bits|NNS [|VBP 63:32|CD ]|NN of|IN the|DT affected|JJ msrs|NN may|MD contain|VB the|DT wrong|JJ data|NNS after|IN a|DT vm|NN exit/entry|NN which|WDT loads|VBZ the|DT affected|JJ msr|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	at|IN a|DT bus|NN ratio|NN of|IN 13:1|CD ,|, rcnt|NN and|CC address|JJ parity|NN may|MD be|VB incorrect|JJ
problem	in|IN a|DT system|NN running|VBG at|IN the|DT 13:1|CD bus|NN ratio|NN ,|, rcnt|VBP [|$ 0|CD ]|NNP (|( addr|JJ #|# [|$ 28|CD ]|NNP ,|, phase|NN b|NN )|) may|MD report|VB incorrect|JJ information|NN .|.
implication	rcnt|NN [|VBZ 0|CD ]|NN may|MD contain|VB incorrect|JJ information|NN and|CC cause|NN address|NN parity|NN machine|NN check|NN errors|NNS .|.
workaround	address|NN parity|NN should|MD be|VB disabled|VBN and|CC rcnt|JJ information|NN should|MD be|VB ignored|VBN at|IN the|DT bus|NN ratio|NN of|IN 13:1|CD .|.
title	the|DT execution|NN of|IN a|DT vmptrld|JJ instruction|NN may|MD cause|VB an|DT unexpected|JJ memory|NN access|NN
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, executing|VBG vmptrld|NN may|MD cause|VB a|DT memory|NN access|NN to|TO an|DT address|NN not|RB referenced|VBN by|IN the|DT memory|NN operand|NN .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN including|VBG system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT execution|NN of|IN vmptrld|NN or|CC vmread|NN may|MD cause|VB an|DT unexpected|JJ memory|NN access|NN
problem	on|IN processors|NNS supporting|VBG intel|NN virtualization|NN technology|NN ,|, executing|VBG a|DT vmptrld|NN or|CC a|DT vmread|JJ instruction|NN outside|IN of|IN vmx|JJ mode|NN may|MD result|VB in|IN a|DT load|NN to|TO an|DT unexpected|JJ address|NN .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT load|NN to|TO an|DT unexpected|JJ memory|NN address|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	on|IN a|DT failed|JJ vm-entry|NN vm|NN exit|NN ,|, the|DT vmcs|NN pointer|NN may|MD have|VB incorrect|JJ value|NN
problem	on|IN a|DT failed|JJ vm-entry|NN vm|NN exit|NN ,|, the|DT vmcs|NN pointer|NN may|MD have|VB incorrect|JJ value|NN .|.
implication	the|DT value|NN of|IN the|DT vmcs|NN pointer|NN may|MD be|VB incorrect|JJ and|CC may|MD result|VB in|IN unpredictable|JJ behavior|NN after|IN the|DT ``|`` failed|VBD vm-entry|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	during|IN an|DT enhanced|JJ halt|NN or|CC enhanced|JJ intel|NN speedstep|NN technology|NN ratio|NN transition|NN the|DT system|NN may|MD hang|VB
problem	the|DT bnr|JJ signal|NN may|MD not|RB function|VB properly|RB during|IN an|DT enhanced|JJ halt|NN or|CC enhanced|JJ intel|NN speedstep|NN technology|NN ratio|NN transition|NN .|.
implication	the|DT system|NN may|MD hang|VB due|JJ to|TO incorrect|VB bnr|NN signaling|VBG .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	l2|NN cache|NN ecc|FW machine|NN check|NN errors|NNS may|MD be|VB erroneously|RB reported|VBN after|IN an|DT asynchronous|JJ reset|NN #|# assertion|NN
problem	machine|NN check|NN status|NN msrs|NN may|MD incorrectly|VB report|VB the|DT following|JJ l2|NN cache|NN ecc|VBD machine-check|JJ errors|NNS when|WRB cache|NN transactions|NNS are|VBP in-flight|JJ and|CC reset|JJ #|# is|VBZ asserted|VBN :|: instruction|NN fetch|NN errors|NNS (|( ia32_mc2_status|NN with|IN mca|JJ error|NN code|NN 153|CD )|) l2|NN data|NNS write|JJ errors|NNS (|( ia32_mc1_status|NN with|IN mca|JJ error|NN code|NN 145|CD )|)
implication	uncorrected|JJ or|CC corrected|VBN l2|JJ ecc|FW machine|NN check|NN errors|NNS may|MD be|VB erroneously|RB reported|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	when|WRB a|DT real|JJ run-time|JJ l2|NN cache|NN ecc|FW machine|NN check|NN occurs|VBZ ,|, a|DT corresponding|JJ valid|JJ error|NN will|MD normally|RB be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN .|. bios|NNS may|MD clear|VB ia32_mc2_status|NN and/or|NN ia32_mc1_status|NN for|IN these|DT specific|JJ errors|NNS when|WRB ia32_mc0_status|NN does|VBZ not|RB have|VB its|PRP$ val|JJ flag|NN set|NN .|.
title	vmcall|NN to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN ignores|NNS reserved|VBD bit|JJ settings|NNS in|IN vm-exit|JJ control|NN field|NN
problem	processors|NNS supporting|VBG intel|NN virtualization|NN technology|NN can|MD execute|VB vmcall|NN from|IN within|IN the|DT virtual|JJ machine|NN monitor|NN (|( vmm|NN )|) to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN reserved|VBN bits|NNS are|VBP set|VBN to|TO values|NNS inconsistent|VB with|IN vmx|JJ capability|NN msrs|NN ,|, vmcall|NN may|MD not|RB vmfail|VB .|.
implication	vmcall|RB executed|VBN to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN may|MD not|RB vmfail|VB due|JJ to|TO incorrect|VB reserved|JJ bit|NN settings|NNS in|IN vm-exit|JJ control|NN field|NN .|.
workaround	software|NN should|MD ensure|VB that|IN all|DT vmcs|FW reserved|VBN bits|NNS are|VBP set|VBN to|TO values|NNS consistent|JJ with|IN vmx|JJ capability|NN msrs|NN .|.
title	using|VBG 2m/4m|CD pages|NNS when|WRB a20m|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN incorrect|JJ address|NN translations|NNS
problem	an|DT external|JJ a20m|NN #|# pin|NN if|IN enabled|VBN forces|NNS address|JJ bit|RB 20|CD to|TO be|VB masked|VBN (|( forced|VBN to|TO zero|CD )|) to|TO emulates|VB real-address|JJ mode|NN address|NN wraparound|NN at|IN 1|CD megabyte|NN .|. however|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN ,|, address|JJ bit|NN 20|CD may|MD not|RB be|VB masked|VBN :|: paging|NN is|VBZ enabled|VBN a|DT linear|JJ address|NN has|VBZ bit|RB 20|CD set|VBD the|DT address|NN references|VBZ a|DT large|JJ page|NN a20m|NN #|# is|VBZ enabled|VBN
implication	when|WRB a20m|JJ #|# is|VBZ enabled|VBN and|CC an|DT address|NN references|VBZ a|DT large|JJ page|NN the|DT resulting|VBG translated|JJ physical|JJ address|NN may|MD be|VB incorrect|JJ .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ operating|VBG system|NN .|.
workaround	operating|VBG systems|NNS should|MD not|RB allow|VB a20m|RB #|# to|TO be|VB enabled|VBN if|IN the|DT masking|NN of|IN address|JJ bit|NN 20|CD could|MD be|VB applied|VBN to|TO an|DT address|NN that|WDT references|VBZ a|DT large|JJ page|NN .|. a20m|JJ #|# is|VBZ normally|RB only|RB used|VBN with|IN the|DT first|JJ megabyte|NN of|IN memory|NN .|.
title	writing|VBG shared|VBN unaligned|JJ data|NNS that|WDT crosses|VBZ a|DT cache|NN line|NN without|IN proper|JJ semaphores|NNS or|CC barriers|NNS may|MD expose|VB a|DT memory|NN ordering|VBG issue|NN
problem	software|NN which|WDT is|VBZ written|VBN so|RB that|IN multiple|JJ agents|NNS can|MD modify|VB the|DT same|JJ shared|VBN unaligned|JJ memory|NN location|NN at|IN the|DT same|JJ time|NN may|MD experience|VB a|DT memory|NN ordering|VBG issue|NN if|IN multiple|JJ loads|NNS access|NN this|DT shared|VBN data|NNS shortly|RB thereafter|RB .|. exposure|NN to|TO this|DT problem|NN requires|VBZ the|DT use|NN of|IN a|DT data|NN write|NN which|WDT spans|VBZ a|DT cache|NN line|NN boundary|NN .|.
implication	this|DT erratum|NN may|MD cause|VB loads|NNS to|TO be|VB observed|VBN out|IN of|IN order|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	software|NN should|MD ensure|VB at|IN least|JJS one|CD of|IN the|DT following|JJ is|VBZ true|JJ when|WRB modifying|VBG shared|VBN data|NNS by|IN multiple|JJ agents|NNS :|:
title	the|DT ia32_mc0_status|NN and|CC ia32_mc1_status|NN overflow|JJ bit|NN is|VBZ not|RB set|VBN when|WRB multiple|JJ un-correctable|JJ machine|NN check|NN errors|NNS occur|VBP at|IN the|DT same|JJ time|NN
problem	when|WRB two|CD enabled|VBD mc0/mc1|RBS un-correctable|JJ machine|NN check|NN errors|NNS are|VBP detected|VBN in|IN the|DT same|JJ bank|NN in|IN the|DT same|JJ internal|JJ clock|NN cycle|NN ,|, the|DT highest|JJS priority|NN error|NN will|MD be|VB logged|VBN in|IN ia32_mc0_status|NN /|NN ia32_mc1_status|NN register|NN ,|, but|CC the|DT overflow|JJ bit|NN may|MD not|RB be|VB set|VBN .|.
implication	the|DT highest|JJS priority|NN error|NN will|MD be|VB logged|VBN and|CC signaled|VBN if|IN enabled|VBN ,|, but|CC the|DT overflow|JJ bit|NN in|IN the|DT ia32_mc0_status/|NN ia32_mc1_status|NN register|NN may|MD not|RB be|VB set|VBN .|.
workaround	none|NN identified|VBN .|.
title	iret|JJ under|IN certain|JJ conditions|NNS may|MD cause|VB an|DT unexpected|JJ alignment|NN check|NN exception|NN
problem	in|IN ia-32e|JJ mode|NN ,|, it|PRP is|VBZ possible|JJ to|TO get|VB an|DT alignment|JJ check|NN exception|NN (|( #|# ac|NN )|) on|IN the|DT iret|JJ instruction|NN even|RB though|IN alignment|JJ checks|NNS were|VBD disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT can|MD only|RB occur|VB if|IN the|DT iret|JJ instruction|NN is|VBZ returning|VBG from|IN cpl3|NN code|NN to|TO cpl3|VB code|NN .|. irets|NNS from|IN cpl0/1/2|NN are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD occur|VB if|IN the|DT eflags|FW value|NN on|IN the|DT stack|NN has|VBZ the|DT ac|JJ flag|NN set|VBN ,|, and|CC the|DT interrupt|JJ handler|NN 's|POS stack|NN is|VBZ misaligned|VBN .|. in|IN ia-32e|JJ mode|NN ,|, rsp|NN is|VBZ aligned|VBN to|TO a|DT 16-byte|JJ boundary|NN before|IN pushing|VBG the|DT stack|NN frame|NN .|.
implication	in|IN ia-32e|JJ mode|NN ,|, under|IN the|DT conditions|NNS given|VBN above|RB ,|, an|DT iret|NN can|MD get|VB a|DT #|# ac|RB even|RB if|IN alignment|JJ checks|NNS are|VBP disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT erratum|NN can|MD only|RB be|VB observed|VBN with|IN a|DT software|NN generated|VBN stack|NN frame|NN .|.
workaround	software|NN should|MD not|RB generate|VB misaligned|VBN stack|NN frames|NNS for|IN use|NN with|IN iret|NN .|.
title	processor|NN may|MD fault|VB when|WRB the|DT upper|JJ 8|CD bytes|NNS of|IN segment|NN selector|NN is|VBZ loaded|VBN from|IN a|DT far|RB jump|NN through|IN a|DT call|JJ gate|NN via|IN the|DT local|JJ descriptor|NN table|NN
problem	in|IN ia-32e|JJ mode|NN of|IN the|DT intel|NN em64t|NN processor|NN ,|, control|NN transfers|NNS through|IN a|DT call|JJ gate|NN via|IN the|DT local|JJ descriptor|NN table|NN (|( ldt|NN )|) that|WDT uses|VBZ a|DT 16-byte|JJ descriptor|NN ,|, the|DT upper|JJ 8-byte|JJ access|NN may|MD wrap|VB and|CC access|NN an|DT incorrect|JJ descriptor|NN in|IN the|DT ldt|NN .|. this|DT only|JJ occurs|VBZ on|IN an|DT ldt|NN with|IN a|DT limit|NN >|VBZ 0x10008|CD with|IN a|DT 16-byte|JJ descriptor|NN that|WDT has|VBZ a|DT selector|NN of|IN 0xfffc|CD .|.
implication	in|IN the|DT event|NN this|DT erratum|NN occurs|VBZ ,|, the|DT upper|JJ 8-byte|JJ access|NN may|MD wrap|VB and|CC access|NN an|DT incorrect|JJ descriptor|NN within|IN the|DT ldt|NN ,|, potentially|RB resulting|VBG in|IN a|DT fault|NN or|CC system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD issue|VB front|JJ side|NN bus|NN transactions|NNS up|IN to|TO 6|CD clocks|NNS after|IN reset|NN #|# is|VBZ asserted|VBN
problem	the|DT processor|NN may|MD issue|VB transactions|NNS beyond|IN the|DT documented|JJ 3|CD front|JJ side|NN bus|NN (|( fsb|NN )|) clocks|NNS and|CC up|RB to|TO 6|CD fsb|NN clocks|NNS after|IN reset|NN #|# is|VBZ asserted|VBN in|IN the|DT case|NN of|IN a|DT warm|JJ reset|NN .|. a|DT warm|JJ reset|NN is|VBZ where|WRB the|DT chipset|NN asserts|VBZ reset|VB #|# when|WRB the|DT system|NN is|VBZ running|VBG .|.
implication	the|DT processor|NN may|MD issue|VB transactions|NNS up|IN to|TO 6|CD fsb|NN clocks|NNS after|IN the|DT reset|NN #|# is|VBZ asserted|VBN
workaround	none|NN identified|VBN .|.
title	front|JJ side|NN bus|NN machine|NN checks|NNS may|MD be|VB reported|VBN as|IN a|DT result|NN of|IN on-|JJ going|VBG transactions|NNS during|IN warm|JJ reset|NN
problem	processor|NN front|JJ side|NN bus|NN (|( fsb|NN )|) protocol/signal|JJ integrity|NN machine|NN checks|NNS may|MD be|VB reported|VBN if|IN the|DT transactions|NNS are|VBP initiated|VBN or|CC in-progress|JJ during|IN a|DT warm|JJ reset|NN .|. a|DT warm|JJ reset|NN is|VBZ where|WRB the|DT chipset|NN asserts|VBZ reset|VB #|# when|WRB the|DT system|NN is|VBZ running|VBG .|.
implication	the|DT processor|NN may|MD log|VB fsb|JJ protocol/signal|JJ integrity|NN machine|NN checks|NNS if|IN transactions|NNS are|VBP allowed|VBN to|TO occur|VB during|IN reset|JJ #|# assertions|NNS .|.
workaround	bios|NNS may|MD clear|VB fsb|JJ protocol/signal|JJ integrity|NN machine|NN checks|NNS for|IN systems/chipsets|NNS which|WDT do|VBP not|RB block|VB new|JJ transactions|NNS during|IN reset|JJ #|# assertions|NNS .|.
title	nmi-blocking|JJ information|NN recorded|VBN in|IN vmcs|NN may|MD be|VB incorrect|JJ after|IN a|DT #|# gp|NN on|IN an|DT iret|JJ instruction|NN
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, the|DT nmi|JJ blocking|VBG bit|NN in|IN the|DT interruption-information|JJ field|NN in|IN the|DT guest|JJS vmcs|NN may|MD be|VB set|VBN incorrectly|RB .|. this|DT erratum|NN will|MD happen|VB if|IN a|DT vmexit|NN occurs|VBZ for|IN a|DT #|# gp|NN fault|NN on|IN an|DT iret|JJ instruction|NN due|JJ to|TO an|DT eip|NN that|WDT violates|VBZ the|DT segment|NN limit|NN or|CC is|VBZ non-|JJ canonical|JJ .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, monitor|EX software|NN may|MD not|RB be|VB able|JJ to|TO handle|VB #|# gp|NN and|CC then|RB inject|VB an|DT nmi|JJ since|IN monitor|NN software|NN does|VBZ not|RB have|VB information|NN about|IN whether|IN nmis|NNS are|VBP blocked|VBN in|IN the|DT guest|NN .|.
workaround	monitor|NN software|NN can|MD workaround|VB this|DT bug|NN by|IN avoiding|VBG injection|NN of|IN nmi|NN after|IN
title	vmlaunch/vmresume|NN may|MD not|RB fail|VB when|WRB vmcs|NN is|VBZ programmed|VBN to|TO cause|VB vm|JJ exit|NN to|TO return|VB to|TO a|DT different|JJ mode|NN
problem	vmlaunch/vmresume|JJ instructions|NNS may|MD not|RB fail|VB if|IN the|DT value|NN of|IN the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN differs|NNS from|IN the|DT setting|NN of|IN ia32_efer.lma|NN .|.
implication	programming|VBG the|DT vmcs|NN to|TO allow|VB the|DT monitor|NN to|TO be|VB in|IN different|JJ modes|NNS prior|RB to|TO vmlaunch/vmresume|VB and|CC after|IN vm-exit|NN may|MD result|VB in|IN undefined|JJ behavior|NN .|.
workaround	software|NN should|MD ensure|VB that|IN ``|`` host|VB address-space|JJ size|NN ''|'' vm-exit|NN control|NN has|VBZ the|DT same|JJ value|NN as|IN ia32_efer.lma|NN at|IN the|DT time|NN of|IN vmlaunch/vmresume|NN .|.
title	a|DT continuous|JJ loop|NN executing|VBG bus|NN lock|NN transactions|NNS on|IN one|CD logical|JJ processor|NN may|MD prevent|VB another|DT logical|JJ processor|NN from|IN acquiring|VBG resources|NNS
problem	in|IN a|DT system|NN supporting|VBG hyper-threading|JJ technology|NN ,|, when|WRB one|CD hardware|NN thread|NN is|VBZ in|IN a|DT continuous|JJ loop|NN executing|VBG bus|NN locks|NNS plus|CC other|JJ traffic|NN ,|, the|DT other|JJ hardware|NN thread|NN may|MD be|VB prevented|VBN from|IN acquiring|VBG resources|NNS to|TO also|RB execute|VB a|DT lock|NN .|.
implication	this|DT erratum|NN may|MD cause|VB system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT unexpected|JJ memory|NN access|NN may|MD be|VB issued|VBN during|IN execution|NN of|IN the|DT wrmsr|JJ instruction|NN under|IN certain|JJ conditions|NNS
problem	the|DT processor|NN may|MD generate|VB an|DT unexpected|JJ memory|NN access|NN during|IN the|DT wrmsr|JJ instruction|NN under|IN certain|JJ conditions|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unexpected|JJ read|NN may|MD be|VB issued|VBN on|IN fsb|NN .|. subsequent|JJ side|NN effects|NNS are|VBP dependent|JJ on|IN platform|NN operation|NN and|CC may|MD include|VB a|DT system|NN hang|NN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN on|IN any|DT commercial|JJ operating|NN system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	combining|VBG some|DT processors|NNS with|IN intel|NN 945|CD chipsets|NNS can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	some|DT processors|NNS with|IN 800|CD mhz|NNS front|JJ side|NN bus|NN (|( fsb|NN )|) ,|, when|WRB used|VBN in|IN combination|NN with|IN a|DT motherboard|NN based|VBN on|IN the|DT intel|NN 945|CD chipset|NN ,|, may|MD observe|VB fsb|JJ bit|NN errors|NNS which|WDT may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, fsb|JJ marginality|NN is|VBZ observed|VBN during|IN processor|NN core|NN to|TO core|VB transactions|NNS as|RB well|RB as|IN during|IN read|JJ transactions|NNS driven|VBN by|IN the|DT memory|NN controller|NN hub|NN (|( mch|NN )|) leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	none|NN
problem	if|IN a|DT vm|NN exit|NN occurs|VBZ while|IN the|DT processor|NN is|VBZ in|IN ia-32e|JJ mode|NN and|CC the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN is|VBZ 0|CD ,|, a|DT vmx|JJ abort|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT expected|VBN vmx|NN aborts|NNS may|MD not|RB occur|VB and|CC instead|RB the|DT vm|NN exit|NN will|MD occur|VB normally|RB .|. the|DT conditions|NNS required|VBN to|TO observe|VB this|DT erratum|NN are|VBP a|DT vm|JJ entry|NN that|WDT returns|VBZ from|IN smm|NN with|IN the|DT ia-32e|JJ guest|JJ vm-entry|NN control|NN set|VBN to|TO 1|CD in|IN the|DT smm|NN vmcs|NN and|CC the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN cleared|VBD to|TO 0|CD in|IN the|DT executive|NN vmcs|NN .|.
implication	a|DT vm|NN exit|NN will|MD occur|VB when|WRB a|DT vmx|NN abort|NN was|VBD expected|VBN .|.
workaround	an|DT smm|JJ vmm|NN should|MD always|RB set|VB the|DT ia-32e|JJ guest|JJ vm-entry|NN control|NN in|IN the|DT smm|NN vmcs|NN to|TO be|VB the|DT value|NN that|WDT was|VBD in|IN the|DT lma|JJ bit|NN (|( ia32_efer.lma.lma|JJ [|NNP bit|NN 10|CD ]|NN )|) in|IN the|DT ia32_efer|NN msr|NN (|( c0000080h|NN )|) at|IN the|DT time|NN of|IN the|DT last|JJ smm|NN vm|NN exit|NN .|. if|IN this|DT guideline|NN is|VBZ followed|VBN ,|, that|IN value|NN will|MD be|VB 1|CD only|RB if|IN the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN is|VBZ 1|CD in|IN the|DT executive|NN vmcs|NN .|.
title	none|NN .|.
problem	during|IN system|NN reset|NN ,|, there|EX is|VBZ insufficient|JJ time|NN for|IN handshake|NN between|IN ich|JJ and|CC gmch|JJ lvds|NN logic|NN .|. as|IN a|DT result|NN ,|, timing|VBG from|IN panel|NN backlight|NN enable|JJ going|VBG low|JJ to|TO lvds|VB data|NNS going|VBG low|JJ (|( tx|NN )|) and|CC timing|VBG from|IN lvds|JJ data|NNS going|VBG low|JJ to|TO panel|NN vcc|NN enable|JJ going|VBG low|JJ (|( t3|NN )|) do|VBP not|RB match|VB the|DT programmed|JJ values|NNS .|. panel|NN backlight|NN enable|NN (|( lbklt_en|NN )|) ,|, panel|NN vcc|NN enable|JJ (|( lvdd_en|NN )|) and|CC lvds|$ data|NNS lines|NNS go|VBP low|JJ at|IN the|DT same|JJ time|NN .|.
implication	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
workaround	none|NN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN is|VBZ left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ;|: therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN registers|NNS ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( i.e.|FW ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|JJ exception|NN is|VBZ generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	a|DT write|NN to|TO an|DT apic|NN register|NN sometimes|RB may|MD appear|VB to|TO have|VB not|RB occurred|VBN
problem	with|IN respect|NN to|TO the|DT retirement|NN of|IN instructions|NNS ,|, stores|NNS to|TO the|DT uncacheable|JJ memory|NN based|VBN apic|RB register|JJ space|NN are|VBP handled|VBN in|IN a|DT non-synchronized|JJ way|NN .|. for|IN example|NN if|IN an|DT instruction|NN that|WDT masks|VBZ the|DT interrupt|JJ flag|NN ,|, for|IN example|NN cli|NN ,|, is|VBZ executed|VBN soon|RB after|IN an|DT uncacheable|JJ write|NN to|TO the|DT task|NN priority|NN register|NN (|( tpr|NN )|) that|WDT lowers|VBZ the|DT apic|NN priority|NN ,|, the|DT interrupt|JJ masking|NN operation|NN may|MD take|VB effect|NN before|IN the|DT actual|JJ priority|NN has|VBZ been|VBN lowered|VBN .|. this|DT may|MD cause|VB interrupts|NNS whose|WP$ priority|NN is|VBZ lower|JJR than|IN the|DT initial|JJ tpr|NN ,|, but|CC higher|JJR than|IN the|DT final|JJ tpr|NN ,|, to|TO not|RB be|VB serviced|VBN until|IN the|DT interrupt|NN enabled|JJ flag|NN is|VBZ finally|RB set|VBN ,|, i.e|NN .|. by|IN sti|JJ instruction|NN .|. interrupts|NNS will|MD remain|VB pending|JJ and|CC are|VBP not|RB lost|VBN .|.
implication	in|IN this|DT example|NN the|DT processor|NN may|MD allow|VB interrupts|NNS to|TO be|VB accepted|VBN but|CC may|MD delay|VB their|PRP$ service|NN .|.
workaround	this|DT non-synchronization|NN can|MD be|VB avoided|VBN by|IN issuing|VBG an|DT apic|JJ register|NN read|NN after|IN the|DT apic|NN register|NN write|NN .|. this|DT will|MD force|VB the|DT store|NN to|TO the|DT apic|NN register|NN before|IN any|DT subsequent|JJ instructions|NNS are|VBP executed|VBN .|. no|DT commercial|JJ operating|NN system|NN is|VBZ known|VBN to|TO be|VB impacted|VBN by|IN this|DT erratum|NN .|.
title	using|VBG 2m/4m|CD pages|NNS when|WRB a20m|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN incorrect|JJ address|NN translations|NNS
problem	an|DT external|JJ a20m|NN #|# pin|NN if|IN enabled|VBN forces|NNS address|RB bit-20|NN to|TO be|VB masked|VBN (|( forced|VBN to|TO zero|CD )|) to|TO emulates|VB real-address|JJ mode|NN address|NN wraparound|NN at|IN 1|CD megabyte|NN .|. however|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN ,|, address|IN bit-20|NN may|MD not|RB be|VB masked|VBN .|. paging|NN is|VBZ enabled|VBN a|DT linear|JJ address|NN has|VBZ bit-20|NN set|VBN the|DT address|NN references|VBZ a|DT large|JJ page|NN a20m|NN #|# is|VBZ enabled|VBN
implication	when|WRB a20m|JJ #|# is|VBZ enabled|VBN and|CC an|DT address|NN references|VBZ a|DT large|JJ page|NN the|DT resulting|VBG translated|JJ physical|JJ address|NN may|MD be|VB incorrect|JJ .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ operating|VBG system|NN .|.
workaround	operating|VBG systems|NNS should|MD not|RB allow|VB a20m|RB #|# to|TO be|VB enabled|VBN if|IN the|DT masking|NN of|IN address|JJ bit-20|NN could|MD be|VB applied|VBN to|TO an|DT address|NN that|WDT references|VBZ a|DT large|JJ page|NN .|. a20m|JJ #|# is|VBZ normally|RB only|RB used|VBN with|IN the|DT first|JJ megabyte|NN of|IN memory|NN .|.
title	value|NN for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT 512-byte|JJ fxsave|JJ image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64kb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4gb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	a|DT thermal|JJ interrupt|NN is|VBZ not|RB generated|VBN when|WRB the|DT current|JJ temperature|NN is|VBZ invalid|JJ
problem	when|WRB the|DT dts|NN (|( digital|JJ thermal|NN sensor|NN )|) crosses|VBZ one|CD of|IN its|PRP$ programmed|JJ thresholds|NNS it|PRP generates|VBZ an|DT interrupt|NN and|CC logs|VBZ the|DT event|NN (|( ia32_therm_status|JJ msr|NN (|( 019ch|CD )|) bits|NNS [|$ 9,7|CD ]|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT dts|NN reaches|VBZ an|DT invalid|JJ temperature|NN (|( as|IN indicated|VBN ia32_therm_status|NN msr|NN bit|NN [|JJ 31|CD ]|NN )|) it|PRP does|VBZ not|RB generate|VB an|DT interrupt|JJ even|RB if|IN one|CD of|IN the|DT programmed|JJ thresholds|NNS is|VBZ crossed|VBN and|CC the|DT corresponding|JJ log|NN bits|NNS become|VBP set|VBN .|.
implication	when|WRB the|DT temperature|NN reaches|VBZ an|DT invalid|JJ temperature|NN the|DT cpu|NN does|VBZ not|RB generate|VB a|DT thermal|JJ interrupt|NN even|RB if|IN a|DT programmed|JJ threshold|NN is|VBZ crossed|VBN .|.
workaround	none|NN .|.
title	programming|VBG the|DT digital|JJ thermal|NN sensor|NN (|( dts|NN )|) threshold|NN may|MD cause|VB unexpected|JJ thermal|JJ interrupts|NNS
problem	software|NN can|MD enable|VB dts|JJ thermal|JJ interrupts|NNS by|IN programming|VBG the|DT thermal|JJ threshold|NN and|CC setting|VBG the|DT respective|JJ thermal|JJ interrupt|NN enable|JJ bit|NN .|. when|WRB programming|VBG dts|NN value|NN ,|, the|DT previous|JJ dts|NNS threshold|NN may|MD be|VB crossed|VBN .|. this|DT will|MD generate|VB an|DT unexpected|JJ thermal|JJ interrupt|NN .|.
implication	software|NN may|MD observe|VB an|DT unexpected|JJ thermal|JJ interrupt|NN occur|NN after|IN reprogramming|VBG the|DT thermal|JJ threshold|NN .|.
workaround	in|IN the|DT acpi/os|JJ implement|NN a|DT workaround|NN by|IN temporarily|RB disabling|VBG the|DT dts|NN threshold|VBD interrupt|JJ before|IN updating|VBG the|DT dts|NN threshold|VBD value|NN .|.
title	returning|VBG to|TO real|JJ mode|NN from|IN smm|NN with|IN eflags.vm|JJ set|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	returning|VBG back|RB from|IN smm|NN mode|NN into|IN real|JJ mode|NN while|IN eflags.vm|NN is|VBZ set|VBN in|IN smram|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	if|IN smm|VBN software|NN changes|VBZ the|DT value|NN of|IN the|DT eflags.vm|NN in|IN smram|NN ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT behavior|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	smm|NNS software|NN should|MD not|RB change|VB the|DT value|NN of|IN eflags.vm|NN in|IN smram|NN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ value|NN on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ value|NN (|( i.e|JJ .|. residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO ``|`` procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS ''|'' in|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN .|.
title	with|IN tf|NN (|( trap|JJ flag|NN )|) asserted|VBD ,|, fp|JJ instruction|NN that|IN triggers|VBZ an|DT unmasked|JJ fp|JJ exception|NN may|MD take|VB single|JJ step|NN trap|NN before|IN retirement|NN of|IN instruction|NN
problem	if|IN an|DT fp|JJ instruction|NN generates|VBZ an|DT unmasked|JJ exception|NN with|IN the|DT eflags.tf=1|NN ,|, it|PRP is|VBZ possible|JJ for|IN external|JJ events|NNS to|TO occur|VB ,|, including|VBG a|DT transition|NN to|TO a|DT lower|JJR power|NN state|NN .|. when|WRB resuming|VBG from|IN the|DT lower|JJR power|NN state|NN ,|, it|PRP may|MD be|VB possible|JJ to|TO take|VB the|DT single|JJ step|NN trap|NN before|IN the|DT execution|NN of|IN the|DT original|JJ fp|NN instruction|NN completes|NNS .|.
implication	a|DT single|JJ step|NN trap|NN is|VBZ taken|VBN when|WRB not|RB expected|VBN .|.
workaround	none|NN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN errata|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT ia32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( for|IN example|NN nmi|NN (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, etc.|FW )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-|JJ canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN .|.
title	bts|NNS (|( branch|JJ trace|NN store|NN )|) and|CC pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) may|MD update|VB memory|NN outside|IN the|DT bts/pebs|NN buffer|NN
problem	if|IN the|DT bts/pebs|NN buffer|NN is|VBZ defined|VBN such|JJ that|IN :|: the|DT difference|NN between|IN bts/pebs|NNS buffer|VBP base|NN and|CC bts/pebs|VB absolute|JJ maximum|NN is|VBZ not|RB an|DT integer|NN multiple|NN of|IN the|DT corresponding|NN record|NN sizes|VBZ bts/pebs|JJ absolute|JJ maximum|NN is|VBZ less|JJR than|IN a|DT record|NN size|NN from|IN the|DT end|NN of|IN the|DT virtual|JJ address|NN space|NN the|DT record|NN that|WDT would|MD cross|VB bts/pebs|IN absolute|JJ maximum|NN will|MD also|RB continue|VB past|IN the|DT end|NN of|IN the|DT virtual|JJ address|NN space|NN a|DT bts/pebs|NN record|NN can|MD be|VB written|VBN that|DT will|MD wrap|VB at|IN the|DT 4g|CD boundary|NN (|( ia32|NN )|) or|CC 264|CD boundary|JJ (|( em64t|JJ mode|NN )|) ,|, and|CC write|JJ memory|NN outside|IN of|IN the|DT bts/pebs|NN buffer|NN .|.
implication	software|NN that|WDT uses|VBZ bts/pebs|NN near|IN the|DT 4g|CD boundary|NN (|( ia32|NN )|) or|CC 264|CD boundary|JJ (|( em64t|JJ mode|NN )|) ,|, and|CC defines|VBZ the|DT buffer|NN such|JJ that|IN it|PRP does|VBZ not|RB hold|VB an|DT integer|JJ multiple|NN of|IN records|NNS can|MD update|VB memory|NN outside|IN the|DT bts/pebs|NN buffer|NN .|.
workaround	define|NN bts/pebs|NN buffer|NN such|JJ that|IN bts/pebs|VBP absolute|JJ maximum|JJ minus|NN bts/pebs|NN buffer|NN base|NN is|VBZ integer|JJ multiple|NN of|IN the|DT corresponding|NN record|NN sizes|VBZ as|IN recommended|VBN in|IN the|DT ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|JJ ,|, volume|NN 3|CD .|.
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN is|VBZ incorrectly|RB handled|VBN as|IN follows|VBZ :|: #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN ,|, or|CC system|NN bus|JJ master|NN ,|, writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN ,|, prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN ,|, is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN ,|, the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, including|VBG a|DT general|JJ protection|NN fault|NN (|( #|# gp|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN ,|, the|DT ps|NN bit|NN (|( page|JJ size|NN ,|, bit|RB 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD ,|, a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smrams|JJ location|NN 7fa4h|CD is|VBZ set|VBN to|TO ``|`` 1|CD ''|'' by|IN the|DT cpu|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|: a|DT smi|NN that|WDT is|VBZ pending|VBG while|IN a|DT lower|JJR priority|NN event|NN is|VBZ executing|VBG a|DT rep|NN i/o|NN read|VBD a|DT i/o|JJ read|NN that|WDT redirects|VBZ to|TO mwait|VB
implication	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication|NN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	writes|NNS to|TO ia32_debugctl|VB msr|NN may|MD fail|VB when|WRB freeze_lbrs_on_pmi|NN is|VBZ set|VBN
problem	when|WRB the|DT freeze_lbrs_on_pmi|NN ,|, ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 11|CD ]|NN ,|, is|VBZ set|VBN ,|, future|JJ writes|VBZ to|TO ia32_debugctl|VB msr|NN may|MD not|RB occur|VB in|IN certain|JJ rare|JJ corner|NN cases|NNS .|. writes|VBZ to|TO this|DT register|NN by|IN software|NN or|CC during|IN certain|JJ processor|NN operations|NNS are|VBP affected|VBN .|.
implication	under|IN certain|JJ circumstances|NNS ,|, the|DT ia32_debugctl|NN msr|VBZ value|NN may|MD not|RB be|VB updated|VBN properly|RB and|CC will|MD retain|VB the|DT old|JJ value|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB set|VB the|DT freeze_lbrs_on_pmi|JJ bit|NN of|IN ia32_debugctl|JJ msr|NN .|.
title	address|NN reported|VBN by|IN machine-check|JJ architecture|NN (|( mca|NN )|) on|IN l2|NN cache|NN errors|NNS may|MD be|VB incorrect|JJ
problem	when|WRB an|DT l2|NN cache|NN error|NN occurs|VBZ (|( error|JJ code|NN 0x010a|CD or|CC 0x110a|CD reported|VBN in|IN ia32_mci_status|NN msr|NN bits|NNS [|VBP 15:0|CD ]|NN )|) ,|, the|DT address|NN is|VBZ logged|VBN in|IN the|DT mca|NN address|NN register|NN (|( ia32_mci_addr|JJ msr|NN )|) .|. under|IN some|DT scenarios|NNS ,|, the|DT address|NN reported|VBD may|MD be|VB incorrect|JJ .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN reported|VBN in|IN ia32_mci_addr|NN msr|NN for|IN l2|JJ cache|NN errors|NNS .|.
workaround	none|NN .|.
title	performance|NN monitoring|NN event|NN for|IN outstanding|JJ bus|NN requests|NNS ignores|VBZ anythread|JJ bit|NN
problem	the|DT performance|NN monitoring|NN event|NN of|IN outstanding|JJ bus|NN requests|NNS will|MD ignore|VB the|DT anythread|JJ bit|NN (|( ia32_perfevtsel0|JJ msr|NN (|( 186h|CD )|) /|NN ia32_perfevtsel1|NN msr|NN (|( 187h|CD )|) bit|NN [|JJ 21|CD ]|NN )|) and|CC will|MD instead|RB always|RB count|VB all|DT transactions|NNS across|IN all|DT logical|JJ processors|NNS ,|, even|RB when|WRB anythread|NN is|VBZ clear|JJ .|.
implication	the|DT performance|NN monitor|NN count|NN may|MD be|VB incorrect|JJ when|WRB counting|VBG only|RB the|DT current|JJ logical|JJ processors|NNS outstanding|JJ bus|NN requests|NNS on|IN a|DT processor|NN supporting|VBG hyper-|JJ threading|NN technology|NN .|.
workaround	none|NN identified|VBN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBN ``|`` switching|VBG to|TO protected|VBN mode|NN ''|'' recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	gp|NN and|CC fixed|JJ performance|NN monitoring|NN counters|NNS with|IN anythread|JJ bit|NN set|NN may|MD not|RB accurately|RB count|VBZ only|RB os|NN or|CC only|RB usr|JJ events|NNS
problem	a|DT fixed|JJ or|CC gp|NN (|( general|JJ purpose|NN )|) performance|NN counter|NN with|IN the|DT anythread|JJ bit|NN (|( ia32_fixed_ctr_ctrl_msr|JJ (|( 38dh|CD )|) bit|NN [|JJ 2|CD ]|NN for|IN ia32_fixed_ctr0|NN ,|, bit|NN [|JJ 6|CD ]|NN for|IN ia32_fixed_ctr1|NN ,|, bit|NN [|JJ 10|CD ]|NN for|IN ia32_fixed_ctr2|NN ;|: ia32_perfevtsel0|CC msr|NN (|( 186h|CD )|) /|NN ia32_perfevtsel1|NN msr|NN (|( 187h|CD )|) bit|NN [|JJ 21|CD ]|NN )|) set|NN may|MD not|RB count|VB correctly|RB when|WRB counting|VBG only|RB os|RB (|( ring|VBG 0|CD )|) events|NNS or|CC only|RB usr|JJ (|( ring|VBG >|RB 0|CD )|) events|NNS .|. the|DT counters|NNS will|MD count|VB correctly|RB if|IN they|PRP are|VBP counting|VBG both|DT os|NN and|CC usr|JJ events|NNS or|CC if|IN the|DT anythread|JJ bit|NN is|VBZ clear|JJ .|.
implication	a|DT performance|NN monitor|NN counter|NN may|MD be|VB incorrect|JJ when|WRB it|PRP is|VBZ counting|VBG for|IN all|DT logical|JJ processors|NNS on|IN that|DT core|NN and|CC not|RB counting|VBG at|IN all|DT privilege|NN levels|NNS .|. this|DT erratum|NN will|MD only|RB occur|VB on|IN processors|NNS supporting|VBG multiple|JJ logical|JJ processors|NNS per|IN core|NN .|.
workaround	none|NN identified|VBN .|.
title	pmi|NN request|NN is|VBZ not|RB generated|VBN on|IN a|DT counter|NN overflow|IN if|IN its|PRP$ ovf|JJ bit|NN is|VBZ already|RB set|VBN in|IN ia32_perf_global_status|NN
problem	if|IN a|DT performance|NN counter|NN overflows|NNS and|CC software|NN does|VBZ not|RB clear|VB the|DT corresponding|JJ ovf|NN (|( overflow|JJ )|) bit|NN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) then|RB future|JJ overflows|NNS of|IN that|DT counter|NN will|MD not|RB trigger|VB pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) requests|NNS .|.
implication	if|IN software|NN does|VBZ not|RB clear|VB the|DT ovf|JJ bit|NN corresponding|VBG to|TO a|DT performance|NN counter|NN then|RB future|JJ counter|NN overflows|NNS may|MD not|RB cause|VB pmi|NN requests|NNS .|.
workaround	software|NN should|MD clear|VB the|DT ia32_perf_global_status.ovf|JJ bit|NN in|IN the|DT pmi|NN handler|NN .|.
title	processor|NN may|MD use|VB an|DT incorrect|JJ translation|NN if|IN the|DT tlbs|NN contain|VBP two|CD different|JJ translations|NNS for|IN a|DT linear|JJ address|NN
problem	the|DT tlbs|NN may|MD contain|VB both|DT ordinary|JJ and|CC large-page|JJ translations|NNS for|IN a|DT 4-kbyte|JJ range|NN of|IN linear|JJ addresses|NNS .|. this|DT may|MD occur|VB if|IN software|NN modifies|VBZ a|DT pde|NN (|( page-directory|JJ entry|NN )|) that|WDT is|VBZ marked|VBN present|JJ to|TO set|VB the|DT ps|JJ bit|NN (|( this|DT changes|VBZ the|DT page|NN size|NN used|VBN for|IN the|DT address|NN range|NN )|) .|. if|IN the|DT two|CD translations|NNS differ|VBP with|IN respect|NN to|TO page|VB frame|NN ,|, permissions|NNS ,|, or|CC memory|NN type|NN ,|, the|DT processor|NN may|MD use|VB a|DT page|NN frame|NN ,|, permissions|NNS ,|, or|CC memory|NN type|NN that|WDT corresponds|VBZ to|TO neither|DT translation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD not|RB function|VB properly|RB if|IN it|PRP sets|VBZ the|DT ps|NN flag|NN in|IN a|DT pde|NN and|CC also|RB changes|VBZ the|DT page|NN frame|NN ,|, permissions|NNS ,|, or|CC memory|NN type|NN for|IN the|DT linear|JJ addresses|NNS mapped|VBD through|IN that|DT pde|NN .|.
workaround	software|NN can|MD avoid|VB this|DT problem|NN by|IN ensuring|VBG that|IN the|DT tlbs|NN never|RB contain|VBP both|DT ordinary|JJ and|CC large-page|JJ translations|NNS for|IN a|DT linear|JJ address|NN that|WDT differ|VBP with|IN respect|NN to|TO page|VB frame|NN ,|, permissions|NNS ,|, or|CC memory|NN type|NN .|.
title	pebs|NN record|NN not|RB updated|VBN when|WRB in|IN probe|NN mode|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflows|VBZ of|IN the|DT counter|NN can|MD result|VB in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT overflow|JJ occurs|NN during|IN probe|NN mode|NN ,|, it|PRP may|MD be|VB ignored|VBN and|CC a|DT new|JJ pebs|NN record|NN may|MD not|RB be|VB added|VBN to|TO the|DT pebs|NN buffer|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pebs|NNS buffer|VBP may|MD not|RB be|VB updated|VBN by|IN overflows|NNS that|WDT occur|VBP during|IN probe|NN mode|NN .|.
workaround	none|NN .|.
title	lbr/btm/bts|JJ information|NN immediately|RB after|IN a|DT transition|NN from|IN legacy/compatibility|NN mode|NN to|TO 64-bit|JJ mode|NN may|MD be|VB incorrect|JJ
problem	if|IN a|DT transition|NN from|IN legacy/compatibility|NN mode|NN to|TO 64-bit|JJ mode|NN occurs|NNS and|CC another|DT branch|NN event|NN occurs|VBZ before|IN the|DT first|JJ instruction|NN executes|NNS (|( for|IN example|NN an|DT external|JJ interrupt|NN or|CC trap|NN )|) then|RB any|DT from|IN address|NN recorded|VBN by|IN lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) on|IN that|DT second|JJ event|NN may|MD incorrectly|VB report|VB the|DT upper|JJ 32-bits|NNS as|IN zero|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, bits|VBZ 63:32|CD of|IN the|DT from|IN value|NN for|IN lbr/btm/bts|NNS may|MD be|VB improperly|RB zeroed|VBN after|IN a|DT transition|NN to|TO 64|CD bite|NN mode|NN when|WRB the|DT rip|NN (|( instruction|NN pointer|RB register|NN )|) is|VBZ greater|JJR than|IN 4|CD gigabyte|NN .|.
workaround	none|NN identified|VBN .|. this|DT erratum|NN may|MD be|VB detected|VBN by|IN a|DT from|IN address|NN having|VBG its|PRP$ upper|JJ 32-bits|JJ zero|NN but|CC its|PRP$ lower|JJR 32-bits|NNS matching|VBG the|DT previous|JJ to|TO address|VB recorded|VBN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) following|VBG sti|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS
problem	interrupts|NNS that|WDT are|VBP pending|VBG prior|RB to|TO the|DT execution|NN of|IN the|DT sti|NN (|( set|VBN interrupt|RB flag|NN )|) instruction|NN are|VBP normally|RB serviced|VBN immediately|RB after|IN the|DT instruction|NN following|VBG the|DT sti|NN .|. an|DT exception|NN to|TO this|DT is|VBZ if|IN the|DT following|JJ instruction|NN triggers|VBZ a|DT #|# mf|NN .|. in|IN this|DT situation|NN ,|, the|DT interrupt|NN should|MD be|VB serviced|VBN before|IN the|DT #|# mf|NN .|. because|IN of|IN this|DT erratum|NN ,|, if|IN following|JJ sti|NN ,|, an|DT instruction|NN that|IN triggers|VBZ a|DT #|# mf|NN is|VBZ executed|VBN while|IN stpclk|JJ #|# ,|, enhanced|VBD intel|JJ speedstep|NN technology|NN transitions|NNS or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
implication	software|NN may|MD observe|VB #|# mf|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
workaround	none|NN identified|VBN .|.
title	benign|JJ exception|NN after|IN a|DT double|JJ fault|NN may|MD not|RB cause|VB a|DT triple|JJ fault|NN shutdown|NN
problem	according|VBG to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 3a|CD ,|, exception|NN and|CC interrupt|JJ reference|NN ,|, if|IN another|DT exception|NN occurs|VBZ while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN enters|NNS shutdown|JJ mode|NN .|. due|JJ to|TO this|DT erratum|NN ,|, any|DT benign|JJ faults|NNS while|IN attempting|VBG to|TO call|VB double-fault|JJ handler|NN will|MD not|RB cause|VB a|DT shutdown|NN .|. however|RB contributory|JJ exceptions|NNS and|CC page|NN faults|NNS will|MD continue|VB to|TO cause|VB a|DT triple|JJ fault|NN shutdown|NN .|.
implication	if|IN a|DT benign|JJ exception|NN occurs|NNS while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN may|MD hang|VB or|CC may|MD handle|VB the|DT benign|JJ exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN does|VBZ not|RB reflect|VB machine|NN check|NN error|NN reporting|VBG enable|JJ correctly|RB
problem	ia32_mc1_status|NN msr|NN (|( 405h|CD )|) bit|NN [|JJ 60|CD ]|NN (|( en-|JJ error|NN enabled|VBN )|) is|VBZ supposed|VBN to|TO indicate|VB whether|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN (|( 404h|CD )|) was|VBD set|VBN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN to|TO the|DT ia32_mc1_status|NN msr|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|JJ instead|RB reports|VBZ the|DT current|JJ value|NN of|IN the|DT ia32_mc1_ctl|NN msr|NN enable|JJ bit|NN .|.
implication	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN may|MD not|RB reflect|VB the|DT correct|JJ state|NN of|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN .|.
workaround	none|NN identified|VBN .|.
title	lint0|JJ assertion|NN and|CC de-assertion|NN during|IN an|DT inactive|JJ state|NN may|MD cause|VB unexpected|JJ operation|NN when|WRB apic|NN is|VBZ disabled|JJ
problem	an|DT interrupt|JJ delivered|VBN via|IN lint0|NN pins|NNS when|WRB the|DT apic|NN is|VBZ hardware|JJ disabled|JJ (|( ia32_apic_base|JJ msr|NN (|( 1bh|CD )|) bit|NN [|JJ 11|CD ]|NN is|VBZ cleared|VBN )|) will|MD usually|RB keep|VB the|DT pin|NN asserted|VBD until|IN after|IN the|DT interrupt|NN is|VBZ acknowledged|VBN .|. however|RB ,|, if|IN lint0|VBN is|VBZ asserted|VBN and|CC then|RB de-|NN asserted|VBD before|IN the|DT interrupt|NN is|VBZ acknowledged|VBN and|CC both|DT of|IN the|DT following|JJ are|VBP true|JJ :|: the|DT apic|NN is|VBZ hardware|JJ disabled|JJ (|( ia32_apic_base|JJ msr|NN bit|NN [|JJ 11|CD ]|NN is|VBZ clear|JJ )|) and|CC the|DT processor|NN is|VBZ in|IN an|DT inactive|JJ state|NN that|WDT was|VBD requested|VBN by|IN mwait|NN ,|, i/o|JJ redirection|NN ,|, vm-entry|NN or|CC rsm|NN ,|, then|RB the|DT processor|NN may|MD operate|VB incorrectly|RB
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD run|VB unexpected|JJ code|NN and/or|NN generate|VBP an|DT unexpected|JJ exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN lint0|VBN is|VBZ used|VBN ,|, it|PRP is|VBZ recommended|VBN to|TO either|DT leave|VB the|DT apic|NN enabled|VBD (|( ia32_apic_base|JJ msr|NN bit|NN [|JJ 11|CD ]|NN set|VBN to|TO 1|CD )|) or|CC do|VBP not|RB use|VB mwait|NN ,|, i/o|JJ redirection|NN ,|, vm-|JJ entry|NN or|CC rsm|NN to|TO enter|VB an|DT inactive|JJ state|NN .|.
title	iret|JJ under|IN certain|JJ conditions|NNS may|MD cause|VB an|DT unexpected|JJ alignment|NN check|NN exception|NN
problem	in|IN ia-32e|JJ mode|NN ,|, it|PRP is|VBZ possible|JJ to|TO get|VB an|DT alignment|JJ check|NN exception|NN (|( #|# ac|NN )|) on|IN the|DT iret|JJ instruction|NN even|RB though|IN alignment|JJ checks|NNS were|VBD disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT can|MD only|RB occur|VB if|IN the|DT iret|JJ instruction|NN is|VBZ returning|VBG from|IN cpl3|NN code|NN to|TO cpl3|VB code|NN .|. irets|NNS from|IN cpl0/1/2|NN are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD occur|VB if|IN the|DT eflags|FW value|NN on|IN the|DT stack|NN has|VBZ the|DT ac|JJ flag|NN set|VBN ,|, and|CC the|DT interrupt|JJ handler|NN 's|POS stack|NN is|VBZ misaligned|VBN .|. in|IN ia-32e|JJ mode|NN ,|, rsp|NN is|VBZ aligned|VBN to|TO a|DT 16-byte|JJ boundary|NN before|IN pushing|VBG the|DT stack|NN frame|NN .|.
implication	in|IN ia-32e|JJ mode|NN ,|, under|IN the|DT conditions|NNS given|VBN above|RB ,|, an|DT iret|NN can|MD get|VB a|DT #|# ac|RB even|RB if|IN alignment|JJ checks|NNS are|VBP disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT erratum|NN can|MD only|RB be|VB observed|VBN with|IN a|DT software|NN generated|VBN stack|NN frame|NN .|.
workaround	software|NN should|MD not|RB generate|VB misaligned|VBN stack|NN frames|NNS for|IN use|NN with|IN iret|NN .|.
title	hsync/vsync|NN buffer|NN does|VBZ not|RB meet|VB vesa|NNS rise|VB &|CC undershoot|JJ specification|NN specification|NN update|NN 27|CD
problem	both|DT hsync|NN (|( horizontal|JJ sync|NN )|) and|CC vsync|$ (|( vertical|JJ sync|NN )|) signals|NNS are|VBP violating|VBG vesa|NN (|( video|JJ electronics|NNS standards|NNS association|NN )|) specification|NN due|JJ to|TO non-monotonic|JJ slow|JJ rise|NN time|NN on|IN both|DT signals|NNS .|.
implication	hsync|NN and|CC vsync|NN signals|NNS may|MD not|RB meet|VB vesa|JJ specification|NN .|.
workaround	insert|VB a|DT buffer|NN in|IN the|DT hsync/vsync|JJ signal|JJ path|NN before|IN the|DT video|NN connector|NN .|. refer|NN to|TO platform|VB design|NN guide|NN and|CC customer|NN reference|NN board|NN (|( crb|NN )|) schematic|NN for|IN reference|NN .|.
title	glitch|NN on|IN lvds|JJ display|NN interface|NN clocks|NNS and|CC data|NNS lines|NNS may|MD be|VB observed|VBN during|IN power-up|JJ sequences|NNS
problem	during|IN power|NN up|IN sequence|NN (|( transition|NN to|TO s0|VB state|NN from|IN g3|NN ,|, s3|NN ,|, s4|NN or|CC s5|VB states|NNS )|) when|WRB lvds|NN (|( low|JJ voltage|NN differential|JJ signal|NN )|) power|NN supply|NN (|( 1.8v|CD source|NN )|) ramps|VBZ up|RP ,|, a|DT glitch|NN on|IN lvds|NN clocks|NNS (|( lvd_a_clkp|NN ,|, lvd_a_clkn|NN )|) and|CC data|NN lines|NNS (|( lvd_a_dapap|JJ [|$ 2:0|CD ]|NNP ,|, lvd_a_datan|VBD [|JJ 2:0|CD ]|NN )|) may|MD be|VB observed|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT glitch|NN may|MD be|VB seen|VBN during|IN power|NN up|IN sequence|NN .|. the|DT glitch|NN is|VBZ not|RB seen|VBN once|RB the|DT lvds|NN power|NN supply|NN is|VBZ stable|JJ .|.
workaround	none|NN identified|VBN .|.
title	cpuid|NN instruction|NN returns|NNS incorrect|JJ brand|NN string|NN
problem	when|WRB the|DT cpuid|NN instructions|NNS is|VBZ executed|VBN with|IN eax|JJ =|NN 80000002h|CD ,|, 80000003h|CD and|CC 80000004h|CD ,|, the|DT returned|VBN brand|NN string|NN may|MD be|VB incorrect|JJ .|. the|DT model|NN number|NN in|IN the|DT brand|NN string|NN may|MD be|VB prefixed|VBN with|IN a|DT k|NN instead|RB of|IN the|DT expected|JJ d|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD report|VB an|DT incorrect|JJ model|NN number|NN in|IN the|DT brand|NN string|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mc2_status|NN [|NNP overflow|IN ]|NNP bit|NN is|VBZ not|RB set|VBN when|WRB single-bit|NN correctable|JJ ecc|NN error|NN occurs|VBZ
problem	the|DT overflow|JJ bit|NN should|MD be|VB set|VBN if|IN the|DT val|NN bit|NN (|( ia32_mc2_status|NN (|( 409h|CD )|) bit|NN [|JJ 63|CD ]|NN )|) is|VBZ set|VBN when|WRB a|DT new|JJ error|NN occurs|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN (|( ia32_mc2_status|NN (|( 409h|CD )|) bit|NN [|JJ 62|CD ]|NN )|) is|VBZ only|RB set|VBN when|WRB a|DT prior|RB uncorrected|JJ error|NN (|( as|IN indicated|VBN by|IN the|DT uc|JJ bit|NN (|( ia32_mc2_status|NN (|( 409h|CD )|) bit|NN [|JJ 61|CD ]|NNP )|) )|) is|VBZ present|JJ at|IN the|DT time|NN the|DT second|JJ error|NN occurs|VBZ .|.
implication	any|DT l2|JJ correctable|JJ error|NN will|MD not|RB set|VB the|DT ia32_mc2_status.overflow|JJ bit|NN when|WRB overwriting|VBG a|DT prior|JJ l2|NN correctable|JJ error|NN .|.
workaround	the|DT frequency|NN of|IN occurrence|NN of|IN this|DT problem|NN is|VBZ reduced|VBN greatly|RB if|IN an|DT operating|NN system|NN regularly|JJ polls|NNS and|CC clears|VBZ the|DT machine|NN check|NN banks|NNS as|IN this|DT reduces|VBZ the|DT likelihood|NN of|IN an|DT overflow|JJ condition|NN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 4-gbyte|JJ boundary|NN in|IN code|NN that|IN uses|VBZ 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-bit|JJ fp|NN access|NN (|( load|NN or|CC store|NN )|) uses|VBZ a|DT 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN and|CC the|DT memory|NN access|NN wraps|VBZ a|DT 4-gbyte|JJ boundary|NN and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-|JJ bit|NN fp|JJ load|NN around|IN a|DT 4-gbyte|JJ boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN a|DT 64-bit|JJ operating|NN system|NN which|WDT may|MD run|VB code|NN accessing|VBG 32-bit|JJ addresses|NNS ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 4-gbyte|JJ boundary|NN .|.
title	writes|NNS to|TO set|VB ia32_mcg_status.mcip|NN will|MD fail|VB
problem	an|DT msr|NN write|NN that|WDT attempts|VBZ to|TO set|VB the|DT ia32_mcg_status|NN msr|NN (|( 17ah|CD )|) mcip|NN (|( machine|NN check|NN in|IN progress|NN )|) bit|NN [|JJ 2|CD ]|NN will|MD fail|VB (|( e.g|FW .|. #|# gp|JJ fault|NN on|IN wrmsr|NN )|) instead|RB of|IN setting|VBG the|DT bit|NN .|. an|DT msr|NN write|NN that|WDT specifies|VBZ 0|CD for|IN the|DT mcip|JJ bit|NN will|MD function|VB correctly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN writes|NNS to|TO set|VB this|DT bit|NN will|MD not|RB succeed|VB and|CC may|MD cause|VB an|DT unexpected|JJ general|JJ protection|NN fault|NN .|.
workaround	none|NN identified|VBN .|.
title	synchronous|JJ reset|NN of|IN ia32_mperf|NN on|IN ia32_aperf|NNS overflow|VBP may|MD not|RB work|VB
problem	when|WRB either|CC the|DT ia32_mperf|NN or|CC ia32_aperf|NN msr|NN (|( e7h|JJ ,|, e8h|NN )|) increments|VBZ to|TO its|PRP$ maximum|JJ value|NN of|IN 0xffff_ffff_ffff_ffff|CD ,|, both|DT msrs|NNS are|VBP supposed|VBN to|TO synchronously|RB reset|VB to|TO 0x0|CD on|IN the|DT next|JJ clock|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mperf|NN may|MD not|RB be|VB reset|VBN when|WRB ia32_aperf|JJ overflows|NNS .|. instead|RB ,|, ia32_mperf|NN may|MD continue|VB to|TO increment|VB without|IN being|VBG reset|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN can|MD not|RB rely|VB on|IN synchronous|JJ reset|NN of|IN the|DT ia32_mperf|JJ register|NN .|. the|DT typical|JJ usage|NN of|IN ia32_mperf/ia32_aperf|NN is|VBZ to|TO initialize|VB them|PRP with|IN a|DT value|NN of|IN 0|CD ;|: in|IN this|DT case|NN the|DT overflow|NN of|IN the|DT counter|NN wouldnt|NN happen|NN for|IN over|IN 10|CD years|NNS .|.
workaround	none|NN identified|VBN .|.
title	aav42|NN during|IN a|DT c-state|JJ exit|NN due|JJ to|TO a|DT pending|VBG external|JJ interrupt|VB the|DT system|NN may|MD hang|VB
problem	under|IN a|DT precise|JJ set|NN of|IN conditions|NNS ,|, a|DT processor|NN waking|VBG from|IN a|DT c-state|JJ due|JJ to|TO a|DT pending|VBG external|JJ interrupt|NN may|MD not|RB complete|VB the|DT exiting|NN process|NN and|CC the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	high|JJ temperature|NN circuit|NN marginality|NN issue|NN may|MD cause|VB the|DT system|NN to|TO hang|VB or|CC auto|NN reboot|NN
problem	a|DT subset|NN of|IN processors|NNS may|MD experience|VB circuit|NN marginality|NN issues|NNS when|WRB operating|VBG at|IN high|JJ temperature|NN .|. due|JJ to|TO this|DT erratum|NN a|DT system|NN hang|NN may|MD occur|VB or|CC the|DT processor|NN may|MD proceed|VB to|TO reboot|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB or|CC auto|NN reboot|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO memory|NN reference|NN code|NN version|NN 1.12|CD or|CC later|RB .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 64-kbyte|JJ boundary|NN in|IN 16-bit|JJ code|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-bit|JJ fp|NN access|NN (|( load|NN or|CC store|NN )|) occurs|VBZ in|IN a|DT 16-bit|JJ mode|NN other|JJ than|IN protected|VBN mode|NN (|( in|IN which|WDT case|NN the|DT access|NN will|MD produce|VB a|DT segment|NN limit|NN violation|NN )|) ,|, the|DT memory|NN access|NN wraps|VBZ a|DT 64-kbyte|JJ boundary|NN ,|, and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-|JJ bit|NN fp|JJ load|NN around|IN a|DT segment|NN boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN an|DT operating|NN system|NN which|WDT may|MD run|VB 16-bit|JJ fp|NN code|NN ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 64-kbyte|JJ boundary|NN .|.
title	executing|VBG ltr|NN in|IN 64-bit|JJ mode|NN may|MD access|NN segment|NN descriptor|NN before|IN checking|VBG for|IN null|JJ selector|NN
problem	when|WRB executing|VBG the|DT ltr|JJ instruction|NN with|IN a|DT null|JJ segment|NN selector|NN ,|, #|# gp|NN (|( 0|CD )|) should|MD be|VB delivered|VBN without|IN accessing|VBG the|DT memory|NN in|IN the|DT gdt|NN (|( global|JJ descriptor|NN table|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT an|DT execution|NN of|IN the|DT ltr|JJ instruction|NN in|IN 64-bit|JJ mode|NN may|MD access|NN that|IN memory|NN .|. side|JJ effects|NNS of|IN this|DT memory|NN access|NN (|( e.g|NN .|. a|DT page|NN fault|NN or|CC ept|VB violation|NN )|) that|IN occur|NN may|MD prevent|VB the|DT #|# gp|NN (|( 0|CD )|) from|IN being|VBG delivered|VBN .|.
implication	executing|VBG the|DT ltr|JJ instruction|NN with|IN a|DT null|JJ segment|NN selector|NN may|MD incorrectly|RB access|NN the|DT gdt|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	trefi|NN exceeds|VBZ ddr2|JJ /|NNP ddr3|NN specifications|NNS
problem	trefi|NN (|( average|JJ dram|NN refresh|JJ interval|NN )|) is|VBZ 7.825us|CD which|WDT exceeds|VBZ the|DT 7.8us|CD stated|VBN in|IN the|DT ddr2/ddr3|NN specification|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD take|VB more|JJR time|NN to|TO refresh|VB rows|NNS .|. (|( example|NN :|: 64.1ms|CD instead|RB of|IN 64.0ms|CD to|TO issue|VB 8192|CD refreshes|NNS )|)
implication	trefi|JJ specification|NN is|VBZ exceeded|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT other|JJ issues|NNS with|IN dram|JJ refresh|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN fp|NN access|NN which|WDT wraps|VBZ 64|CD kbyte|NN boundary|NN in|IN 16|CD bit|NN code|NN
problem	the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ floating-point|JJ instruction|NN executed|VBN by|IN the|DT machine|NN .|. if|IN an|DT 80-bit|JJ floating-point|JJ access|NN (|( load|NN or|CC store|NN )|) occurs|VBZ in|IN a|DT 16-bit|JJ mode|NN other|JJ than|IN protected|VBN mode|NN (|( in|IN which|WDT case|NN the|DT access|NN will|MD produce|VB a|DT segment|NN limit|NN violation|NN )|) ,|, the|DT memory|NN access|NN wraps|VBZ a|DT 64-kbyte|JJ boundary|NN ,|, and|CC the|DT floating-point|JJ environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	a|DT 32-bit|JJ operating|NN system|NN running|VBG 16-bit|JJ floating-point|JJ code|NN may|MD encounter|VB this|DT erratum|NN ,|, under|IN the|DT following|JJ conditions|NNS :|: the|DT operating|NN system|NN is|VBZ using|VBG a|DT segment|NN greater|JJR than|IN 64|CD kbytes|NNS in|IN size|NN .|. an|DT application|NN is|VBZ running|VBG in|IN a|DT 16-bit|JJ mode|NN other|JJ than|IN protected|JJ mode|NN .|. an|DT 80-bit|JJ floating-point|JJ load|NN or|CC store|NN which|WDT wraps|VBZ the|DT 64-kbyte|JJ boundary|NN is|VBZ executed|VBN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN an|DT os|NN which|WDT may|MD run|VB 16-bit|JJ floating-|JJ point|NN code|NN ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ floating-point|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 64-kbyte|JJ boundary|NN
title	differences|NNS exist|VBP in|IN debug|NN exception|NN reporting|NN
problem	there|EX exist|VBP some|DT differences|NNS in|IN the|DT reporting|NN of|IN code|NN and|CC data|NNS breakpoint|NN matches|NNS between|IN that|DT specified|VBN by|IN previous|JJ intel|NN processor|NN specifications|NNS and|CC the|DT behavior|NN of|IN the|DT processor|NN ,|, as|IN described|VBN below|IN :|: case|NN 1|CD :|: the|DT first|JJ case|NN is|VBZ for|IN a|DT breakpoint|NN set|VBN on|IN a|DT movss|NN or|CC popss|NN instruction|NN ,|, when|WRB the|DT instruction|NN following|VBG it|PRP causes|VBZ a|DT debug|JJ register|NN protection|NN fault|NN (|( dr7.gd|NN is|VBZ already|RB set|VBN ,|, enabling|VBG the|DT fault|NN )|) .|. the|DT processor|NN reports|NNS delayed|VBD data|NNS breakpoint|NN matches|NNS from|IN the|DT movss|NN or|CC popss|NN instructions|NNS by|IN setting|VBG the|DT matching|VBG dr6.bi|NN bits|NNS ,|, along|IN with|IN the|DT debug|NN register|NN protection|NN fault|NN (|( dr6.bd|NN )|) .|. if|IN additional|JJ breakpoint|NN faults|NNS are|VBP matched|VBN during|IN the|DT call|NN of|IN the|DT debug|NN fault|NN handler|NN ,|, the|DT processor|NN sets|VBZ the|DT breakpoint|NN match|NN bits|NNS (|( dr6.bi|NN )|) to|TO reflect|VB the|DT breakpoints|NNS matched|VBN by|IN both|DT the|DT movss|NN or|CC popss|NN breakpoint|NN and|CC the|DT debug|NN fault|NN handler|NN call|NN .|. the|DT processor|NN only|RB sets|VBZ dr6.bd|NN in|IN either|DT situation|NN ,|, and|CC does|VBZ not|RB set|VB any|DT of|IN the|DT dr6.bi|NN bits|NNS .|. case|NN 2|CD :|: in|IN the|DT second|JJ breakpoint|NN reporting|NN failure|NN case|NN ,|, if|IN a|DT movss|NN or|CC popss|JJ instruction|NN with|IN a|DT data|NN breakpoint|NN is|VBZ followed|VBN by|IN a|DT store|NN to|TO memory|NN which|WDT :|: crosses|VBZ a|DT 4-kbyte|JJ page|NN boundary|NN ,|, or|CC causes|VBZ the|DT page|NN table|JJ access|NN or|CC dirty|NN (|( a/d|NN )|) bits|VBZ to|TO be|VB modified|VBN ,|, the|DT breakpoint|NN information|NN for|IN the|DT movss|NN or|CC popss|NN will|MD be|VB lost|VBN .|. previous|JJ processors|NNS retain|VBP this|DT information|NN under|IN these|DT boundary|JJ conditions|NNS .|. case|NN 3|CD :|: if|IN they|PRP occur|VBP after|IN a|DT movss|NN or|CC popss|NN instruction|NN ,|, the|DT intn|NN ,|, into|IN ,|, and|CC int3|JJ instructions|NNS zero|VBP the|DT dr6.bi|NN bits|NNS (|( bits|NNS b0|VBP through|IN b3|NN )|) ,|, clearing|VBG pending|VBG breakpoint|NN information|NN ,|, unlike|IN previous|JJ processors|NNS .|. case|NN 4|CD :|: if|IN a|DT data|NN breakpoint|NN and|CC an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occur|VBZ simultaneously|RB ,|, the|DT smi|NN will|MD be|VB serviced|VBN via|IN a|DT call|NN to|TO the|DT smm|NN handler|NN ,|, and|CC the|DT pending|VBG breakpoint|NN will|MD be|VB lost|VBN .|. case|NN 5|CD :|: when|WRB an|DT instruction|NN that|WDT accesses|VBZ a|DT debug|JJ register|NN is|VBZ executed|VBN ,|, and|CC a|DT breakpoint|NN is|VBZ encountered|VBN on|IN the|DT instruction|NN ,|, the|DT breakpoint|NN is|VBZ reported|VBN twice|RB .|. case|NN 6|CD :|: unlike|IN previous|JJ versions|NNS of|IN intel|NN architecture|NN processors|NNS ,|, p6|VBP family|NN processors|NNS will|MD not|RB set|VB the|DT bi|NN bits|NNS for|IN a|DT matching|NN disabled|JJ breakpoint|NN unless|IN at|IN least|JJS one|CD other|JJ breakpoint|NN is|VBZ enabled|VBN .|.
implication	when|WRB debugging|VBG or|CC when|WRB developing|VBG debuggers|NNS for|IN a|DT p6|JJ family|NN processor-based|JJ system|NN ,|, this|DT behavior|NN should|MD be|VB noted|VBN .|. normal|JJ usage|NN of|IN the|DT movss|NN or|CC popss|NN instructions|NNS (|( i.e.|FW ,|, following|VBG them|PRP with|IN a|DT mov|NN esp|NN )|) will|MD not|RB exhibit|VB the|DT behavior|NN of|IN cases|NNS 1-3.|JJ debugging|NN in|IN conjunction|NN with|IN smm|NN will|MD be|VB limited|VBN by|IN case|NN 4|CD .|.
workaround	following|VBG movss|NN and|CC popss|NN instructions|NNS with|IN a|DT mov|NN esp|NN instruction|NN when|WRB using|VBG breakpoints|NNS will|MD avoid|VB the|DT first|JJ three|CD cases|NNS of|IN this|DT erratum|NN .|. no|DT workaround|NN has|VBZ been|VBN identified|VBN for|IN cases|NNS 4|CD ,|, 5|CD ,|, or|CC 6|CD .|.
title	flush|JJ #|# servicing|VBG delayed|VBN while|IN waiting|VBG for|IN startup_ipi|NN in|IN 2|CD way|NN mp|NN systems|NNS
problem	in|IN a|DT 2-way|JJ mp|NN system|NN ,|, if|IN an|DT application|NN processor|NN is|VBZ waiting|VBG for|IN a|DT startup|JJ inter-|JJ processor|NN interrupt|NN (|( startup_ipi|NN )|) ,|, then|RB it|PRP will|MD not|RB service|VB a|DT flush|JJ #|# pin|JJ assertion|NN until|IN it|PRP has|VBZ received|VBN the|DT startup_ipi|NN .|.
implication	after|IN the|DT 2-way|JJ mp|NN initialization|NN protocol|NN ,|, only|RB one|CD processor|NN becomes|VBZ the|DT bootstrap|NN processor|NN (|( bsp|NN )|) .|. the|DT other|JJ processor|NN becomes|VBZ a|DT slave|JJ application|NN processor|NN (|( ap|NN )|) .|. after|IN losing|VBG the|DT bsp|NN arbitration|NN ,|, the|DT ap|NN goes|VBZ into|IN a|DT wait|NN loop|NN ,|, waiting|VBG for|IN a|DT startup_ipi|NN .|. the|DT bsp|NN can|MD wake|VB up|RP the|DT ap|NN to|TO perform|VB some|DT tasks|NNS with|IN a|DT startup_ipi|NN ,|, and|CC then|RB put|VBD it|PRP back|RB to|TO sleep|VB with|IN an|DT initialization|NN inter-processor|NN interrupt|NN (|( init_ipi|NN ,|, which|WDT has|VBZ the|DT same|JJ effect|NN as|IN asserting|VBG init|JJ #|# )|) ,|, which|WDT returns|VBZ it|PRP to|TO a|DT wait|NN loop|NN .|. the|DT result|NN is|VBZ a|DT possible|JJ loss|NN of|IN cache|NN coherency|NN if|IN the|DT off-line|JJ processor|NN is|VBZ intended|VBN to|TO service|VB a|DT flush|JJ #|# assertion|NN at|IN this|DT point|NN .|. the|DT flush|JJ #|# will|MD be|VB serviced|VBN as|RB soon|RB as|IN the|DT processor|NN is|VBZ awakened|VBN by|IN a|DT startup_ipi|NN ,|, before|IN any|DT other|JJ instructions|NNS are|VBP executed|VBN .|. intel|NN has|VBZ not|RB encountered|VBN any|DT operating|VBG systems|NNS that|WDT are|VBP affected|VBN by|IN this|DT erratum|NN .|.
workaround	operating|NN system|NN developers|NNS should|MD take|VB care|NN to|TO execute|VB a|DT wbinvd|JJ instruction|NN before|IN the|DT ap|NN is|VBZ taken|VBN off-line|JJ using|VBG an|DT init_ipi|NN
title	code|NN fetch|NN matching|VBG disabled|JJ debug|NNS register|NN may|MD cause|VB debug|NN exception|NN
problem	the|DT bits|NNS l0|VBP 3|CD and|CC g0|$ 3|CD enable|JJ breakpoints|NNS local|JJ to|TO a|DT task|NN and|CC global|JJ to|TO all|DT tasks|NNS ,|, respectively|RB .|. if|IN one|CD of|IN these|DT bits|NNS is|VBZ set|VBN ,|, a|DT breakpoint|NN is|VBZ enabled|VBN ,|, corresponding|VBG to|TO the|DT addresses|NNS in|IN the|DT debug|NN registers|VBZ dr0-dr3|JJ .|. if|IN at|IN least|JJS one|CD of|IN these|DT breakpoints|NNS is|VBZ enabled|VBN ,|, any|DT of|IN these|DT registers|NNS are|VBP disabled|VBN (|( i.e.|FW ,|, ln|NN and|CC gn|NN are|VBP 0|CD )|) ,|, and|CC rwn|NN for|IN the|DT disabled|JJ register|NN is|VBZ 00|CD (|( indicating|VBG a|DT breakpoint|NN on|IN instruction|NN execution|NN )|) ,|, normally|RB an|DT instruction|NN fetch|NN will|MD not|RB cause|VB an|DT instruction-breakpoint|NN fault|NN based|VBN on|IN a|DT match|NN with|IN the|DT address|NN in|IN the|DT disabled|JJ register|NN (|( s|JJ )|) .|. however|RB ,|, if|IN the|DT address|NN in|IN a|DT disabled|JJ register|NN matches|VBZ the|DT address|NN of|IN a|DT code|NN fetch|NN which|WDT also|RB results|NNS in|IN a|DT page|NN fault|NN ,|, an|DT instruction-|JJ breakpoint|NN fault|NN will|MD occur|VB .|.
implication	while|IN debugging|VBG software|NN ,|, extraneous|JJ instruction-breakpoint|JJ faults|NNS may|MD be|VB encountered|VBN if|IN breakpoint|NN registers|NNS are|VBP not|RB cleared|VBN when|WRB they|PRP are|VBP disabled|JJ .|. debug|NN software|NN which|WDT does|VBZ not|RB implement|VB a|DT code|NN breakpoint|NN handler|NN will|MD fail|VB ,|, if|IN this|DT occurs|VBZ .|. if|IN a|DT handler|NN is|VBZ present|JJ ,|, the|DT fault|NN will|MD be|VB serviced|VBN .|. mixing|VBG data|NNS and|CC code|NN may|MD exacerbate|VB this|DT problem|NN by|IN allowing|VBG disabled|JJ data|NNS breakpoint|NN registers|NNS to|TO break|VB on|IN an|DT instruction|NN fetch|NN .|.
workaround	the|DT debug|NN handler|NN should|MD clear|VB breakpoint|NN registers|NNS before|IN they|PRP become|VBP disabled|JJ
title	double|JJ ecc|NN error|NN on|IN read|NN may|MD result|VB in|IN binit|NN #|#
problem	for|IN this|DT erratum|NN to|TO occur|VB ,|, the|DT following|JJ conditions|NNS must|MD be|VB met|VBN :|: machine|NN check|NN exceptions|NNS (|( mces|NNS )|) must|MD be|VB enabled|VBN .|. a|DT dataless|JJ transaction|NN (|( such|JJ as|IN a|DT write|JJ invalidate|NN )|) must|MD be|VB occurring|VBG simultaneously|RB with|IN a|DT transaction|NN which|WDT returns|VBZ data|NNS (|( a|DT normal|JJ read|NN )|) .|. the|DT read|JJ data|NNS must|MD contain|VB a|DT double-bit|NN uncorrectable|JJ ecc|JJ error|NN .|. if|IN these|DT conditions|NNS are|VBP met|VBN ,|, the|DT pentium|NN iii|NN processor|NN will|MD not|RB be|VB able|JJ to|TO determine|VB which|WDT transaction|NN was|VBD erroneous|JJ ,|, and|CC instead|RB of|IN generating|VBG an|DT mce|NN ,|, it|PRP will|MD generate|VB a|DT binit|NN #|# .|.
implication	the|DT bus|NN will|MD be|VB reinitialized|VBN in|IN this|DT case|NN .|. however|RB ,|, since|IN a|DT double-bit|NN uncorrectable|JJ ecc|NN error|NN occurred|VBD on|IN the|DT read|NN ,|, the|DT mce|NN handler|NN (|( which|WDT is|VBZ normally|RB reached|VBN on|IN a|DT double-bit|NN uncorrectable|JJ ecc|NN error|NN for|IN a|DT read|NN )|) would|MD most|RBS likely|JJ cause|VBP the|DT same|JJ binit|NN #|# event|NN .|.
workaround	though|IN the|DT ability|NN to|TO drive|VB binit|NN #|# can|MD be|VB disabled|VBN in|IN the|DT pentium|NN iii|NN processor|NN ,|, which|WDT would|MD prevent|VB the|DT effects|NNS of|IN this|DT erratum|NN ,|, overall|JJ system|NN behavior|NN would|MD not|RB improve|VB ,|, since|IN the|DT error|NN which|WDT would|MD normally|RB cause|VB a|DT binit|NN #|# would|MD instead|RB cause|VB the|DT machine|NN to|TO shut|VB down|RP .|. no|DT other|JJ workaround|NN has|VBZ been|VBN identified|VBN .|.
title	fp|JJ inexact-result|JJ exception|NN flag|NN may|MD not|RB be|VB set|VBN
problem	when|WRB the|DT result|NN of|IN a|DT floating-point|JJ operation|NN is|VBZ not|RB exactly|RB representable|JJ in|IN the|DT destination|NN format|NN (|( 1/3|CD in|IN binary|JJ form|NN ,|, for|IN example|NN )|) ,|, an|DT inexact-result|NN (|( precision|NN )|) exception|NN occurs|NNS .|. when|WRB this|DT occurs|VBZ ,|, the|DT pe|NN bit|NN (|( bit|JJ 5|CD of|IN the|DT fpu|NN status|NN word|NN )|) is|VBZ normally|RB set|VBN by|IN the|DT processor|NN .|. under|IN certain|JJ rare|JJ conditions|NNS ,|, this|DT bit|NN may|MD not|RB be|VB set|VBN when|WRB this|DT rounding|NN occurs|VBZ .|. however|RB ,|, other|JJ actions|NNS taken|VBN by|IN the|DT processor|NN (|( invoking|VBG the|DT software|NN exception|NN handler|NN if|IN the|DT exception|NN is|VBZ unmasked|VBN )|) are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD only|RB occur|VB if|IN the|DT floating-point|NN operation|NN which|WDT causes|VBZ the|DT precision|NN exception|NN is|VBZ immediately|RB followed|VBN by|IN one|CD of|IN the|DT following|JJ instructions|NNS :|: fst|NN m32real|NN fst|JJ m64real|NN fstp|JJ m32real|NN fstp|JJ m64real|NN fstp|JJ m80real|JJ fist|NN m16int|NN fist|NN m32int|NN fistp|NN m16int|NN fistp|NN m32int|NN fistp|JJ m64int|NN note|NN that|IN even|RB if|IN this|DT combination|NN of|IN instructions|NNS is|VBZ encountered|VBN ,|, there|EX is|VBZ also|RB a|DT dependency|NN on|IN the|DT internal|JJ pipelining|NN and|CC execution|NN state|NN of|IN both|DT instructions|NNS in|IN the|DT processor|NN .|.
implication	inexact-result|JJ exceptions|NNS are|VBP commonly|RB masked|VBN or|CC ignored|VBN by|IN applications|NNS ,|, as|IN it|PRP happens|VBZ frequently|RB ,|, and|CC produces|VBZ a|DT rounded|JJ result|NN acceptable|JJ to|TO most|JJS applications|NNS .|. the|DT pe|JJ bit|NN of|IN the|DT fpu|NN status|NN word|NN may|MD not|RB always|RB be|VB set|VBN upon|RP receiving|VBG an|DT inexact-|JJ result|NN exception|NN .|. thus|RB ,|, if|IN these|DT exceptions|NNS are|VBP unmasked|JJ ,|, a|DT floating-point|JJ error|NN exception|NN handler|NN may|MD not|RB recognize|VB that|IN a|DT precision|NN exception|NN occurred|VBD .|. note|NN that|IN this|DT is|VBZ a|DT sticky|JJ bit|NN ,|, i.e.|FW ,|, once|RB set|VBN by|IN an|DT inexact-result|JJ condition|NN ,|, it|PRP remains|VBZ set|VBN until|IN cleared|VBN by|IN software|NN .|.
workaround	this|DT condition|NN can|MD be|VB avoided|VBN by|IN inserting|VBG two|CD nop|JJ instructions|NNS between|IN the|DT two|CD floating-point|JJ instructions|NNS .|.
title	btm|NN for|IN smi|NN will|MD contain|VB incorrect|JJ from|IN eip|NN
problem	a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) will|MD produce|VB a|DT branch|NN trace|NN message|NN (|( btm|NN )|) ,|, if|IN btms|VBN are|VBP enabled|VBN .|. however|RB ,|, the|DT from|IN eip|JJ field|NN of|IN the|DT btm|NN (|( used|VBN to|TO determine|VB the|DT address|NN of|IN the|DT instruction|NN which|WDT was|VBD being|VBG executed|VBN when|WRB the|DT smi|NN was|VBD serviced|VBN )|) will|MD not|RB have|VB been|VBN updated|VBN for|IN the|DT smi|NN ,|, so|IN the|DT field|NN will|MD report|VB the|DT same|JJ from|IN eip|NN as|IN the|DT previous|JJ btm|NN .|.
implication	a|DT btm|NN which|WDT is|VBZ issued|VBN for|IN an|DT smi|NN will|MD not|RB contain|VB the|DT correct|NN from|IN eip|NN ,|, limiting|VBG the|DT usefulness|NN of|IN btms|NN for|IN debugging|VBG software|NN in|IN conjunction|NN with|IN system|NN management|NN mode|NN (|( smm|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	i/o|JJ restart|NN in|IN smm|NN may|MD fail|VB after|IN simultaneous|JJ mce|NN
problem	if|IN an|DT i/o|JJ instruction|NN (|( in|IN ,|, ins|NNS ,|, rep|NN ins|NNS ,|, out|IN ,|, outs|NNS ,|, or|CC rep|VB outs|NNS )|) is|VBZ being|VBG executed|VBN ,|, and|CC if|IN the|DT data|NN for|IN this|DT instruction|NN becomes|VBZ corrupted|VBN ,|, the|DT pentium|NN iii|NN processor|NN will|MD signal|VB a|DT machine|NN check|NN exception|NN (|( mce|NN )|) .|. if|IN the|DT instruction|NN is|VBZ directed|VBN at|IN a|DT device|NN which|WDT is|VBZ powered|VBN down|RB ,|, the|DT processor|NN may|MD also|RB receive|VB an|DT assertion|NN of|IN smi|JJ #|# .|. since|IN mces|NNS have|VBP higher|JJR priority|NN ,|, the|DT processor|NN will|MD call|VB the|DT mce|NN handler|NN ,|, and|CC the|DT smi|NN #|# assertion|NN will|MD remain|VB pending|JJ .|. however|RB ,|, upon|IN attempting|VBG to|TO execute|VB the|DT first|JJ instruction|NN of|IN the|DT mce|NN handler|NN ,|, the|DT smi|NN #|# will|MD be|VB recognized|VBN and|CC the|DT processor|NN will|MD attempt|VB to|TO execute|VB the|DT smm|NN handler|NN .|. if|IN the|DT smm|NN handler|NN is|VBZ completed|VBN successfully|RB ,|, it|PRP will|MD attempt|VB to|TO restart|VB the|DT i/o|NN instruction|NN ,|, but|CC will|MD not|RB have|VB the|DT correct|JJ machine|NN state|NN ,|, due|JJ to|TO the|DT call|NN to|TO the|DT mce|NN handler|NN .|.
implication	a|DT simultaneous|JJ mce|NN and|CC smi|JJ #|# assertion|NN may|MD occur|VB for|IN one|CD of|IN the|DT i/o|JJ instructions|NNS above|IN .|. the|DT smm|JJ handler|NN may|MD attempt|VB to|TO restart|VB such|PDT an|DT i/o|JJ instruction|NN ,|, but|CC will|MD have|VB corrupted|VBN state|NN due|JJ to|TO the|DT mce|NN handler|NN call|NN ,|, leading|VBG to|TO failure|NN of|IN the|DT restart|NN and|CC shutdown|NN of|IN the|DT processor|NN .|.
workaround	if|IN a|DT system|NN implementation|NN must|MD support|VB both|DT smm|NN and|CC mces|NNS ,|, the|DT first|JJ thing|NN the|DT smm|NN handler|NN code|NN (|( when|WRB an|DT i/o|JJ restart|NN is|VBZ to|TO be|VB performed|VBN )|) should|MD do|VB is|VBZ check|VB for|IN a|DT pending|VBG mce|NN .|. if|IN there|EX is|VBZ an|DT mce|NN pending|NN ,|, the|DT smm|NN handler|NN should|MD immediately|RB exit|VB via|IN an|DT rsm|JJ instruction|NN and|CC allow|VB the|DT machine|NN check|NN exception|NN handler|NN to|TO execute|VB .|. if|IN there|EX is|VBZ not|RB ,|, the|DT smm|JJ handler|NN may|MD proceed|VB with|IN its|PRP$ normal|JJ operation|NN .|.
title	branch|NN traps|NNS do|VBP not|RB function|VB if|IN btms|NNS are|VBP also|RB enabled|VBN
problem	if|IN branch|JJ traps|NNS or|CC branch|NN trace|NN messages|NNS (|( btms|NN )|) are|VBP enabled|VBN alone|RB ,|, both|DT function|NN as|IN expected|VBN .|. however|RB ,|, if|IN both|DT are|VBP enabled|VBN ,|, only|RB the|DT btms|NN will|MD function|VB ,|, and|CC the|DT branch|NN traps|NNS will|MD be|VB ignored|VBN .|.
implication	the|DT branch|NN traps|NNS and|CC branch|NN trace|NN message|NN debugging|VBG features|NNS can|MD not|RB be|VB used|VBN together|RB .|.
workaround	if|IN branch|JJ trap|NN functionality|NN is|VBZ desired|VBN ,|, btms|VB must|MD be|VB disabled|VBN .|.
title	checker|NN bist|NN failure|NN in|IN frc|NN mode|NN not|RB signaled|VBD
problem	if|IN a|DT system|NN is|VBZ running|VBG in|IN functional|JJ redundancy|NN checking|NN (|( frc|NN )|) mode|NN ,|, and|CC the|DT checker|NN of|IN the|DT master-checker|NN pair|NN encounters|VBZ a|DT hard|JJ failure|NN while|IN running|VBG the|DT built-|NN in|IN self|JJ test|NN (|( bist|NN )|) ,|, the|DT checker|NN will|MD tri-state|VB all|DT outputs|NNS without|IN signaling|VBG an|DT ierr|JJ #|# .|.
implication	assuming|VBG the|DT master|NN passes|VBZ bist|NN successfully|RB ,|, it|PRP will|MD continue|VB execution|NN unchecked|JJ ,|, operating|VBG without|IN functional|JJ redundancy|NN .|. however|RB ,|, the|DT necessary|JJ pull-up|NN on|IN the|DT frcerr|NN pin|NN will|MD cause|VB an|DT frcerr|NN to|TO be|VB signaled|VBN .|. the|DT operation|NN of|IN the|DT master|NN depends|VBZ on|IN the|DT implementation|NN of|IN frcerr|NN .|.
workaround	for|IN successful|JJ detection|NN of|IN bist|JJ failure|NN in|IN the|DT checker|NN of|IN an|DT frc|JJ pair|NN ,|, use|VBP the|DT frcerr|JJ signal|NN ,|, instead|RB of|IN ierr|JJ #|# .|.
title	binit|NN #|# assertion|NN causes|VBZ frcerr|JJ assertion|NN in|IN frc|NN mode|NN
problem	if|IN a|DT pair|NN of|IN pentium|NN iii|NN processors|NNS are|VBP running|VBG in|IN functional|JJ redundancy|NN checking|NN (|( frc|NN )|) mode|NN ,|, and|CC a|DT catastrophic|JJ error|NN condition|NN causes|VBZ binit|RB #|# to|TO be|VB asserted|VBN ,|, the|DT checker|NN in|IN the|DT master-checker|NN pair|NN will|MD enter|VB shutdown|JJ .|. the|DT next|JJ bus|NN transaction|NN from|IN the|DT master|NN will|MD then|RB result|VB in|IN the|DT assertion|NN of|IN frcerr|NN .|.
implication	bus|NN initialization|NN via|IN an|DT assertion|NN of|IN binit|NN #|# occurs|VBZ as|IN the|DT result|NN of|IN a|DT catastrophic|JJ error|NN condition|NN which|WDT precludes|VBZ the|DT continuing|VBG reliable|JJ execution|NN of|IN the|DT system|NN .|. under|IN normal|JJ circumstances|NNS ,|, the|DT master-checker|NN pair|NN would|MD remain|VB synchronized|JJ in|IN the|DT execution|NN of|IN the|DT binit|NN #|# handler|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, an|DT frcerr|NN will|MD be|VB signaled|VBN .|. system|NN behavior|JJ then|RB depends|VBZ on|IN the|DT system|NN specific|JJ error|NN recovery|NN mechanisms|NN .|.
workaround	none|NN identified|VBN .|.
title	machine|NN check|NN exception|NN handler|NN may|MD not|RB always|RB execute|VB successfully|RB
problem	an|DT asynchronous|JJ machine|NN check|NN exception|NN (|( mce|NN )|) ,|, such|JJ as|IN a|DT binit|NN #|# event|NN ,|, which|WDT occurs|VBZ during|IN an|DT access|NN that|WDT splits|VBZ a|DT 4|CD kbyte|NN page|NN boundary|JJ ,|, may|MD leave|VB some|DT internal|JJ registers|NNS in|IN an|DT indeterminate|NN state|NN .|. thus|RB ,|, the|DT mce|NN handler|NN code|NN may|MD not|RB always|RB run|VB successfully|RB if|IN an|DT asynchronous|JJ mce|NN has|VBZ occurred|VBN previously|RB .|.
implication	an|DT mce|NN may|MD not|RB always|RB result|VB in|IN the|DT successful|JJ execution|NN of|IN the|DT mce|NN handler|NN .|. however|RB ,|, asynchronous|JJ mces|NNS usually|RB occur|VBP upon|IN detection|NN of|IN a|DT catastrophic|JJ system|NN condition|NN that|WDT would|MD also|RB hang|VB the|DT processor|NN .|. leaving|VBG mces|NNS disabled|VBN will|MD result|VB in|IN the|DT condition|NN which|WDT caused|VBD the|DT asynchronous|JJ mce|NN instead|RB causing|VBG the|DT processor|NN to|TO enter|VB shutdown|JJ .|. therefore|RB ,|, leaving|VBG mces|NNS disabled|VBD may|MD not|RB improve|VB overall|JJ system|NN behavior|NN .|.
workaround	no|DT workaround|NN which|WDT would|MD guarantee|VB successful|JJ mce|NN handler|NN execution|NN under|IN this|DT condition|NN has|VBZ been|VBN identified|VBN .|.
title	mce|NNS due|JJ to|TO l2|VB parity|NN error|NN gives|VBZ l1|JJ mcacod.ll|NN
problem	if|IN a|DT cache|NN reply|NN parity|NN (|( crp|NN )|) error|NN ,|, cache|NN address|NN parity|NN (|( cap|NN )|) error|NN ,|, or|CC cache|NN synchronous|JJ error|NN (|( cser|NN )|) occurs|VBZ on|IN an|DT access|NN to|TO the|DT pentium|NN iii|NN processors|NNS l2|VBP cache|NN ,|, the|DT resulting|VBG machine|NN check|NN architectural|JJ error|NN code|NN (|( mcacod|NN )|) will|MD be|VB logged|VBN with|IN 01|CD in|IN the|DT ll|JJ field|NN .|. this|DT value|NN indicates|VBZ an|DT l1|JJ cache|NN error|NN ;|: the|DT value|NN should|MD be|VB 10|CD ,|, indicating|VBG an|DT l2|NN cache|NN error|NN .|. note|NN that|IN l2|VBZ ecc|JJ errors|NNS have|VBP the|DT correct|JJ value|NN of|IN 10|CD logged|NNS .|.
implication	an|DT l2|NN cache|NN access|NN error|NN ,|, other|JJ than|IN an|DT ecc|JJ error|NN ,|, will|MD be|VB improperly|RB logged|VBN as|IN an|DT l1|NN cache|NN error|NN in|IN mcacod.ll|NN .|.
workaround	none|NN identified|VBN .|.
title	lber|NN may|MD be|VB corrupted|VBN after|IN some|DT events|NNS
problem	the|DT last|JJ branch|NN record|NN (|( lbr|NN )|) and|CC the|DT last|JJ branch|NN before|IN exception|NN record|NN (|( lber|JJ )|) can|MD be|VB used|VBN to|TO determine|VB the|DT source|NN and|CC destination|NN information|NN for|IN previous|JJ branches|NNS or|CC exceptions|NNS .|. the|DT lbr|NN contains|VBZ the|DT source|NN and|CC destination|NN addresses|NNS for|IN the|DT last|JJ branch|NN or|CC exception|NN ,|, and|CC the|DT lber|NN contains|VBZ similar|JJ information|NN for|IN the|DT last|JJ branch|NN taken|VBN before|IN the|DT last|JJ exception|NN .|. this|DT information|NN is|VBZ typically|RB used|VBN to|TO determine|VB the|DT location|NN of|IN a|DT branch|NN which|WDT leads|VBZ to|TO execution|NN of|IN code|NN which|WDT causes|VBZ an|DT exception|NN .|. however|RB ,|, after|IN a|DT catastrophic|JJ bus|NN condition|NN which|WDT results|NNS in|IN an|DT assertion|NN of|IN binit|NN #|# and|CC the|DT re-initialization|NN of|IN the|DT buses|NNS ,|, the|DT value|NN in|IN the|DT lber|NN may|MD be|VB corrupted|VBN .|. also|RB ,|, after|IN either|CC a|DT call|NN which|WDT results|NNS in|IN a|DT fault|NN or|CC a|DT software|NN interrupt|NN ,|, the|DT lber|NN and|CC lbr|NN will|MD be|VB updated|VBN to|TO the|DT same|JJ value|NN ,|, when|WRB the|DT lber|NN should|MD not|RB have|VB been|VBN updated|VBN .|.
implication	the|DT lber|NN and|CC lbr|NN registers|NNS are|VBP used|VBN only|RB for|IN debugging|VBG purposes|NNS .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT lber|NN will|MD not|RB contain|VB reliable|JJ address|NN information|NN .|. the|DT value|NN of|IN lber|NN should|MD be|VB used|VBN with|IN caution|NN when|WRB debugging|VBG branching|VBG code|NN ;|: if|IN the|DT values|NNS in|IN the|DT lbr|NN and|CC lber|NN are|VBP the|DT same|JJ ,|, then|RB the|DT lber|NN value|NN is|VBZ incorrect|JJ .|. also|RB ,|, the|DT value|NN in|IN the|DT lber|NN should|MD not|RB be|VB relied|VBN upon|IN after|IN a|DT binit|NN #|# event|NN .|.
workaround	none|NN identified|VBN .|.
title	btms|NN may|MD be|VB corrupted|VBN during|IN simultaneous|JJ l1|NNS cache|VBP line|NN replacement|NN
problem	when|WRB branch|NN trace|NN messages|NNS (|( btms|NN )|) are|VBP enabled|VBN and|CC such|JJ a|DT message|NN is|VBZ generated|VBN ,|, the|DT btm|NN may|MD be|VB corrupted|VBN when|WRB issued|VBN to|TO the|DT bus|NN by|IN the|DT l1|NN cache|NN if|IN a|DT new|JJ line|NN of|IN data|NN is|VBZ brought|VBN into|IN the|DT l1|NN data|NNS cache|NN simultaneously|RB .|. though|IN the|DT new|JJ line|NN being|VBG stored|VBN in|IN the|DT l1|NN cache|NN is|VBZ stored|VBN correctly|RB ,|, and|CC no|DT corruption|NN occurs|VBZ in|IN the|DT data|NN ,|, the|DT information|NN in|IN the|DT btm|NN may|MD be|VB incorrect|JJ due|JJ to|TO the|DT internal|JJ collision|NN of|IN the|DT data|NNS line|NN and|CC the|DT btm|NN .|.
implication	although|IN btms|NN may|MD not|RB be|VB entirely|RB reliable|JJ due|JJ to|TO this|DT erratum|NN ,|, the|DT conditions|NNS necessary|JJ for|IN this|DT boundary|JJ condition|NN to|TO occur|VB have|VB only|RB been|VBN exhibited|VBN during|IN focused|JJ simulation|NN testing|VBG .|. intel|NN has|VBZ currently|RB not|RB observed|VBN this|DT erratum|NN in|IN a|DT system|NN level|NN validation|NN environment|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN a|DT page|NN fault|NN after|IN a|DT multiprocessor|NN tlb|NN shootdown|NN
problem	this|DT erratum|NN may|MD occur|VB when|WRB the|DT pentium|NN iii|NN processor|NN executes|VBZ one|CD of|IN the|DT following|JJ read-modify-write|JJ arithmetic|JJ instructions|NNS and|CC a|DT page|NN fault|NN occurs|VBZ during|IN the|DT store|NN of|IN the|DT memory|NN operand|NN :|: add|NN ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP .|. in|IN this|DT case|NN ,|, the|DT eflags|JJ value|NN pushed|VBN onto|IN the|DT stack|NN of|IN the|DT page|NN fault|NN handler|NN may|MD reflect|VB the|DT status|NN of|IN the|DT register|NN after|IN the|DT instruction|NN would|MD have|VB completed|VBN execution|NN rather|RB than|IN before|IN it|PRP .|. the|DT following|JJ conditions|NNS are|VBP required|VBN for|IN the|DT store|NN to|TO generate|VB a|DT page|NN fault|NN and|CC call|VB the|DT operating|NN system|NN page|NN fault|NN handler|NN :|: the|DT store|NN address|JJ entry|NN must|MD be|VB evicted|VBN from|IN the|DT dtlb|NN by|IN speculative|JJ loads|NNS from|IN other|JJ instructions|NNS that|WDT hit|VBD the|DT same|JJ way|NN of|IN the|DT dtlb|NN before|IN the|DT store|NN has|VBZ completed|VBN .|. dtlb|VB eviction|NN requires|VBZ at|IN least|JJS three-load|JJ operations|NNS that|WDT have|VBP linear|JJ address|NN bits|NNS 15:12|CD equal|JJ to|TO each|DT other|JJ and|CC address|JJ bits|NNS 31:16|CD different|JJ from|IN each|DT other|JJ in|IN close|JJ physical|JJ proximity|NN to|TO the|DT arithmetic|JJ operation|NN .|. the|DT page|NN table|JJ entry|NN for|IN the|DT store|NN address|NN must|MD have|VB its|PRP$ permissions|NNS tightened|VBN during|IN the|DT very|RB small|JJ window|NN of|IN time|NN between|IN the|DT dtlb|NN eviction|NN and|CC execution|NN of|IN the|DT store|NN .|. examples|NNS of|IN page|NN permission|NN tightening|VBG include|VBP from|IN present|JJ to|TO not|RB present|VB or|CC from|IN read/write|JJ to|TO read|VB only|RB ,|, etc|FW .|. another|DT processor|NN ,|, without|IN corresponding|VBG synchronization|NN and|CC tlb|NN flush|NN ,|, must|MD cause|VB the|DT permission|NN change|NN .|.
implication	this|DT scenario|NN may|MD only|RB occur|VB on|IN a|DT multiprocessor|NN platform|NN running|VBG an|DT operating|NN system|NN that|WDT performs|VBZ lazy|JJ tlb|NN shootdowns|NNS .|. the|DT memory|NN image|NN of|IN the|DT eflags|JJ register|NN on|IN the|DT page|NN fault|NN handlers|NNS stack|VBP prematurely|RB contains|VBZ the|DT final|JJ arithmetic|JJ flag|NN values|NNS although|IN the|DT instruction|NN has|VBZ not|RB yet|RB completed|VBN .|. intel|NN has|VBZ not|RB identified|VBN any|DT operating|VBG systems|NNS that|WDT inspect|VBP the|DT arithmetic|JJ portion|NN of|IN the|DT eflags|JJ register|NN during|IN a|DT page|NN fault|NN nor|CC observed|VBD this|DT erratum|NN in|IN laboratory|JJ testing|NN of|IN software|NN applications|NNS .|.
workaround	no|DT workaround|NN is|VBZ needed|VBN upon|IN normal|JJ restart|NN of|IN the|DT instruction|NN ,|, since|IN this|DT erratum|NN is|VBZ transparent|JJ to|TO the|DT faulting|NN code|NN and|CC results|NNS in|IN correct|JJ instruction|NN behavior|NN .|. operating|VBG systems|NNS may|MD ensure|VB that|IN no|DT processor|NN is|VBZ currently|RB accessing|VBG a|DT page|NN that|WDT is|VBZ scheduled|VBN to|TO have|VB its|PRP$ page|NN permissions|NNS tightened|VBD or|CC have|VBP a|DT page|NN fault|NN handler|NN that|WDT ignores|VBZ any|DT incorrect|JJ state|NN .|.
title	near|IN call|NN to|TO esp|VB creates|NNS unexpected|JJ eip|NN address|NN
problem	as|IN documented|VBN ,|, the|DT call|NN instruction|NN saves|VBZ procedure|JJ linking|VBG information|NN in|IN the|DT procedure|NN stack|NN and|CC jumps|NNS to|TO the|DT called|VBN procedure|NN specified|VBN with|IN the|DT destination|NN (|( target|NN )|) operand|NN .|. the|DT target|NN operand|NN specifies|VBZ the|DT address|NN of|IN the|DT first|JJ instruction|NN in|IN the|DT called|JJ procedure|NN .|. this|DT operand|NN can|MD be|VB an|DT immediate|JJ value|NN ,|, a|DT general-purpose|JJ register|NN ,|, or|CC a|DT memory|NN location|NN .|. when|WRB accessing|VBG an|DT absolute|NN address|NN indirectly|RB using|VBG the|DT stack|NN pointer|NN (|( esp|RB )|) as|IN a|DT base|NN register|NN ,|, the|DT base|NN value|NN used|VBN is|VBZ the|DT value|NN in|IN the|DT esp|JJ register|NN before|IN the|DT instruction|NN executes|VBZ .|. however|RB ,|, when|WRB accessing|VBG an|DT absolute|NN address|NN directly|RB using|VBG esp|CC as|IN the|DT base|NN register|NN ,|, the|DT base|NN value|NN used|VBN is|VBZ the|DT value|NN of|IN esp|NN after|IN the|DT return|NN value|NN is|VBZ pushed|VBN on|IN the|DT stack|NN ,|, not|RB the|DT value|NN in|IN the|DT esp|JJ register|NN before|IN the|DT instruction|NN executed|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD transfer|VB control|NN to|TO an|DT unintended|JJ address|NN .|. results|NNS are|VBP unpredictable|JJ ,|, depending|VBG on|IN the|DT particular|JJ application|NN ,|, and|CC can|MD range|VB from|IN no|DT effect|NN to|TO the|DT unexpected|JJ termination|NN of|IN the|DT application|NN due|JJ to|TO an|DT exception|NN .|. intel|NN has|VBZ observed|VBN this|DT erratum|NN only|RB in|IN a|DT focused|JJ testing|NN environment|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT commercially|RB available|JJ operating|VBG system|NN ,|, application|NN ,|, or|CC compiler|NN that|WDT makes|VBZ use|NN of|IN or|CC generates|NNS this|DT instruction|NN .|.
workaround	if|IN the|DT other|JJ seven|CD general-purpose|JJ registers|NNS are|VBP unavailable|JJ for|IN use|NN ,|, and|CC it|PRP is|VBZ necessary|JJ to|TO do|VB a|DT call|NN via|IN the|DT esp|JJ register|NN ,|, first|JJ push|NN esp|RB onto|IN the|DT stack|NN ,|, then|RB perform|VB an|DT indirect|JJ call|NN using|VBG esp|NN (|( e.g.|UH ,|, call|VB [|NNP esp|NNP ]|NNP )|) .|. the|DT saved|JJ version|NN of|IN esp|NN should|MD be|VB popped|VBN off|RP the|DT stack|NN after|IN the|DT call|NN returns|NNS .|.
title	memory|NN type|NN undefined|VBD for|IN nonmemory|JJ operations|NNS
problem	the|DT memory|NN type|JJ field|NN for|IN nonmemory|JJ transactions|NNS such|JJ as|IN i/o|NN and|CC special|JJ cycles|NNS are|VBP undefined|JJ .|. although|IN the|DT memory|NN type|NN attribute|NN for|IN nonmemory|JJ operations|NNS logically|RB should|MD (|( and|CC usually|RB does|VBZ )|) manifest|VB itself|PRP as|IN uc|NN ,|, this|DT feature|NN is|VBZ not|RB designed|VBN into|IN the|DT implementation|NN and|CC is|VBZ therefore|RB inconsistent|JJ .|.
implication	bus|NN agents|NNS may|MD decode|VB a|DT non-uc|JJ memory|NN type|NN for|IN nonmemory|JJ bus|JJ transactions|NNS .|.
workaround	bus|NN agents|NNS must|MD consider|VB transaction|NN type|NN to|TO determine|VB the|DT validity|NN of|IN the|DT memory|NN type|JJ field|NN for|IN a|DT transaction|NN .|.
title	infinite|JJ snoop|NN stall|NN during|IN l2|JJ initialization|NN of|IN mp|NN systems|NNS
problem	it|PRP is|VBZ possible|JJ for|IN snoop|NN traffic|NN generated|VBN on|IN the|DT system|NN bus|NN while|IN a|DT processor|NN is|VBZ executing|VBG its|PRP$ l2|NN cache|NN initialization|NN routine|NN to|TO cause|VB the|DT initializing|NN processor|NN to|TO hang|VB .|.
implication	a|DT dp|NN (|( 2-way|JJ )|) system|NN which|WDT does|VBZ not|RB suppress|VB snoop|NN traffic|NN while|IN l2|JJ caches|NNS are|VBP being|VBG initialized|VBN may|MD hang|VB during|IN this|DT initialization|NN sequence|NN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD not|RB be|VB zero|RB after|IN power|NN on|IN or|CC reset|VB
problem	the|DT fp|NN data|NNS operand|VBP pointer|NN ,|, as|IN specified|VBN ,|, should|MD be|VB reset|VB to|TO zero|CD upon|JJ power|NN on|IN or|CC reset|VB by|IN the|DT processor|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB nonzero|RB after|IN power|NN on|IN or|CC reset|VB .|.
implication	software|NN which|WDT uses|VBZ the|DT fp|NN data|NNS operand|VBP pointer|NN and|CC count|NN on|IN its|PRP$ value|NN being|VBG zero|CD after|IN power|NN on|IN or|CC reset|VB without|IN first|JJ executing|VBG an|DT finit/fninit|NN instruction|NN will|MD use|VB an|DT incorrect|JJ value|NN ,|, resulting|VBG in|IN incorrect|JJ behavior|NN of|IN the|DT software|NN .|.
workaround	software|NN should|MD follow|VB the|DT recommendation|NN in|IN section|NN 8.2|CD of|IN the|DT intel|NN architecture|NN software|NN developers|NNS manual|JJ ,|, volume|NN 3|CD :|: system|NN programming|VBG guide|NN (|( order|NN number|NN 243192|CD )|) .|. this|DT recommendation|NN states|VBZ that|IN if|IN the|DT fpu|NN will|MD be|VB used|VBN ,|, software-initialization|JJ code|NN should|MD execute|VB an|DT finit/fninit|JJ instruction|NN following|VBG a|DT hardware|JJ reset|NN .|. this|DT will|MD correctly|RB clear|VB the|DT fp|NN data|NNS operand|VBP pointer|NN to|TO zero|CD .|.
title	movd|NN following|VBG zeroing|VBG instruction|NN can|MD cause|VB incorrect|JJ result|NN
problem	an|DT incorrect|JJ result|NN may|MD be|VB calculated|VBN after|IN the|DT following|JJ circumstances|NNS occur|VBP :|: a|DT register|NN has|VBZ been|VBN zeroed|VBN with|IN either|CC a|DT sub|NN reg|NN ,|, reg|JJ instruction|NN or|CC an|DT xor|JJ reg|NN ,|, reg|JJ instruction|NN ,|, a|DT value|NN is|VBZ moved|VBN with|IN sign|JJ extension|NN into|IN the|DT same|JJ registers|NNS lower|JJR 16|CD bits|NNS ;|: or|CC a|DT signed|JJ integer|NN multiply|NN is|VBZ performed|VBN to|TO the|DT same|JJ registers|NNS lower|JJR 16|CD bits|NNS ,|, this|DT register|NN is|VBZ then|RB copied|VBN to|TO an|DT mmx|NN technology|NN register|NN using|VBG the|DT movd|NN instruction|NN prior|RB to|TO any|DT other|JJ operations|NNS on|IN the|DT sign-extended|JJ value|NN .|. specifically|RB ,|, the|DT sign|NN may|MD be|VB incorrectly|RB extended|VBN into|IN bits|NNS 16-31|CD of|IN the|DT mmx|NN technology|NN register|NN .|. only|RB the|DT mmx|NN technology|NN register|NN is|VBZ affected|VBN by|IN this|DT erratum|NN .|. the|DT erratum|NN only|RB occurs|VBZ when|WRB the|DT three|CD following|VBG steps|NNS occur|RB in|IN the|DT order|NN shown|VBN .|. the|DT erratum|NN may|MD occur|VB with|IN up|RB to|TO 40|CD intervening|VBG instructions|NNS that|WDT do|VBP not|RB modify|VB the|DT sign-extended|JJ value|NN between|IN steps|NNS 2|CD and|CC 3.|CD xor|NN eax|NN ,|, eax|NN or|CC sub|NN eax|NN ,|, eax|JJ movsx|NN ax|NN ,|, bl|NN or|CC movsx|NN ax|NN ,|, byte|NN ptr|NN <|NNP memory|NN address|NN >|NN or|CC movsx|NN ax|NN ,|, bx|NN or|CC movsx|NN ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NN or|CC imul|NN bl|NN (|( ax|JJ implicit|NN ,|, opcode|JJ f6|NN /5|NN )|) or|CC imul|JJ byte|NN ptr|NN <|NNP memory|NN address|NN >|NNP (|( ax|JJ implicit|NN ,|, opcode|JJ f6|NN /5|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN (|( opcode|JJ 0f|CD af|JJ /r|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NNP (|( opcode|JJ 0f|CD af|JJ /r|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN ,|, 16|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NNP ,|, 16|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, 8|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC imul|JJ ax|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC cbw|JJ movd|NN mm0|NN ,|, eax|JJ note|NN that|IN the|DT values|NNS for|IN immediate|JJ byte/words|NNS are|VBP merely|RB representative|JJ (|( i.e.|JJ ,|, 8|CD ,|, 16|CD ,|, 1024|CD )|) and|CC that|IN any|DT value|NN in|IN the|DT range|NN for|IN the|DT size|NN may|MD be|VB affected|VBN .|. also|RB ,|, note|NN that|IN this|DT erratum|NN may|MD occur|VB with|IN eax|NN replaced|VBN with|IN any|DT 32|CD bit|NN general-purpose|JJ register|NN ,|, and|CC ax|NN with|IN the|DT corresponding|JJ 16-bit|JJ version|NN of|IN that|DT replacement|NN .|. bl|NN or|CC bx|NN can|MD be|VB replaced|VBN with|IN any|DT 8-bit|JJ or|CC 16-bit|JJ general-purpose|JJ register|NN .|. the|DT cbw|NN and|CC imul|NN (|( opcode|JJ f6|NN /5|NN )|) instructions|NNS are|VBP specific|JJ to|TO the|DT eax|NN register|NN only|RB .|. in|IN the|DT example|NN ,|, eax|NN is|VBZ forced|VBN to|TO contain|VB 0|CD by|IN the|DT xor|NN or|CC sub|JJ instructions|NNS .|. since|IN the|DT four|CD types|NNS of|IN the|DT movsx|NN or|CC imul|JJ instructions|NNS and|CC the|DT cbw|NN instruction|NN modify|VBZ only|RB bits|VBZ 15:8|CD of|IN eax|NN by|IN sign|NN extending|VBG the|DT lower|JJR 8|CD bits|NNS of|IN eax|NN ,|, bits|VBZ 31:16|CD of|IN eax|NN should|MD always|RB contain|VB 0.|CD this|DT implies|NNS that|IN when|WRB movd|NN copies|NNS eax|VBP to|TO mm0|VB ,|, bits|VBZ 31:16|CD of|IN mm0|NN should|MD also|RB be|VB 0.|CD under|IN certain|JJ scenarios|NNS ,|, bits|VBZ 31:16|CD of|IN mm0|NNS are|VBP not|RB 0|CD ,|, but|CC are|VBP replicas|NNS of|IN bit|NN 15|CD (|( the|DT 16th|CD bit|NN )|) of|IN ax|NN .|. this|DT is|VBZ noticeable|JJ when|WRB the|DT value|NN in|IN ax|NN after|IN the|DT movsx|NN ,|, imul|NN ,|, or|CC cbw|JJ instruction|NN is|VBZ negative|JJ ,|, i.e.|FW ,|, bit|RB 15|CD of|IN ax|NN is|VBZ a|DT 1.|CD when|WRB ax|NN is|VBZ positive|JJ (|( bit|JJ 15|CD of|IN ax|NN is|VBZ a|DT 0|CD )|) ,|, movd|FW will|MD always|RB produce|VB the|DT correct|JJ answer|NN .|. if|IN ax|JJ is|VBZ negative|JJ (|( bit|JJ 15|CD of|IN ax|NN is|VBZ a|DT 1|CD )|) ,|, movd|NN may|MD produce|VB the|DT right|JJ answer|NN or|CC the|DT wrong|JJ answer|NN depending|VBG on|IN the|DT point|NN in|IN time|NN when|WRB the|DT movd|NN instruction|NN is|VBZ executed|VBN in|IN relation|NN to|TO the|DT movsx|NN ,|, imul|NN ,|, or|CC cbw|JJ instruction|NN .|.
implication	the|DT effect|NN of|IN incorrect|JJ execution|NN will|MD vary|VB from|IN unnoticeable|JJ ,|, due|JJ to|TO the|DT code|NN sequence|NN discarding|VBG the|DT incorrect|NN bits|NNS ,|, to|TO an|DT application|NN failure|NN .|. if|IN the|DT mmx|NN technology-enabled|JJ application|NN in|IN which|WDT movd|NN is|VBZ used|VBN to|TO manipulate|VB pixels|NNS ,|, it|PRP is|VBZ possible|JJ for|IN one|CD or|CC more|JJR pixels|NNS to|TO exhibit|VB the|DT wrong|JJ color|NN or|CC position|NN momentarily|RB .|. it|PRP is|VBZ also|RB possible|JJ for|IN a|DT computational|JJ application|NN that|WDT uses|VBZ the|DT movd|JJ instruction|NN in|IN the|DT manner|NN described|VBD above|IN to|TO produce|VB incorrect|JJ data|NNS .|. note|NN that|IN this|DT data|NN may|MD cause|VB an|DT unexpected|JJ page|NN fault|NN or|CC general|JJ protection|NN fault|NN
workaround	there|EX are|VBP two|CD possible|JJ workarounds|NNS for|IN this|DT erratum|NN :|:
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	this|DT erratum|NN can|MD occur|VB with|IN any|DT of|IN the|DT following|JJ situations|NNS :|: if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN ,|, if|IN a|DT waiting|VBG floating-point|JJ instruction|NN or|CC mmx|VB instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|NN ,|, or|CC if|IN an|DT mmx|NN instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em|NN =1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG .|. if|IN any|DT of|IN the|DT above|JJ circumstances|NNS occur|VBP it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN will|MD have|VB executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|.
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, nor|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ ,|, restarting|VBG the|DT instruction|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN due|JJ to|TO the|DT repetition|NN of|IN the|DT side-effect|JJ .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	read|JJ portion|NN of|IN rmw|JJ instruction|NN may|MD execute|VB twice|RB
problem	when|WRB the|DT pentium|NN iii|NN processor|NN executes|VBZ a|DT read-modify-write|JJ (|( rmw|NN )|) arithmetic|JJ instruction|NN ,|, with|IN memory|NN as|IN the|DT destination|NN ,|, it|PRP is|VBZ possible|JJ for|IN a|DT page|NN fault|NN to|TO occur|VB during|IN the|DT execution|NN of|IN the|DT store|NN on|IN the|DT memory|NN operand|NN after|IN the|DT read|NN operation|NN has|VBZ completed|VBN but|CC before|IN the|DT write|JJ operation|NN completes|NNS .|. if|IN the|DT memory|NN targeted|VBN for|IN the|DT instruction|NN is|VBZ uc|JJ (|( uncached|JJ )|) ,|, memory|NN will|MD observe|VB the|DT occurrence|NN of|IN the|DT initial|JJ load|NN before|IN the|DT page|NN fault|NN handler|NN and|CC again|RB if|IN the|DT instruction|NN is|VBZ restarted|VBN .|.
implication	this|DT erratum|NN has|VBZ no|DT effect|NN if|IN the|DT memory|NN targeted|VBN for|IN the|DT rmw|NN instruction|NN has|VBZ no|DT side-effects|NNS .|. if|IN ,|, however|RB ,|, the|DT load|NN targets|VBZ a|DT memory|NN region|NN that|WDT has|VBZ side-effects|NNS ,|, multiple|JJ occurrences|NNS of|IN the|DT initial|JJ load|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	hardware|NN and|CC software|NN developers|NNS who|WP write|VBP device|NN drivers|NNS for|IN custom|NN hardware|NN that|WDT may|MD have|VB a|DT side-effect|JJ style|NN of|IN design|NN should|MD use|VB simple|JJ loads|NNS and|CC simple|JJ stores|NNS to|TO transfer|VB data|NNS to|TO and|CC from|IN the|DT device|NN .|. then|RB ,|, the|DT memory|NN location|NN will|MD simply|RB be|VB read|VBN twice|RB with|IN no|DT additional|JJ implications|NNS .|.
title	mc2_status|NN msr|NN has|VBZ model-specific|JJ error|NN code|NN and|CC machine|NN check|NN architecture|NN error|NN code|NN reversed|VBD
problem	the|DT intel|NN architecture|NN software|NN developers|NNS manual|JJ ,|, volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, documents|NNS that|IN for|IN the|DT mci_status|NN msr|NN ,|, bits|VBZ 15:0|CD contain|NN the|DT mca|NN (|( machine-check|JJ architecture|NN )|) error|NN code|NN field|NN ,|, and|CC bits|VBZ 31:16|CD contain|NN the|DT model-|JJ specific|JJ error|NN code|NN field|NN .|. however|RB ,|, for|IN the|DT mc2_status|NN msr|NN ,|, these|DT bits|NNS have|VBP been|VBN reversed|VBN .|. for|IN the|DT mc2_status|NN msr|NN ,|, bits|VBZ 15:0|CD contain|NN the|DT model-specific|JJ error|NN code|NN field|NN and|CC bits|VBZ 31:16|CD contain|NN the|DT mca|NN error|NN code|NN field|NN .|.
implication	a|DT machine|NN check|NN error|NN may|MD be|VB decoded|VBN incorrectly|RB if|IN this|DT erratum|NN on|IN the|DT mc2_status|NN msr|NN is|VBZ not|RB taken|VBN into|IN account|NN .|.
workaround	when|WRB decoding|VBG the|DT mc2_status|NN msr|NN ,|, reverse|VB the|DT two|CD error|NN fields|NNS .|.
title	mixed|JJ cacheability|NN of|IN lock|NN variables|NNS is|VBZ problematic|JJ in|IN mp|JJ systems|NNS
problem	this|DT errata|VBZ only|RB affects|VBZ multiprocessor|NN systems|NNS where|WRB a|DT lock|NN variable|JJ address|NN is|VBZ marked|VBN cacheable|JJ in|IN one|CD processor|NN and|CC uncacheable|JJ in|IN any|DT others|NNS .|. the|DT processors|NNS which|WDT have|VBP it|PRP marked|VBD uncacheable|JJ may|MD stall|VB indefinitely|RB when|WRB accessing|VBG the|DT lock|NN variable|NN .|. the|DT stall|NN is|VBZ only|RB encountered|JJ if|IN :|: one|CD processor|NN has|VBZ the|DT lock|NN variable|NN cached|VBN ,|, and|CC is|VBZ attempting|VBG to|TO execute|VB a|DT cache|NN lock|NN .|. if|IN the|DT processor|NN which|WDT has|VBZ that|IN address|NN cached|VBN has|VBZ it|PRP cached|VBD in|IN its|PRP$ l2|NN only|RB .|. other|JJ processors|NNS ,|, meanwhile|RB ,|, issue|NN back|RB to|TO back|VB accesses|NNS to|TO that|DT same|JJ address|NN on|IN the|DT bus|NN .|.
implication	mp|NN systems|NNS where|WRB all|DT processors|NNS either|CC use|NN cache|NN locks|NNS or|CC consistent|JJ locks|NNS to|TO uncacheable|JJ space|NN will|MD not|RB encounter|VB this|DT problem|NN .|. if|IN ,|, however|RB ,|, a|DT lock|NN variables|NNS cacheability|NN varies|NNS in|IN different|JJ processors|NNS ,|, and|CC several|JJ processors|NNS are|VBP all|DT attempting|VBG to|TO perform|VB the|DT lock|NN simultaneously|RB ,|, an|DT indefinite|JJ stall|NN may|MD be|VB experienced|VBN by|IN the|DT processors|NNS which|WDT have|VBP it|PRP marked|VBD uncacheable|JJ in|IN locking|VBG the|DT variable|NN (|( if|IN the|DT conditions|NNS above|IN are|VBP satisfied|VBN )|) .|. intel|NN has|VBZ only|RB encountered|VBN this|DT problem|NN in|IN focus|NN testing|VBG with|IN artificially|RB generated|VBN external|JJ events|NNS .|. intel|NN has|VBZ not|RB currently|RB identified|VBN any|DT commercial|JJ software|NN which|WDT exhibits|VBZ this|DT problem|NN .|.
workaround	follow|VB a|DT homogenous|JJ model|NN for|IN the|DT memory|NN type|NN range|NN registers|NNS (|( mtrrs|NN )|) ,|, ensuring|VBG that|IN all|DT processors|NNS have|VBP the|DT same|JJ cacheability|NN attributes|NNS for|IN each|DT region|NN of|IN memory|NN ;|: do|VB not|RB use|VB locks|NNS whose|WP$ memory|NN type|NN is|VBZ cacheable|JJ on|IN one|CD processor|NN ,|, and|CC uncacheable|JJ on|IN others|NNS .|. avoid|JJ page|NN table|JJ aliasing|NN ,|, which|WDT may|MD produce|VB a|DT nonhomogenous|JJ memory|NN model|NN .|.
title	mov|NN with|IN debug|JJ register|NN causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN on|IN debug|NN registers|NNS ,|, a|DT general-|JJ protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN ,|, as|IN documented|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN 14.2.|CD however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( i.e.|FW ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-|JJ protection|NN exception|NN handler|NN .|.
title	upper|JJ four|CD pat|NN entries|NNS not|RB usable|JJ with|IN mode|NN b|NN or|CC mode|NN c|NNS paging|VBG
problem	the|DT page|NN attribute|NN table|NN (|( pat|NN )|) contains|VBZ eight|CD entries|NNS ,|, which|WDT must|MD all|DT be|VB initialized|VBN and|CC considered|VBN when|WRB setting|VBG up|RP memory|NN types|NNS for|IN the|DT pentium|NN iii|NN processor|NN .|. however|RB ,|, in|IN mode|NN b|NN or|CC mode|NN c|NN paging|NN ,|, the|DT upper|JJ four|CD entries|NNS do|VBP not|RB function|VB correctly|RB for|IN 4-kbyte|JJ pages|NNS .|. specifically|RB ,|, bit|VBD 7|CD of|IN page|NN table|JJ entries|NNS that|WDT translate|VBP addresses|NNS to|TO 4-kbyte|JJ pages|NNS should|MD be|VB used|VBN as|IN the|DT upper|JJ bit|NN of|IN a|DT 3-bit|JJ index|NN to|TO determine|VB the|DT pat|NN entry|NN that|WDT specifies|VBZ the|DT memory|NN type|NN for|IN the|DT page|NN .|. when|WRB mode|NN b|NN (|( cr4.pse|NN =|RB 1|CD )|) and/or|NN mode|NN c|NN (|( cr4.pae|NN )|) are|VBP enabled|VBN ,|, the|DT processor|NN forces|VBZ this|DT bit|NN to|TO zero|CD when|WRB determining|VBG the|DT memory|NN type|NN regardless|NN of|IN the|DT value|NN in|IN the|DT page|NN table|JJ entry|NN .|. the|DT upper|JJ four|CD entries|NNS of|IN the|DT pat|NN function|NN correctly|RB for|IN 2-mbyte|JJ and|CC 4-mbyte|JJ large|JJ pages|NNS (|( specified|VBN by|IN bit|NN 12|CD of|IN the|DT page|NN directory|NN entry|NN for|IN those|DT translations|NNS )|) .|.
implication	only|RB the|DT lower|JJR four|CD pat|NN entries|NNS are|VBP useful|JJ for|IN 4-kb|JJ translations|NNS when|WRB mode|NN b|NN or|CC c|NN paging|NN is|VBZ used|VBN .|. in|IN mode|NN a|DT paging|NN (|( 4-kbyte|JJ pages|NNS only|RB )|) ,|, all|DT eight|CD entries|NNS may|MD be|VB used|VBN .|. all|DT eight|CD entries|NNS may|MD be|VB used|VBN for|IN large|JJ pages|NNS in|IN mode|NN b|NN or|CC c|NN paging|NN .|.
workaround	none|NN identified|VBD
title	data|NNS breakpoint|NN exception|NN in|IN a|DT displacement|JJ relative|NN near|IN call|NN may|MD corrupt|VB eip|NN
problem	if|IN a|DT misaligned|VBN data|NN breakpoint|NN is|VBZ programmed|VBN to|TO the|DT same|JJ cache|NN line|NN as|IN the|DT memory|NN location|NN where|WRB the|DT stack|NN push|NN of|IN a|DT near|JJ call|NN is|VBZ performed|VBN and|CC any|DT data|NN breakpoints|NNS are|VBP enabled|VBN ,|, the|DT processor|NN will|MD update|VB the|DT stack|NN and|CC esp|NN appropriately|RB ,|, but|CC may|MD skip|VB the|DT code|NN at|IN the|DT destination|NN of|IN the|DT call|NN .|. hence|NN ,|, program|NN execution|NN will|MD continue|VB with|IN the|DT next|JJ instruction|NN immediately|RB following|VBG the|DT call|NN ,|, instead|RB of|IN the|DT target|NN of|IN the|DT call|NN .|.
implication	the|DT failure|NN mechanism|NN for|IN this|DT erratum|NN is|VBZ that|IN the|DT call|NN would|MD not|RB be|VB taken|VBN ;|: therefore|RB ,|, instructions|NNS in|IN the|DT called|VBN subroutine|NN would|MD not|RB be|VB executed|VBN .|. as|IN a|DT result|NN ,|, any|DT code|NN relying|NN on|IN the|DT execution|NN of|IN the|DT subroutine|NN will|MD behave|VB unpredictably|RB .|.
workaround	whether|IN enabled|VBD or|CC not|RB ,|, do|VBP not|RB program|NN a|DT misaligned|VBN data|NNS breakpoint|NN to|TO the|DT same|JJ cache|NN line|NN on|IN the|DT stack|NN where|WRB the|DT push|NN for|IN the|DT near|JJ call|NN is|VBZ performed|VBN .|.
title	rdmsr|NN or|CC wrmsr|NN to|TO invalid|VB msr|JJ address|NN may|MD not|RB cause|VB gp|NN fault|NN
problem	the|DT rdmsr|NN and|CC wrmsr|NN instructions|NNS allow|VBP reading|NN or|CC writing|NN of|IN msrs|NN (|( model|NN specific|JJ registers|NNS )|) based|VBN on|IN the|DT index|NN number|NN placed|VBN in|IN ecx|NN .|. the|DT processor|NN should|MD reject|VB access|NN to|TO any|DT reserved|VBN or|CC unimplemented|VBN msrs|NNS by|IN generating|VBG #|# gp|NN (|( 0|CD )|) .|. however|RB ,|, there|EX are|VBP some|DT invalid|JJ msr|NN addresses|NNS for|IN which|WDT the|DT processor|NN will|MD not|RB generate|VB #|# gp|NN (|( 0|CD )|) .|.
implication	for|IN rdmsr|NN ,|, undefined|JJ values|NNS will|MD be|VB read|VBN into|IN edx|NN :|: eax|NN .|. for|IN wrmsr|NN ,|, undefined|JJ processor|NN behavior|NN may|MD result|VB .|.
workaround	do|VB not|RB use|VB invalid|JJ msr|NN addresses|NNS with|IN rdmsr|NN or|CC wrmsr|NN .|.
title	preload|NN followed|VBN by|IN extest|NN does|VBZ not|RB load|VB boundary|JJ scan|JJ data|NNS
problem	according|VBG to|TO the|DT ieee|NN 1149.1|CD standard|NN ,|, the|DT extest|JJS instruction|NN would|MD use|VB data|NNS typically|RB loaded|VBD onto|IN the|DT latched|JJ parallel|NN outputs|NNS of|IN boundary-scan|JJ shift-register|JJ stages|NNS using|VBG the|DT sample/preload|NN instruction|NN prior|RB to|TO the|DT selection|NN of|IN the|DT extest|JJS instruction|NN .|. as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, this|DT method|NN can|MD not|RB be|VB used|VBN to|TO load|VB the|DT data|NNS onto|IN the|DT outputs|NNS .|.
implication	using|VBG the|DT preload|NN instruction|NN prior|RB to|TO the|DT extest|JJS instruction|NN will|MD not|RB produce|VB expected|VBN data|NNS after|IN the|DT completion|NN of|IN extest|NN .|.
workaround	none|NN identified|VBD
title	far|RB jump|NN to|TO new|JJ tss|NN with|IN d-bit|NN cleared|NNS may|MD cause|VB system|NN hang|NN
problem	a|DT task|NN switch|NN may|MD be|VB performed|VBN by|IN executing|VBG a|DT far|RB jump|NN through|IN a|DT task|NN gate|NN or|CC to|TO a|DT new|JJ task|NN state|NN segment|NN (|( tss|NN )|) directly|RB .|. normally|RB ,|, when|WRB such|PDT a|DT jump|NN to|TO a|DT new|JJ tss|NN occurs|VBZ ,|, the|DT d-bit|NN (|( which|WDT indicates|VBZ that|IN the|DT page|NN referenced|VBN by|IN a|DT page|NN table|JJ entry|NN (|( pte|NN )|) has|VBZ been|VBN modified|VBN )|) for|IN the|DT pte|NN which|WDT maps|VBZ the|DT location|NN of|IN the|DT previous|JJ tss|NN will|MD already|RB be|VB set|VBN ,|, and|CC the|DT processor|NN will|MD operate|VB as|IN expected|VBN .|. however|RB ,|, if|IN the|DT d-bit|NN is|VBZ clear|JJ at|IN the|DT time|NN of|IN the|DT jump|NN to|TO the|DT new|JJ tss|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	if|IN an|DT os|NN is|VBZ used|VBN which|WDT can|MD clear|VB the|DT d-bit|NN for|IN system|NN pages|NNS ,|, and|CC which|WDT jumps|VBZ to|TO a|DT new|JJ tss|NN on|IN a|DT task|NN switch|NN ,|, then|RB a|DT condition|NN may|MD occur|VB which|WDT results|NNS in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB identified|VBN any|DT commercial|JJ software|NN which|WDT may|MD encounter|VB this|DT condition|NN ;|: this|DT erratum|NN was|VBD discovered|VBN in|IN a|DT focused|JJ testing|NN environment|NN .|.
workaround	ensure|VB that|IN os|JJ code|NN does|VBZ not|RB clear|JJ the|DT d-bit|NN for|IN system|NN pages|NNS (|( including|VBG any|DT pages|NNS that|WDT contain|VBP a|DT task|NN gate|NN or|CC tss|NN )|) .|. use|NN task|NN gates|VBZ rather|RB than|IN jumping|VBG to|TO a|DT new|JJ tss|NN when|WRB performing|VBG a|DT task|NN switch|NN .|.
title	int|NN 1|CD instruction|NN handler|NN execution|NN could|MD generate|VB a|DT debug|NN exception|NN
problem	if|IN the|DT processors|NNS general|JJ detect|VBP enable|JJ flag|NN is|VBZ set|VBN and|CC an|DT explicit|NN call|NN is|VBZ made|VBN to|TO the|DT interrupt|JJ procedure|NN via|IN the|DT int|NN 1|CD instruction|NN ,|, the|DT general|JJ detect|NN enable|JJ flag|NN should|MD be|VB cleared|VBN prior|RB to|TO entering|VBG the|DT handler|NN .|. as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT flag|NN is|VBZ not|RB cleared|VBN prior|RB to|TO entering|VBG the|DT handler|NN .|. if|IN an|DT access|NN is|VBZ made|VBN to|TO the|DT debug|NN registers|NNS while|IN inside|NN of|IN the|DT handler|NN ,|, the|DT state|NN of|IN the|DT general|JJ detect|NN enable|JJ flag|NN will|MD cause|VB a|DT second|JJ debug|NN exception|NN to|TO be|VB taken|VBN .|. the|DT second|JJ debug|NN exception|NN clears|VBZ the|DT general|JJ detect|NN enable|JJ flag|NN and|CC returns|NNS control|NN to|TO the|DT handler|NN which|WDT is|VBZ now|RB able|JJ to|TO access|NN the|DT debug|NN registers|NNS .|.
implication	this|DT erratum|NN will|MD generate|VB an|DT unexpected|JJ debug|NN exception|NN upon|IN accessing|VBG the|DT debug|NN registers|NNS while|IN inside|NN of|IN the|DT int|NN 1|CD handler|NN .|.
workaround	ignore|RB the|DT second|JJ debug|NN exception|NN that|WDT is|VBZ taken|VBN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
title	comiss/ucomiss|NN may|MD not|RB update|VB eflags|NNS under|IN certain|JJ conditions|NNS
problem	comiss/ucomiss|JJ instructions|NNS compare|VBP the|DT least|JJS significant|JJ pairs|NNS of|IN packed|JJ single-|JJ precision|NN floating-point|NN numbers|NNS and|CC set|VBD the|DT zf|NN ,|, pf|NN ,|, and|CC cf|NN bits|NNS in|IN the|DT eflags|JJ register|NN accordingly|RB (|( the|DT of|IN ,|, sf|NN ,|, and|CC af|JJ bits|NNS are|VBP cleared|VBN )|) .|. under|IN certain|JJ conditions|NNS when|WRB a|DT memory|NN location|NN is|VBZ loaded|VBN into|IN cache|NN ,|, the|DT eflags|NNS may|MD not|RB get|VB set|VBN .|.
implication	the|DT result|NN of|IN the|DT incorrect|JJ status|NN of|IN the|DT eflags|NNS may|MD range|VB from|IN no|DT effect|NN to|TO an|DT unexpected|JJ application/os|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	transmission|NN error|NN on|IN cache|NN read|NN
problem	during|IN reads|NNS of|IN the|DT l2|NN cache|NN ,|, the|DT processor|NN may|MD use|VB certain|JJ l2|JJ cache|NN optimizations|NNS that|WDT may|MD result|VB in|IN a|DT data|NN transmission|NN error|NN
implication	data|NNS corruption|NN caused|VBN by|IN this|DT erratum|NN will|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	potential|JJ loss|NN of|IN data|NNS coherency|NN during|IN mp|NN data|NNS ownership|NN transfer|NN
problem	in|IN mp|JJ systems|NNS ,|, processors|NNS may|MD be|VB sharing|VBG data|NNS in|IN different|JJ cache|NN lines|NNS ,|, referenced|VBD as|IN line|NN a|DT and|CC line|NN b|NN in|IN the|DT discussion|NN below|IN .|. when|WRB this|DT erratum|NN occurs|VBZ (|( with|IN the|DT following|JJ example|NN given|VBN for|IN a|DT 2-way|JJ mp|NN system|NN with|IN processors|NNS noted|VBD as|IN p0|NN and|CC p1|NN )|) ,|, p0|JJ contains|VBZ a|DT shared|JJ copy|NN of|IN line|NN b|NN in|IN its|PRP$ l1|NN .|. p1|NN has|VBZ a|DT shared|VBN copy|NN of|IN line|NN a.|IN each|DT processor|NN must|MD manage|VB the|DT necessary|JJ invalidation|NN and|CC snoop|NN cycles|NNS before|IN that|DT processor|NN can|MD modify|VB and|CC source|NN the|DT results|NNS of|IN any|DT internal|JJ writes|NNS to|TO the|DT other|JJ processor|NN .|. there|EX exists|VBZ a|DT narrow|JJ timing|NN window|NN when|WRB ,|, if|IN p1|JJ requests|VBZ a|DT coy|NN of|IN line|NN b|IN it|PRP may|MD be|VB supplied|VBN by|IN p0|NN in|IN an|DT exclusive|JJ state|NN which|WDT allows|VBZ p1|NN to|TO modify|VB the|DT contents|NNS of|IN the|DT line|NN with|IN no|DT further|JJ external|JJ invalidation|NN cycles|NNS .|. in|IN this|DT narrow|JJ window|NN p0|NN may|MD also|RB retire|VB instructions|NNS that|WDT use|VBP the|DT original|JJ data|NNS present|NN before|IN p1|NN performed|VBD the|DT modification|NN
implication	multiprocessor|NN or|CC threaded|VBN application|NN synchronization|NN ,|, required|VBN for|IN low-level|JJ data|NNS sharing|NN ,|, that|WDT is|VBZ implemented|VBN via|IN operating|NN system|NN provided|VBD synchronization|NN constructs|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. applications|NNS which|WDT rely|VBP upon|IN the|DT usage|NN of|IN locked|JJ semaphores|NNS rather|RB than|IN memory|NN ordering|NN are|VBP also|RB unaffected|JJ .|. uniprocessor|JJ systems|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. if|IN the|DT erratum|NN does|VBZ occur|VB one|CD processor|NN may|MD execute|VB software|NN with|IN the|DT stale|NN data|NNS that|WDT was|VBD present|JJ from|IN the|DT previous|JJ shared|VBN state|NN rather|RB than|IN the|DT data|NNS written|VBN more|RBR recently|RB by|IN another|DT processor|NN .|.
workaround	deterministic|JJ barriers|NNS beyond|IN which|WDT program|NN variables|NNS will|MD not|RB be|VB modified|VBN can|MD be|VB achieved|VBN via|IN the|DT usage|NN of|IN locked|JJ semaphore|NN operations|NNS .|. these|DT should|MD effectively|RB prevent|VB the|DT occurrence|NN of|IN this|DT erratum|NN
title	misaligned|VBN locked|JJ access|NN to|TO apic|VB space|NN results|NNS in|IN hang|NN
problem	when|WRB the|DT processors|NNS apic|VBP space|NN is|VBZ accessed|VBN with|IN a|DT misaligned|JJ locked|JJ access|NN a|DT machine|NN check|NN exception|NN is|VBZ expected|VBN .|. however|RB ,|, the|DT processors|NNS machine|NN check|NN architecture|NN is|VBZ unable|JJ to|TO handle|VB the|DT misaligned|JJ locked|JJ access|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ the|DT processor|NN will|MD hang|VB .|. typical|JJ usage|NN models|NNS for|IN the|DT apic|NN address|NN space|NN do|VBP not|RB use|VB locked|JJ accesses|NNS .|. this|DT erratum|NN will|MD not|RB affect|VB systems|NNS using|VBG such|JJ a|DT model|NN .|.
workaround	ensure|VB that|IN all|DT accesses|NNS to|TO apic|VB space|NN are|VBP aligned|VBN .|.
title	floating-point|JJ exception|NN signal|NN may|MD be|VB deferred|VBN
problem	a|DT one|CD clock|NN window|NN exists|VBZ where|WRB a|DT pending|VBG x87|NN fp|JJ exception|NN that|WDT should|MD be|VB signaled|VBN on|IN the|DT execution|NN of|IN a|DT cvtps2pi|NN ,|, cvtpi2ps|NN ,|, or|CC cvttps2pi|JJ instruction|NN may|MD be|VB deferred|VBN to|TO the|DT next|JJ waiting|VBG floating-point|JJ instruction|NN or|CC instruction|NN that|WDT would|MD change|VB mmx|JJ register|NN state|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ the|DT floating-point|JJ exception|NN will|MD not|RB be|VB handled|VBN as|IN expected|VBN .|.
workaround	applications|NNS that|WDT follow|VBP intel|NN programming|NN guidelines|NNS (|( empty|JJ all|DT x87|JJ registers|NNS before|IN executing|VBG mmx|NN technology|NN instructions|NNS )|) will|MD not|RB be|VB affected|VBN by|IN this|DT erratum|NN
title	memory|NN ordering|VBG based|VBN synchronization|NN may|MD cause|VB a|DT livelock|NN condition|NN in|IN mp|NN systems|NNS
problem	in|IN an|DT mp|NN environment|NN ,|, the|DT following|JJ sequence|NN of|IN code|NN (|( or|CC similar|JJ code|NN )|) in|IN two|CD processors|NNS (|( p0|NN and|CC p1|NN )|) may|MD cause|VB them|PRP to|TO each|DT enter|NN an|DT infinite|JJ loop|NN (|( livelock|JJ condition|NN )|) :|: p0|NN
implication	both|DT processors|NNS will|MD be|VB stuck|VBN in|IN an|DT infinite|JJ loop|NN ,|, leading|VBG to|TO a|DT hang|JJ condition|NN .|. note|NN that|IN if|IN p0|JJ receives|VBZ any|DT interrupt|NN ,|, the|DT loop|NN timing|NN will|MD be|VB disrupted|VBN such|JJ that|IN the|DT livelock|NN will|MD be|VB broken|VBN .|. the|DT system|NN timer|NN ,|, a|DT keystroke|NN ,|, or|CC mouse|VB movement|NN can|MD provide|VB an|DT interrupt|NN that|WDT will|MD break|VB the|DT livelock|NN .|.
workaround	use|VB a|DT lock|NN instruction|NN to|TO force|VB p0|NN to|TO execute|VB instruction|NN (|( 6|CD )|) before|IN instruction|NN (|( 7|CD )|) .|.
title	system|NN bus|NN address|NN parity|NN generator|NN may|MD report|VB false|JJ aerr|NN #|#
problem	the|DT processors|NNS address|VBP parity|NN error|NN detection|NN circuit|NN may|MD fail|VB to|TO meet|VB its|PRP$ frequency|NN timing|VBG specification|NN under|IN certain|JJ environmental|JJ conditions|NNS .|. at|IN the|DT high|JJ end|NN of|IN the|DT temperature|NN specification|NN and/or|IN the|DT low|JJ end|NN of|IN the|DT voltage|NN range|NN ,|, the|DT processor|NN may|MD report|VB false|JJ address|NN parity|NN errors|NNS .|.
implication	if|IN the|DT system|NN has|VBZ aerr|RB #|# drive|NN enabled|VBN (|( bit|NN [|VBZ 3|CD ]|NN of|IN the|DT ebl_cr_poweron|NN resister|NN set|VBN to|TO 1|CD )|) spurious|JJ address|NN detection|NN and|CC reporting|NN may|MD occur|VB .|. in|IN some|DT system|NN configurations|NNS ,|, binit|RB #|# may|MD be|VB asserted|VBN on|IN the|DT system|NN bus|NN .|. this|DT may|MD cause|VB some|DT systems|NNS to|TO generate|VB a|DT machine|NN check|NN exception|NN and|CC in|IN others|NNS may|MD cause|VB a|DT reboot|NN .|.
workaround	disable|JJ aerr|JJ #|# drive|NN from|IN the|DT processor|NN .|. aerr|JJ #|# drive|NN may|MD be|VB disabled|VBN by|IN clearing|VBG bit|NN [|JJ 3|CD ]|NN in|IN the|DT ebl_cr_poweron|NN register|NN .|. in|IN addition|NN ,|, if|IN the|DT chipset|NN allows|VBZ ,|, aerr|JJ #|# drive|NN should|MD be|VB enabled|VBN from|IN the|DT chipset|NN and|CC aerr|JJ #|# observation|NN enabled|VBN on|IN the|DT processor|NN .|. aerr|JJ #|# observation|NN on|IN the|DT processor|NN is|VBZ enabled|VBN by|IN asserting|VBG a8|JJ #|# on|IN the|DT active-to-inactive|JJ transition|NN of|IN reset|NN #|# .|.
title	system|NN bus|NN ecc|VBZ not|RB functional|JJ with|IN 2:1|CD ratio|NN
problem	if|IN a|DT processor|NN is|VBZ underclocked|VBN at|IN a|DT core|NN frequency|NN to|TO system|NN bus|JJ frequency|NN ratio|NN of|IN 2:1|CD and|CC system|NN bus|NN ecc|NN is|VBZ enabled|VBN ,|, the|DT system|NN bus|NN ecc|POS detection|NN and|CC correction|NN will|MD negatively|RB affect|VB internal|JJ timing|NN dependencies|NNS .|.
implication	if|IN system|NN bus|NN ecc|NN is|VBZ enabled|VBN ,|, and|CC the|DT processor|NN is|VBZ underclocked|VBN at|IN a|DT 2:1|CD ratio|NN ,|, the|DT system|NN may|MD behave|VB unpredictably|RB due|JJ to|TO these|DT timing|VBG dependencies|NNS .|.
workaround	all|DT bus|NN agents|NNS that|WDT support|NN system|NN bus|NN ecc|NN must|MD disable|VB it|PRP when|WRB a|DT 2:1|CD ratio|NN is|VBZ used|VBN .|.
title	processor|NN may|MD assert|VB drdy|JJ #|# on|IN a|DT write|NN with|IN no|DT data|NN
problem	when|WRB a|DT maskmovq|NN instruction|NN is|VBZ misaligned|VBN across|IN a|DT chunk|NN boundary|NN in|IN a|DT way|NN that|IN one|CD chunk|NN has|VBZ a|DT mask|NN of|IN all|DT 0s|CD ,|, the|DT processor|NN will|MD initiate|VB two|CD partial|JJ write|JJ transactions|NNS with|IN one|CD having|VBG all|DT byte|NN enables|NNS deasserted|VBN .|. under|IN these|DT conditions|NNS ,|, the|DT expected|JJ behavior|NN of|IN the|DT processor|NN would|MD be|VB to|TO perform|VB both|DT write|JJ transactions|NNS ,|, but|CC to|TO deassert|VB drdy|JJ #|# during|IN the|DT transaction|NN which|WDT has|VBZ no|DT byte|NN enables|VBZ asserted|VBN .|. as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, drdy|JJ #|# is|VBZ asserted|VBN even|RB though|IN no|DT data|NN is|VBZ being|VBG transferred|VBN .|.
implication	the|DT implications|NNS of|IN this|DT erratum|JJ depend|NN on|IN the|DT bus|NN agents|NNS ability|NN to|TO handle|VB this|DT erroneous|JJ drdy|NN #|# assertion|NN .|. if|IN a|DT bus|NN agent|NN can|MD not|RB handle|VB a|DT drdy|JJ #|# assertion|NN in|IN this|DT situation|NN ,|, or|CC attempts|NNS to|TO use|VB the|DT invalid|JJ data|NN on|IN the|DT bus|NN during|IN this|DT transaction|NN ,|, unpredictable|JJ system|NN behavior|NN could|MD result|VB
workaround	a|DT system|NN which|WDT can|MD accept|VB a|DT drdy|JJ #|# assertion|NN during|IN a|DT write|JJ with|IN no|DT data|NNS will|MD not|RB be|VB affected|VBN by|IN this|DT erratum|NN .|. in|IN addition|NN ,|, this|DT erratum|NN will|MD not|RB occur|VB if|IN the|DT maskmovq|NN is|VBZ aligned|VBN .|.
title	gp|NN #|# fault|NN on|IN wrmsr|NN to|TO rob_cr_bkuptmpdr6|VB
problem	writing|VBG a|DT 1|CD to|TO unimplemented|JJ bit|NN (|( s|PRP )|) in|IN the|DT rob_cr_bkuptmpdr6|NN msr|NN (|( offset|VB 1e0h|CD )|) will|MD result|VB in|IN a|DT general|JJ protection|NN fault|NN (|( gp|JJ #|# )|) .|.
implication	the|DT normal|JJ process|NN used|VBN to|TO write|VB an|DT msr|NN is|VBZ to|TO read|VB the|DT msr|NN using|VBG rdmsr|NN ,|, modify|VB the|DT bit|NN (|( s|JJ )|) of|IN interest|NN ,|, and|CC then|RB to|TO write|VB the|DT msr|NN using|VBG wrmsr|NN .|. because|IN of|IN this|DT erratum|NN ,|, this|DT process|NN may|MD result|VB in|IN a|DT gp|JJ #|# fault|NN when|WRB used|VBN to|TO modify|VB the|DT rob_cr_bkuptmpdr6|NN msr|NN .|.
workaround	when|WRB writing|VBG to|TO rob_cr_bkuptmpdr6|VB all|DT unimplemented|JJ bits|NNS must|MD be|VB 0.|CD implemented|JJ bits|NNS may|MD be|VB set|VBN as|IN 0|CD or|CC 1|CD as|IN desired|VBN .|.
title	machine|NN check|NN exception|NN may|MD occur|VB due|JJ to|TO improper|JJ line|NN eviction|NN in|IN the|DT ifu|NN
problem	the|DT pentium|NN iii|NN processor|NN is|VBZ designed|VBN to|TO signal|VB an|DT unrecoverable|JJ machine|NN check|NN exception|NN (|( mce|NN )|) as|IN a|DT consistency|NN checking|VBG mechanism|NN .|. under|IN a|DT complex|JJ set|NN of|IN circumstances|NNS involving|VBG multiple|JJ speculative|JJ branches|NNS and|CC memory|NN accesses|NNS there|RB exists|VBZ a|DT one|CD cycle|NN long|RB window|NN in|IN which|WDT the|DT processor|NN may|MD signal|VB a|DT mce|NN in|IN the|DT instruction|NN fetch|NN unit|NN (|( ifu|NN )|) because|IN instructions|NNS previously|RB decoded|VBN have|VBP been|VBN evicted|VBN from|IN the|DT ifu|NN .|. the|DT one|CD cycle|NN long|RB window|NN is|VBZ opened|VBN when|WRB an|DT opportunistic|JJ fetch|NN receives|VBZ a|DT partial|JJ hit|NN on|IN a|DT previously|RB executed|VBN but|CC not|RB as|IN yet|RB completed|VBN store|NN resident|NN in|IN the|DT store|NN buffer|NN .|. the|DT resulting|VBG partial|JJ hit|NN erroneously|RB causes|VBZ the|DT eviction|NN of|IN a|DT line|NN from|IN the|DT ifu|NN at|IN a|DT time|NN when|WRB the|DT processor|NN is|VBZ expecting|VBG the|DT line|NN to|TO still|RB be|VB present|JJ .|. if|IN the|DT mce|NN for|IN this|DT particular|JJ ifu|NN event|NN is|VBZ disabled|VBN ,|, execution|NN will|MD continue|VB normally|RB .|.
implication	while|IN this|DT erratum|NN may|MD occur|VB on|IN a|DT system|NN with|IN any|DT number|NN of|IN pentium|NN iii|NN processors|NNS ,|, the|DT probability|NN of|IN occurrence|NN increases|NNS with|IN the|DT number|NN of|IN processors|NNS .|. if|IN this|DT erratum|NN does|VBZ occur|VB ,|, a|DT machine|NN check|NN exception|NN will|MD result|VB .|. note|NN systems|NNS that|WDT implement|VBP an|DT operating|NN system|NN that|WDT does|VBZ not|RB enable|VB the|DT machine|NN check|NN architecture|NN will|MD be|VB completely|RB unaffected|VBN by|IN this|DT erratum|NN (|( e.g.|JJ ,|, windows*|JJ 95|CD and|CC windows|NNS 98|CD )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN counters|NNS include|VBP streaming|VBG simd|JJ extensions|NNS l1|VBP prefetch|NN
problem	the|DT processor|NN allows|VBZ the|DT measurement|NN of|IN the|DT frequency|NN and|CC duration|NN of|IN numerous|JJ different|JJ internal|JJ and|CC bus|NN related|JJ events|NNS (|( see|VB intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD ,|, for|IN more|JJR details|NNS )|) .|. the|DT streaming|VBG simd|JJ extension|NN (|( sse|NN )|) architecture|NN provides|VBZ a|DT mechanism|NN to|TO pre-load|NN data|NNS into|IN the|DT l1|NN cache|NN ,|, bypassing|VBG the|DT l2|NN cache|NN .|. the|DT number|NN of|IN these|DT l1|JJ pre-loads|NNS measured|VBN by|IN the|DT performance|NN monitoring|NN logic|NN will|MD incorrectly|RB be|VB included|VBN in|IN the|DT count|NN of|IN l2_lines_in|NN (|( 24h|CD )|) events|NNS and|CC l2_lines_out|NN (|( 26h|CD )|) events|NNS .|.
implication	if|IN application|NN software|NN is|VBZ run|VBN which|WDT utilizes|VBZ the|DT sse|NN l1|NN prefetch|NN feature|NN ,|, the|DT count|NN of|IN l2_lines_in|NN (|( 24h|CD )|) and|CC l2_lines_out|NN (|( 26h|CD )|) will|MD read|VB a|DT value|NN that|WDT is|VBZ greater|JJR than|IN the|DT correct|JJ value|NN .|.
workaround	the|DT correct|JJ value|NN of|IN l2_lines_in|NN and|CC l2_lines_out|NN may|MD be|VB calculated|VBN by|IN subtracting|VBG the|DT value|NN of|IN the|DT mmx_pre_miss|NN (|( 4bh|CD )|) from|IN each|DT of|IN these|DT registers|NNS .|.
title	snoop|NN request|NN may|MD cause|VB dbsy|NN #|# hang|NN
problem	a|DT small|JJ window|NN of|IN time|NN exists|NNS in|IN which|WDT a|DT snoop|NN request|NN originating|VBG from|IN a|DT bus|NN agent|NN to|TO a|DT processor|NN with|IN one|CD or|CC more|JJR outstanding|JJ memory|NN transactions|NNS may|MD cause|VB the|DT processor|NN to|TO assert|VB dbsy|JJ #|# without|IN issuing|VBG a|DT corresponding|JJ bus|NN transaction|NN ,|, causing|VBG the|DT processor|NN to|TO hang|VB (|( livelock|NN )|) .|. the|DT exact|JJ circumstances|NNS are|VBP complex|JJ ,|, and|CC include|VBP the|DT relative|JJ timing|NN of|IN internal|JJ processor|NN functions|NNS with|IN the|DT snoop|NN request|NN from|IN a|DT bus|NN agent|NN
implication	this|DT erratum|NN may|MD occur|VB on|IN a|DT system|NN with|IN any|DT number|NN of|IN processors|NNS .|. however|RB ,|, the|DT probability|NN of|IN occurrence|NN increases|NNS with|IN the|DT number|NN of|IN processors|NNS .|. if|IN this|DT erratum|NN does|VBZ occur|VB ,|, the|DT system|NN will|MD hang|VB with|IN dbsy|JJ #|# asserted|VBN .|. at|IN this|DT point|NN ,|, the|DT system|NN requires|VBZ a|DT hard|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lower|JJR bits|NNS of|IN smram|JJ smbase|NN register|NN can|MD not|RB be|VB written|VBN with|IN an|DT itp|NN
problem	the|DT system|NN management|NN base|NN (|( smbase|NN )|) register|NN (|( 7ef8h|CD )|) stores|NNS the|DT starting|VBG address|NN of|IN the|DT system|NN management|NN ram|NN (|( smram|NN )|) .|. this|DT register|NN is|VBZ used|VBN by|IN the|DT processor|NN when|WRB it|PRP is|VBZ in|IN system|NN management|NN mode|NN (|( smm|NN )|) ,|, and|CC its|PRP$ contents|NNS serve|VBP as|IN the|DT memory|NN base|NN for|IN code|NN execution|NN and|CC data|NNS storage|NN .|. the|DT 32-bit|JJ smbase|NN register|NN can|MD normally|RB be|VB programmed|VBN to|TO any|DT value|NN .|. when|WRB programmed|VBN with|IN an|DT in-target|JJ probe|NN (|( itp|NN )|) ,|, however|RB ,|, any|DT attempt|NN to|TO set|VB the|DT lower|JJR 11|CD bits|NNS of|IN smbase|NN to|TO anything|NN other|JJ than|IN zeros|NNS via|IN the|DT wrmsr|JJ instruction|NN will|MD cause|VB the|DT attempted|JJ write|NN to|TO fail|VB .|.
implication	when|WRB set|VBN via|IN itp|NN ,|, any|DT attempt|NN to|TO relocate|VB smram|JJ space|NN must|MD be|VB made|VBN with|IN 2-kb|JJ alignment|NN .|.
workaround	none|NN identified|VBD
title	task|NN switch|NN caused|VBN by|IN page|NN fault|NN may|MD cause|VB wrong|JJ pte|NN and|CC pde|JJ access|NN bit|NN to|TO be|VB set|VBN
problem	if|IN an|DT operating|NN system|NN executes|VBZ a|DT task|NN switch|NN via|IN a|DT task|NN state|NN segment|NN (|( tss|NN )|) ,|, and|CC the|DT tss|NN is|VBZ wholly|RB or|CC partially|RB located|VBN within|IN a|DT clean|JJ page|NN (|( a|DT and|CC d|JJ bits|NNS clear|JJ )|) and|CC the|DT gdt|NN entry|NN for|IN the|DT new|JJ tss|NN is|VBZ either|DT misaligned|VBN across|IN a|DT cache|NN line|NN boundary|NN or|CC is|VBZ in|IN a|DT clean|JJ page|NN ,|, the|DT accessed|JJ and|CC dirty|JJ bits|NNS for|IN an|DT incorrect|JJ page|NN table/directory|JJ entry|NN may|MD be|VB set|VBN .|.
implication	an|DT operating|NN system|NN which|WDT uses|VBZ hardware|NN task|NN switching|NN (|( or|CC hardware|VB task|JJ management|NN )|) may|MD encounter|VB this|DT erratum|NN .|. the|DT effect|NN of|IN the|DT erratum|NN depends|VBZ on|IN the|DT alignment|NN of|IN the|DT tss|NN and|CC ranges|NNS from|IN no|DT anomalous|JJ behavior|NN to|TO unexpected|JJ errors|NNS .|.
workaround	the|DT operating|NN system|NN could|MD align|VB all|DT tsss|NN to|TO be|VB within|IN page|NN boundaries|NNS and|CC set|VB the|DT a|DT and|CC d|NN bits|NNS for|IN those|DT pages|NNS to|TO avoid|VB this|DT erratum|NN .|. the|DT operating|NN system|NN may|MD alternately|RB use|VB software|NN task|NN management|NN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN ,|, or|CC system|NN bus|JJ master|NN ,|, writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN ,|, prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN ,|, is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ instruction|NN execution|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN ,|, the|DT phrase|NN ``|`` unexpected|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) .|. in|IN the|DT event|NN of|IN a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN 7.1.3|CD .|.
title	processor|NN will|MD erroneously|RB report|VB a|DT bist|JJ failure|NN
problem	if|IN the|DT processor|NN performs|NNS bist|VBP at|IN power-up|NN ,|, the|DT eax|NN register|NN is|VBZ normally|RB cleared|VBN (|( 0h|CD )|) when|WRB the|DT processor|NN passes|NNS .|. the|DT processor|NN will|MD erroneously|RB report|VB a|DT non-zero|JJ value|NN (|( signaling|VBG a|DT bist|JJ failure|NN )|) even|RB if|IN bist|JJ passes|NNS .|.
implication	the|DT processor|NN will|MD incorrectly|RB signal|VB an|DT error|NN after|IN bist|NN is|VBZ performed|VBN .|.
workaround	the|DT system|NN bios|NNS should|MD ignore|VB the|DT bist|NN results|NNS in|IN the|DT eax|JJ register|NN .|.
title	noise|NN sensitivity|NN issue|NN on|IN processor|NN smi|NN #|# pin|NN
problem	post|NN silicon|NN characterization|NN has|VBZ demonstrated|VBN a|DT greater|JJR than|IN expected|VBN sensitivity|NN to|TO noise|VB on|IN the|DT processor|NN 's|POS smi|JJ #|# input|NN ,|, which|WDT may|MD result|VB in|IN spurious|JJ smi|NN #|# interrupts|NNS .|.
implication	bios/smm|NN code|NN that|WDT is|VBZ capable|JJ of|IN handling|VBG spurious|JJ smi|NN events|NNS will|MD report|VB a|DT spurious|JJ smi|NN #|# ,|, but|CC should|MD not|RB be|VB negatively|RB impacted|VBN by|IN this|DT erratum|NN .|. systems|NNS whose|WP$ bios|NNS code|VBP can|MD not|RB handle|VB spurious|JJ smi|JJ events|NNS may|MD fail|VB ,|, resulting|VBG in|IN a|DT system|NN hang|NN or|CC other|JJ anomalous|JJ behavior|NN .|. spurious|JJ smi|JJ #|# interrupts|NNS should|MD be|VB controlled|VBN on|IN the|DT system|NN board|NN regardless|NN of|IN bios|NNS implementation|NN .|.
workaround	possible|JJ workarounds|NNS that|WDT may|MD reduce|VB or|CC eliminate|VB the|DT occurrence|NN of|IN the|DT spurious|JJ smi|NN #|# interrupts|NNS include|VBP :|:
title	limitation|NN on|IN cache|NN line|NN ecc|JJ detection|NN and|CC correction|NN
problem	ecc|NN can|MD detect|VB and|CC correct|VB up|RB to|TO four|CD single-bit|NN ecc|NN errors|NNS per|IN cache|NN line|NN .|. however|RB ,|, the|DT processor|NN will|MD only|RB detect|VB and|CC correct|VB one|CD single-bit|JJ ecc|NN error|NN per|IN cache|NN line|NN .|. while|IN all|DT ecc|JJ errors|NNS will|MD be|VB detected|VBN ,|, multiple|JJ single|JJ bit|NN errors|NNS will|MD be|VB incorrectly|RB reported|VBN as|IN uncorrectable|JJ double|JJ bit|NN errors|NNS ,|, rather|RB than|IN correctable|JJ single|JJ bit|NN errors|NNS .|.
implication	the|DT processor|NN may|MD report|VB fewer|JJR single|JJ bit|NN ecc|JJ errors|NNS and|CC more|RBR double|JJ bit|NN ecc|JJ errors|NNS than|IN previous|JJ processors|NNS .|.
workaround	none|NN identified|VBD
title	l2_ld|NN and|CC l2_m_lines_outm|JJ performance-monitoring|NN counters|NNS do|VBP not|RB work|VB
problem	the|DT l2_ld|NN (|( 29h|CD )|) and|CC l2_m_lines_outm|$ (|( 27h|CD )|) performance-monitoring|NN counters|NNS are|VBP used|VBN to|TO monitor|VB l2|JJ cache|NN line|NN activity|NN .|. these|DT counters|NNS incorrectly|RB count|VBP their|PRP$ respective|JJ events|NNS .|.
implication	these|DT counters|NNS will|MD report|VB incorrect|JJ data|NNS .|.
workaround	none|NN identified|VBD
title	ifu/dcu|JJ deadlock|NN may|MD cause|VB system|NN hang|NN
problem	an|DT internal|JJ deadlock|NN situation|NN may|MD occur|VB in|IN systems|NNS with|IN multiple|JJ bus|NN agents|NNS ,|, with|IN a|DT failure|NN signature|NN such|JJ that|IN a|DT processor|NN either|CC asserts|VBZ dbsy|NN #|# without|IN issuing|VBG the|DT corresponding|JJ data|NNS ,|, or|CC fails|VBZ to|TO respond|VB to|TO a|DT snoop|NN request|NN from|IN another|DT bus|NN agent|NN .|. should|MD this|DT erratum|NN occur|NN ,|, the|DT affected|JJ processor|NN ceases|NNS code|VBP execution|NN and|CC the|DT system|NN will|MD hang|VB .|. the|DT specific|JJ circumstances|NNS surrounding|VBG the|DT occurrence|NN of|IN this|DT erratum|NN are|VBP :|: a|DT locked|JJ operation|NN to|TO the|DT data|NNS cache|NN unit|NN (|( dcu|NN )|) is|VBZ in|IN process|NN .|. a|DT snoop|NN occurs|VBZ ,|, but|CC can|MD not|RB complete|VB due|RB to|TO the|DT ongoing|JJ locked|JJ operation|NN .|. the|DT presence|NN of|IN the|DT snoop|NN prevents|VBZ pending|VBG instruction|NN fetch|NN unit|NN (|( ifu|NN )|) requests|NNS from|IN completing|VBG .|. the|DT ifu|NN requests|NNS are|VBP periodically|RB restarted|VBN .|. the|DT continued|JJ ifu|JJ restart|NN attempts|NNS create|VBP additional|JJ dcu|NN snoops|NNS ,|, which|WDT prevent|VBP the|DT in-process|JJ locked|JJ operation|NN from|IN completing|VBG ,|, keeping|VBG the|DT dcu|NN locked|VBD .|.
implication	the|DT system|NN may|MD hang|VB
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	l2_dbus_busy|JJ performance|NN monitoring|NN counter|NN will|MD not|RB count|VB writes|NNS
problem	the|DT l2_dbus_busy|NN (|( 22h|CD )|) performance|NN monitoring|NN counter|NN is|VBZ intended|VBN to|TO count|VB the|DT number|NN of|IN cycles|NNS during|IN which|WDT the|DT l2|NN data|NNS bus|NN is|VBZ in|IN use|NN .|. for|IN some|DT steppings|NNS of|IN the|DT processor|NN ,|, the|DT l2_dbus_busy|JJ counter|NN will|MD not|RB be|VB incremented|VBN during|IN write|JJ cycles|NNS and|CC therefore|RB will|MD only|RB reflect|VB the|DT number|NN of|IN l2|JJ data|NNS bus|NN cycles|NNS resulting|VBG from|IN cache|NN reads|NNS
implication	the|DT l2_dbus_busy|JJ event|NN counts|VBZ only|RB l2|JJ read|JJ cycles|NNS .|.
workaround	none|NN identified|VBD
title	incorrect|JJ sign|NN may|MD occur|VB on|IN x87|JJ result|NN due|JJ to|TO indefinite|VB qnan|JJ result|NN from|IN streaming|VBG simd|JJ extensions|NNS multiply|VBP
problem	it|PRP is|VBZ possible|JJ that|IN a|DT negative|JJ sign|NN bit|NN may|MD be|VB incorrectly|RB applied|VBN to|TO the|DT result|NN of|IN an|DT x87|JJ floating-point|NN operation|NN if|IN it|PRP is|VBZ closely|RB preceded|VBN by|IN a|DT streaming|VBG simd|NN extensions|NNS (|( sse|NN )|) multiply|NN operation|NN .|. in|IN order|NN for|IN this|DT erratum|NN to|TO occur|VB ,|, the|DT streaming|VBG simd|JJ extensions|NNS multiply|VBP operation|NN must|MD result|VB in|IN an|DT indefinite|JJ quiet|JJ not-a-number|JJ (|( qnan|NN )|) .|. operations|NNS such|JJ as|IN multiplying|VBG zero|CD by|IN infinity|NN will|MD result|VB in|IN an|DT indefinite|JJ qnan|NN result|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT result|NN of|IN an|DT x87|JJ floating-point|JJ instruction|NN ,|, which|WDT should|MD be|VB positive|JJ ,|, will|MD instead|RB be|VB negative|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	deadlock|NN
problem	intel|NN 's|POS 32-bit|JJ instruction|NN set|VBN architecture|NN (|( isa|NN )|) utilizes|VBZ most|JJS of|IN the|DT available|JJ op-code|JJ space|NN ;|: however|RB some|DT byte|NN combinations|NNS remain|VBP undefined|JJ and|CC are|VBP considered|VBN illegal|JJ instructions|NNS .|. intel|NN processors|NNS detect|VBP the|DT attempted|JJ execution|NN of|IN illegal|JJ instructions|NNS and|CC signal|VB an|DT exception|NN .|. this|DT exception|NN is|VBZ handled|VBN by|IN operating|VBG system|NN and/or|JJ application|NN software|NN .|. under|IN a|DT complex|JJ set|NN of|IN internal|JJ and|CC external|JJ conditions|NNS involving|VBG illegal|JJ instructions|NNS ,|, a|DT deadlock|NN may|MD occur|VB within|IN the|DT processor|NN .|. the|DT necessary|JJ conditions|NNS for|IN the|DT deadlock|NN involve|NN :|: execution|NN of|IN the|DT illegal|JJ instruction|NN .|. two-page|NN table|JJ walks|NNS occur|VBP within|IN a|DT narrow|JJ timing|NN window|NN coincident|NN with|IN the|DT illegal|JJ instruction|NN .|.
implication	the|DT illegal|JJ instructions|NNS involved|VBN in|IN this|DT erratum|NN are|VBP unusual|JJ and|CC invalid|JJ byte|NN combinations|NNS that|WDT are|VBP not|RB useful|JJ to|TO application|VB software|NN or|CC operating|VBG systems|NNS .|. these|DT combinations|NNS are|VBP not|RB normally|RB generated|VBN in|IN the|DT course|NN of|IN software|NN programming|NN ,|, nor|CC are|VBP such|JJ sequences|NNS known|VBN by|IN intel|NN to|TO be|VB generated|VBN in|IN commercially|RB available|JJ software|NN and|CC tools|NNS .|. development|NN tools|NNS (|( compilers|NNS ,|, assemblers|NNS )|) do|VBP not|RB generate|VB this|DT type|NN of|IN code|NN sequence|NN ,|, and|CC will|MD normally|RB flag|VB such|JJ a|DT sequence|NN as|IN an|DT error|NN .|. if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN deadlock|NN condition|NN will|MD occur|VB and|CC result|VB in|IN a|DT system|NN hang|NN .|. code|JJ execution|NN can|MD not|RB continue|VB without|IN a|DT system|NN reset|NN .|.
workaround	none|NN identified|VBD
title	maskmovq|JJ instruction|NN interaction|NN with|IN string|NN operation|NN may|MD cause|VB deadlock|NN
problem	under|IN the|DT following|JJ scenario|NN ,|, combined|VBN with|IN a|DT specific|JJ alignment|NN of|IN internal|JJ events|NNS ,|, the|DT processor|NN may|MD enter|VB a|DT deadlock|NN condition|NN :|: a|DT store|NN operation|NN completes|NNS ,|, leaving|VBG a|DT write-combining|NN (|( wc|NN )|) buffer|VBP partially|RB filled|VBN .|. the|DT target|NN of|IN a|DT subsequent|JJ maskmovq|NN instruction|NN is|VBZ split|VBN across|IN a|DT cache|NN line|NN .|. the|DT data|NN in|IN (|( 2|CD )|) above|IN results|NNS in|IN a|DT hit|NN to|TO the|DT data|NNS in|IN the|DT wc|NN buffer|NN in|IN (|( 1|CD )|) .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN deadlock|NN condition|NN will|MD occur|VB and|CC result|VB in|IN a|DT system|NN hang|NN .|. code|JJ execution|NN can|MD not|RB continue|VB without|IN a|DT system|NN reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	movd|NN ,|, cvtsi2ss|NN ,|, or|CC pinsrw|NN following|VBG zeroing|VBG instruction|NN can|MD cause|VB incorrect|JJ result|NN
problem	an|DT incorrect|JJ result|NN may|MD be|VB calculated|VBN after|IN the|DT following|JJ circumstances|NNS occur|VBP :|: a|DT register|NN has|VBZ been|VBN zeroed|VBN with|IN either|CC a|DT sub|NN reg|NN ,|, reg|JJ instruction|NN ,|, or|CC an|DT xor|JJ reg|NN ,|, reg|JJ instruction|NN .|. a|DT value|NN is|VBZ moved|VBN with|IN sign|JJ extension|NN into|IN the|DT same|JJ registers|NNS lower|JJR 16|CD bits|NNS ;|: or|CC a|DT signed|JJ integer|NN multiply|NN is|VBZ performed|VBN to|TO the|DT same|JJ registers|NNS lower|JJR 16|CD bits|NNS .|. the|DT register|NN is|VBZ then|RB copied|VBN to|TO an|DT mmx|NN technology|NN register|NN using|VBG the|DT movd|NN ,|, or|CC converted|VBN to|TO single|JJ precision|NN floating-point|NN and|CC moved|VBD to|TO an|DT mmx|NN technology|NN register|NN using|VBG the|DT cvtsi2ss|NN instruction|NN prior|RB to|TO any|DT other|JJ operations|NNS on|IN the|DT sign-|NN extended|VBD value|NN ,|, or|CC inserted|VBN into|IN an|DT mmx|NN technology|NN register|NN using|VBG the|DT pinsrw|NN instruction|NN .|. specifically|RB ,|, the|DT sign|NN may|MD be|VB incorrectly|RB extended|VBN into|IN bits|NNS 16-31|CD of|IN the|DT mmx|NN technology|NN register|NN .|. in|IN the|DT case|NN of|IN the|DT pinsrw|NN instruction|NN ,|, a|DT non-zero|JJ value|NN could|MD be|VB loaded|VBN into|IN the|DT mmx|NN technology|NN register|NN .|. this|DT erratum|VBZ only|RB affects|VBZ the|DT mmx|NN technology|NN register|NN .|. this|DT erratum|VBZ only|RB occurs|VBZ when|WRB the|DT following|JJ three|CD steps|NNS occur|VBP in|IN the|DT order|NN shown|VBN .|. this|DT erratum|NN may|MD occur|VB with|IN up|RB to|TO 63|CD (|( 39|CD for|IN pre-cpuid|JJ 0x6bx|CD )|) intervening|NN instructions|NNS that|WDT do|VBP not|RB modify|VB the|DT sign-extended|JJ value|NN between|IN steps|NNS 2|CD and|CC 3.|CD xor|NN eax|NN ,|, eax|NN or|CC sub|NN eax|NN ,|, eax|JJ movsx|NN ax|NN ,|, bl|NN or|CC movsx|NN ax|NN ,|, byte|NN ptr|NN <|NNP memory|NN address|NN >|NN or|CC movsx|NN ax|NN ,|, bx|NN or|CC movsx|NN ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NN or|CC imul|NN bl|NN (|( ax|JJ implicit|NN ,|, opcode|JJ f6|NN /5|NN )|) or|CC imul|JJ byte|NN ptr|NN <|NNP memory|NN address|NN >|NNP (|( ax|JJ implicit|NN ,|, opcode|JJ f6|NN /5|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN (|( opcode|JJ 0f|CD af|JJ /r|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NNP (|( opcode|JJ 0f|CD af|JJ /r|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN ,|, 16|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NNP ,|, 16|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, 8|CD (|( opcode|JJ 6b|CD /r|NNP ib|NN )|) or|CC imul|JJ ax|NN ,|, bx|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC imul|JJ ax|NN ,|, word|NN ptr|NN <|NNP memory|NN address|NN >|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC imul|JJ ax|NN ,|, 1024|CD (|( opcode|$ 69|CD /r|NNP iw|NN )|) or|CC cbw|JJ movd|NN mm0|NN ,|, eax|NN or|CC cvtsi2ss|NN mm0|NN ,|, eax|JJ note|NN that|IN the|DT values|NNS for|IN immediate|JJ byte/words|NNS are|VBP merely|RB representative|JJ (|( i.e.|JJ ,|, 8|CD ,|, 16|CD ,|, 1024|CD )|) and|CC that|IN any|DT value|NN in|IN the|DT range|NN for|IN the|DT size|NN is|VBZ affected|VBN .|. also|RB ,|, note|NN that|IN this|DT erratum|NN may|MD occur|VB with|IN eax|NN replaced|VBN with|IN any|DT 32-bit|JJ general-purpose|JJ register|NN ,|, and|CC ax|NN with|IN the|DT corresponding|JJ 16-bit|JJ version|NN of|IN that|DT replacement|NN .|. bl|NN or|CC bx|NN can|MD be|VB replaced|VBN with|IN any|DT 8-bit|JJ or|CC 16-bit|JJ general-purpose|JJ register|NN .|. the|DT cbw|NN and|CC imul|NN (|( opcode|JJ f6|NN /5|NN )|) instructions|NNS are|VBP specific|JJ to|TO the|DT eax|NN register|NN only|RB .|. in|IN the|DT above|JJ example|NN ,|, eax|NN is|VBZ forced|VBN to|TO contain|VB 0|CD by|IN the|DT xor|NN or|CC sub|JJ instructions|NNS .|. since|IN the|DT four|CD types|NNS of|IN the|DT movsx|NN or|CC imul|JJ instructions|NNS and|CC the|DT cbw|NN instruction|NN only|RB modify|VB bits|NNS 15:8|CD of|IN eax|NN by|IN sign|NN extending|VBG the|DT lower|JJR 8|CD bits|NNS of|IN eax|NN ,|, bits|VBZ 31:16|CD of|IN eax|NN should|MD always|RB contain|VB 0.|CD this|DT implies|NNS that|IN when|WRB movd|NN or|CC cvtsi2ss|NN copies|NNS eax|VBP to|TO mm0|VB ,|, bits|VBZ 31:16|CD of|IN mm0|NN should|MD also|RB be|VB 0.|CD in|IN certain|JJ scenarios|NNS ,|, bits|VBZ 31:16|CD of|IN mm0|NNS are|VBP not|RB 0|CD ,|, but|CC are|VBP replicas|NNS of|IN bit|NN 15|CD (|( the|DT 16th|CD bit|NN )|) of|IN ax|NN .|. this|DT is|VBZ noticeable|JJ when|WRB the|DT value|NN in|IN ax|NN after|IN the|DT movsx|NN ,|, imul|NN or|CC cbw|NN instruction|NN is|VBZ negative|JJ (|( i.e.|FW ,|, bit|RB 15|CD of|IN ax|NN is|VBZ a|DT 1|CD )|) .|. when|WRB ax|NN is|VBZ positive|JJ (|( bit|JJ 15|CD of|IN ax|NN is|VBZ 0|CD )|) ,|, movd|FW or|CC cvtsi2ss|NNS will|MD produce|VB the|DT correct|JJ answer|NN .|. if|IN ax|JJ is|VBZ negative|JJ (|( bit|JJ 15|CD of|IN ax|NN is|VBZ 1|CD )|) ,|, movd|FW or|CC cvtsi2ss|NN may|MD produce|VB the|DT right|JJ answer|NN or|CC the|DT wrong|JJ answer|NN ,|, depending|VBG on|IN the|DT point|NN in|IN time|NN when|WRB the|DT movd|NN or|CC cvtsi2ss|NN instruction|NN is|VBZ executed|VBN in|IN relation|NN to|TO the|DT movsx|NN ,|, imul|NN or|CC cbw|JJ instruction|NN .|. the|DT pinsrw|JJ instruction|NN can|MD fail|VB to|TO correctly|RB load|VB a|DT zero|NN when|WRB used|VBN with|IN a|DT partial|JJ register|NN zeroing|VBG instruction|NN (|( sub|NN or|CC xor|NN )|) :|: mov|NN di|NN ,|, 0ffff8914h|CD xor|NN eax|NN ,|, eax|JJ add|NN ax|NN ,|, di|FW xor|FW ah|NN ,|, ah|JJ pinsrw|NN mm1|NN ,|, eax|NN ,|, 00h|CD in|IN this|DT case|NN ,|, the|DT programmer|NN expects|VBZ mm1|RBS to|TO contain|VB 0014h|CD in|IN its|PRP$ least|JJS significant|JJ word|NN .|. this|DT erratum|NN would|MD cause|VB mm1|NN to|TO contain|VB 8914h|CD .|. the|DT number|NN of|IN intervening|VBG instructions|NNS between|IN steps|NNS 4|CD and|CC 5|CD is|VBZ the|DT same|JJ as|IN noted|VBN in|IN the|DT sign|NN extension|NN example|NN above|IN between|IN steps|NNS 2|CD and|CC 3|CD .|.
implication	the|DT effect|NN of|IN incorrect|JJ execution|NN will|MD vary|VB from|IN unnoticeable|JJ ,|, due|JJ to|TO the|DT code|NN sequence|NN discarding|VBG the|DT incorrect|NN bits|NNS ,|, to|TO an|DT application|NN failure|NN .|.
workaround	there|EX are|VBP two|CD possible|JJ workarounds|NNS for|IN this|DT erratum|NN :|:
title	flush|JJ #|# assertion|NN following|VBG stpclk|JJ #|# may|MD prevent|VB cpu|NN clocks|NNS from|IN stopping|VBG
problem	if|IN flush|JJ #|# is|VBZ asserted|VBN after|IN stpclk|JJ #|# is|VBZ asserted|VBN ,|, the|DT cache|NN flush|NN operation|NN will|MD not|RB occur|VB until|IN after|IN stpclk|JJ #|# is|VBZ de-asserted|JJ .|. furthermore|NN ,|, the|DT pending|VBG flush|NN will|MD prevent|VB the|DT processor|NN from|IN entering|VBG the|DT sleep|NN state|NN ,|, since|IN the|DT flush|JJ operation|NN must|MD complete|VB prior|RB to|TO the|DT processor|NN entering|VBG the|DT sleep|JJ state|NN .|.
implication	following|VBG slp|NN #|# assertion|NN ,|, processor|NN power|NN dissipation|NN may|MD be|VB higher|JJR than|IN expected|VBN .|. furthermore|RB ,|, if|IN the|DT source|NN to|TO the|DT processors|NNS input|VBP bus|NN clock|NN (|( bclk|NN )|) is|VBZ removed|VBN ,|, normally|RB resulting|VBG in|IN a|DT transition|NN to|TO the|DT deep|JJ sleep|NN state|NN ,|, the|DT processor|NN may|MD shutdown|VB improperly|RB .|. the|DT ensuing|VBG attempt|NN to|TO wake|VB up|RP the|DT processor|NN will|MD result|VB in|IN unpredictable|JJ behavior|NN and|CC may|MD cause|VB the|DT system|NN to|TO hang|VB .|.
workaround	for|IN systems|NNS that|WDT use|VBP the|DT flush|JJ #|# input|JJ signal|NN and|CC deep|JJ sleep|NN state|NN of|IN the|DT processor|NN ,|, ensure|VB that|IN flush|JJ #|# is|VBZ not|RB asserted|VBN while|IN stpclk|JJ #|# is|VBZ asserted|VBN .|.
title	intermittent|JJ failure|NN to|TO assert|VB ads|NNS #|# during|IN processor|NN power-on|NNS
problem	under|IN a|DT system|NN specific|JJ set|NN of|IN initial|JJ parametric|JJ conditions|NNS ,|, a|DT very|RB small|JJ number|NN of|IN pentium|NN iii|NN processors|NNS (|( cpuid|VB 068xh|CD )|) may|MD be|VB susceptible|JJ to|TO entering|VBG an|DT internal|JJ test|NN mode|NN during|IN processor|JJ power-on|JJ .|. the|DT symptom|NN of|IN this|DT test|NN mode|NN is|VBZ a|DT failure|NN to|TO assert|VB ads|NNS #|# during|IN a|DT processor|NN power-on|NN .|.
implication	on|IN susceptible|JJ platforms|NNS ,|, when|WRB power|NN is|VBZ applied|VBN to|TO the|DT processor|NN ,|, there|EX is|VBZ a|DT possibility|NN that|IN the|DT processor|NN will|MD occasionally|RB enter|VB the|DT test|NN mode|NN rather|RB than|IN initiate|VB a|DT system|NN boot|JJ sequence|NN .|.
title	floating-point|JJ exception|NN condition|NN may|MD be|VB deferred|VBN
problem	a|DT floating-point|JJ instruction|NN that|WDT causes|VBZ a|DT pending|VBG floating-point|NN exception|NN (|( es=1|NN )|) is|VBZ normally|RB signaled|VBN by|IN the|DT processor|NN on|IN the|DT next|JJ waiting|NN fp/mmx|NN technology|NN instruction|NN .|. in|IN the|DT following|JJ set|NN of|IN circumstances|NNS ,|, the|DT exception|NN may|MD be|VB delayed|VBN or|CC the|DT fsw|JJ register|NN may|MD contain|VB a|DT wrong|JJ value|NN :|: the|DT excepting|VBG floating-point|JJ instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT accesses|VBZ memory|NN across|IN a|DT page|NN (|( 4-kbyte|JJ )|) boundary|NN or|CC its|PRP$ access|NN results|NNS in|IN the|DT update|NN of|IN a|DT page|NN table|JJ dirty/access|JJ bit|NN .|. the|DT memory|NN accessing|VBG instruction|NN is|VBZ immediately|RB followed|VBN by|IN a|DT waiting|VBG floating-|JJ point|NN or|CC mmx|NN technology|NN instruction|NN .|. the|DT waiting|VBG floating-point|NN or|CC mmx|NN technology|NN instruction|NN retires|VBZ during|IN a|DT one-|JJ cycle|NN window|NN that|WDT coincides|VBZ with|IN a|DT sequence|NN of|IN internal|JJ events|NNS related|VBN to|TO instruction|VB cache|NN line|NN eviction|NN .|.
implication	the|DT floating-point|JJ exception|NN will|MD not|RB be|VB signaled|VBN until|IN the|DT next|JJ waiting|VBG floating-|JJ point/mmx|NN technology|NN instruction|NN .|. alternatively|RB it|PRP may|MD be|VB signaled|VBN with|IN the|DT wrong|JJ tos|NN and|CC condition|NN code|NN values|NNS .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN in|IN any|DT commercial|JJ software|NN applications|NNS .|.
workaround	none|NN identified|VBD
title	thermtrip|RB #|# may|MD not|RB be|VB asserted|VBN as|IN specified|JJ
problem	thermtrip|NN #|# is|VBZ a|DT signal|NN on|IN the|DT pentium|NN iii|NN processor|NN that|WDT is|VBZ asserted|VBN when|WRB the|DT core|NN reaches|VBZ a|DT critical|JJ temperature|NN during|IN operation|NN as|IN detailed|VBN in|IN the|DT processor|NN specification|NN .|. the|DT pentium|NN iii|NN processor|NN may|MD not|RB assert|VB thermtrip|JJ #|# until|IN a|DT much|RB higher|JJR temperature|NN than|IN the|DT one|CD specified|VBN is|VBZ reached|VBN .|.
implication	the|DT thermtrip|NN #|# feature|NN is|VBZ not|RB functional|JJ on|IN the|DT pentium|NN iii|NN processor|NN .|. note|NN that|IN this|DT erratum|NN can|MD only|RB occur|VB when|WRB the|DT processor|NN is|VBZ running|VBG with|IN a|DT tplate|JJ temperature|NN over|IN the|DT maximum|JJ specification|NN of|IN 75|CD c|NNS
workaround	avoid|JJ operation|NN of|IN the|DT pentium|NN iii|NN processor|NN outside|IN of|IN the|DT thermal|JJ specifications|NNS defined|VBN by|IN the|DT processor|NN specifications|NNS .|.
title	cache|NN line|NN reads|NNS may|MD result|VB in|IN eviction|NN of|IN invalid|JJ data|NNS
problem	a|DT small|JJ window|NN of|IN time|NN exists|NNS in|IN which|WDT internal|JJ timing|NN conditions|NNS in|IN the|DT processor|NN cache|NN logic|NN may|MD result|VB in|IN the|DT eviction|NN of|IN an|DT l2|JJ cache|NN line|NN marked|VBN in|IN the|DT invalid|JJ state|NN .|.
implication	there|EX are|VBP three|CD possible|JJ implications|NNS of|IN this|DT erratum|NN :|: the|DT processor|NN may|MD provide|VB incorrect|JJ l2|JJ cache|NN line|NN data|NNS by|IN evicting|VBG an|DT invalid|JJ line|NN .|. a|DT bnr|JJ #|# (|( block|NN next|IN request|NN )|) stall|NN may|MD occur|VB on|IN the|DT system|NN bus|NN .|. should|MD a|DT snoop|NN request|NN occur|NN to|TO the|DT same|JJ cache|NN line|NN in|IN a|DT small|JJ window|NN of|IN time|NN the|DT processor|NN may|MD incorrectly|RB assert|VB hitm|JJ #|# .|. it|PRP is|VBZ then|RB possible|JJ for|IN an|DT infinite|JJ snoop|NN stall|NN to|TO occur|VB should|MD another|DT processor|NN respond|NN (|( correctly|RB )|) to|TO the|DT snoop|NN request|NN with|IN hit|JJ #|# .|. in|IN order|NN for|IN this|DT infinite|JJ snoop|NN stall|NN to|TO occur|VB ,|, at|IN least|JJS three|CD agents|NNS must|MD be|VB present|JJ ,|, and|CC the|DT probability|NN of|IN occurrence|NN increases|NNS with|IN the|DT number|NN of|IN processors|NNS .|. should|MD 2|CD or|CC 3|CD occur|NNS ,|, the|DT processor|NN will|MD eventually|RB assert|VB binit|NN #|# (|( if|IN enabled|VBN )|) with|IN an|DT mca|NN error|NN code|NN indicating|VBG a|DT rob|JJ time-out|NN .|. at|IN this|DT point|NN ,|, the|DT system|NN requires|VBZ a|DT hard|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	snoop|NN probe|NN during|IN flush|JJ #|# could|MD cause|VB l2|NN to|TO be|VB left|VBN in|IN shared|VBN state|NN
problem	during|IN a|DT l2|JJ flush|NN operation|NN using|VBG the|DT flush|JJ #|# pin|NN ,|, it|PRP is|VBZ possible|JJ that|IN a|DT read|JJ request|NN from|IN a|DT bus|NN agent|NN or|CC other|JJ processor|NN to|TO a|DT valid|JJ line|NN will|MD leave|VB the|DT line|NN in|IN the|DT shared|VBN state|NN (|( s|PRP )|) instead|RB of|IN the|DT invalid|JJ state|NN (|( i|NN )|) as|IN expected|VBN after|IN flush|JJ operation|NN .|. before|IN the|DT flush|JJ operation|NN is|VBZ completed|VBN ,|, another|DT snoop|NN request|NN to|TO invalidate|VB the|DT line|NN from|IN another|DT agent|NN or|CC processor|NN could|MD be|VB ignored|VBN ,|, again|RB leaving|VBG the|DT line|NN in|IN the|DT shared|JJ state|NN .|.
implication	current|JJ desktop|NN and|CC mid|NN range|NN server|RB systems|NNS have|VBP no|DT mechanism|NN to|TO assert|VB the|DT flush|NN pin|NN and|CC hence|NN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. a|DT high-end|JJ server|NN system|NN that|WDT does|VBZ not|RB suppress|VB snoop|NN traffic|NN before|IN the|DT assertion|NN of|IN the|DT flush|JJ #|# pin|NN may|MD cause|VB a|DT line|NN to|TO be|VB left|VBN in|IN an|DT incorrect|JJ cache|NN state|NN .|.
workaround	affected|JJ systems|NNS (|( those|DT capable|JJ of|IN asserting|VBG the|DT flush|JJ #|# pin|NN )|) should|MD prevent|VB snoop|NN activity|NN on|IN the|DT front|JJ side|NN bus|NN until|IN invalidation|NN is|VBZ completed|VBN after|IN asserting|VBG flush|JJ #|# ,|, or|CC use|VB a|DT wbinvd|JJ instruction|NN instead|RB of|IN asserting|VBG the|DT flush|JJ #|# pin|NN in|IN order|NN to|TO flush|VB the|DT cache|NN .|.
title	selector|NN for|IN the|DT ltr/lldt|JJ register|NN may|MD get|VB corrupted|VBN
problem	the|DT internal|JJ selector|NN portion|NN of|IN the|DT respective|JJ register|NN (|( tr|JJ ,|, ldtr|JJ )|) may|MD get|VB corrupted|VBN ,|, if|IN during|IN a|DT small|JJ window|NN of|IN ltr|NN or|CC lldt|NN system|NN instruction|NN execution|NN ,|, the|DT following|JJ sequence|NN of|IN events|NNS occur|VBP :|: speculative|JJ write|NN to|TO a|DT segment|NN register|NN that|WDT might|MD follow|VB the|DT ltr|NN or|CC lldt|JJ instruction|NN the|DT read|NN segment|NN descriptor|NN of|IN ltr/lldt|JJ operation|NN spans|VBZ a|DT page|NN (|( 4|CD kbytes|NNS )|) boundary|VBP ;|: or|CC causes|VBZ a|DT page|NN fault|NN
implication	incorrect|JJ selector|NN for|IN ltr|NN ,|, lldt|JJ instruction|NN could|MD be|VB used|VBN after|IN a|DT task|NN switch|NN .|.
workaround	software|NN can|MD insert|VB a|DT serializing|VBG instruction|NN between|IN the|DT ltr|NN or|CC lldt|JJ instruction|NN and|CC the|DT segment|NN register|NN write|NN .|.
title	init|NN does|VBZ not|RB clear|JJ global|JJ entries|NNS in|IN the|DT tlb|NN
problem	init|NN may|MD not|RB flush|VB a|DT tlb|NN entry|NN when|WRB :|: the|DT processor|NN is|VBZ in|IN protected|JJ mode|NN with|IN paging|VBG enabled|VBN and|CC the|DT page|NN global|JJ enable|JJ flag|NN is|VBZ set|VBN (|( pge|JJ bit|NN of|IN cr4|JJ register|NN )|) g|NN bit|NN for|IN the|DT page|NN table|JJ entry|NN is|VBZ set|VBN tlb|JJ entry|NN is|VBZ present|JJ in|IN tlb|NN when|WRB init|NN occurs|VBZ
implication	software|NN may|MD encounter|VB unexpected|JJ page|NN fault|NN or|CC incorrect|JJ address|NN translation|NN due|JJ to|TO a|DT tlb|JJ entry|NN erroneously|RB left|VBD in|IN tlb|NN after|IN init|NN .|.
workaround	write|NN to|TO cr3|VB ,|, cr4|NN or|CC cr0|NN registers|NNS before|IN writing|VBG to|TO memory|VB early|JJ in|IN bios|NNS code|NN to|TO clear|VB all|PDT the|DT global|JJ entries|NNS from|IN tlb|NN .|.
title	vm|JJ bit|NN will|MD be|VB cleared|VBN on|IN a|DT double|JJ fault|NN handler|NN
problem	following|VBG a|DT task|NN switch|NN to|TO a|DT double|JJ fault|NN handler|NN that|WDT was|VBD initiated|VBN while|IN the|DT processor|NN was|VBD in|IN virtual-8086|JJ (|( vm86|NN )|) mode|NN ,|, the|DT vm|NN bit|NN will|MD be|VB incorrectly|RB cleared|VBN in|IN eflags|NNS .|.
implication	when|WRB the|DT os|NN recovers|NNS from|IN the|DT double|JJ fault|NN handler|NN ,|, the|DT processor|NN will|MD no|RB longer|RB be|VB in|IN vm86|JJ mode|NN
workaround	none|NN identified|VBD
title	memory|NN aliasing|VBG with|IN inconsistent|NN a|DT and|CC d|JJ bits|NNS may|MD cause|VB processor|NN deadlock|NN
problem	in|IN the|DT event|NN that|WDT software|NN implements|NNS memory|NN aliasing|NN by|IN having|VBG two|CD page|JJ directory|NN entries|NNS (|( pdes|NNS )|) point|NN to|TO a|DT common|JJ page|NN table|JJ entry|NN (|( pte|NN )|) and|CC the|DT accessed|JJ and|CC dirty|JJ bits|NNS for|IN the|DT two|CD pdes|NNS are|VBP allowed|VBN to|TO become|VB inconsistent|JJ the|DT processor|NN may|MD become|VB deadlocked|JJ
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN
workaround	software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG in|IN this|DT way|NN should|MD manage|VB the|DT consistency|NN of|IN the|DT accessed|JJ and|CC dirty|JJ bits|NNS .|.
title	use|NN of|IN memory|NN aliasing|VBG with|IN inconsistent|JJ memory|NN type|NN may|MD cause|VB system|NN hang|NN
problem	software|NN that|WDT implements|VBZ memory|NN aliasing|VBG by|IN having|VBG more|JJR than|IN one|CD linear|JJ addresses|VBZ mapped|VBN to|TO the|DT same|JJ physical|JJ page|NN with|IN different|JJ cache|NN types|NNS may|MD cause|VB the|DT system|NN to|TO hang|VB .|. this|DT would|MD occur|VB if|IN one|CD of|IN the|DT addresses|NNS is|VBZ non-cacheable|JJ used|VBN in|IN code|NN segment|NN and|CC the|DT other|JJ a|DT cacheable|JJ address|NN .|. if|IN the|DT cacheable|JJ address|NN finds|VBZ its|PRP$ way|NN in|IN instruction|NN cache|NN ,|, and|CC non-cacheable|JJ address|NN is|VBZ fetched|VBN in|IN ifu|NN ,|, the|DT processor|NN may|MD invalidate|VB the|DT non-cacheable|JJ address|NN from|IN the|DT fetch|NN unit|NN .|. any|DT micro-architectural|JJ event|NN that|WDT causes|VBZ instruction|JJ restart|NN will|MD expect|VB this|DT instruction|NN to|TO still|RB be|VB in|IN fetch|JJ unit|NN and|CC lack|NN of|IN it|PRP will|MD cause|VB system|NN hang|NN
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN
workaround	although|IN it|PRP is|VBZ possible|JJ to|TO have|VB a|DT single|JJ physical|JJ page|NN mapped|VBN by|IN two|CD different|JJ linear|JJ addresses|NNS with|IN different|JJ memory|NN types|NNS ,|, intel|NN has|VBZ strongly|RB discouraged|VBN this|DT practice|NN as|IN it|PRP may|MD lead|VB to|TO undefined|JJ results|NNS .|. software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG should|MD manage|VB the|DT memory|NN type|NN consistency|NN
title	processor|NN may|MD report|VB invalid|JJ tss|NNS fault|VBP instead|RB of|IN double|JJ fault|NN during|IN mode|NN c|NNS paging|VBG
problem	when|WRB an|DT operating|NN system|NN executes|VBZ a|DT task|NN switch|NN via|IN a|DT task|NN state|NN segment|NN (|( tss|NN )|) the|DT cr3|NN register|NN is|VBZ always|RB updated|VBN from|IN the|DT new|JJ task|NN tss|NN .|. in|IN the|DT mode|NN c|NN paging|NN ,|, once|RB the|DT cr3|NN is|VBZ changed|VBN the|DT processor|NN will|MD attempt|VB to|TO load|VB the|DT pdptrs|NN .|. if|IN the|DT cr3|NN from|IN the|DT target|NN task|NN tss|NN or|CC task|NN switch|VBP handler|NN tss|NN is|VBZ not|RB valid|JJ then|RB the|DT new|JJ pdptr|NN will|MD not|RB be|VB loaded|VBN .|. this|DT will|MD lead|VB to|TO the|DT reporting|NN of|IN invalid|JJ tss|NN fault|NN instead|RB of|IN the|DT expected|VBN double|JJ fault|NN
implication	operating|VBG systems|NNS that|WDT access|NN an|DT invalid|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT double|JJ fault|NN .|.
workaround	software|NN needs|VBZ to|TO ensure|VB any|DT accessed|JJ tss|NN is|VBZ valid|JJ .|.
title	machine|NN check|NN exception|NN may|MD occur|VB when|WRB interleaving|VBG code|NN between|IN different|JJ memory|NN types|NNS
problem	a|DT small|JJ window|NN of|IN opportunity|NN exists|NNS where|WRB code|NN fetches|VBZ interleaved|VBN between|IN different|JJ memory|NN types|NNS may|MD cause|VB a|DT machine|NN check|NN exception|NN .|. a|DT complex|JJ set|NN of|IN micro-architectural|JJ boundary|JJ conditions|NNS is|VBZ required|VBN to|TO expose|VB this|DT window|NN .|.
implication	interleaved|VBN instruction|NN fetches|NNS between|IN different|JJ memory|NN types|NNS may|MD result|VB in|IN a|DT machine|NN check|NN exception|NN .|. the|DT system|NN may|MD hang|VB if|IN machine|NN check|NN exceptions|NNS are|VBP disabled|VBN .|. intel|NN has|VBZ not|RB observed|VBN the|DT occurrence|NN of|IN this|DT erratum|NN while|IN running|VBG commercially|RB available|JJ applications|NNS or|CC operating|VBG systems|NNS .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN placing|VBG a|DT serializing|VBG instruction|NN between|IN code|NN fetches|NNS between|IN different|JJ memory|NN types|NNS .|.
title	wrong|JJ esp|JJ register|NN values|NNS during|IN a|DT fault|NN in|IN vm86|NN mode|NN
problem	at|IN the|DT beginning|NN of|IN the|DT iret|JJ instruction|NN execution|NN in|IN vm86|JJ mode|NN ,|, the|DT lower|JJR 16|CD bits|NNS of|IN the|DT esp|JJ register|NN are|VBP saved|VBN as|IN the|DT old|JJ stack|NN value|NN .|. when|WRB a|DT fault|NN occurs|VBZ ,|, these|DT 16|CD bits|NNS are|VBP moved|VBN into|IN the|DT 32-bit|JJ esp|NN ,|, effectively|RB clearing|VBG the|DT upper|JJ 16|CD bits|NNS of|IN the|DT esp|NN .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN to|TO cause|VB any|DT problems|NNS with|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	apic|NN icr|NNS write|VBP may|MD cause|VB interrupt|NN not|RB to|TO be|VB sent|VBN when|WRB icr|JJ delivery|NN bit|NN pending|VBG
problem	if|IN the|DT apic|NN icr|NN (|( interrupt|JJ control|NN register|NN )|) is|VBZ written|VBN with|IN a|DT new|JJ interrupt|JJ command|NN while|IN the|DT delivery|NN status|NN bit|NN from|IN a|DT previous|JJ interrupt|NN command|NN is|VBZ set|VBN to|TO '1|VB '|'' (|( send|VB pending|VBG )|) ,|, the|DT interrupt|JJ message|NN may|MD not|RB be|VB sent|VBN out|RP by|IN the|DT processor|NN .|.
implication	this|DT erratum|NN will|MD cause|VB an|DT interrupt|JJ message|NN not|RB to|TO be|VB sent|VBN ,|, potentially|RB resulting|VBG in|IN system|NN hang|NN .|.
workaround	software|NN should|MD always|RB poll|VB the|DT delivery|NN status|NN bit|NN in|IN the|DT apic|NN icr|NN and|CC ensure|VB that|IN it|PRP is|VBZ '0|VBN '|'' (|( idle|JJ )|) before|IN writing|VBG a|DT new|JJ value|NN to|TO the|DT icr|NN .|.
title	high|JJ temperature|NN and|CC low|JJ supply|NN voltage|NN operation|NN may|MD result|VB in|IN incorrect|JJ processor|NN operation|NN
problem	when|WRB operating|VBG at|IN the|DT high|JJ temperature|NN ,|, low|JJ supply|NN voltage|NN corner|NN of|IN the|DT processor|NN specification|NN ,|, if|IN there|EX is|VBZ a|DT store|NN pending|NN in|IN the|DT processors|NNS fill|VBP buffer|VB ,|, and|CC simultaneously|RB a|DT load|NN operation|NN misses|VBZ the|DT l1|JJ cache|NN but|CC results|NNS in|IN a|DT hit|NN to|TO the|DT l2|NN cache|NN ,|, then|RB it|PRP is|VBZ possible|JJ that|IN incorrect|JJ data|NNS may|MD be|VB returned|VBN to|TO satisfy|VB the|DT load|NN operation|NN .|.
implication	when|WRB this|DT erratum|NN is|VBZ encountered|VBN ,|, unpredictable|JJ software|NN behavior|NN may|MD occur|VB .|. it|PRP can|MD be|VB seen|VBN from|IN the|DT table|NN of|IN affected|JJ steppings|NNS that|IN this|DT erratum|NN is|VBZ constrained|VBN to|TO a|DT single|JJ stepping|NN and|CC is|VBZ only|RB possible|JJ in|IN processors|NNS operating|VBG at|IN frequencies|NNS of|IN 933mhz|CD and|CC above|JJ and|CC is|VBZ not|RB present|JJ in|IN all|DT of|IN those|DT processors|NNS .|. application|NN of|IN the|DT workaround|NN will|MD prevent|VB occurrence|NN of|IN the|DT erratum|NN in|IN all|DT processors|NNS of|IN that|DT stepping|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	during|IN boundary|JJ scan|JJ ,|, bclk|JJ not|RB sampled|VBN high|JJ when|WRB slp|NN #|# is|VBZ asserted|VBN low|JJ
problem	during|IN boundary|JJ scan|JJ ,|, bclk|NN is|VBZ not|RB sampled|VBN high|JJ when|WRB slp|NN #|# is|VBZ asserted|VBN low|JJ .|.
implication	boundary|JJ scan|JJ results|NNS may|MD be|VB incorrect|JJ when|WRB slp|NN #|# is|VBZ asserted|VBN low|JJ .|.
workaround	do|VB not|RB use|VB boundary|JJ scan|NN when|WRB slp|NN #|# is|VBZ asserted|VBN low|JJ .|.
title	incorrect|JJ assertion|NN of|IN thermtrip|NN #|# signal|NN
problem	the|DT internal|JJ control|NN register|NN bit|NN responsible|JJ for|IN operation|NN of|IN the|DT thermtrip|NN circuit|NN functionality|NN may|MD power|NN up|RP in|IN a|DT non-initialized|JJ state|NN .|. as|IN a|DT result|NN ,|, thermtrip|JJ #|# may|MD be|VB incorrectly|RB asserted|VBN during|IN de-assertion|NN of|IN reset|NN #|# at|IN nominal|JJ operating|NN temperatures|NNS .|. when|WRB thermtrip|JJ #|# is|VBZ asserted|VBN as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT processor|NN may|MD shut|VB down|RP internally|RB and|CC stop|JJ execution|NN but|CC in|IN few|JJ cases|NNS continue|VBP to|TO execute|VB .|.
implication	this|DT issue|NN can|MD lead|VB to|TO intermittent|JJ system|NN power-on|JJ boot|NN failures|NNS .|. the|DT occurrence|NN and|CC repeatability|NN of|IN failures|NNS is|VBZ system|NN dependent|JJ ,|, however|RB all|DT systems|NNS and|CC processors|NNS are|VBP susceptible|JJ to|TO failure|NN .|. in|IN addition|NN ,|, the|DT processor|NN may|MD fail|VB to|TO stop|VB execution|NN during|IN the|DT event|NN of|IN a|DT valid|JJ thermtrip|NN #|# assertion|NN resulting|VBG in|IN the|DT potential|NN for|IN permanent|JJ processor|NN damage|NN
workaround	to|TO prevent|VB the|DT risk|NN of|IN power-on|JJ boot|NN failures|NNS or|CC catastrophic|JJ thermal|JJ failures|NNS ,|, a|DT platform|NN workaround|NN is|VBZ required|VBN .|. the|DT system|NN must|MD provide|VB a|DT rising|VBG edge|NN on|IN the|DT tck|JJ signal|NN during|IN the|DT power-on|JJ sequence|NN that|WDT meets|VBZ all|DT of|IN the|DT following|JJ requirements|NNS :|:
title	processor|NN might|MD not|RB exit|VB sleep|JJ state|NN properly|RB upon|IN de-assertion|NN of|IN cpuslp|NN #|# signal|NN
problem	if|IN the|DT processor|NN enters|VBZ a|DT sleep|JJ state|NN upon|IN assertion|NN of|IN cpuslp|NN #|# signal|NN ,|, and|CC if|IN the|DT core|NN to|TO system|NN bus|NN multiplier|NN is|VBZ an|DT odd|JJ bus|NN fraction|NN ,|, then|RB the|DT processor|NN may|MD not|RB resume|VB from|IN the|DT cpu|NN sleep|NN state|NN upon|IN the|DT de-assertion|NN of|IN cpuslp|NN #|# signal|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN a|DT system|NN hang|NN during|IN a|DT resume|NN from|IN cpu|JJ sleep|JJ state|NN .|.
workaround	it|PRP is|VBZ possible|JJ to|TO workaround|VB this|DT in|IN bios|NNS by|IN not|RB asserting|VBG cpuslp|NN #|# for|IN power|NN management|NN purposes|NNS
title	the|DT instruction|NN fetch|NN unit|NN (|( ifu|JJ )|) may|MD fetch|VB instructions|NNS based|VBN upon|IN stale|JJ cr3|NN data|NNS after|IN a|DT write|NN to|TO cr3|VB register|NN
problem	under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, there|EX exists|VBZ a|DT one-clock|JJ window|NN following|VBG a|DT write|NN to|TO the|DT cr3|NN register|NN wherein|NN it|PRP is|VBZ possible|JJ for|IN the|DT itlb|NN fill|NN buffer|VBP to|TO obtain|VB a|DT stale|JJ page|NN translation|NN based|VBN on|IN the|DT stale|JJ cr3|NN data|NNS .|. this|DT stale|JJ translation|NN will|MD persist|VB until|IN the|DT next|JJ write|NN to|TO the|DT cr3|NN register|NN ,|, the|DT next|JJ page|NN fault|NN or|CC execution|NN of|IN a|DT certain|JJ class|NN of|IN instructions|NNS including|VBG cpuid|NN or|CC iretd|NN with|IN privilege|JJ level|NN change|NN .|.
implication	the|DT wrong|JJ page|NN translation|NN could|MD be|VB used|VBN leading|VBG to|TO erroneous|JJ software|NN behavior|NN .|.
workaround	operating|VBG systems|NNS that|WDT are|VBP potentially|RB affected|VBN can|MD add|VB a|DT second|JJ write|NN to|TO the|DT cr3|NN register|NN .|.
title	under|IN some|DT complex|JJ conditions|NNS ,|, the|DT instructions|NNS in|IN the|DT shadow|NN of|IN a|DT jmp|NN far|RB may|MD be|VB unintentionally|RB executed|VBN and|CC retired|VBN
problem	if|IN all|DT of|IN the|DT following|JJ events|NNS happen|VB in|IN sequence|NN it|PRP is|VBZ possible|JJ for|IN the|DT system|NN or|CC application|NN to|TO hang|VB or|CC to|TO execute|VB with|IN incorrect|JJ data|NNS .|. the|DT execution|NN of|IN an|DT instruction|NN ,|, with|IN an|DT opcode|NN that|WDT requires|VBZ the|DT processor|NN to|TO stall|VB the|DT issue|NN of|IN micro-instructions|NNS in|IN the|DT flow|NN from|IN the|DT microcode|NN sequence|NN logic|JJ block|NN to|TO the|DT instruction|NN decode|NN block|NN .|. (|( a|DT stallms|NN condition|NN )|) less|JJR than|IN 63|CD (|( 39|CD for|IN pre-cpuid|JJ 0x6bx|CD )|) micro-instructions|NNS later|RB ,|, the|DT execution|NN of|IN a|DT mispredictable|JJ branch|NN instruction|NN .|. (|( jcc|NN ,|, loopcc|NN ,|, ret|NN near|IN ,|, call|VB near|IN indirect|JJ ,|, jmp|JJ ecx=0|NN ,|, or|CC jmp|NN near|IN indirect|NN )|) the|DT conditional|JJ branch|NN in|IN event|NN (|( 2|CD )|) is|VBZ mispredicted|VBN ,|, and|CC furthermore|RB the|DT mispredicted|JJ path|NN of|IN execution|NN must|MD result|VB in|IN either|DT an|DT itlb|JJ miss|NN ,|, or|CC an|DT instruction|NN cache|NN miss|NN .|. this|DT needs|VBZ to|TO briefly|VB stall|PDT the|DT issue|NN of|IN micro-instructions|NNS again|RB immediately|RB after|IN the|DT conditional|JJ branch|NN until|IN that|DT branch|NN prediction|NN is|VBZ corrected|VBN by|IN the|DT jump|NN execution|NN block|NN .|. (|( a|DT 2nd|CD stallms|JJ condition|NN )|) along|IN the|DT correct|JJ path|NN of|IN execution|NN ,|, the|DT next|JJ instruction|NN must|MD contain|VB a|DT 3rd|CD stallms|JJ condition|NN at|IN a|DT precisely|RB aligned|VBN point|NN in|IN the|DT execution|NN of|IN the|DT instruction|NN .|. (|( clts|NNS ,|, popss|NN ,|, lss|NN ,|, or|CC mov|NN to|TO ss|VB )|) a|DT jmp|NN far|RB instruction|NN must|MD execute|VB within|IN the|DT next|JJ 63|CD micro-instructions|NNS (|( 39|CD pre-|NN cpuid|NN 0x6bx|CD )|) the|DT intervening|VBG micro-instructions|NNS must|MD not|RB have|VB any|DT events|NNS or|CC faults|NNS .|. when|WRB the|DT instruction|NN from|IN event|NN (|( 2|CD )|) retires|NNS ,|, the|DT stallms|JJ condition|NN within|IN the|DT event|NN (|( 5|CD )|) instruction|NN fails|VBZ to|TO operate|VB correctly|RB ,|, and|CC instructions|NNS in|IN the|DT shadow|NN of|IN the|DT jmp|NN far|RB instruction|NN could|MD be|VB unintentionally|RB executed|VBN .|.
implication	occurrence|NN of|IN this|DT erratum|NN could|MD lead|VB to|TO erroneous|JJ software|NN behavior|NN .|. intel|NN has|VBZ not|RB identified|VBN any|DT commercially|RB available|JJ software|NN which|WDT may|MD encounter|VB this|DT condition|NN ;|: this|DT erratum|NN was|VBD discovered|VBN in|IN a|DT focused|JJ test|NN environment|NN .|. one|CD of|IN the|DT four|CD instructions|NNS that|WDT are|VBP required|VBN to|TO trigger|VB this|DT erratum|NN ,|, clts|NNS ,|, is|VBZ a|DT privileged|JJ instruction|NN that|WDT is|VBZ only|RB executed|VBN by|IN an|DT operating|NN system|NN or|CC driver|NN code|NN .|. the|DT remaining|VBG three|CD instructions|NNS ,|, popss|NN ,|, lss|NN ,|, and|CC mov|NN to|TO ss|VB ,|, are|VBP executed|VBN infrequently|RB in|IN modern|JJ 32-bit|JJ application|NN code|NN .|.
workaround	none|NN identified|VBN at|IN this|DT time|NN
title	processor|NN does|VBZ not|RB flag|VB #|# gp|NN on|IN non-zero|JJ write|NN to|TO certain|JJ msrs|NN
problem	when|WRB a|DT non-zero|JJ write|NN occurs|VBZ to|TO the|DT upper|JJ 32|CD bits|NNS of|IN sysenter_eip_msr|NN or|CC sysenter_esp_msr|NN ,|, the|DT processor|NN should|MD indicate|VB a|DT general|JJ protection|NN fault|NN by|IN flagging|VBG #|# gp|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB flag|VB #|# gp|NN .|.
implication	the|DT processor|NN unexpectedly|RB does|VBZ not|RB flag|VB #|# gp|NN on|IN a|DT non-zero|JJ write|NN to|TO the|DT upper|JJ 32|CD bits|NNS of|IN sysenter_eip_msr|NN or|CC sysenter_esp_msr|NN .|. no|DT known|VBN commercially|RB available|JJ operating|VBG system|NN has|VBZ been|VBN identified|VBN to|TO be|VB affected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	ifu/bsu|JJ deadlock|NN may|MD cause|VB system|NN hang|NN
problem	a|DT lockable|JJ instruction|NN with|IN memory|NN operand|NN that|WDT spans|VBZ across|IN two|CD pages|NNS may|MD ,|, given|VBN some|DT rare|JJ internal|JJ conditions|NNS ,|, hang|VBD the|DT system|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	lockable|JJ data|NNS should|MD always|RB be|VB contained|VBN in|IN a|DT single|JJ page|NN .|.
title	rep|NN movs|NN operation|NN in|IN fast|JJ string|NN mode|NN continues|VBZ in|IN that|DT mode|NN when|WRB crossing|VBG into|IN a|DT page|NN with|IN a|DT different|JJ memory|NN type|NN
problem	a|DT fast|JJ rep|NN movs|NN operation|NN will|MD continue|VB to|TO be|VB handled|VBN in|IN fast|JJ mode|NN when|WRB the|DT string|NN operation|NN crosses|VBZ a|DT page|NN boundary|NN into|IN an|DT uncacheable|JJ (|( uc|JJ )|) memory|NN type|NN .|. also|RB if|IN the|DT fast|JJ string|NN operation|NN crosses|VBZ a|DT page|NN boundary|NN into|IN a|DT wc|JJ memory|NN region|NN ,|, the|DT processor|NN will|MD not|RB self|VB snoop|VB the|DT wc|JJ memory|NN region|NN .|. this|DT may|MD eventually|RB result|VB in|IN incorrect|JJ data|NNS for|IN the|DT wc|JJ portion|NN of|IN the|DT operation|NN if|IN those|DT cache|NN lines|NNS were|VBD previously|RB cached|VBN as|IN wb|NN (|( through|IN aliasing|VBG )|) and|CC modified|VBN .|.
implication	string|VBG elements|NNS should|MD be|VB handled|VBN by|IN the|DT processor|NN at|IN the|DT native|JJ operand|NN size|NN in|IN uc|JJ memory|NN .|. in|IN the|DT event|NN that|IN the|DT wb|NN to|TO wc|VB aliasing|VBG case|NN occurs|NNS and|CC incorrect|JJ data|NN is|VBZ written|VBN to|TO memory|NN ,|, the|DT end|NN result|NN would|MD vary|VB from|IN benign|NN to|TO operating|VBG system|NN or|CC application|NN failure|NN .|. intel|NN has|VBZ not|RB observed|VBN either|CC aspects|NNS of|IN this|DT erratum|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	software|NN operating|VBG within|IN intels|JJ recommendation|NN will|MD not|RB require|VB wb|NN and|CC wc|JJ memory|NN aliased|VBN to|TO the|DT same|JJ physical|JJ address|NN .|.
title	the|DT fxsave|NN ,|, stos|NN or|CC movs|JJ instructions|NNS may|MD cause|VB a|DT store|NN ordering|VBG violation|NN when|WRB data|NN crosses|VBZ a|DT page|NN with|IN a|DT uc|JJ memory|NN type|NN
problem	if|IN the|DT data|NN from|IN an|DT fxsave|NN ,|, stos|NN or|CC movs|JJ instruction|NN crosses|VBZ a|DT page|NN boundary|NN from|IN wb|NN to|TO uc|VB memory|NN type|NN and|CC this|DT instruction|NN is|VBZ immediately|RB followed|VBN by|IN a|DT second|JJ instruction|NN that|WDT also|RB issues|NNS a|DT store|NN to|TO memory|NN ,|, the|DT final|JJ data|NN stores|NNS from|IN both|DT instructions|NNS may|MD occur|VB in|IN the|DT wrong|JJ order|NN
implication	the|DT impact|NN of|IN this|DT store|NN ordering|VBG behavior|NN may|MD vary|VB from|IN normal|JJ software|NN execution|NN to|TO potential|JJ software|NN failure|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	fxsave|NN ,|, stos|NN or|CC movs|NN data|NNS must|MD not|RB cross|VB page|NN boundary|JJ from|IN wb|NN to|TO uc|VB memory|NN type|NN .|.
title	popf|NN and|CC popfd|NN instructions|NNS that|WDT set|VBD the|DT trap|NN flag|NN bit|NN may|MD cause|VB unpredictable|JJ processor|NN behavior|NN
problem	in|IN some|DT rare|JJ cases|NNS ,|, popf|NN and|CC popfd|NN instructions|NNS that|WDT set|VBD the|DT trap|NN flag|NN (|( tf|NN )|) bit|NN in|IN the|DT eflags|JJ register|NN (|( causing|VBG the|DT processor|NN to|TO enter|VB single-step|JJ mode|NN )|) may|MD cause|VB unpredictable|JJ processor|NN behavior|NN .|.
implication	single|JJ step|NN operation|NN is|VBZ typically|RB enabled|VBN during|IN software|NN debug|NN activities|NNS ,|, not|RB during|IN normal|JJ system|NN operation|NN
workaround	there|EX is|VBZ no|DT workaround|NN for|IN single|JJ step|NN operation|NN in|IN commercially|RB available|JJ software|NN .|. for|IN debug|JJ activities|NNS on|IN custom|NN software|NN ,|, the|DT popf|NN and|CC popfd|NN instructions|NNS could|MD be|VB immediately|RB followed|VBN by|IN a|DT nop|JJ instruction|NN to|TO facilitate|VB correct|JJ execution|NN .|.
title	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN
problem	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN when|WRB the|DT code|NN stream|NN wraps|VBP around|IN in|IN a|DT way|NN that|IN one|CD instruction|NN ends|VBZ at|IN the|DT last|JJ byte|NN of|IN the|DT segment|NN and|CC the|DT next|JJ instruction|NN begins|VBZ at|IN 0x0|CD .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	avoid|JJ code|NN that|IN wraps|VBZ around|RB segment|NN limit|NN .|.
title	fst|JJ instruction|NN with|IN numeric|JJ and|CC null|JJ segment|NN exceptions|NNS may|MD cause|VB general|JJ protection|NN faults|NNS to|TO be|VB missed|VBN and|CC fp|JJ linear|JJ address|NN (|( fla|NN )|) mismatch|NN
problem	fst|JJ instruction|NN combined|VBN with|IN numeric|JJ and|CC null|JJ segment|NN exceptions|NNS may|MD cause|VB general|JJ protection|NN faults|NNS to|TO be|VB missed|VBN and|CC fp|JJ linear|JJ address|NN (|( fla|NN )|) mismatch|NN .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	none|NN identified|VBN .|.
title	code|NN segment|NN (|( cs|NN )|) is|VBZ incorrect|JJ on|IN smm|NN handler|NN when|WRB smbase|NN is|VBZ not|RB aligned|VBN
problem	with|IN smbase|NN being|VBG relocated|VBN to|TO a|DT non-aligned|JJ address|NN ,|, during|IN smm|JJ entry|NN the|DT cs|NN can|MD be|VB improperly|RB updated|VBN which|WDT can|MD lead|VB to|TO an|DT incorrect|JJ smm|NN handler|NN .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	align|JJ smbase|NN to|TO 32k|CD byte|NN .|.
title	page|NN with|IN pat|NN (|( page|JJ attribute|NN table|NN )|) set|NN to|TO uswc|VB (|( uncacheable|JJ speculative|JJ write|NN combine|NN )|) while|IN associated|VBN mtrr|NN (|( memory|NN type|NN range|NN register|NN )|) is|VBZ uc|JJ (|( uncacheable|JJ )|) may|MD consolidate|VB to|TO uc|VB
problem	a|DT page|NN whose|WP$ pat|JJ memory|NN type|NN is|VBZ uswc|JJ while|IN the|DT relevant|JJ mtrr|NN memory|NN type|NN is|VBZ uc|JJ ,|, the|DT consolidated|JJ memory|NN type|NN may|MD be|VB treated|VBN as|IN uc|JJ (|( rather|RB than|IN wc|VB as|IN specified|VBN in|IN ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT memory|NN page|NN may|MD be|VB as|IN uc|JJ (|( rather|RB than|IN wc|NN )|) .|. this|DT may|MD have|VB a|DT negative|JJ performance|NN impact|NN .|.
workaround	none|NN identified|VBN .|.
title	under|IN certain|JJ conditions|NNS ltr|VBP (|( load|JJ task|NN register|NN )|) instruction|NN may|MD result|VB in|IN system|NN hang|NN
problem	an|DT ltr|JJ instruction|NN may|MD result|VB in|IN a|DT system|NN hang|NN if|IN all|PDT the|DT following|JJ conditions|NNS are|VBP met|VBN :|: invalid|JJ data|NNS selector|NN of|IN the|DT tr|NN (|( task|JJ register|NN )|) resulting|VBG with|IN either|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) or|CC #|# np|NNS (|( segment|NN not|RB present|JJ fault|NN )|) .|. gdt|NN (|( global|JJ descriptor|NN table|NN )|) is|VBZ not|RB 8-bytes|JJ aligned|VBN .|. gdt|NN (|( global|JJ descriptor|NN table|NN )|) is|VBZ not|RB 8-bytes|JJ aligned|VBN .|. data|NNS bp|NN (|( breakpoint|NN )|) is|VBZ set|VBN on|IN cache|NN line|NN containing|VBG the|DT descriptor|NN data|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN system|NN hang|NN if|IN all|DT conditions|NNS have|VBP been|VBN met|VBN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN in|IN commercial|JJ operating|VBG systems|NNS or|CC software|NN .|. for|IN performance|NN reasons|NNS ,|, gdt|NN is|VBZ typically|RB aligned|VBN to|TO 8-bytes|NNS .|.
workaround	software|NN should|MD align|VB gdt|NN to|TO 8-bytes|NNS .|.
title	loading|VBG from|IN memory|NN type|NN uswc|NN (|( uncacheable|JJ speculative|JJ write|NN combine|NN )|) may|MD get|VB its|PRP$ data|NNS internally|RB forwarded|VBN from|IN a|DT previous|JJ pending|VBG store|NN
problem	a|DT load|NN from|IN memory|NN type|NN uswc|NN may|MD get|VB its|PRP$ data|NNS internally|RB forwarded|VBN from|IN a|DT pending|VBG store|NN .|. as|IN a|DT result|NN ,|, the|DT expected|VBN load|NN may|MD never|RB be|VB issued|VBN to|TO the|DT external|JJ bus|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT uswc|JJ load|NN request|NN may|MD be|VB satisfied|VBN without|IN being|VBG observed|VBN on|IN the|DT external|JJ bus|NN .|. there|EX are|VBP no|DT known|JJ usage|NN models|NNS where|WRB this|DT behavior|JJ results|NNS in|IN any|DT negative|JJ side-effects|NNS .|.
workaround	do|VB not|RB use|VB memory|NN type|NN uswc|NN for|IN memory|NN that|WDT has|VBZ read|VBN side|JJ effects|NNS .|.
title	fxsave|NN after|IN fninit|NN without|IN an|DT intervening|NN fp|NN (|( floating|VBG point|NN )|) instruction|NN may|MD save|VB uninitialized|JJ values|NNS for|IN fdp|NN (|( x87|JJ fpu|NN instruction|NN operand|NN (|( data|NNS )|) pointer|NN offset|VBN )|) and|CC fds|$ (|( x87|JJ fpu|NN instruction|NN operand|NN (|( data|NNS )|) pointer|NN selector|NN )|)
problem	an|DT fxsave|NN after|IN fninit|NN without|IN an|DT intervening|NN fp|JJ instruction|NN may|MD save|VB uninitialized|JJ values|NNS for|IN fdp|NN and|CC fds|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT values|NNS for|IN fdp/fds|NN in|IN the|DT fxsave|JJ structure|NN may|MD appear|VB to|TO be|VB random|JJ values|NNS .|. these|DT values|NNS will|MD be|VB initialized|VBN by|IN the|DT first|JJ fp|JJ instruction|NN executed|VBN after|IN the|DT fxrstor|NN that|WDT restore|VBD the|DT saved|JJ floating|NN point|NN state|NN .|. any|DT fp|JJ instruction|NN with|IN memory|NN operand|NN will|MD initialize|VB fdp/fds|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	after|IN an|DT finit|NN ,|, do|VBP not|RB expect|VB the|DT fxsave|JJ memory|NN image|NN to|TO be|VB correct|JJ ,|, until|IN at|IN least|JJS one|CD fp|JJ instruction|NN with|IN a|DT memory|NN operand|NN has|VBZ been|VBN executed|VBN .|.
title	fstp|NN (|( floating|VBG point|NN store|NN )|) instruction|NN under|IN certain|JJ conditions|NNS may|MD result|VB in|IN erroneously|RB setting|VBG a|DT valid|JJ bit|NN on|IN an|DT fp|NN (|( floating|VBG point|NN )|) stack|NN register|NN
problem	an|DT fstp|JJ instruction|NN with|IN an|DT pde/pte|NN (|( page|JJ directory|NN entry/page|NN table|JJ entry|NN )|) a/d|VBZ bit|NN update|JJ followed|VBN by|IN user|NN mode|NN access|NN fault|NN due|JJ to|TO a|DT code|NN fetch|NN to|TO a|DT page|NN that|WDT has|VBZ supervisor|VBN only|RB access|NN permission|NN may|MD result|VB in|IN erroneously|RB setting|VBG a|DT valid|JJ bit|NN of|IN an|DT fp|JJ stack|NN register|NN .|. the|DT fp|JJ top|NN of|IN stack|NN pointer|NN is|VBZ unchanged|JJ .|.
implication	this|DT erratum|NN may|MD cause|VB an|DT unexpected|JJ stack|NN overflow|NN
workaround	user|JJ mode|NN code|NN should|MD not|RB count|VB on|IN being|VBG able|JJ to|TO recover|VB from|IN illegal|JJ accesses|NNS to|TO memory|NN regions|NNS protected|VBN with|IN supervisor|NN only|RB access|NN when|WRB using|VBG fp|JJ instructions|NNS .|.
title	invalid|JJ entries|NNS in|IN page-directory-pointer-table|JJ register|NN (|( pdptr|NN )|) may|MD cause|VB general|JJ protection|NN (|( #|# gp|NN )|) exception|NN if|IN the|DT reserved|VBN bits|NNS are|VBP set|VBN to|TO one|CD
problem	invalid|JJ entries|NNS in|IN the|DT page-directory-pointer-table|JJ register|NN (|( pdptr|NN )|) that|WDT have|VBP the|DT reserved|VBN bits|NNS set|VBN to|TO one|CD may|MD cause|VB a|DT general|JJ protection|NN (|( #|# gp|NN )|) exception|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB set|VB the|DT reserved|JJ bits|NNS to|TO one|CD when|WRB pdptr|NN entries|NNS are|VBP invalid|JJ .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT write|NN to|TO an|DT apic|NN register|NN sometimes|RB may|MD appear|VB to|TO have|VB not|RB occurred|VBN
problem	with|IN respect|NN to|TO the|DT retirement|NN of|IN instructions|NNS ,|, stores|NNS to|TO the|DT uncacheable|JJ memory-|NN based|VBN apic|RB register|JJ space|NN are|VBP handled|VBN in|IN a|DT non-synchronized|JJ way|NN .|. for|IN example|NN if|IN an|DT instruction|NN that|WDT masks|VBZ the|DT interrupt|JJ flag|NN ,|, e.g|NN .|. cli|NN ,|, is|VBZ executed|VBN soon|RB after|IN an|DT uncacheable|JJ write|NN to|TO the|DT task|NN priority|NN register|NN (|( tpr|NN )|) that|WDT lowers|VBZ the|DT apic|NN priority|NN ,|, the|DT interrupt|JJ masking|NN operation|NN may|MD take|VB effect|NN before|IN the|DT actual|JJ priority|NN has|VBZ been|VBN lowered|VBN .|. this|DT may|MD cause|VB interrupts|NNS whose|WP$ priority|NN is|VBZ lower|JJR than|IN the|DT initial|JJ tpr|NN ,|, but|CC higher|JJR than|IN the|DT final|JJ tpr|NN ,|, to|TO not|RB be|VB serviced|VBN until|IN the|DT interrupt|NN enabled|JJ flag|NN is|VBZ finally|RB set|VBN ,|, i.e|NN .|. by|IN sti|JJ instruction|NN .|. interrupts|NNS will|MD remain|VB pending|JJ and|CC are|VBP not|RB lost|VBN .|.
implication	in|IN this|DT example|NN the|DT processor|NN may|MD allow|VB interrupts|NNS to|TO be|VB accepted|VBN but|CC may|MD delay|VB their|PRP$ service|NN .|.
workaround	this|DT non-synchronization|NN can|MD be|VB avoided|VBN by|IN issuing|VBG an|DT apic|JJ register|NN read|NN after|IN the|DT apic|NN register|NN write|NN .|. this|DT will|MD force|VB the|DT store|NN to|TO the|DT apic|NN register|NN before|IN any|DT subsequent|JJ instructions|NNS are|VBP executed|VBN .|. no|DT commercial|JJ operating|NN system|NN is|VBZ known|VBN to|TO be|VB impacted|VBN by|IN this|DT erratum..|NN
title	using|VBG 2m/4m|CD pages|NNS when|WRB a20m|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN incorrect|JJ address|NN translations|NNS
problem	an|DT external|JJ a20m|NN #|# pin|NN if|IN enabled|VBN forces|NNS address|JJ bit|RB 20|CD to|TO be|VB masked|VBN (|( forced|VBN to|TO zero|CD )|) to|TO emulates|VB real-address|JJ mode|NN address|NN wraparound|NN at|IN 1|CD megabyte|NN .|. however|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN ,|, address|JJ bit|NN 20|CD may|MD not|RB be|VB masked|VBN .|. paging|NN is|VBZ enabled|VBN a|DT linear|JJ address|NN has|VBZ bit|RB 20|CD set|VBD the|DT address|NN references|VBZ a|DT large|JJ page|NN a20m|NN #|# is|VBZ enabled|VBN
implication	when|WRB a20m|JJ #|# is|VBZ enabled|VBN and|CC an|DT address|NN references|VBZ a|DT large|JJ page|NN the|DT resulting|VBG translated|JJ physical|JJ address|NN may|MD be|VB incorrect|JJ .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ operating|VBG system|NN .|.
workaround	operating|VBG systems|NNS should|MD not|RB allow|VB a20m|RB #|# to|TO be|VB enabled|VBN if|IN the|DT masking|NN of|IN address|JJ bit|NN 20|CD could|MD be|VB applied|VBN to|TO an|DT address|NN that|WDT references|VBZ a|DT large|JJ page|NN .|. a20m|JJ #|# is|VBZ normally|RB only|RB used|VBN with|IN the|DT first|JJ megabyte|NN of|IN memory|NN
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	init|NN does|VBZ not|RB clear|JJ global|JJ entries|NNS in|IN the|DT tlb|NN
problem	init|NN may|MD not|RB flush|VB a|DT tlb|NN entry|NN when|WRB :|: the|DT processor|NN is|VBZ in|IN protected|JJ mode|NN with|IN paging|VBG enabled|VBN and|CC the|DT page|NN global|JJ enable|JJ flag|NN is|VBZ set|VBN (|( pge|JJ bit|NN of|IN cr4|JJ register|NN )|) g|NN bit|NN for|IN the|DT page|NN table|JJ entry|NN is|VBZ set|VBN tlb|JJ entry|NN is|VBZ present|JJ in|IN tlb|NN when|WRB init|NN occurs|VBZ .|.
implication	software|NN may|MD encounter|VB unexpected|JJ page|NN fault|NN or|CC incorrect|JJ address|NN translation|NN due|JJ to|TO a|DT tlb|JJ entry|NN erroneously|RB left|VBD in|IN tlb|NN after|IN init|NN .|.
workaround	write|NN to|TO cr3|VB ,|, cr4|NN (|( setting|VBG bits|NNS pse|NN ,|, pge|NN or|CC pae|NN )|) or|CC cr0|NN (|( setting|VBG bits|NNS pg|NN or|CC pe|NN )|) registers|NNS before|IN writing|VBG to|TO memory|VB early|JJ in|IN bios|NNS code|NN to|TO clear|VB all|PDT the|DT global|JJ entries|NNS from|IN tlb|NN .|.
title	the|DT bs|NN flag|NN in|IN dr6|NN may|MD be|VB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN
problem	dr6|NN bs|NN (|( single|JJ step|NN ,|, bit|RB 14|CD )|) flag|NN may|MD be|VB incorrectly|RB set|VBN when|WRB the|DT tf|NN (|( trap|JJ flag|NN ,|, bit|RB 8|CD )|) of|IN the|DT eflags|JJ register|NN is|VBZ set|VBN ,|, and|CC a|DT #|# db|NN (|( debug|JJ exception|NN )|) occurs|VBZ due|JJ to|TO one|CD of|IN the|DT following|NN :|: dr7|JJ gd|NN (|( general|JJ detect|NN ,|, bit|RB 13|CD )|) being|VBG bit|NN set|VBN ;|: int1|JJ instruction|NN ;|: code|CC breakpoint|VB the|DT dr6|NN bs|NN (|( single|JJ step|NN ,|, bit|RB 14|CD )|) flag|NN may|MD be|VB incorrectly|RB set|VBN .|.
implication	the|DT bs|JJ flag|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN .|.
workaround	none|NN identified|VBN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( i.e|NN .|. residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO ``|`` procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS ''|'' in|IN ia-|JJ 32|CD intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0|CD .|.
workaround	none|NN identified|VBN .|.
title	unaligned|JJ accesses|NNS to|TO paging|VBG structures|NNS may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	when|WRB an|DT unaligned|JJ access|NN is|VBZ performed|VBN on|IN paging|NN structure|NN entries|NNS ,|, accessing|VBG a|DT portion|NN of|IN two|CD different|JJ entries|NNS simultaneously|RB ,|, the|DT processor|NN may|MD live|VB lock|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN causing|VBG a|DT system|NN hang|NN .|.
workaround	do|VB not|RB perform|VB unaligned|JJ accesses|NNS on|IN paging|VBG structure|NN entries|NNS .|.
title	invlpg|NN operation|NN for|IN large|JJ (|( 2m/4m|CD )|) pages|NNS may|MD be|VB incomplete|JJ under|IN certain|JJ conditions|NNS
problem	the|DT invlpg|JJ instruction|NN may|MD not|RB completely|RB invalidate|JJ translation|NN look-aside|JJ buffer|NN (|( tlb|NN )|) entries|VBZ for|IN large|JJ pages|NNS (|( 2m/4m|CD )|) when|WRB both|DT of|IN the|DT following|JJ conditions|NNS exist|VBP :|: address|NN range|NN of|IN the|DT page|NN being|VBG invalidated|VBN spans|NNS several|JJ memory|NN type|NN range|NN registers|NNS (|( mtrrs|NN )|) with|IN different|JJ memory|NN types|NNS specified|VBD invlpg|JJ operation|NN is|VBZ preceded|VBN by|IN a|DT page|NN assist|JJ event|NN (|( page|NN fault|NN (|( #|# pf|NN )|) or|CC an|DT access|NN that|WDT results|NNS in|IN either|CC a|DT or|CC d|NN bits|NNS being|VBG set|VBN in|IN a|DT page|NN table|JJ entry|NN (|( pte|NN )|) )|)
implication	stale|JJ translations|NNS may|MD remain|VB valid|JJ in|IN tlb|NN after|IN a|DT pte|NN update|JJ resulting|NN in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT memory|NN type|NN specified|VBN in|IN the|DT mtrrs|NN is|VBZ the|DT same|JJ for|IN the|DT entire|JJ address|NN range|NN of|IN the|DT large|JJ page|NN .|.
title	page|NN access|NN bit|NN may|MD be|VB set|VBN prior|RB to|TO signaling|VBG a|DT code|NN segment|NN limit|NN fault|NN
problem	if|IN code|VBN segment|NN limit|NN is|VBZ set|VBN close|RB to|TO the|DT end|NN of|IN a|DT code|NN page|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT memory|NN page|NN access|NN bit|NN (|( a|DT bit|NN )|) may|MD be|VB set|VBN for|IN the|DT subsequent|JJ page|NN prior|RB to|TO general|JJ protection|NN fault|NN on|IN code|NN segment|NN limit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT non-accessed|JJ page|NN which|WDT is|VBZ present|JJ in|IN memory|NN and|CC follows|VBZ a|DT page|NN that|WDT contains|VBZ the|DT code|NN segment|NN limit|NN may|MD be|VB tagged|VBN as|IN accessed|JJ
workaround	erratum|NN can|MD be|VB avoided|VBN by|IN placing|VBG a|DT guard|NN page|NN (|( non-present|JJ or|CC non-executable|JJ page|NN )|) as|IN the|DT last|JJ page|NN of|IN the|DT segment|NN or|CC after|IN the|DT page|NN that|WDT includes|VBZ the|DT code|NN segment|NN limit|NN .|.
title	eflags|NNS ,|, cr0|NN ,|, cr4|NN and|CC the|DT exf4|JJ signal|NN may|MD be|VB incorrect|JJ after|IN shutdown|JJ
problem	when|WRB the|DT processor|NN is|VBZ going|VBG into|IN shutdown|JJ due|JJ to|TO an|DT rsm|NN inconsistency|NN failure|NN ,|, eflags|NN ,|, cr0|NN and|CC cr4|NN may|MD be|VB incorrect|JJ .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|. this|DT may|MD be|VB observed|VBN if|IN the|DT processor|NN is|VBZ taken|VBN out|IN of|IN shutdown|JJ by|IN nmi|JJ #|# .|.
implication	a|DT processor|NN that|WDT has|VBZ been|VBN taken|VBN out|IN of|IN shutdown|NN may|MD have|VB an|DT incorrect|NN eflags|NN ,|, cr0|NN and|CC cr4|NN .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|.
workaround	none|NN identified|VBD
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mmx|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmx|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, an|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	lock|NN #|# asserted|VBN during|IN a|DT special|JJ cycle|NN shutdown|JJ transaction|NN may|MD unexpectedly|RB deassert|VB
problem	during|IN a|DT processor|NN shutdown|JJ transaction|NN ,|, when|WRB lock|NN #|# is|VBZ asserted|VBN and|CC if|IN a|DT defer|NN #|# is|VBZ received|VBN during|IN a|DT snoop|JJ phase|NN and|CC the|DT locked|JJ transaction|NN is|VBZ pipelined|VBN on|IN the|DT front|JJ side|NN bus|NN (|( fsb|NN )|) ,|, lock|RB #|# may|MD unexpectedly|RB deassert|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB during|IN shutdown|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ systems|NNS or|CC software|NN .|.
workaround	none|NN identified|VBN .|.
title	address|NN reported|VBN by|IN machine-check|JJ architecture|NN (|( mca|NN )|) on|IN single-bit|NN l2|NN ecc|JJ errors|NNS may|MD be|VB incorrect|JJ
problem	when|WRB correctable|JJ single-bit|NN ecc|JJ errors|NNS occur|VBP in|IN the|DT l2|NN cache|NN ,|, the|DT address|NN is|VBZ logged|VBN in|IN the|DT mca|NN address|NN register|NN (|( mci_addr|NN )|) .|. under|IN some|DT scenarios|NNS ,|, the|DT address|NN reported|VBD may|MD be|VB incorrect|JJ .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN reported|VBN in|IN mci_addr|NN ,|, for|IN single-bit|JJ l2|NN ecc|JJ errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	exception|NN record|NN (|( ler|NN )|) msrverw/verr/lsl/lar|NN instructions|NNS may|MD unexpectedly|RB update|VB the|DT last|JJ exception|NN record|NN (|( ler|NN )|) msr|NN
problem	the|DT ler|NN msr|NN may|MD be|VB unexpectedly|RB updated|VBN ,|, if|IN the|DT resultant|JJ value|NN of|IN the|DT zero|NN flag|NN (|( zf|NN )|) is|VBZ zero|CD after|IN executing|VBG the|DT following|JJ instructions|NNS .|. verr|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ segment|NN read|VB verification|NN )|) verw|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ segment|NN write|JJ verification|NN )|) lar|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ access|NN rights|NNS load|NN )|) lsl|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ segment|NN limit|NN load|NN )|)
implication	the|DT value|NN of|IN the|DT ler|NN msr|NN may|MD be|VB inaccurate|JJ if|IN verw/verr/lsl/lar|JJ instructions|NNS are|VBP executed|VBN after|IN the|DT occurrence|NN of|IN an|DT exception|NN .|.
workaround	software|NN exception|NN handlers|NNS that|WDT rely|VBP on|IN the|DT ler|NN msr|NN value|NN should|MD read|VB the|DT ler|NN msr|NN before|IN executing|VBG verw/verr/lsl/lar|JJ instructions|NNS .|.
title	dr3|NN address|NN match|NN on|IN movd/movq/movntq|JJ memory|NN store|NN instruction|NN may|MD incorrectly|RB increment|VB performance|NN monitoring|NN count|NN for|IN saturating|VBG simd|JJ instructions|NNS retired|VBD (|( event|NN cfh|NN )|)
problem	performance|NN monitoring|NN for|IN event|NN cfh|NN normally|RB increments|NNS on|IN saturating|VBG simd|JJ instruction|NN retired|VBD .|. regardless|NN of|IN dr7|NN programming|NN ,|, if|IN the|DT linear|JJ address|NN of|IN a|DT retiring|VBG memory|NN store|NN movd/movq/movntq|NN instruction|NN executed|VBD matches|NNS the|DT address|NN in|IN dr3|NN ,|, the|DT cfh|NN counter|NN may|MD be|VB incorrectly|RB incremented|VBN .|.
implication	the|DT value|NN observed|VBD for|IN performance|NN monitoring|NN count|NN for|IN saturating|VBG simd|JJ instructions|NNS retired|VBD may|MD be|VB too|RB high|JJ .|. the|DT size|NN of|IN the|DT error|NN is|VBZ dependent|JJ on|IN the|DT number|NN of|IN occurrences|NNS of|IN the|DT conditions|NNS described|VBN above|IN ,|, while|IN the|DT counter|NN is|VBZ active|JJ .|.
title	sysret|NN may|MD incorrectly|RB clear|JJ rf|NN (|( resume|JJ flag|NN )|) in|IN the|DT rflags|NNS register|NN
problem	in|IN normal|JJ operation|NN ,|, sysret|NN will|MD restore|VB the|DT value|NN of|IN rflags|NNS from|IN r11|NN (|( the|DT value|NN previously|RB saved|VBN upon|IN execution|NN of|IN the|DT syscall|JJ instruction|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT rflags.rf|NN bit|NN will|MD be|VB unconditionally|RB cleared|VBN after|IN execution|NN of|IN the|DT sysret|JJ instruction|NN .|.
implication	the|DT sysret|JJ instruction|NN can|MD not|RB be|VB used|VBN if|IN the|DT rf|NN flag|NN needs|VBZ to|TO be|VB set|VBN after|IN returning|VBG from|IN a|DT system|NN call|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	use|IN the|DT iret|JJ instruction|NN to|TO return|VB from|IN a|DT system|NN call|NN ,|, if|IN rf|JJ flag|NN has|VBZ to|TO be|VB set|VBN after|IN the|DT return|NN .|.
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( for|IN example|NN ,|, page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) following|VBG sti|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
problem	interrupts|NNS that|WDT are|VBP pending|VBG prior|RB to|TO the|DT execution|NN of|IN the|DT sti|NN (|( set|VBN interrupt|RB flag|NN )|) instruction|NN are|VBP serviced|VBN immediately|RB after|IN the|DT sti|JJ instruction|NN is|VBZ executed|VBN .|. because|IN of|IN this|DT erratum|NN ,|, if|IN following|JJ sti|NN ,|, an|DT instruction|NN that|IN triggers|VBZ a|DT #|# mf|NN is|VBZ executed|VBN while|IN stpclk|JJ #|# ,|, enhanced|VBD intel|JJ speedstep|NN technology|NN transitions|NNS or|CC thermal|JJ monitor|NN 1|CD events|NNS occur|JJ ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
implication	software|NN may|MD observe|VB #|# mf|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT write|NN to|TO an|DT apic|NN register|NN sometimes|RB may|MD appear|VB to|TO have|VB not|RB occurred|VBN
problem	with|IN respect|NN to|TO the|DT retirement|NN of|IN instructions|NNS ,|, stores|NNS to|TO the|DT uncacheable|JJ memory-|NN based|VBN apic|RB register|JJ space|NN are|VBP handled|VBN in|IN a|DT non-synchronized|JJ way|NN .|. for|IN example|NN if|IN an|DT instruction|NN that|WDT masks|VBZ the|DT interrupt|JJ flag|NN ,|, for|IN example|NN .|. cli|NN ,|, is|VBZ executed|VBN soon|RB after|IN an|DT uncacheable|JJ write|NN to|TO the|DT task|NN priority|NN register|NN (|( tpr|NN )|) that|WDT lowers|VBZ the|DT apic|NN priority|NN ,|, the|DT interrupt|JJ masking|NN operation|NN may|MD take|VB effect|NN before|IN the|DT actual|JJ priority|NN has|VBZ been|VBN lowered|VBN .|. this|DT may|MD cause|VB interrupts|NNS whose|WP$ priority|NN is|VBZ lower|JJR than|IN the|DT initial|JJ tpr|NN ,|, but|CC higher|JJR than|IN the|DT final|JJ tpr|NN ,|, to|TO not|RB be|VB serviced|VBN until|IN the|DT interrupt|NN enabled|JJ flag|NN is|VBZ finally|RB set|VBN ,|, that|DT is|VBZ .|. by|IN sti|JJ instruction|NN .|. interrupts|NNS will|MD remain|VB pending|JJ and|CC are|VBP not|RB lost|VBN .|.
implication	in|IN this|DT example|NN the|DT processor|NN may|MD allow|VB interrupts|NNS to|TO be|VB accepted|VBN but|CC may|MD delay|VB their|PRP$ service|NN .|.
workaround	this|DT non-synchronization|NN can|MD be|VB avoided|VBN by|IN issuing|VBG an|DT apic|JJ register|NN read|NN after|IN the|DT apic|NN register|NN write|NN .|. this|DT will|MD force|VB the|DT store|NN to|TO the|DT apic|NN register|NN before|IN any|DT subsequent|JJ instructions|NNS are|VBP executed|VBN .|. no|DT commercial|JJ operating|NN system|NN is|VBZ known|VBN to|TO be|VB impacted|VBN by|IN this|DT erratum|NN .|.
title	programming|VBG the|DT digital|JJ thermal|NN sensor|NN (|( dts|NN )|) threshold|NN may|MD cause|VB unexpected|JJ thermal|JJ interrupts|NNS
problem	software|NN can|MD enable|VB dts|JJ thermal|JJ interrupts|NNS by|IN programming|VBG the|DT thermal|JJ threshold|NN and|CC setting|VBG the|DT respective|JJ thermal|JJ interrupt|NN enable|JJ bit|NN .|. when|WRB programming|VBG dts|NN value|NN ,|, the|DT previous|JJ dts|NNS threshold|NN may|MD be|VB crossed|VBN .|. this|DT generates|VBZ an|DT unexpected|JJ thermal|JJ interrupt|NN .|.
implication	software|NN may|MD observe|VB an|DT unexpected|JJ thermal|JJ interrupt|NN occur|NN after|IN reprogramming|VBG the|DT thermal|JJ threshold|NN .|.
workaround	in|IN the|DT acpi/os|JJ implement|NN a|DT workaround|NN by|IN temporarily|RB disabling|VBG the|DT dts|NN threshold|VBD interrupt|JJ before|IN updating|VBG the|DT dts|NN threshold|VBD value|NN .|.
title	count|NN value|NN for|IN performance-monitoring|JJ counter|NN pmh_page_walk|NN may|MD be|VB incorrect|JJ
problem	performance-monitoring|JJ counter|NN pmh_page_walk|NN is|VBZ used|VBN to|TO count|VB the|DT number|NN of|IN page|NN walks|NNS resulting|VBG from|IN data|NNS translation|NN look-aside|JJ buffer|NN (|( dtlb|NN )|) and|CC instruction|JJ translation|NN look-aside|NN (|( itlb|NN )|) misses|VBZ .|. under|IN certain|JJ conditions|NNS ,|, this|DT counter|NN may|MD be|VB incorrect|JJ .|.
implication	there|EX may|MD be|VB small|JJ errors|NNS in|IN the|DT accuracy|NN of|IN the|DT counter|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB incorrectly|RB updated|VBN
problem	the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) may|MD contain|VB incorrect|JJ values|NNS after|IN any|DT of|IN the|DT following|NN :|: either|CC stpclk|JJ #|# ,|, nmi|FW (|( non-maskable|JJ interrupt|NN )|) ,|, or|CC external|JJ interrupts|NNS cmp|VBP or|CC test|VBP instructions|NNS with|IN an|DT uncacheable|JJ memory|NN operand|NN followed|VBN by|IN a|DT conditional|JJ jump|NN .|. sti/pop|NN ss/mov|JJ ss|NN instructions|NNS followed|VBN by|IN cmp|NN or|CC test|NN instructions|NNS and|CC then|RB by|IN a|DT conditional|JJ jump|NN .|.
implication	when|WRB the|DT conditions|NNS for|IN this|DT erratum|NN occur|NN ,|, the|DT value|NN of|IN the|DT ler|NN msrs|NN may|MD be|VB incorrectly|RB updated|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN events|NNS for|IN retired|JJ instructions|NNS (|( c0h|NN )|) may|MD not|RB be|VB accurate|JJ
problem	the|DT inst_retired|JJ performance|NN monitor|NN may|MD miscount|VB retired|JJ instructions|NNS as|IN follows|VBZ :|: repeat|NN string|NN and|CC repeat|NN i/o|JJ operations|NNS are|VBP not|RB counted|VBN when|WRB a|DT hardware|NN interrupt|NN is|VBZ received|VBN during|IN or|CC after|IN the|DT last|JJ iteration|NN of|IN the|DT repeat|NN flow|NN .|. vmlaunch|NN and|CC vmresume|NN instructions|NNS are|VBP not|RB counted|VBN .|. hlt|NN and|CC mwait|NN instructions|NNS are|VBP not|RB counted|VBN .|. the|DT following|JJ instructions|NNS ,|, if|IN executed|VBN during|IN hlt|NN or|CC mwait|NN events|NNS ,|, are|VBP also|RB not|RB counted|VBN :|: rsm|NN from|IN a|DT c-state|JJ smi|NN during|IN an|DT mwait|JJ instruction|NN .|. rsm|NN from|IN an|DT smi|NN during|IN a|DT hlt|JJ instruction|NN .|.
implication	there|EX may|MD be|VB a|DT smaller|JJR than|IN expected|VBN value|NN in|IN the|DT inst_retired|JJ performance|NN monitoring|NN counter|NN .|. the|DT extent|NN to|TO which|WDT this|DT value|NN is|VBZ smaller|JJR than|IN expected|VBN is|VBZ determined|VBN by|IN the|DT frequency|NN of|IN the|DT above|JJ cases|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN for|IN number|NN of|IN reference|NN cycles|NNS when|WRB the|DT processor|NN is|VBZ not|RB halted|VBN (|( 3ch|CD )|) does|VBZ not|RB count|VB according|VBG to|TO the|DT specification|NN
problem	the|DT cpu_clk_unhalted|JJ performance|NN monitor|NN with|IN mask|NN 1|CD counts|NNS bus|JJ clock|NN cycles|NNS instead|RB of|IN counting|VBG the|DT core|NN clock|NN cycles|NNS at|IN the|DT maximum|JJ possible|JJ ratio|NN .|. the|DT maximum|JJ possible|JJ ratio|NN is|VBZ computed|VBN by|IN dividing|VBG the|DT maximum|JJ possible|JJ core|NN frequency|NN by|IN the|DT bus|NN frequency|NN .|.
implication	the|DT cpu_clk_unhalted|JJ performance|NN monitor|NN with|IN mask|NN 1|CD counts|VBZ a|DT value|NN lower|JJR than|IN expected|VBN .|. the|DT value|NN is|VBZ lower|JJR by|IN exactly|RB one|CD multiple|NN of|IN the|DT maximum|JJ possible|JJ ratio|NN .|.
workaround	multiply|VB the|DT performance|NN monitor|NN value|NN by|IN the|DT maximum|JJ possible|JJ ratio|NN .|.
title	using|VBG 2m/4m|CD pages|NNS when|WRB a20m|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN incorrect|JJ address|NN translations|NNS
problem	an|DT external|JJ a20m|NN #|# pin|NN if|IN enabled|VBN forces|NNS address|JJ bit|RB 20|CD to|TO be|VB masked|VBN (|( forced|VBN to|TO zero|CD )|) to|TO emulates|VB real-address|JJ mode|NN address|NN wraparound|NN at|IN 1|CD megabyte|NN .|. however|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN ,|, address|JJ bit|NN 20|CD may|MD not|RB be|VB masked|VBN :|: paging|NN is|VBZ enabled|VBN a|DT linear|JJ address|NN has|VBZ bit|RB 20|CD set|VBD the|DT address|NN references|VBZ a|DT large|JJ page|NN a20m|NN #|# is|VBZ enabled|VBN
implication	when|WRB a20m|JJ #|# is|VBZ enabled|VBN and|CC an|DT address|NN references|VBZ a|DT large|JJ page|NN the|DT resulting|VBG translated|JJ physical|JJ address|NN may|MD be|VB incorrect|JJ .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT commercially|RB available|JJ operating|VBG system|NN .|.
workaround	operating|VBG systems|NNS should|MD not|RB allow|VB a20m|RB #|# to|TO be|VB enabled|VBN if|IN the|DT masking|NN of|IN address|JJ bit|NN 20|CD could|MD be|VB applied|VBN to|TO an|DT address|NN that|WDT references|VBZ a|DT large|JJ page|NN .|. a20m|JJ #|# is|VBZ normally|RB only|RB used|VBN with|IN the|DT first|JJ megabyte|NN of|IN memory|NN .|.
title	writing|VBG shared|VBN unaligned|JJ data|NNS that|WDT crosses|VBZ a|DT cache|NN line|NN without|IN proper|JJ semaphores|NNS or|CC barriers|NNS may|MD expose|VB a|DT memory|NN ordering|VBG issue|NN
problem	software|NN which|WDT is|VBZ written|VBN so|RB that|IN multiple|JJ agents|NNS can|MD modify|VB the|DT same|JJ shared|VBN unaligned|JJ memory|NN location|NN at|IN the|DT same|JJ time|NN may|MD experience|VB a|DT memory|NN ordering|VBG issue|NN if|IN multiple|JJ loads|NNS access|NN this|DT shared|VBN data|NNS shortly|RB thereafter|RB .|. exposure|NN to|TO this|DT problem|NN requires|VBZ the|DT use|NN of|IN a|DT data|NN write|NN which|WDT spans|VBZ a|DT cache|NN line|NN boundary|NN .|.
implication	this|DT erratum|NN may|MD cause|VB loads|NNS to|TO be|VB observed|VBN out|IN of|IN order|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	software|NN should|MD ensure|VB at|IN least|JJS one|CD of|IN the|DT following|JJ is|VBZ true|JJ when|WRB modifying|VBG shared|VBN data|NNS by|IN multiple|JJ agents|NNS :|:
title	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4-gigabyte|JJ limit|NN check|NN
problem	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4-gigabyte|JJ limit|NN check|NN when|WRB the|DT code|NN stream|NN wraps|VBP around|IN in|IN a|DT way|NN that|IN one|CD instruction|NN ends|VBZ at|IN the|DT last|JJ byte|NN of|IN the|DT segment|NN and|CC the|DT next|JJ instruction|NN begins|VBZ at|IN 0x0|CD .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	avoid|JJ code|NN that|IN wraps|VBZ around|RB segment|NN limit|NN .|.
title	fp|JJ inexact-result|JJ exception|NN flag|NN may|MD not|RB be|VB set|VBN
problem	when|WRB the|DT result|NN of|IN a|DT floating-point|JJ operation|NN is|VBZ not|RB exactly|RB representable|JJ in|IN the|DT destination|NN format|NN (|( 1/3|CD in|IN binary|JJ form|NN ,|, for|IN example|NN )|) ,|, an|DT inexact-result|NN (|( precision|NN )|) exception|NN occurs|NNS .|. when|WRB this|DT occurs|VBZ ,|, the|DT pe|NN bit|NN (|( bit|JJ 5|CD of|IN the|DT fpu|NN status|NN word|NN )|) is|VBZ normally|RB set|VBN by|IN the|DT processor|NN .|. under|IN certain|JJ rare|JJ conditions|NNS ,|, this|DT bit|NN may|MD not|RB be|VB set|VBN when|WRB this|DT rounding|NN occurs|VBZ .|. however|RB ,|, other|JJ actions|NNS taken|VBN by|IN the|DT processor|NN (|( invoking|VBG the|DT software|NN exception|NN handler|NN if|IN the|DT exception|NN is|VBZ unmasked|VBN )|) are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD only|RB occur|VB if|IN one|CD of|IN the|DT following|JJ fst|NN instructions|NNS is|VBZ one|CD or|CC two|CD instructions|NNS after|IN the|DT floating-point|NN operation|NN which|WDT causes|VBZ the|DT precision|NN exception|NN :|: fst|NN m32real|NN fst|JJ m64real|NN fstp|JJ m32real|NN fstp|JJ m64real|NN fstp|JJ m80real|JJ fist|NN m16int|NN fist|NN m32int|NN fistp|NN m16int|NN fistp|NN m32int|NN fistp|NN m64int|NN fisttp|NN m16int|NN fisttp|NN m32int|NN fisttp|JJ m64int|NN note|NN :|: even|RB if|IN this|DT combination|NN of|IN instructions|NNS is|VBZ encountered|VBN ,|, there|EX is|VBZ also|RB a|DT dependency|NN on|IN the|DT internal|JJ pipelining|NN and|CC execution|NN state|NN of|IN both|DT instructions|NNS in|IN the|DT processor|NN .|.
implication	inexact-result|JJ exceptions|NNS are|VBP commonly|RB masked|VBN or|CC ignored|VBN by|IN applications|NNS ,|, as|IN it|PRP happens|VBZ frequently|RB ,|, and|CC produces|VBZ a|DT rounded|JJ result|NN acceptable|JJ to|TO most|JJS applications|NNS .|. the|DT pe|JJ bit|NN of|IN the|DT fpu|NN status|NN word|NN may|MD not|RB always|RB be|VB set|VBN upon|RP receiving|VBG an|DT inexact-|JJ result|NN exception|NN .|. thus|RB ,|, if|IN these|DT exceptions|NNS are|VBP unmasked|JJ ,|, a|DT floating-point|JJ error|NN exception|NN handler|NN may|MD not|RB recognize|VB that|IN a|DT precision|NN exception|NN occurred|VBD .|. note|NN that|IN this|DT is|VBZ a|DT ``|`` sticky|JJ ''|'' bit|NN ,|, i.e.|FW ,|, once|RB set|VBN by|IN an|DT inexact-result|JJ condition|NN ,|, it|PRP remains|VBZ set|VBN until|IN cleared|VBN by|IN software|NN .|.
workaround	this|DT condition|NN can|MD be|VB avoided|VBN by|IN inserting|VBG either|CC three|CD nops|NNS or|CC three|CD non-floating-point|JJ non-jcc|JJ instructions|NNS between|IN the|DT two|CD floating-point|JJ instructions|NNS .|.
title	global|JJ pages|NNS in|IN the|DT data|NNS translation|NN look-aside|JJ buffer|NN (|( dtlb|NN )|) may|MD not|RB be|VB flushed|VBN by|IN rsm|JJ instruction|NN before|IN restoring|VBG the|DT architectural|JJ state|NN from|IN smram|NN
problem	the|DT resume|NN from|IN system|NN management|NN mode|NN (|( rsm|NN )|) instruction|NN does|VBZ not|RB flush|VB global|JJ pages|NNS from|IN the|DT data|NNS translation|NN look-aside|JJ buffer|NN (|( dtlb|NN )|) prior|RB to|TO reloading|VBG the|DT saved|JJ architectural|JJ state|NN .|.
implication	if|IN smm|VBN turns|VBZ on|IN paging|VBG with|IN global|JJ paging|NN enabled|VBD and|CC then|RB maps|VBZ any|DT of|IN linear|JJ addresses|NNS of|IN smram|NN using|VBG global|JJ pages|NNS ,|, rsm|VBP load|NN may|MD load|VB data|NNS from|IN the|DT wrong|JJ location|NN .|.
workaround	do|VB not|RB use|VB global|JJ pages|NNS in|IN system|NN management|NN mode|NN .|.
title	sequential|JJ code|NN fetch|NN to|TO non-canonical|JJ address|NN may|MD have|VB nondeterministic|JJ results|NNS
problem	if|IN code|VBN sequentially|RB executes|VBZ off|IN the|DT end|NN of|IN the|DT positive|JJ canonical|JJ address|NN space|NN (|( falling|VBG through|IN from|IN address|NN 00007fffffffffff|CD to|TO non-|JJ canonical|JJ address|NN 0000800000000000|CD )|) ,|, under|IN some|DT circumstances|NNS the|DT code|NN fetch|NN will|MD be|VB converted|VBN to|TO a|DT canonical|JJ fetch|NN at|IN address|NN ffff800000000000|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD transfer|VB control|NN to|TO an|DT unintended|JJ address|NN .|. the|DT result|NN of|IN fetching|VBG code|NN at|IN that|DT address|NN is|VBZ unpredictable|JJ and|CC may|MD include|VB an|DT unexpected|JJ trap|NN or|CC fault|NN ,|, or|CC execution|NN of|IN the|DT instructions|NNS found|VBD there|RB .|.
workaround	if|IN the|DT last|JJ page|NN of|IN the|DT positive|JJ canonical|JJ address|NN space|NN is|VBZ not|RB allocated|VBN for|IN code|NN (|( 4k|CD page|NN at|IN 00007ffffffff000|CD or|CC 2m|CD page|NN at|IN 00007fffffe00000|CD )|) then|RB the|DT problem|NN can|MD not|RB occur|VB .|.
title	vmcall|NN to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN ignores|NNS reserved|VBD bit|JJ settings|NNS in|IN vm-exit|JJ control|NN field|NN
problem	processors|NNS supporting|VBG intel|NN virtualization|NN technology|NN can|MD execute|VB vmcall|NN from|IN within|IN the|DT virtual|JJ machine|NN monitor|NN (|( vmm|NN )|) to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN reserved|VBN bits|NNS are|VBP set|VBN to|TO values|NNS inconsistent|VB with|IN vmx|JJ capability|NN msrs|NN ,|, vmcall|NN may|MD not|RB vmfail|VB .|.
implication	vmcall|RB executed|VBN to|TO activate|VB dual-monitor|JJ treatment|NN of|IN smis|NN and|CC smm|NN may|MD not|RB vmfail|VB due|JJ to|TO incorrect|VB reserved|JJ bit|NN settings|NNS in|IN vm-exit|JJ control|NN field|NN .|.
workaround	software|NN should|MD ensure|VB that|IN all|DT vmcs|FW reserved|VBN bits|NNS are|VBP set|VBN to|TO values|NNS consistent|JJ with|IN vmx|JJ capability|NN msrs|NN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS .|.
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|VBP ,|, section|NN out-of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS ,|, the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	some|DT bus|NN performance|NN monitoring|VBG events|NNS may|MD not|RB count|VB local|JJ events|NNS under|IN certain|JJ conditions|NNS
problem	the|DT following|JJ bus|JJ transaction|NN performance|NN monitor|NN events|NNS are|VBP supposed|VBN to|TO count|VB all|DT local|JJ transactions|NNS :|: bus_trans_|NN io|NN (|( event|NN :|: 6ch|CD )|) will|MD not|RB count|VB i/o|JJ level|NN reads|NNS resulting|VBG from|IN package|NN resolved|VBN c-state|JJ bus_trans_any|NN (|( event|NN :|: 70h|CD )|) will|MD not|RB count|VB stop-grants|NNS
implication	the|DT count|NN values|NNS for|IN the|DT affected|JJ events|NNS may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN under|IN count|NN depends|VBZ on|IN the|DT occurrence|NN of|IN erratum|JJ conditions|NNS while|IN the|DT affected|JJ events|NNS are|VBP active|JJ .|.
workaround	none|NN identified|VBN .|.
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	if|IN any|DT of|IN the|DT below|NN circumstances|NNS occur|VBP it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN is|VBZ executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|. if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN .|. if|IN a|DT waiting|VBG x87|JJ floating-point|NN (|( fp|NN )|) instruction|NN or|CC mmx|NN technology|NN instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|VBG .|. if|IN an|DT mmx|NN or|CC sse/sse2/sse3/ssse3|JJ extensions|NNS (|( sse|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em=1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG .|.
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, or|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ .|. particularly|RB ,|, while|IN cr0.ts|JJ [|NNP bit|NN 3|CD ]|NN is|VBZ set|VBN ,|, a|DT movd/movq|NN with|IN mmx/xmm|JJ register|NN operands|NNS may|MD issue|VB a|DT memory|NN load|NN before|IN getting|VBG the|DT dna|NN exception|NN .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	general|JJ protection|NN (|( #|# gp|NN )|) fault|NN may|MD not|RB be|VB signaled|VBN on|IN data|NNS segment|NN limit|NN violation|NN above|IN 4-g|JJ limit|NN
problem	in|IN 32-bit|JJ mode|NN ,|, memory|NN accesses|NNS to|TO flat|JJ data|NNS segments|NNS (|( base|NN =|NNP 00000000h|CD )|) that|WDT occur|VBP above|IN the|DT 4-g|JJ limit|NN (|( 0ffffffffh|CD )|) may|MD not|RB signal|VB a|DT #|# gp|NN fault|NN .|.
implication	when|WRB such|JJ memory|NN accesses|NNS occur|VBP in|IN 32-bit|JJ mode|NN ,|, the|DT system|NN may|MD not|RB issue|VB a|DT #|# gp|NN fault|NN .|.
workaround	software|NN should|MD ensure|VB that|IN memory|NN accesses|NNS in|IN 32-bit|JJ mode|NNS do|VBP not|RB occur|VB above|IN the|DT 4-|JJ g|NN limit|NN (|( 0ffffffffh|CD )|) .|.
title	eip|NN may|MD be|VB incorrect|JJ after|IN shutdown|VBN in|IN ia-32e|JJ mode|NN
problem	when|WRB the|DT processor|NN is|VBZ going|VBG into|IN shutdown|JJ state|NN the|DT upper|JJ 32|CD bits|NNS of|IN the|DT instruction|NN pointer|NN may|MD be|VB incorrect|JJ .|. this|DT may|MD be|VB observed|VBN if|IN the|DT processor|NN is|VBZ taken|VBN out|IN of|IN shutdown|JJ state|NN by|IN nmi|JJ #|# .|.
implication	a|DT processor|NN that|WDT has|VBZ been|VBN taken|VBN out|IN of|IN the|DT shutdown|JJ state|NN may|MD have|VB an|DT incorrect|JJ eip|NN .|. the|DT only|JJ software|NN which|WDT would|MD be|VB affected|VBN is|VBZ diagnostic|JJ software|NN that|WDT relies|VBZ on|IN a|DT valid|JJ eip|NN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN fault|NN is|VBZ not|RB generated|VBN on|IN writing|VBG ia32_misc_enable|JJ [|JJ 34|CD ]|NN when|WRB execute|NN disable|NN is|VBZ not|RB supported|VBN
problem	a|DT #|# gp|NN fault|NN is|VBZ not|RB generated|VBN on|IN writing|VBG to|TO ia32_misc_enable|VB [|JJ 34|CD ]|JJ bit|NN in|IN a|DT processor|NN which|WDT does|VBZ not|RB support|VB execute|NN disable|JJ functionality|NN .|.
implication	writing|VBG to|TO ia32_misc_enable|VB [|JJ 34|CD ]|JJ bit|NN is|VBZ silently|RB ignored|VBN without|IN generating|VBG a|DT fault|NN .|.
workaround	none|NN identified|VBN .|.
title	(|( e|NN )|) cx|NN may|MD get|VB incorrectly|RB updated|VBN when|WRB performing|VBG fast|RB string|VBG rep|NN movs|NN or|CC fast|JJ string|NN rep|NN stos|NN with|IN large|JJ data|NNS structures|NNS
problem	when|WRB performing|VBG fast|RB string|VBG rep|NN movs|NN or|CC rep|VB stos|JJ commands|NNS with|IN data|NNS structures|NNS [|NNP (|( e|NN )|) cx*data|NN size|NN ]|NNP larger|JJR than|IN the|DT supported|JJ address|NN size|NN structure|NN (|( 64|CD kb|NN for|IN 16-bit|JJ address|NN size|NN and|CC 4|CD gb|NN for|IN 32-bit|JJ address|NN size|NN )|) some|DT addresses|NNS may|MD be|VB processed|VBN more|JJR than|IN once|RB .|. after|IN an|DT amount|NN of|IN data|NNS greater|JJR than|IN or|CC equal|JJ to|TO the|DT address|NN size|NN structure|NN has|VBZ been|VBN processed|VBN ,|, external|JJ events|NNS (|( such|JJ as|IN interrupts|NNS )|) will|MD cause|VB the|DT (|( e|NN )|) cx|NN registers|NNS to|TO be|VB increment|VBN by|IN a|DT value|NN that|WDT corresponds|VBZ to|TO 64|CD kb|NNS for|IN 16-bit|JJ address|NN size|NN and|CC 4|CD gb|NN for|IN 32-bit|JJ address|NN size|NN .|.
implication	(|( e|NN )|) cx|NN may|MD contain|VB an|DT incorrect|NN count|NN which|WDT may|MD cause|VB some|DT of|IN the|DT movs|NN or|CC stos|NN operations|NNS to|TO re-execute|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB values|NNS in|IN (|( e|NN )|) cx|NN that|IN when|WRB multiplied|VBN by|IN the|DT data|NNS size|NN ,|, give|VB values|NNS larger|JJR than|IN the|DT address|JJ space|NN size|NN (|( 64|CD kb|NN for|IN 16-bit|JJ address|NN size|NN and|CC 4|CD gb|NN for|IN 32-bit|JJ address|NN size|NN )|) .|.
title	performance|NN monitoring|NN events|NNS for|IN retired|VBN loads|NNS (|( cbh|NN )|) and|CC instructions|NNS retired|VBD (|( c0h|NN )|) may|MD not|RB be|VB accurate|JJ
problem	the|DT following|JJ events|NNS may|MD be|VB counted|VBN as|IN instructions|NNS that|WDT contain|VBP a|DT load|NN by|IN the|DT mem_load_retired|JJ performance|NN monitor|NN events|NNS and|CC may|MD be|VB counted|VBN as|IN loads|NNS by|IN the|DT inst_retired|JJ (|( mask|VB 01h|CD )|) performance|NN monitor|NN event|NN :|: prefetch|NN instructions|NNS x87|VBP exceptions|NNS on|IN fst*|NN and|CC fbstp|JJ instructions|NNS breakpoint|VBP matches|NNS on|IN loads|NNS ,|, stores|NNS ,|, and|CC i/o|JJ instructions|NNS stores|NNS which|WDT update|VBP the|DT a|DT and|CC d|JJ bits|NNS stores|NNS that|WDT split|VBP across|IN a|DT cache|NN line|NN vmx|JJ transitions|NNS any|DT instruction|NN fetch|NN that|WDT misses|VBZ in|IN the|DT itlb|NN
implication	the|DT mem_load_retired|JJ and|CC inst_retired|JJ (|( mask|VB 01h|CD )|) performance|NN monitor|NN events|NNS may|MD count|VB a|DT value|NN higher|JJR than|IN expected|VBN .|. the|DT extent|NN to|TO which|WDT the|DT values|NNS are|VBP higher|JJR than|IN expected|VBN is|VBZ determined|VBN by|IN the|DT frequency|NN of|IN the|DT above|JJ events|NNS .|.
workaround	none|NN identified|VBN .|.
title	upper|JJ 32|CD bits|NNS of|IN 'from|NNP '|POS address|NN reported|VBD through|IN btms|NN or|CC btss|NN may|MD be|VB incorrect|JJ
problem	when|WRB a|DT far|RB transfer|NN switches|VBZ the|DT processor|NN from|IN 32-bit|JJ mode|NN to|TO ia-32e|JJ mode|NN ,|, the|DT upper|JJ 32|CD bits|NNS of|IN the|DT 'from|NN '|POS (|( source|NN )|) addresses|VBZ reported|VBN through|IN the|DT btms|NN (|( branch|JJ trace|NN messages|NNS )|) or|CC btss|NN (|( branch|JJ trace|NN stores|NNS )|) may|MD be|VB incorrect|JJ .|.
implication	the|DT upper|JJ 32|CD bits|NNS of|IN the|DT 'from|NNP '|POS address|NN debug|NN information|NN reported|VBD through|IN btms|NN or|CC btss|NN may|MD be|VB incorrect|JJ during|IN this|DT transition|NN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN ,|, or|CC system|NN bus|JJ master|NN ,|, writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN ,|, prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN ,|, is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN ,|, the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN 64|CD and|CC ia-|JJ 32|CD architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN :|: handling|NN self-|JJ and|CC cross-|JJ modifying|NN code|NN .|.
title	msrs|NN actual|JJ frequency|NN clock|NN count|NN (|( ia32_aperf|JJ )|) or|CC maximum|JJ frequency|NN clock|NN count|NN (|( ia32_mperf|JJ )|) may|MD contain|VB incorrect|JJ data|NNS after|IN a|DT machine|NN check|NN exception|NN (|( mce|NN )|)
problem	when|WRB an|DT mce|NN occurs|VBZ during|IN execution|NN of|IN a|DT rdmsr|JJ instruction|NN for|IN msrs|JJ actual|JJ frequency|NN clock|NN count|NN (|( ia32_aperf|JJ )|) or|CC maximum|JJ frequency|NN clock|NN count|NN (|( ia32_mperf|NN )|) ,|, the|DT current|JJ and|CC subsequent|JJ rdmsr|NN instructions|NNS for|IN these|DT msrs|NNS may|MD contain|VB incorrect|JJ data|NNS .|.
implication	after|IN an|DT mce|JJ event|NN ,|, accesses|VBZ to|TO the|DT ia32_aperf|NN and|CC ia32_mperf|JJ msrs|NN may|MD return|VB incorrect|JJ data|NNS .|. a|DT subsequent|JJ reset|NN will|MD clear|VB this|DT condition|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT 512-byte|JJ fxsave|JJ image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64kb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4gb|CD limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-|JJ bit|NN mode|JJ memory|NN limits|NNS .|.
title	split|NN locked|VBN stores|NNS may|MD not|RB trigger|VB the|DT monitoring|NN hardware|NN
problem	logical|JJ processors|NNS normally|RB resume|VBP program|NN execution|NN following|VBG the|DT mwait|NN ,|, when|WRB another|DT logical|JJ processor|NN performs|VBZ a|DT write|JJ access|NN to|TO a|DT wb|NN cacheable|JJ address|NN within|IN the|DT address|NN range|NN used|VBN to|TO perform|VB the|DT monitor|NN operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN may|MD not|RB resume|VB execution|NN until|IN the|DT next|JJ targeted|JJ interrupt|JJ event|NN or|CC o/s|VB timer|JJR tick|NN following|VBG a|DT locked|JJ store|NN that|IN spans|VBZ across|IN cache|NN lines|NNS within|IN the|DT monitored|JJ address|NN range|NN .|.
implication	the|DT logical|JJ processor|NN that|WDT executed|VBD the|DT mwait|NN instruction|NN may|MD not|RB resume|VB execution|NN until|IN the|DT next|JJ targeted|JJ interrupt|JJ event|NN or|CC o/s|VB timer|JJR tick|NN in|IN the|DT case|NN where|WRB the|DT monitored|JJ address|NN is|VBZ written|VBN by|IN a|DT locked|VBN store|NN which|WDT is|VBZ split|VBN across|IN cache|NN lines|NNS .|.
workaround	do|VB not|RB use|VB locked|JJ stores|NNS that|IN span|VBP cache|NN lines|NNS in|IN the|DT monitored|JJ address|NN range|NN .|.
title	rep|NN cmps/scas|NN operations|NNS may|MD terminate|VB early|JJ in|IN 64-bit|JJ mode|NN when|WRB rcx|NN >|NNP =|VBZ 0x100000000|CD
problem	rep|NN cmps|NNS (|( compare|VB string|VBG )|) and|CC scas|NN (|( scan|JJ string|NN )|) instructions|NNS in|IN 64-bit|JJ mode|NN may|MD terminate|VB before|IN the|DT count|NN in|IN rcx|NN reaches|NNS zero|CD if|IN the|DT initial|JJ value|NN of|IN rcx|NN is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 0x100000000|CD .|.
implication	early|JJ termination|NN of|IN rep|JJ cmps/scas|NN operation|NN may|MD be|VB observed|VBN and|CC rflags|NNS may|MD be|VB incorrectly|RB updated|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fxsave/fxrstor|NN instructions|NNS which|WDT store|VBP to|TO the|DT end|NN of|IN the|DT segment|NN and|CC cause|VB a|DT wrap|NN to|TO a|DT misaligned|JJ base|NN address|NN (|( alignment|JJ <|NNP =|NNP 0x10h|CD )|) may|MD cause|VB fpu|JJ instruction|NN or|CC operand|NN pointer|NN corruption|NN
problem	if|IN a|DT fxsave/fxrstor|NN instruction|NN stores|NNS to|TO the|DT end|NN of|IN the|DT segment|NN causing|VBG a|DT wrap|NN to|TO a|DT misaligned|JJ base|NN address|NN (|( alignment|JJ <|NNP =|NNP 0x10h|CD )|) ,|, and|CC one|CD of|IN the|DT following|JJ conditions|NNS is|VBZ satisfied|JJ :|: 32-bit|JJ addressing|NN ,|, obtained|VBN by|IN using|VBG address-size|JJ override|NN ,|, when|WRB in|IN 64-bit|JJ mode|NN 16-bit|JJ addressing|NN in|IN legacy|NN or|CC compatibility|NN mode|NN .|. then|RB ,|, depending|VBG on|IN the|DT wrap-around|JJ point|NN ,|, one|CD of|IN the|DT below|NN saved|VBD values|NNS may|MD be|VB corrupted|VBN :|: fpu|JJ instruction|NN pointer|NN offset|VBN fpu|JJ instruction|NN pointer|NN selector|NN fpu|NN operand|VBP pointer|NN selector|NN fpu|NN operand|VBP pointer|NN offset|NN
implication	this|DT erratum|NN could|MD cause|VB fpu|JJ instruction|NN or|CC operand|NN pointer|NN corruption|NN and|CC may|MD lead|VB to|TO unexpected|JJ operations|NNS in|IN the|DT floating|NN point|NN exception|NN handler|NN .|.
workaround	avoid|NN segment|NN base|NN misalignment|NN and|CC address|JJ wrap-around|NN at|IN the|DT segment|NN boundary|NN .|.
title	prefetchh|JJ instruction|NN execution|NN under|IN some|DT conditions|NNS may|MD lead|VB to|TO processor|VB livelock|NN
problem	prefetchh|JJ instruction|NN execution|NN after|IN a|DT split|NN load|NN and|CC dependent|JJ upon|IN ongoing|VBG store|NN operations|NNS may|MD lead|VB to|TO processor|VB livelock|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD livelock|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	prefetchh|JJ instructions|NNS may|MD not|RB be|VB executed|VBN when|WRB alignment|JJ check|NN (|( ac|NN )|) is|VBZ enabled|VBN
problem	prefetcht0|NN ,|, prefetcht1|NN ,|, prefetcht2|NN and|CC prefetchnta|JJ instructions|NNS may|MD not|RB be|VB executed|VBN when|WRB alignment|JJ check|NN is|VBZ enabled|VBN .|.
implication	prefetchh|JJ instructions|NNS may|MD not|RB perform|VB the|DT data|NNS prefetch|NN if|IN alignment|JJ check|NN is|VBZ enabled|VBN .|.
workaround	clear|JJ the|DT ac|JJ flag|NN (|( bit|IN 18|CD )|) in|IN the|DT eflags|JJ register|NN and/or|VBD the|DT am|VBP bit|NN (|( bit|IN 18|CD )|) of|IN control|NN register|NN cr0|NN to|TO disable|VB alignment|JJ checking|NN .|.
title	upper|JJ 32|CD bits|NNS of|IN the|DT fpu|NN data|NNS (|( operand|NN )|) pointer|NN in|IN the|DT fxsave|JJ memory|NN image|NN may|MD be|VB unexpectedly|RB all|DT 1|CD 's|POS after|IN fxsave|NN
problem	the|DT upper|JJ 32|CD bits|NNS of|IN the|DT fpu|NN data|NNS (|( operand|NN )|) pointer|NN may|MD incorrectly|RB be|VB set|VBN to|TO all|DT 1|CD 's|POS instead|RB of|IN the|DT expected|JJ value|NN of|IN all|DT 0|CD 's|POS in|IN the|DT fxsave|JJ memory|NN image|NN if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP true|JJ :|: the|DT processor|NN is|VBZ in|IN 64-bit|JJ mode|NN .|. the|DT last|JJ floating|JJ point|NN operation|NN was|VBD in|IN compatibility|NN mode|NN bit|NN 31|CD of|IN the|DT fpu|NN data|NNS (|( operand|NN )|) pointer|NN is|VBZ set|VBN .|. an|DT fxsave|JJ instruction|NN is|VBZ executed|VBN
implication	software|NN depending|VBG on|IN the|DT full|JJ fpu|NN data|NNS (|( operand|NN )|) pointer|NN may|MD behave|VB unpredictably|RB .|.
workaround	none|NN identified|VBN .|.
title	concurrent|JJ multi-processor|NN writes|NNS to|TO non-dirty|JJ page|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN
problem	when|WRB a|DT logical|JJ processor|NN writes|VBZ to|TO a|DT non-dirty|JJ page|NN ,|, and|CC another|DT logical-processor|NN either|DT writes|VBZ to|TO the|DT same|JJ non-dirty|JJ page|NN or|CC explicitly|RB sets|VBZ the|DT dirty|JJ bit|NN in|IN the|DT corresponding|JJ page|NN table|JJ entry|NN ,|, complex|JJ interaction|NN with|IN internal|JJ processor|NN activity|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN and|CC hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN idle_during_div|NN (|( 18h|CD )|) count|NN may|MD not|RB be|VB accurate|JJ
problem	performance|NN monitoring|NN events|NNS that|WDT count|VBP the|DT number|NN of|IN cycles|NNS the|DT divider|NN is|VBZ busy|JJ and|CC no|DT other|JJ execution|NN unit|NN operation|NN or|CC load|NN operation|NN is|VBZ in|IN progress|NN may|MD not|RB be|VB accurate|JJ .|.
implication	the|DT counter|NN may|MD reflect|VB a|DT value|NN higher|RBR or|CC lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	shutdown|JJ condition|NN may|MD disable|VB non-bootstrap|JJ processors|NNS
problem	when|WRB a|DT logical|JJ processor|NN encounters|NNS an|DT error|NN resulting|VBG in|IN shutdown|NN ,|, non-bootstrap|JJ processors|NNS in|IN the|DT package|NN may|MD be|VB unexpectedly|RB disabled|JJ .|.
implication	non-bootstrap|JJ logical|JJ processors|NNS in|IN the|DT package|NN that|WDT have|VBP not|RB observed|VBN the|DT error|NN condition|NN may|MD be|VB disabled|VBN and|CC may|MD not|RB respond|VB to|TO init|VB #|# ,|, smi|JJ #|# ,|, nmi|RB #|# ,|, sipi|NN or|CC other|JJ events|NNS .|.
workaround	when|WRB this|DT erratum|NN occurs|VBZ ,|, reset|VB #|# must|MD be|VB asserted|VBN to|TO restore|VB multi-core|JJ functionality|NN .|.
title	syscall|NN immediately|RB after|IN changing|VBG eflags.tf|NN may|MD not|RB behave|VB according|VBG to|TO the|DT new|JJ eflags.tf|NN
problem	if|IN a|DT syscall|JJ instruction|NN follows|VBZ immediately|RB after|IN eflags.tf|NN was|VBD updated|VBN and|CC ia32_fmask.tf|JJ (|( bit|VB 8|CD )|) is|VBZ cleared|VBN ,|, then|RB under|IN certain|JJ circumstances|NNS syscall|NN may|MD behave|VB according|VBG to|TO the|DT previous|JJ eflags.tf|NN .|.
implication	when|WRB the|DT problem|NN occurs|VBZ ,|, syscall|NN may|MD generate|VB an|DT unexpected|JJ debug|NN exception|NN ,|, or|CC may|MD skip|VB an|DT expected|JJ debug|NN exception|NN .|.
workaround	mask|NN eflags.tf|NN by|IN setting|VBG ia32_fmask.tf|NN (|( bit|IN 8|CD )|) .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( e.g|NN .|. nmi|NN (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, etc.|FW )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-|JJ canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ bit|NN is|VBZ cleared|VBN on|IN second|JJ fault|NN handled|VBN by|IN task|NN switch|NN from|IN virtual-|JJ 8086|CD (|( vm86|NN )|)
problem	following|VBG a|DT task|NN switch|NN to|TO any|DT fault|NN handler|NN that|WDT was|VBD initiated|VBN while|IN the|DT processor|NN was|VBD in|IN vm86|JJ mode|NN ,|, if|IN there|EX is|VBZ an|DT additional|JJ fault|NN while|IN servicing|VBG the|DT original|JJ task|NN switch|NN then|RB the|DT vm|NN bit|NN will|MD be|VB incorrectly|RB cleared|VBN in|IN eflags|NNS ,|, data|NN segments|NNS will|MD not|RB be|VB pushed|VBN and|CC the|DT processor|NN will|MD not|RB return|VB to|TO the|DT correct|JJ mode|NN upon|IN completion|NN of|IN the|DT second|JJ fault|NN handler|NN via|IN iret|NN .|.
implication	when|WRB the|DT os|NN recovers|NNS from|IN the|DT second|JJ fault|NN handler|NN ,|, the|DT processor|NN will|MD no|RB longer|RB be|VB in|IN vm86|JJ mode|NN .|. normally|RB ,|, operating|VBG systems|NNS should|MD prevent|VB interrupt|JJ task|NN switches|NNS from|IN faulting|VBG ,|, thus|RB the|DT scenario|NN should|MD not|RB occur|VB under|IN normal|JJ circumstances|NNS .|.
workaround	none|NN identified|VBN .|.
title	ia32_fmask|NN is|VBZ reset|VBN during|IN an|DT init|NN
problem	ia32_fmask|NN msr|NN (|( 0xc0000084|CD )|) is|VBZ reset|VBN during|IN init|NN .|.
implication	if|IN an|DT init|NN takes|VBZ place|NN after|IN ia32_fmask|NN is|VBZ programmed|VBN ,|, the|DT processor|NN will|MD overwrite|VB the|DT value|NN back|RB to|TO the|DT default|NN value|NN .|.
workaround	operating|NN system|NN software|NN should|MD initialize|VB ia32_fmask|NN after|IN init|NN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	last|JJ branch|NN records|NNS (|( lbr|NN )|) updates|VBZ may|MD be|VB incorrect|JJ after|IN a|DT task|NN switch|NN
problem	a|DT task-state|JJ segment|NN (|( tss|NN )|) task|NN switch|NN may|MD incorrectly|RB set|VB the|DT lbr_from|NN value|NN to|TO the|DT lbr_to|NN value|NN .|.
implication	the|DT lbr_from|NN will|MD have|VB the|DT incorrect|JJ address|NN of|IN the|DT branch|NN instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smram|NN 's|POS location|NN 7fa4h|CD is|VBZ set|VBN to|TO ``|`` 1|CD ''|'' by|IN the|DT cpu|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|: a|DT non-i/o|JJ instruction|NN .|. smi|NN is|VBZ pending|VBG while|IN a|DT lower|JJR priority|NN event|NN interrupts|NNS .|. a|DT rep|JJ i/o|NN read|NN .|. an|DT i/o|JJ read|NN that|WDT redirects|VBZ to|TO mwait|VB .|. in|IN systems|NNS supporting|VBG intel|JJ virtualization|NN technology|NN a|DT fault|NN in|IN the|DT middle|NN of|IN an|DT io|JJ operation|NN that|WDT causes|VBZ a|DT vm|JJ exit|NN
implication	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication|NN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	init|NN does|VBZ not|RB clear|JJ global|JJ entries|NNS in|IN the|DT tlb|NN
problem	init|NN may|MD not|RB flush|VB a|DT tlb|NN entry|NN when|WRB :|: the|DT processor|NN is|VBZ in|IN protected|JJ mode|NN with|IN paging|VBG enabled|VBN and|CC the|DT page|NN global|JJ enable|JJ flag|NN is|VBZ set|VBN (|( pge|JJ bit|NN of|IN cr4|JJ register|NN )|) .|. g|JJ bit|NN for|IN the|DT page|NN table|JJ entry|NN is|VBZ set|VBN .|. tlb|JJ entry|NN is|VBZ present|JJ in|IN tlb|NN when|WRB init|NN occurs|VBZ .|.
implication	software|NN may|MD encounter|VB unexpected|JJ page|NN fault|NN or|CC incorrect|JJ address|NN translation|NN due|JJ to|TO a|DT tlb|JJ entry|NN erroneously|RB left|VBD in|IN tlb|NN after|IN init|NN .|.
workaround	write|NN to|TO cr3|VB ,|, cr4|NN (|( setting|VBG bits|NNS pse|NN ,|, pge|NN or|CC pae|NN )|) or|CC cr0|NN (|( setting|VBG bits|NNS pg|NN or|CC pe|NN )|) registers|NNS before|IN writing|VBG to|TO memory|VB early|JJ in|IN bios|NNS code|NN to|TO clear|VB all|PDT the|DT global|JJ entries|NNS from|IN tlb|NN .|.
title	using|VBG memory|NN type|NN aliasing|VBG with|IN memory|NN types|NNS wb/wt|VBP may|MD lead|VB to|TO unpredictable|JJ behavior|NN
problem	memory|NN type|NN aliasing|VBG occurs|NNS when|WRB a|DT single|JJ physical|JJ page|NN is|VBZ mapped|VBN to|TO two|CD or|CC more|JJR different|JJ linear|JJ addresses|NNS ,|, each|DT with|IN different|JJ memory|NN type|NN .|. memory|NN type|NN aliasing|VBG with|IN the|DT memory|NN types|NNS wb|NN and|CC wt|NN may|MD cause|VB the|DT processor|NN to|TO perform|VB incorrect|JJ operations|NNS leading|VBG to|TO unpredictable|JJ behavior|NN .|.
implication	software|NN that|WDT uses|VBZ aliasing|VBG of|IN wb|NN and|CC wt|JJ memory|NN types|NNS may|MD observe|VB unpredictable|JJ behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	update|NN of|IN read/write|NN (|( r/w|NN )|) or|CC user/supervisor|JJ (|( u/s|JJ )|) or|CC present|JJ (|( p|NN )|) bits|VBZ without|IN tlb|NNS shootdown|VBP may|MD cause|VB unexpected|JJ processor|NN behavior|NN
problem	updating|VBG a|DT page|NN table|JJ entry|NN by|IN changing|VBG r/w|NN ,|, u/s|JJ or|CC p|JJ bits|NNS without|IN tlb|JJ shootdown|NN (|( as|IN defined|VBN by|IN the|DT 4|CD step|NN procedure|NN in|IN ``|`` propagation|NN of|IN page|NN table|NN and|CC page|NN directory|NN entry|NN changes|NNS to|TO multiple|VB processors|NNS ''|'' in|IN volume|NN 3a|CD of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|VBP )|) ,|, in|IN conjunction|NN with|IN a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS ,|, may|MD lead|VB to|TO unexpected|JJ processor|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO livelock|VB ,|, shutdown|VB or|CC other|JJ unexpected|JJ processor|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	bts|NNS message|NN may|MD be|VB lost|VBN when|WRB the|DT stpclk|NN #|# signal|NN is|VBZ active|JJ
problem	stpclk|JJ #|# is|VBZ asserted|VBN to|TO enable|VB the|DT processor|NN to|TO enter|VB a|DT low-power|JJ state|NN .|. under|IN some|DT circumstances|NNS ,|, when|WRB stpclk|NN #|# becomes|NNS active|JJ ,|, the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) message|NN may|MD be|VB either|CC lost|VBN and|CC not|RB written|VBN or|CC written|VBN with|IN corrupted|JJ branch|NN address|NN to|TO the|DT debug|NN store|NN area|NN .|.
implication	bts|NNS messages|NNS may|MD be|VB lost|VBN or|CC be|VB corrupted|VBN in|IN the|DT presence|NN of|IN stpclk|JJ #|# assertions|NNS .|.
workaround	none|NN identified|VBN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN register|NN ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( that|DT is|VBZ ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	eflags|JJ discrepancy|NN on|IN a|DT page|NN fault|NN after|IN a|DT multiprocessor|NN tlb|NN shootdown|NN
problem	this|DT erratum|NN may|MD occur|VB when|WRB the|DT processor|NN executes|VBZ one|CD of|IN the|DT following|JJ read-|JJ modify-write|JJ arithmetic|JJ instructions|NNS and|CC a|DT page|NN fault|NN occurs|VBZ during|IN the|DT store|NN of|IN the|DT memory|NN operand|NN :|: add|NN ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP .|. in|IN this|DT case|NN ,|, the|DT eflags|JJ value|NN pushed|VBN onto|IN the|DT stack|NN of|IN the|DT page|NN fault|NN handler|NN may|MD reflect|VB the|DT status|NN of|IN the|DT register|NN after|IN the|DT instruction|NN would|MD have|VB completed|VBN execution|NN rather|RB than|IN before|IN it|PRP .|. the|DT following|JJ conditions|NNS are|VBP required|VBN for|IN the|DT store|NN to|TO generate|VB a|DT page|NN fault|NN and|CC call|VB the|DT operating|NN system|NN page|NN fault|NN handler|NN :|: the|DT store|NN address|JJ entry|NN must|MD be|VB evicted|VBN from|IN the|DT dtlb|NN by|IN speculative|JJ loads|NNS from|IN other|JJ instructions|NNS that|WDT hit|VBD the|DT same|JJ way|NN of|IN the|DT dtlb|NN before|IN the|DT store|NN has|VBZ completed|VBN .|. dtlb|VB eviction|NN requires|VBZ at|IN least|JJS three-load|JJ operations|NNS that|WDT have|VBP linear|JJ address|NN bits|NNS 15:12|CD equal|JJ to|TO each|DT other|JJ and|CC address|JJ bits|NNS 31:16|CD different|JJ from|IN each|DT other|JJ in|IN close|JJ physical|JJ proximity|NN to|TO the|DT arithmetic|JJ operation|NN .|. the|DT page|NN table|JJ entry|NN for|IN the|DT store|NN address|NN must|MD have|VB its|PRP$ permissions|NNS tightened|VBN during|IN the|DT very|RB small|JJ window|NN of|IN time|NN between|IN the|DT dtlb|NN eviction|NN and|CC execution|NN of|IN the|DT store|NN .|. examples|NNS of|IN page|NN permission|NN tightening|VBG include|VBP from|IN present|JJ to|TO not|RB present|VB or|CC from|IN read/write|JJ to|TO read|VB only|RB ,|, etc|FW .|. 3.|CD another|DT processor|NN ,|, without|IN corresponding|VBG synchronization|NN and|CC tlb|NN flush|NN ,|, must|MD cause|VB the|DT permission|NN change|NN .|.
implication	this|DT scenario|NN may|MD only|RB occur|VB on|IN a|DT multiprocessor|NN platform|NN running|VBG an|DT operating|NN system|NN that|WDT performs|VBZ lazy|JJ tlb|NN shootdowns|NNS .|. the|DT memory|NN image|NN of|IN the|DT eflags|JJ register|NN on|IN the|DT page|NN fault|NN handlers|NNS stack|VBP prematurely|RB contains|VBZ the|DT final|JJ arithmetic|JJ flag|NN values|NNS although|IN the|DT instruction|NN has|VBZ not|RB yet|RB completed|VBN .|. intel|NN has|VBZ not|RB identified|VBN any|DT operating|VBG systems|NNS that|WDT inspect|VBP the|DT arithmetic|JJ portion|NN of|IN the|DT eflags|JJ register|NN during|IN a|DT page|NN fault|NN nor|CC observed|VBD this|DT erratum|NN in|IN laboratory|JJ testing|NN of|IN software|NN applications|NNS .|.
workaround	no|DT workaround|NN is|VBZ needed|VBN upon|IN normal|JJ restart|NN of|IN the|DT instruction|NN ,|, since|IN this|DT erratum|NN is|VBZ transparent|JJ to|TO the|DT faulting|NN code|NN and|CC results|NNS in|IN correct|JJ instruction|NN behavior|NN .|. operating|VBG systems|NNS may|MD ensure|VB that|IN no|DT processor|NN is|VBZ currently|RB accessing|VBG a|DT page|NN that|WDT is|VBZ scheduled|VBN to|TO have|VB its|PRP$ page|NN permissions|NNS tightened|VBD or|CC have|VBP a|DT page|NN fault|NN handler|NN that|WDT ignores|VBZ any|DT incorrect|JJ state|NN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/interrupt|JJ occurs|NN in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT thermal|JJ interrupt|NN is|VBZ not|RB generated|VBN when|WRB the|DT current|JJ temperature|NN is|VBZ invalid|JJ
problem	when|WRB the|DT dts|NN (|( digital|JJ thermal|NN sensor|NN )|) crosses|VBZ one|CD of|IN its|PRP$ programmed|JJ thresholds|NNS it|PRP generates|VBZ an|DT interrupt|NN and|CC logs|VBZ the|DT event|NN (|( ia32_therm_status|JJ msr|NN (|( 019ch|CD )|) bits|NNS [|$ 9|CD ,|, 7|CD ]|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT dts|NN reaches|VBZ an|DT invalid|JJ temperature|NN (|( as|IN indicated|VBN ia32_therm_status|NN msr|NN bit|NN [|JJ 31|CD ]|NN )|) it|PRP does|VBZ not|RB generate|VB an|DT interrupt|JJ even|RB if|IN one|CD of|IN the|DT programmed|JJ thresholds|NNS is|VBZ crossed|VBN and|CC the|DT corresponding|JJ log|NN bits|NNS become|VBP set|VBN .|.
implication	when|WRB the|DT temperature|NN reaches|VBZ an|DT invalid|JJ temperature|NN the|DT cpu|NN does|VBZ not|RB generate|VB a|DT thermal|JJ interrupt|NN even|RB if|IN a|DT programmed|JJ threshold|NN is|VBZ crossed|VBN .|.
workaround	none|NN identified|VBN .|.
title	cmpsb|NN ,|, lodsb|NN ,|, or|CC scasb|NN in|IN 64-bit|JJ mode|NN with|IN count|NN greater|JJR or|CC equal|JJ to|TO 248|CD may|MD terminate|VB early|JJ
problem	in|IN 64-bit|JJ mode|NN cmpsb|NN ,|, lodsb|NN ,|, or|CC scasb|RB executed|VBN with|IN a|DT repeat|NN prefix|NN and|CC count|NN greater|JJR than|IN or|CC equal|JJ to|TO 248|CD may|MD terminate|VB early|JJ .|. early|JJ termination|NN may|MD result|VB in|IN one|CD of|IN the|DT following|NN .|. the|DT last|JJ iteration|NN not|RB being|VBG executed|VBN signaling|NN of|IN a|DT canonical|JJ limit|NN fault|NN (|( #|# gp|NN )|) on|IN the|DT last|JJ iteration|NN
implication	while|IN in|IN 64-bit|JJ mode|NN ,|, with|IN count|NN greater|JJR or|CC equal|JJ to|TO 248|CD ,|, repeat|NN string|VBG operations|NNS cmpsb|NN ,|, lodsb|NN or|CC scasb|NN may|MD terminate|VB without|IN completing|VBG the|DT last|JJ iteration|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB repeated|JJ string|VBG operations|NNS with|IN rcx|NN greater|JJR than|IN or|CC equal|JJ to|TO 248|CD .|.
title	returning|VBG to|TO real|JJ mode|NN from|IN smm|NN with|IN eflags.vm|JJ set|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	returning|VBG back|RB from|IN smm|NN mode|NN into|IN real|JJ mode|NN while|IN eflags.vm|NN is|VBZ set|VBN in|IN smram|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	if|IN smm|VBN software|NN changes|VBZ the|DT values|NNS of|IN the|DT eflags.vm|NN in|IN smram|NN ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT behavior|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	smm|NNS software|NN should|MD not|RB change|VB the|DT value|NN of|IN eflags.vm|NN in|IN smram|NN .|.
title	vmlaunch/vmresume|NN may|MD not|RB fail|VB when|WRB vmcs|NN is|VBZ programmed|VBN to|TO cause|VB vm|JJ exit|NN to|TO return|VB to|TO a|DT different|JJ mode|NN
problem	vmlaunch/vmresume|JJ instructions|NNS may|MD not|RB fail|VB if|IN the|DT value|NN of|IN the|DT host|NN address-|JJ space|NN size|NN vm-exit|NN control|NN differs|NNS from|IN the|DT setting|NN of|IN ia32_efer.lma|NN .|.
implication	programming|VBG the|DT vmcs|NN to|TO allow|VB the|DT monitor|NN to|TO be|VB in|IN different|JJ modes|NNS prior|RB to|TO vmlaunch/vmresume|VB and|CC after|IN vm-exit|NN may|MD result|VB in|IN undefined|JJ behavior|NN
workaround	software|NN should|MD ensure|VB that|IN ``|`` host|VB address-space|JJ size|NN ''|'' vm-exit|NN control|NN has|VBZ the|DT same|JJ value|NN as|IN ia32_efer.lma|NN at|IN the|DT time|NN of|IN vmlaunch/vmresume|NN .|.
title	iret|JJ under|IN certain|JJ conditions|NNS may|MD cause|VB an|DT unexpected|JJ alignment|NN check|NN exception|NN
problem	in|IN ia-32e|JJ mode|NN ,|, it|PRP is|VBZ possible|JJ to|TO get|VB an|DT alignment|JJ check|NN exception|NN (|( #|# ac|NN )|) on|IN the|DT iret|JJ instruction|NN even|RB though|IN alignment|JJ checks|NNS were|VBD disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT can|MD only|RB occur|VB if|IN the|DT iret|JJ instruction|NN is|VBZ returning|VBG from|IN cpl3|NN code|NN to|TO cpl3|VB code|NN .|. irets|NNS from|IN cpl0/1/2|NN are|VBP not|RB affected|VBN .|. this|DT erratum|NN can|MD occur|VB if|IN the|DT eflags|FW value|NN on|IN the|DT stack|NN has|VBZ the|DT ac|JJ flag|NN set|VBN ,|, and|CC the|DT interrupt|JJ handler|NN 's|POS stack|NN is|VBZ misaligned|VBN .|. in|IN ia-32e|JJ mode|NN ,|, rsp|NN is|VBZ aligned|VBN to|TO a|DT 16-byte|JJ boundary|NN before|IN pushing|VBG the|DT stack|NN frame|NN .|.
implication	in|IN ia-32e|JJ mode|NN ,|, under|IN the|DT conditions|NNS given|VBN above|RB ,|, an|DT iret|NN can|MD get|VB a|DT #|# ac|RB even|RB if|IN alignment|JJ checks|NNS are|VBP disabled|VBN at|IN the|DT start|NN of|IN the|DT iret|NN .|. this|DT erratum|NN can|MD only|RB be|VB observed|VBN with|IN a|DT software|NN generated|VBN stack|NN frame|NN .|.
workaround	software|NN should|MD not|RB generate|VB misaligned|VBN stack|NN frames|NNS for|IN use|NN with|IN iret|NN .|.
title	performance|NN monitoring|NN event|NN fp_assist|NN may|MD not|RB be|VB accurate|JJ fadd|NNS and|CC fmul|JJ instructions|NNS with|IN a|DT nan|NN (|( not|RB a|DT number|NN )|) operand|NN and|CC a|DT memory|NN operand|NN fdiv|JJ instruction|NN with|IN zero|CD operand|NN value|NN in|IN memory|NN
problem	in|IN addition|NN ,|, an|DT assist|JJ event|NN may|MD be|VB counted|VBN when|WRB daz|NN (|( denormals-are-zeros|JJ )|) and|CC ftz|JJ (|( flush-to-zero|JJ )|) flags|NNS are|VBP turned|VBN on|IN even|RB though|IN no|DT actual|JJ assist|NN occurs|NNS .|.
implication	the|DT counter|NN value|NN for|IN the|DT performance|NN monitoring|NN event|NN fp_assist|NN (|( 11h|CD )|) may|MD be|VB larger|JJR than|IN expected|VBN .|. the|DT size|NN of|IN the|DT error|NN is|VBZ dependent|JJ on|IN the|DT number|NN of|IN occurrences|NNS of|IN the|DT above|JJ conditions|NNS while|IN the|DT event|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	cpl-qualified|JJ bts|NNS may|MD report|VB incorrect|VB branch-from|JJ instruction|NN address|NN
problem	cpl|NN (|( current|JJ privilege|NN level|NN )|) -qualified|VBD bts|NN (|( branch|JJ trace|NN store|NN )|) may|MD report|VB incorrect|VB branch-from|JJ instruction|NN address|NN under|IN the|DT following|JJ conditions|NNS :|: either|DT bts_off_os|NN [|VBD 9|CD ]|NN or|CC bts_off_usr|NN [|VBP 10|CD ]|NN is|VBZ selected|VBN in|IN ia32_debugctlc|JJ msr|NN (|( 1d9h|CD )|) .|. privilege-level|JJ transitions|NNS occur|VBP between|IN cpl|NN >|NNP 0|CD and|CC cpl|VB 0|CD or|CC vice|NN versa|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from|IN address|NN reported|VBN by|IN bts|NNS may|MD be|VB incorrect|JJ for|IN the|DT described|JJ conditions|NNS .|.
workaround	none|NN identified|VBD
title	pebs|NN does|VBZ not|RB always|RB differentiate|VB between|IN cpl-qualified|JJ events|NNS
problem	performance|NN monitoring|NN counter|NN configured|VBD to|TO sample|VB pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) events|NNS at|IN a|DT certain|JJ privilege|NN level|NN may|MD count|VB samples|NNS at|IN the|DT wrong|JJ privilege|NN level|NN .|.
implication	performance|NN monitoring|NN counter|NN may|MD be|VB higher|JJR than|IN expected|VBN for|IN cpl-qualified|JJ events|NNS .|.
workaround	do|VB not|RB use|VB performance|NN monitoring|NN counters|NNS for|IN precise|JJ event|NN sampling|VBG when|WRB the|DT precise|JJ event|NN is|VBZ dependent|JJ on|IN the|DT cpl|NN value|NN .|.
title	pmi|NN may|MD be|VB delayed|VBN to|TO next|JJ pebs|NN event|NN
problem	after|IN a|DT pebs|NN (|( precise|JJ event-based|JJ sampling|NN )|) event|NN ,|, the|DT pebs|NN index|NN is|VBZ compared|VBN with|IN the|DT pebs|NN threshold|NN ,|, and|CC the|DT index|NN is|VBZ incremented|VBN with|IN every|DT event|NN .|. if|IN pebs|JJ index|NN is|VBZ equal|JJ to|TO the|DT pebs|NN threshold|NN ,|, a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) should|MD be|VB issued|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pmi|NN may|MD be|VB delayed|VBN by|IN one|CD pebs|NN event|NN .|.
implication	debug|NN store|NN interrupt|JJ service|NN routines|NNS may|MD observe|VB delay|NN of|IN pmi|JJ occurrence|NN by|IN one|CD pebs|NN event|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN buffer|NN overflow|JJ status|NN will|MD not|RB be|VB indicated|VBN unless|IN ia32_debugctl|JJ [|NN 12|CD ]|NN is|VBZ set|VBN
problem	ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) bit|NN [|JJ 62|CD ]|NN when|WRB set|NN ,|, indicates|VBZ that|IN a|DT pebs|NN (|( precise|JJ event-based|JJ sampling|NN )|) overflow|NN has|VBZ occurred|VBN and|CC a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) has|VBZ been|VBN sent|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT bit|NN is|VBZ not|RB set|VBN unless|IN ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 12|CD ]|NN (|( which|WDT stops|VBZ all|DT performance|NN monitor|NN counters|NNS upon|IN a|DT pmi|NN )|) is|VBZ also|RB set|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_perf_global_status|NN [|VBD 62|CD ]|NNS will|MD not|RB signal|VB that|IN a|DT pmi|NN was|VBD generated|VBN due|JJ to|TO a|DT pebs|NN overflow|IN unless|IN ia32_debugctl|JJ [|NN 12|CD ]|NN is|VBZ set|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT software|NN to|TO set|VB ia32_debugctl|JJ [|JJ 12|CD ]|NN to|TO avoid|VB this|DT erratum|NN .|.
title	the|DT bs|NN flag|NN in|IN dr6|NN may|MD be|VB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN
problem	dr6|NN bs|NN (|( single|JJ step|NN ,|, bit|RB 14|CD )|) flag|NN may|MD be|VB incorrectly|RB set|VBN when|WRB the|DT tf|NN (|( trap|JJ flag|NN ,|, bit|RB 8|CD )|) of|IN the|DT eflags|JJ register|NN is|VBZ set|VBN ,|, and|CC a|DT #|# db|NN (|( debug|JJ exception|NN )|) occurs|VBZ due|JJ to|TO one|CD of|IN the|DT following|NN :|: dr7|JJ gd|NN (|( general|JJ detect|NN ,|, bit|RB 13|CD )|) being|VBG bit|NN set|VBN int1|JJ instruction|NN ;|: code|NN breakpoint|NN
implication	the|DT bs|JJ flag|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-single-step|JJ #|# db|JJ exception|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT asynchronous|JJ mce|NN during|IN a|DT far|RB transfer|NN may|MD corrupt|VB esp|NN
problem	if|IN an|DT asynchronous|JJ machine|NN check|NN occurs|VBZ during|IN an|DT interrupt|NN ,|, call|VB through|IN gate|NN ,|, far|RB ret|VBZ or|CC iret|JJ and|CC in|IN the|DT presence|NN of|IN certain|JJ internal|JJ conditions|NNS ,|, esp|NN may|MD be|VB corrupted|VBN .|.
implication	if|IN the|DT mce|NN (|( machine|NN check|VB exception|NN )|) handler|NN is|VBZ called|VBN without|IN a|DT stack|NN switch|NN ,|, then|RB a|DT triple|NN fault|NN will|MD occur|VB due|JJ to|TO the|DT corrupted|VBN stack|NN pointer|NN ,|, resulting|VBG in|IN a|DT processor|NN shutdown|NN .|. if|IN the|DT mce|NN is|VBZ called|VBN with|IN a|DT stack|NN switch|NN ,|, for|IN example|NN when|WRB the|DT cpl|NN (|( current|JJ privilege|NN level|NN )|) was|VBD changed|VBN or|CC when|WRB going|VBG through|IN an|DT interrupt|JJ task|NN gate|NN ,|, then|RB the|DT corrupted|VBN esp|NN will|MD be|VB saved|VBN on|IN the|DT stack|NN or|CC in|IN the|DT tss|NN (|( task|JJ state|NN segment|NN )|) ,|, and|CC will|MD not|RB be|VB used|VBN .|.
workaround	use|IN an|DT interrupt|JJ task|NN gate|NN for|IN the|DT machine|NN check|NN handler|NN .|.
title	in|IN single-stepping|NN on|IN branches|NNS mode|NN ,|, the|DT bs|NN bit|NN in|IN the|DT pending-|JJ debug-exceptions|NNS field|NN of|IN the|DT guest|JJS state|NN area|NN will|MD be|VB incorrectly|RB set|VBN by|IN vm-exit|NN on|IN a|DT mov|NN to|TO cr8|VB instruction|NN
problem	in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, the|DT bs|NN bit|NN (|( bit|JJ 14|CD of|IN the|DT pending-debug-exceptions|NNS field|NN )|) in|IN the|DT guest|NN state|NN area|NN will|MD be|VB incorrectly|RB set|VBN when|WRB all|DT of|IN the|DT following|JJ conditions|NNS occur|VBP :|: the|DT processor|NN is|VBZ running|VBG in|IN vmx|JJ non-root|JJ as|IN a|DT 64|CD bit|NN mode|JJ guest|NN ;|: the|DT cr8-load|JJ existing|VBG vm-execution|NN control|NN is|VBZ 0|CD and|CC the|DT use|NN tpr|NN shadow|NN vmexecution|NN is|VBZ 1.|CD both|DT btf|NN (|( single-step|NN on|IN branches|NNS ,|, bit|RB 1|CD )|) of|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) register|NN and|CC the|DT tf|NN (|( trap|JJ flag|NN ,|, bit|RB 8|CD )|) of|IN the|DT rflags|NNS register|NN are|VBP set|VBN .|. mov|NN cr8|NN ,|, reg|NN attempts|NNS to|TO program|NN a|DT tpr|NN (|( task|JJ priority|NN register|NN )|) value|NN that|WDT is|VBZ below|IN the|DT tpr|NN threshold|NN and|CC causes|VBZ a|DT vm-exit|NN .|.
implication	a|DT virtual-machine|NN will|MD sample|VB the|DT bs|JJ bit|NN and|CC will|MD incorrectly|RB inject|VB a|DT single-step|JJ trap|NN to|TO the|DT guest|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN must|MD manually|RB disregard|VB the|DT bs|NN bit|NN in|IN the|DT guest|NN state|NN area|NN in|IN case|NN of|IN a|DT vm-exit|NN due|JJ to|TO a|DT tpr|NN value|NN below|IN the|DT tpr|NN threshold|NN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN after|IN code|NN breakpoint|NN
problem	b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN when|WRB the|DT following|JJ sequence|NN happens|NNS :|: pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN .|. next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN followed|VBN by|IN code|NN breakpoint|NN .|.
implication	b0-b3|JJ bits|NNS in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN .|.
workaround	none|NN identified|VBN .|.
title	btm/bts|NNS branch-from|JJ instruction|NN address|NN may|MD be|VB incorrect|JJ for|IN software|NN interrupts|NNS
problem	when|WRB btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) is|VBZ enabled|VBN ,|, a|DT software|NN interrupt|NN may|MD result|VB in|IN the|DT overwriting|NN of|IN btm/bts|JJ branch-from|JJ instruction|NN address|NN by|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) branch-from|JJ instruction|NN address|NN .|.
implication	a|DT btm/bts|JJ branch-from|JJ instruction|NN address|NN may|MD get|VB corrupted|VBN for|IN software|NN interrupts|NNS .|.
workaround	none|NN identified|VBN .|.
title	rep|NN store|NN instructions|NNS in|IN a|DT specific|JJ situation|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	during|IN a|DT series|NN of|IN rep|NN (|( repeat|NN )|) store|NN instructions|NNS a|DT store|NN may|MD try|VB to|TO dispatch|VB to|TO memory|VB prior|RB to|TO the|DT actual|JJ completion|NN of|IN the|DT instruction|NN .|. this|DT behavior|JJ depends|VBZ on|IN the|DT execution|NN order|NN of|IN the|DT instructions|NNS ,|, the|DT timing|NN of|IN a|DT speculative|JJ jump|NN and|CC the|DT timing|NN of|IN an|DT uncacheable|JJ memory|NN store|NN .|. all|DT types|NNS of|IN rep|NN store|NN instructions|NNS are|VBP affected|VBN by|IN this|DT erratum|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN and/or|NN result|NN in|IN a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN sse|NN retired|VBD instructions|NNS may|MD return|VB incorrect|NN values|NNS
problem	the|DT simd_inst_retired|VBN (|( event|NN :|: c7h|NN )|) is|VBZ used|VBN to|TO track|VB retired|JJ sse|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS resulting|VBG in|IN values|NNS higher|JJR than|IN the|DT number|NN of|IN actual|JJ retired|JJ sse|NN instructions|NNS .|.
implication	the|DT event|NN monitor|NN instruction|NN simd_inst_retired|VBD may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN events|NNS for|IN l1|NN and|CC l2|JJ miss|NN may|MD not|RB be|VB accurate|JJ
problem	performance|NN monitoring|NN events|NNS 0cbh|CD with|IN an|DT event|NN mask|NN value|NN of|IN 02h|CD or|CC 08h|CD (|( mem_load_retired.l1_line_miss|NN or|CC mem_load_retired.l2_line_miss|NN )|) may|MD under|IN count|VB the|DT cache|NN miss|JJ events|NNS .|.
implication	these|DT performance|NN monitoring|NN events|NNS may|MD show|VB a|DT count|NN which|WDT is|VBZ lower|JJR than|IN expected|VBN ;|: the|DT amount|NN by|IN which|WDT the|DT count|NN is|VBZ lower|JJR is|VBZ dependent|JJ on|IN other|JJ conditions|NNS occurring|VBG on|IN the|DT same|JJ load|NN that|WDT missed|VBD the|DT cache|NN .|.
workaround	none|NN identified|VBN .|.
title	store|NN to|TO wt|VB memory|NN data|NNS may|MD be|VB seen|VBN in|IN wrong|JJ order|NN by|IN two|CD subsequent|JJ loads|NNS
problem	when|WRB data|NNS of|IN store|NN to|TO wt|VB memory|NN is|VBZ used|VBN by|IN two|CD subsequent|JJ loads|NNS of|IN one|CD thread|NN and|CC another|DT thread|NN performs|VBZ cacheable|JJ write|NN to|TO the|DT same|JJ address|NN the|DT first|JJ load|NN may|MD get|VB the|DT data|NN from|IN external|JJ memory|NN or|CC l2|NN written|VBN by|IN another|DT core|NN ,|, while|IN the|DT second|JJ load|NN will|MD get|VB the|DT data|NNS straight|RB from|IN the|DT wt|NN store|NN .|.
implication	software|NN that|WDT uses|VBZ wb|JJR to|TO wt|VB memory|NN aliasing|NN may|MD violate|VB proper|JJ store|NN ordering|NN .|.
workaround	do|VB not|RB use|VB wb|NN to|TO wt|VB aliasing|NN .|.
title	a|DT mov|JJ instruction|NN from|IN cr8|JJ register|NN with|IN 16-bit|JJ operand|NN size|NN will|MD leave|VB bits|NNS 63:16|CD of|IN the|DT destination|NN register|NN unmodified|VBD
problem	moves|NNS to/from|VBP control|NN registers|NNS are|VBP supposed|VBN to|TO ignore|VB rew.w|NN and|CC the|DT 66h|CD (|( operand|CD size|NN )|) prefix|NN .|. in|IN systems|NNS supporting|VBG intel|JJ virtualization|NN technology|NN ,|, when|WRB the|DT processor|NN is|VBZ operating|VBG in|IN vmx|JJ non-root|JJ operation|NN and|CC use|NN tpr|JJ shadow|JJ vm-execution|NN control|NN is|VBZ set|VBN to|TO 1|CD ,|, a|DT mov|JJ instruction|NN from|IN cr8|NN with|IN a|DT 16|CD bit|NN operand|JJ size|NN (|( rex.w|JJ =0|NN and|CC 66h|CD prefix|NN )|) will|MD only|RB store|VB 16|CD bits|NNS and|CC leave|VBP bits|NNS 63:16|CD at|IN the|DT destination|NN register|NN unmodified|VBD ,|, instead|RB of|IN storing|VBG zeros|NN in|IN them|PRP .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NNS register|NN may|MD contain|VB incorrect|JJ information|NN on|IN a|DT movss|NN or|CC popss|NN instruction|NN followed|VBN by|IN sysret|NN
problem	in|IN ia-32e|JJ mode|NN ,|, if|IN a|DT movss|NN or|CC popss|JJ instruction|NN with|IN a|DT debug|NN breakpoint|NN is|VBZ followed|VBN by|IN the|DT sysret|JJ instruction|NN ;|: incorrect|JJ information|NN may|MD exist|VB in|IN the|DT debug|NN status|NN register|NN (|( dr6|NN )|) .|.
implication	when|WRB debugging|VBG or|CC when|WRB developing|VBG debuggers|NNS ,|, this|DT behavior|NN should|MD be|VB noted|VBN .|. this|DT erratum|NN does|VBZ not|RB occur|VB under|IN normal|JJ usage|NN of|IN the|DT movss|NN or|CC popss|NN instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP with|IN a|DT mov|NN esp|JJ instruction|NN )|) .|.
workaround	do|VB not|RB attempt|VB to|TO put|VB a|DT breakpoint|NN on|IN movss|NN and|CC popss|NN instructions|NNS that|WDT are|VBP followed|VBN by|IN a|DT sysret|NN .|.
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN will|MD be|VB incorrectly|RB handled|VBN as|IN follows|VBZ :|: #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN identified|VBD
title	non-temporal|JJ data|NNS store|NN may|MD be|VB observed|VBN in|IN wrong|JJ program|NN order|NN
problem	when|WRB non-temporal|JJ data|NN is|VBZ accessed|VBN by|IN multiple|JJ read|JJ operations|NNS in|IN one|CD thread|NN while|IN another|DT thread|NN performs|VBZ a|DT cacheable|JJ write|JJ operation|NN to|TO the|DT same|JJ address|NN ,|, the|DT data|NNS stored|VBD may|MD be|VB observed|VBN in|IN wrong|JJ program|NN order|NN (|( i.e.|FW ,|, later|RB load|JJ operations|NNS may|MD read|VB older|JJR data|NNS )|) .|.
implication	software|NN that|WDT uses|VBZ non-temporal|JJ data|NNS without|IN proper|JJ serialization|NN before|IN accessing|VBG the|DT non-temporal|JJ data|NNS may|MD observe|VB data|NNS in|IN wrong|JJ program|NN order|NN .|.
workaround	software|NN that|WDT conforms|VBZ to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ,|, section|NN buffering|NN of|IN write|JJ combining|VBG memory|NN locations|NNS will|MD operate|VB correctly|RB .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( i.e.|FW ,|, residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO ``|`` procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS ''|'' in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially-available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	cpuid|NN reports|NNS architectural|JJ performance|NN monitoring|NN version|NN 2|CD is|VBZ supported|VBN ,|, when|WRB only|RB version|NN 1|CD capabilities|NNS are|VBP available|JJ
problem	cpuid|NN leaf|VBZ 0ah|CD reports|NNS the|DT architectural|JJ performance|NN monitoring|NN version|NN that|WDT is|VBZ available|JJ in|IN eax|JJ [|$ 7:0|CD ]|NN .|. due|JJ to|TO this|DT erratum|NN cpuid|NN reports|VBZ the|DT supported|JJ version|NN as|IN 2|CD instead|RB of|IN 1|CD .|.
implication	software|NN will|MD observe|VB an|DT incorrect|JJ version|NN number|NN in|IN cpuid.0ah.eax|JJ [|$ 7:0|CD ]|NN in|IN comparison|NN to|TO which|WDT features|NNS are|VBP actually|RB supported|VBN .|.
workaround	software|NN should|MD use|VB the|DT recommended|JJ enumeration|NN mechanism|NN described|VBN in|IN the|DT architectural|JJ performance|NN monitoring|NN section|NN of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD :|: system|NN programming|VBG guide|NN .|.
title	unaligned|JJ accesses|NNS to|TO paging|VBG structures|NNS may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	when|WRB an|DT unaligned|JJ access|NN is|VBZ performed|VBN on|IN paging|NN structure|NN entries|NNS ,|, accessing|VBG a|DT portion|NN of|IN two|CD different|JJ entries|NNS simultaneously|RB ,|, the|DT processor|NN may|MD live|VB lock|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN causing|VBG a|DT system|NN hang|NN .|.
workaround	do|VB not|RB perform|VB unaligned|JJ accesses|NNS on|IN paging|VBG structure|NN entries|NNS .|.
title	microcode|NN updates|NNS performed|VBD during|IN vmx|JJ non-root|JJ operation|NN could|MD result|VB in|IN unexpected|JJ behavior|NN
problem	when|WRB intel|NN virtualization|NN technology|NN is|VBZ enabled|VBN ,|, microcode|NN updates|NNS are|VBP allowed|VBN only|RB during|IN vmx|JJ root|NN operations|NNS .|. attempts|NNS to|TO apply|VB microcode|JJ updates|NNS while|IN in|IN vmx|JJ non-|JJ root|NN operation|NN should|MD be|VB silently|RB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD allow|VB microcode|NN updates|NNS during|IN vmx|JJ non-root|JJ operations|NNS if|IN not|RB explicitly|RB prevented|VBN by|IN the|DT host|NN software|NN .|.
implication	microcode|NN updates|NNS performed|VBN in|IN non-root|JJ operation|NN may|MD result|VB in|IN unexpected|JJ system|NN behavior|NN .|.
workaround	host|NN software|NN should|MD intercept|VB and|CC prevent|VB loads|NNS to|TO ia32_bios_updt_trig|VB msr|NN (|( 79h|CD )|) during|IN vmx|JJ non-root|JJ operations|NNS .|. there|EX are|VBP two|CD mechanism|NN that|WDT can|MD be|VB used|VBN (|( 1|CD )|) enabling|VBG msr|JJ access|NN protection|NN in|IN the|DT vm-execution|NN controls|NNS or|CC (|( 2|CD )|) enabling|VBG selective|JJ msr|NN protection|NN of|IN ia32_bios_updt_trig|NN msr|NN .|.
title	invlpg|NN operation|NN for|IN large|JJ (|( 2m/4m|CD )|) pages|NNS may|MD be|VB incomplete|JJ under|IN certain|JJ conditions|NNS
problem	the|DT invlpg|JJ instruction|NN may|MD not|RB completely|RB invalidate|JJ translation|NN look-aside|JJ buffer|NN (|( tlb|NN )|) entries|VBZ for|IN large|JJ pages|NNS (|( 2-m/4-m|JJ )|) when|WRB both|DT of|IN the|DT following|JJ conditions|NNS exist|VBP :|: address|NN range|NN of|IN the|DT page|NN being|VBG invalidated|VBN spans|NNS several|JJ memory|NN type|NN range|NN registers|NNS (|( mtrrs|NN )|) with|IN different|JJ memory|NN types|NNS specified|VBN .|. invlpg|JJ operation|NN is|VBZ preceded|VBN by|IN a|DT page|NN assist|JJ event|NN (|( page|NN fault|NN (|( #|# pf|NN )|) or|CC an|DT access|NN that|WDT results|NNS in|IN either|CC a|DT or|CC d|NN bits|NNS being|VBG set|VBN in|IN a|DT page|NN table|JJ entry|NN (|( pte|NN )|)
implication	stale|JJ translations|NNS may|MD remain|VB valid|JJ in|IN tlb|NN after|IN a|DT pte|NN update|JJ resulting|NN in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN
workaround	software|NN should|MD ensure|VB that|IN the|DT memory|NN type|NN specified|VBN in|IN the|DT mtrrs|NN is|VBZ the|DT same|JJ for|IN the|DT entire|JJ address|NN range|NN of|IN the|DT large|JJ page|NN .|.
title	page|NN access|NN bit|NN may|MD be|VB set|VBN prior|RB to|TO signaling|VBG a|DT code|NN segment|NN limit|NN fault|NN
problem	if|IN code|VBN segment|NN limit|NN is|VBZ set|VBN close|RB to|TO the|DT end|NN of|IN a|DT code|NN page|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT memory|NN page|NN access|NN bit|NN (|( a|DT bit|NN )|) may|MD be|VB set|VBN for|IN the|DT subsequent|JJ page|NN prior|RB to|TO general|JJ protection|NN fault|NN on|IN code|NN segment|NN limit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT non-accessed|JJ page|NN present|NN in|IN memory|NN following|VBG a|DT page|NN that|WDT contains|VBZ the|DT code|NN segment|NN limit|NN may|MD be|VB tagged|VBN as|IN accessed|JJ
workaround	non-present|JJ or|CC non-executable|JJ page|NN can|MD be|VB placed|VBN after|IN the|DT limit|NN of|IN the|DT code|NN segment|NN to|TO prevent|VB this|DT erratum|NN .|.
title	update|NN of|IN attribute|JJ bits|NNS on|IN page|NN directories|NNS without|IN immediate|JJ tlb|NNS shootdown|VBP may|MD cause|VB unexpected|JJ processor|NN behavior|NN
problem	updating|VBG a|DT page|NN directory|NN entry|NN (|( or|CC page|VB map|JJ level|NN 4|CD table|JJ entry|NN or|CC page|NN directory|NN pointer|NN table|JJ entry|NN in|IN ia-32e|JJ mode|NN )|) by|IN changing|VBG r/w|NN ,|, u/s|JJ or|CC p|JJ bits|NNS without|IN immediate|JJ tlb|NNS shootdown|RB (|( as|IN described|VBN by|IN the|DT 4|CD step|NN procedure|NN in|IN ``|`` propagation|NN of|IN page|NN table|NN and|CC page|NN directory|NN entry|NN changes|NNS to|TO multiple|VB processors|NNS ''|'' in|IN volume|NN 3a|CD of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|VBP )|) ,|, in|IN conjunction|NN with|IN a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS ,|, may|MD lead|VB to|TO unexpected|JJ processor|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO livelock|VB ,|, shutdown|VB or|CC other|JJ unexpected|JJ processor|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	invalid|JJ instructions|NNS may|MD lead|VB to|TO unexpected|JJ behavior|NN
problem	invalid|JJ instructions|NNS due|JJ to|TO undefined|JJ opcodes|NNS or|CC instructions|NNS exceeding|VBG the|DT maximum|JJ instruction|NN length|NN (|( due|JJ to|TO redundant|VB prefixes|NNS placed|VBN before|IN the|DT instruction|NN )|) may|MD lead|VB ,|, under|IN complex|JJ circumstances|NNS ,|, to|TO unexpected|JJ behavior|NN .|.
implication	the|DT processor|NN may|MD behave|VB unexpectedly|RB due|JJ to|TO invalid|JJ instructions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|NNS ,|, cr0|NN ,|, cr4|NN and|CC the|DT exf4|JJ signal|NN may|MD be|VB incorrect|JJ after|IN shutdown|JJ
problem	when|WRB the|DT processor|NN is|VBZ going|VBG into|IN shutdown|JJ due|JJ to|TO an|DT rsm|NN inconsistency|NN failure|NN ,|, eflags|NN ,|, cr0|NN and|CC cr4|NN may|MD be|VB incorrect|JJ .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|. this|DT may|MD be|VB observed|VBN if|IN the|DT processor|NN is|VBZ taken|VBN out|IN of|IN shutdown|JJ by|IN nmi|JJ #|# .|.
implication	a|DT processor|NN that|WDT has|VBZ been|VBN taken|VBN out|IN of|IN shutdown|NN may|MD have|VB an|DT incorrect|NN eflags|NN ,|, cr0|NN and|CC cr4|NN .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN counter|NN macro_insts.decoded|VBD may|MD not|RB count|VB some|DT decoded|JJ instructions|NNS
problem	macro_insts.decoded|VBN performance|NN monitoring|NN counter|NN (|( event|NN 0aah|CD ,|, umask|JJ 01h|CD )|) counts|VBZ the|DT number|NN of|IN macro|JJ instructions|NNS decoded|VBD ,|, but|CC not|RB necessarily|RB retired|VBN .|. the|DT event|NN is|VBZ undercounted|VBN when|WRB the|DT decoded|VBN instructions|NNS are|VBP a|DT complete|JJ loop|NN iteration|NN that|WDT is|VBZ decoded|VBN in|IN one|CD cycle|NN and|CC the|DT loop|NN is|VBZ streamed|VBN by|IN the|DT lsd|NN (|( loop|JJ stream|NN detector|NN )|) ,|, as|IN described|VBN in|IN the|DT optimizing|VBG the|DT front|JJ end|NN section|NN of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS optimization|VBP reference|NN manual|NN .|.
implication	the|DT count|NN value|NN returned|VBN by|IN the|DT performance|NN monitoring|NN counter|NN macro_inst.decoded|VBD may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrence|NN of|IN loop|JJ iterations|NNS that|WDT are|VBP decoded|VBN in|IN one|CD cycle|NN and|CC whether|IN the|DT loop|NN is|VBZ streamed|VBN by|IN the|DT lsd|NN while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	the|DT stack|NN may|MD be|VB incorrect|JJ as|IN a|DT result|NN of|IN vip/vif|NN check|NN on|IN sysexit|NN and|CC sysret|NN
problem	3.|CD both|CC the|DT vif|NN (|( virtual|JJ interrupt|NN flag|NN )|) and|CC vip|$ (|( virtual|JJ interrupt|NN pending|VBG )|) flags|NNS of|IN the|DT eflags|JJ register|NN are|VBP set|VBN
implication	if|IN this|DT erratum|NN occurs|VBZ the|DT stack|NN size|NN may|MD be|VB incorrect|JJ ,|, consequently|RB this|DT may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN simd_uop_type_exec.mul|NN is|VBZ counted|VBN incorrectly|RB for|IN pmuludq|NN instruction|NN
problem	performance|NN monitoring|NN event|NN simd_uop_type_exec.mul|NN (|( event|NN select|NN 0b3h|CD ,|, umask|JJ 01h|CD )|) counts|VBZ the|DT number|NN of|IN simd|NN packed|VBN multiply|RB micro-ops|JJ executed|VBN .|. the|DT count|NN for|IN pmuludq|JJ micro-ops|NNS might|MD be|VB lower|JJR than|IN expected|VBN .|. no|DT other|JJ instruction|NN is|VBZ affected|VBN .|.
implication	the|DT count|NN value|NN returned|VBN by|IN the|DT performance|NN monitoring|NN event|NN simd_uop_type_exec.mul|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercount|NN depends|NNS on|IN actual|JJ occurrences|NNS of|IN pmuludq|NN instructions|NNS ,|, while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	updating|VBG code|NN page|NN directory|NN attributes|VBZ without|IN tlb|JJ invalidation|NN may|MD result|VB in|IN improper|JJ handling|NN of|IN code|NN #|# pf|IN the|DT target|NN linear|JJ address|NN corresponds|NNS to|TO the|DT modified|VBN pde|IN the|DT pte|NN (|( page|NN table|NN entry|NN )|) for|IN the|DT target|NN linear|JJ address|NN has|VBZ an|DT a|DT (|( accessed|VBN )|) bit|NN that|WDT is|VBZ clear|JJ
problem	one|CD of|IN the|DT following|VBG simultaneous|JJ exception|NN conditions|NNS is|VBZ present|JJ following|VBG the|DT code|NN transition|NN code|NN #|# db|NN and|CC code|NN #|# pf|JJ code|NN segment|NN limit|NN violation|NN #|# gp|NN and|CC code|NN #|# pf|NN
implication	software|NN may|MD observe|VB either|DT incorrect|JJ processing|NN of|IN code|NN #|# pf|NN before|IN code|NN segment|NN limit|NN violation|NN #|# gp|NN or|CC processing|NN of|IN code|NN #|# pf|NN in|IN lieu|NN of|IN code|NN #|# db|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN cpu_clk_unhalted.ref|NN may|MD not|RB count|VB clock|NN cycles|NNS according|VBG to|TO the|DT processors|NNS operating|VBG frequency|NN
problem	performance|NN counter|NN msr_perf_fixed_ctr2|NN (|( msr|JJ 30bh|CD )|) that|WDT counts|VBZ cpu_clk_unhalted.ref|JJ clocks|NNS should|MD count|VB these|DT clock|NN cycles|NNS at|IN a|DT constant|JJ rate|NN that|WDT is|VBZ determined|VBN by|IN the|DT maximum|JJ resolved|JJ boot|NN frequency|NN ,|, as|IN programmed|VBN by|IN bios|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT rate|NN is|VBZ instead|RB set|VBN by|IN the|DT maximum|JJ core-clock|NN to|TO bus-|JJ clock|NN ratio|NN of|IN the|DT processor|NN ,|, as|IN indicated|VBN by|IN hardware|NN .|.
implication	no|DT functional|JJ impact|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|. if|IN the|DT maximum|NN resolved|VBD boot|JJ frequency|NN as|IN programmed|VBN by|IN bios|NNS is|VBZ different|JJ from|IN the|DT frequency|NN implied|VBN by|IN the|DT maximum|JJ core-clock|NN to|TO bus-clock|NN ratio|NN of|IN the|DT processor|NN as|IN indicated|VBN by|IN hardware|NN ,|, then|RB the|DT following|JJ effects|NNS may|MD be|VB observed|VBN :|:
workaround	performance|NN monitoring|NN event|NN cpu_clk_unhalted.ref|NN will|MD count|VB at|IN a|DT rate|NN different|JJ than|IN the|DT tsc|NN (|( time|NN stamp|VB counter|NN )|)
title	store|NN ordering|NN may|MD be|VB incorrect|JJ between|IN wc|NN and|CC wp|JJ memory|NN types|NNS
problem	according|VBG to|TO intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ,|, methods|NNS of|IN caching|VBG available|JJ ,|, wp|NN (|( write|JJ protected|VBN )|) stores|NNS should|MD drain|VB the|DT wc|NN (|( write|JJ combining|NN )|) buffers|NNS in|IN the|DT same|JJ way|NN as|IN uc|JJ (|( uncacheable|JJ )|) memory|NN type|NN stores|NNS do|VBP .|. due|VB to|TO this|DT erratum|NN ,|, wp|WP stores|NNS may|MD not|RB drain|VB the|DT wc|NN buffers|NNS .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN between|IN wc|NN and|CC wp|NN stores|NNS .|.
workaround	none|NN identified|VBD
title	(|( e|NN )|) cx|NN may|MD get|VB incorrectly|RB updated|VBN when|WRB performing|VBG fast|RB string|VBG rep|NN stos|NN with|IN large|JJ data|NNS structures|NNS
problem	when|WRB performing|VBG fast|RB string|VBG rep|NN stos|NNS commands|VBZ with|IN data|NNS structures|NNS [|NNP (|( e|NN )|) cx*data|NN size|NN ]|NNP larger|JJR than|IN the|DT supported|JJ address|NN size|NN structure|NN (|( 64k|CD for|IN 16-bit|JJ address|NN size|NN and|CC 4g|CD for|IN 32-bit|JJ address|NN size|NN )|) some|DT addresses|NNS may|MD be|VB processed|VBN more|JJR than|IN once|RB .|. after|IN an|DT amount|NN of|IN data|NNS greater|JJR than|IN or|CC equal|JJ to|TO the|DT address|NN size|NN structure|NN has|VBZ been|VBN processed|VBN ,|, external|JJ events|NNS (|( such|JJ as|IN interrupts|NNS )|) will|MD cause|VB the|DT (|( e|NN )|) cx|NN registers|NNS to|TO be|VB incremented|VBN by|IN a|DT value|NN that|WDT corresponds|VBZ to|TO 64k|CD bytes|NNS for|IN 16|CD bit|NN address|JJ size|NN and|CC 4g|CD bytes|NNS for|IN 32|CD bit|NN address|JJ size|NN .|.
implication	(|( e|NN )|) cx|NN may|MD contain|VB an|DT incorrect|NN count|NN which|WDT may|MD cause|VB some|DT of|IN the|DT stos|NN operations|NNS to|TO re-execute|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB values|NNS in|IN (|( e|NN )|) cx|NN that|IN when|WRB multiplied|VBN by|IN the|DT data|NNS size|NN ,|, give|VB values|NNS larger|JJR than|IN the|DT address|JJ space|NN size|NN (|( 64k|CD for|IN 16-bit|JJ address|NN size|NN and|CC 4g|CD for|IN 32-bit|JJ address|NN size|NN )|) .|.
title	performance|NN monitoring|NN event|NN br_inst_retired|VBD may|MD count|VB cpuid|NN instructions|NNS as|IN branches|NNS
problem	performance|NN monitoring|NN event|NN br_inst_retired|VBD (|( c4h|NN )|) counts|VBZ retired|JJ branch|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, two|CD of|IN its|PRP$ sub-events|NNS mistakenly|RB count|VBP for|IN cpuid|NN instructions|NNS as|IN well|RB .|. those|DT sub|JJ events|NNS are|VBP :|: br_inst_retired.pred_not_taken|NN (|( umask|JJ 01h|CD )|) and|CC br_inst_retired.any|NN (|( umask|JJ 00h|CD )|) .|.
implication	the|DT count|NN value|NN returned|VBN by|IN the|DT performance|NN monitoring|NN event|NN br_inst_retired.pred_not_taken|NN or|CC br_inst_retired.any|NN may|MD be|VB higher|JJR than|IN expected|VBN .|. the|DT extent|NN of|IN over|IN counting|VBG depends|NNS on|IN the|DT occurrence|NN of|IN cpuid|NN instructions|NNS ,|, while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN misalign_mem_ref|NN may|MD over|VB count|NN
problem	performance|NN monitoring|NN event|NN misalign_mem_ref|NN (|( 05h|CD )|) is|VBZ used|VBN to|TO count|VB the|DT number|NN of|IN memory|NN accesses|NNS that|WDT cross|VBP an|DT 8-byte|JJ boundary|NN and|CC are|VBP blocked|VBN until|IN retirement|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN event|NN misalign_mem_ref|NN also|RB counts|VBZ other|JJ memory|NN accesses|NNS .|.
implication	the|DT performance|NN monitoring|NN event|NN misalign_mem_ref|NN may|MD over|VB count|NN .|. the|DT extent|NN of|IN the|DT over|IN counting|VBG depends|NNS on|IN the|DT number|NN of|IN memory|NN accesses|NNS retiring|VBG while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBD
title	a|DT rep|NN stos/movs|NN to|TO a|DT monitor/mwait|NN address|NN range|NN may|MD prevent|VB triggering|NN of|IN the|DT monitoring|NN hardware|NN
problem	the|DT monitor|NN instruction|NN is|VBZ used|VBN to|TO arm|VB the|DT address|NN monitoring|NN hardware|NN for|IN the|DT subsequent|JJ mwait|NN instruction|NN .|. the|DT hardware|NN is|VBZ triggered|VBN on|IN subsequent|JJ memory|NN store|NN operations|NNS to|TO the|DT monitored|JJ address|NN range|NN .|. due|JJ to|TO this|DT erratum|NN ,|, rep|VB stos/movs|JJ fast|JJ string|NN operations|NNS to|TO the|DT monitored|JJ address|NN range|NN may|MD prevent|VB the|DT actual|JJ triggering|NN store|NN to|TO be|VB propagated|VBN to|TO the|DT monitoring|NN hardware|NN .|.
implication	a|DT logical|JJ processor|NN executing|VBG an|DT mwait|NN instruction|NN may|MD not|RB immediately|RB continue|VB program|NN execution|NN if|IN a|DT rep|NN stos/movs|NN targets|VBZ the|DT monitored|JJ address|NN range|NN .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN not|RB using|VBG rep|JJ stos/movs|NN store|NN operations|NNS within|IN the|DT monitored|JJ address|NN range|NN .|.
title	false|JJ level|NN one|CD data|NN cache|NN parity|NN machine-check|JJ exceptions|NNS may|MD be|VB signaled|VBN
problem	executing|VBG an|DT instruction|NN stream|NN containing|VBG invalid|JJ instructions/data|NN may|MD generate|VB a|DT false|JJ level|NN one|CD data|NN cache|NN parity|NN machine-check|JJ exception|NN .|.
implication	the|DT false|JJ level|NN one|CD data|NN cache|NN parity|NN machine-check|JJ exception|NN is|VBZ reported|VBN as|IN an|DT uncorrected|JJ machine-check|NN error|NN .|. an|DT uncorrected|JJ machine-check|NN error|NN is|VBZ treated|VBN as|IN a|DT fatal|JJ exception|NN by|IN the|DT operating|NN system|NN and|CC may|MD cause|VB a|DT shutdown|JJ and/or|NN reboot|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT memory|NN access|NN may|MD get|VB a|DT wrong|JJ memory|NN type|NN following|VBG a|DT #|# gp|NN due|JJ to|TO wrmsr|VB to|TO an|DT mtrr|NN mask|NN
problem	the|DT tlb|NN (|( translation|NN lookaside|RB buffer|NN )|) may|MD indicate|VB a|DT wrong|JJ memory|NN type|NN on|IN a|DT memory|NN access|NN to|TO a|DT large|JJ page|NN (|( 2m/4m|CD byte|NN )|) following|VBG the|DT recovery|NN from|IN a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) due|JJ to|TO a|DT wrmsr|NN to|TO one|CD of|IN the|DT ia32_mtrr_physmaskn|NN msrs|NN with|IN reserved|JJ bits|NNS set|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT memory|NN access|NN may|MD get|VB an|DT incorrect|JJ memory|NN type|NN leading|VBG to|TO unexpected|JJ system|NN operation|NN .|. as|IN an|DT example|NN ,|, an|DT access|NN to|TO a|DT memory|NN mapped|VBN i/o|JJ device|NN may|MD be|VB incorrectly|RB marked|VBN as|IN cacheable|JJ ,|, become|VB cached|VBN ,|, and|CC never|RB make|VB it|PRP to|TO the|DT i/o|JJ device|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB attempt|VB to|TO set|VB reserved|JJ bits|NNS of|IN ia32_mtrr_physmaskn|JJ msrs|NN .|.
title	pmi|NN while|IN lbr|NN freeze|NN enabled|VBD may|MD result|VB in|IN old/out-of-date|JJ lbr|NN information|NN
problem	when|WRB precise|JJ event-based|JJ sampling|NN (|( pebs|NN )|) is|VBZ configured|VBN with|IN performance|NN monitoring|NN interrupt|NN (|( pmi|NN )|) on|IN pebs|NN buffer|NN overflow|NN enabled|VBD and|CC last|JJ branch|NN record|NN (|( lbr|JJ )|) freeze|NN on|IN pmi|NN enabled|VBN by|IN setting|VBG freeze_lbrs_on_pmi|JJ flag|NN (|( bit|IN 11|CD )|) to|TO 1|CD in|IN ia32_debugctl|NN (|( msr|JJ 1d9h|CD )|) ,|, the|DT lbr|JJ stack|NN is|VBZ frozen|JJ upon|IN the|DT occurrence|NN of|IN a|DT hardware|NN pmi|NN request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lbr|NN freeze|NN may|MD occur|VB too|RB soon|RB (|( i.e|JJ .|. before|IN the|DT hardware|NN pmi|JJ request|NN )|) .|.
implication	following|VBG a|DT pmi|JJ occurrence|NN ,|, the|DT pmi|NN handler|NN may|MD observe|VB old/out-of-date|JJ lbr|JJ information|NN that|WDT does|VBZ not|RB describe|VB the|DT last|JJ few|JJ branches|NNS before|IN the|DT pebs|NN sample|NN that|WDT triggered|VBD the|DT pmi|NN .|.
workaround	none|NN identified|VBD
title	overlap|NN of|IN an|DT intel|NN vt|NN apic|JJ access|NN page|NN in|IN a|DT guest|NN with|IN the|DT ds|NN save|VBP area|NN may|MD lead|VB to|TO unpredictable|JJ behavior|NN
problem	logging|NN of|IN a|DT branch|NN record|NN or|CC a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN to|TO the|DT ds|NN (|( debug|JJ store|NN )|) save|VBP area|NN that|IN overlaps|VBZ with|IN the|DT apic|JJ access|NN page|NN may|MD lead|VB to|TO unpredictable|JJ behavior|NN .|.
implication	guest|JJS software|NN configured|VBN to|TO log|VB branch|NN records|NNS or|CC pebs|NN records|NNS can|MD not|RB specify|VB the|DT ds|NN (|( debug|JJ store|NN )|) save|VBP area|NN within|IN the|DT apic-access|JJ page|NN .|. under|IN any|DT expected|JJ usage|NN model|NN this|DT type|NN of|IN overlap|NN is|VBZ not|RB expected|VBN to|TO exist|VB .|. one|CD should|MD be|VB aware|JJ of|IN the|DT fact|NN that|IN the|DT specified|JJ ds|NN address|NN is|VBZ of|IN linear|JJ form|NN while|IN the|DT apic|JJ access|NN page|NN is|VBZ of|IN a|DT physical|JJ form|NN .|. any|DT solution|NN that|WDT wishes|VBZ to|TO avoid|VB this|DT condition|NN will|MD need|VB to|TO comprehend|VB the|DT linear-to-physical|JJ translation|NN of|IN the|DT ds|NN related|JJ address|NN pointers|NNS with|IN respect|NN to|TO the|DT mapping|NN of|IN the|DT physical|JJ apic|NN access|NN page|NN to|TO avoid|VB such|JJ an|DT overlap|NN .|. under|IN normal|JJ circumstances|NNS for|IN correctly|RB written|VBN software|NN ,|, such|PDT an|DT overlap|NN is|VBZ not|RB expected|VBN to|TO exist|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	for|IN a|DT fully|RB comprehensive|JJ workaround|NN ,|, the|DT vmm|NN should|MD not|RB allow|VB the|DT logging|NN of|IN branch|NN or|CC pebs|NN records|NNS while|IN guest|JJS software|NN is|VBZ running|VBG if|IN the|DT ``|`` virtualize|JJ apic|NN accesses|NNS ''|'' vm-|JJ execution|NN control|NN is|VBZ 1|CD .|.
title	vtpr|NN write|JJ access|NN during|IN event|NN delivery|NN may|MD cause|VB an|DT apic-access|JJ vm|NN exit|NN
problem	vtpr|NN write|JJ accesses|NNS should|MD not|RB cause|VB apic-access|JJ vm|NN exits|NNS but|CC instead|RB should|MD cause|VB data|NNS to|TO be|VB written|VBN to|TO the|DT virtual-apic|JJ page|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vtpr|NN write|JJ access|NN during|IN event|NN delivery|NN may|MD cause|VB an|DT apic-access|JJ vm|NN exit|NN with|IN no|DT data|NNS being|VBG written|VBN to|TO the|DT virtual-apic|JJ page|NN .|.
implication	vtpr|NN accesses|NNS are|VBP accesses|VBZ to|TO offset|VB 80h|CD on|IN the|DT apic-access|JJ page|NN .|. vtpr|JJ write|JJ accesses|NNS can|MD occur|VB during|IN event|NN delivery|NN when|WRB pushing|VBG data|NNS on|IN the|DT stack|NN .|. because|IN event|NN delivery|NN performs|VBZ multiple|JJ stack|NN pushes|NNS ,|, an|DT event|NN delivery|NN that|WDT includes|VBZ a|DT vtpr|NN write|JJ access|NN will|MD also|RB include|VB at|IN least|JJS one|CD other|JJ write|NN to|TO the|DT apic-access|JJ page|NN .|. that|IN other|JJ write|NN will|MD cause|VB an|DT apic-access|JJ vm|NN exit|NN .|. thus|RB ,|, even|RB in|IN the|DT presence|NN of|IN this|DT erratum|NN ,|, any|DT event|NN delivery|NN that|WDT includes|VBZ a|DT vtpr|NN write|JJ access|NN will|MD cause|VB an|DT apic-|JJ access|NN vm|NN exit|NN .|. the|DT only|JJ difference|NN with|IN respect|NN to|TO correct|VB behavior|NN will|MD be|VB with|IN regard|NN to|TO page|VB offset|VB saved|VBN in|IN the|DT exit|NN qualification|NN by|IN the|DT apic-access|JJ vm|NN exit|NN .|. a|DT vmm|NN should|MD be|VB able|JJ to|TO emulate|VB the|DT event|NN delivery|NN correctly|RB even|RB with|IN the|DT incorrect|JJ offset|NN .|.
workaround	the|DT vmm|NN should|MD emulate|VB any|DT event|NN delivery|NN that|WDT causes|VBZ an|DT apic-access|JJ vm|NN exit|NN in|IN the|DT same|JJ way|NN regardless|NN of|IN the|DT offset|NN saved|VBD in|IN the|DT exit|NN qualification|NN .|.
title	bist|NN failure|NN after|IN reset|NN
problem	the|DT processor|NN may|MD show|VB an|DT erroneous|JJ bist|NN (|( built-in|JJ self|NN test|NN )|) result|NN in|IN bit|NN [|JJ 17|CD ]|NN of|IN eax|JJ register|NN when|WRB coming|VBG out|RB of|IN reset|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT erroneous|JJ bist|NN failure|NN will|MD be|VB reported|VBN in|IN eax|JJ bit|NN [|JJ 17|CD ]|NN .|. this|DT failure|NN can|MD be|VB ignored|VBN since|IN it|PRP is|VBZ not|RB accurate|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO workaround|VB this|DT erratum|NN by|IN masking|VBG off|RP bit|NN [|JJ 17|CD ]|NN of|IN the|DT eax|NN register|NN after|IN coming|VBG out|RB of|IN reset|NN .|.
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mmx|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmx|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, a|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	instruction|NN fetch|NN may|MD cause|VB a|DT livelock|NN during|IN snoops|NNS of|IN the|DT l1|NN data|NNS cache|NN
problem	a|DT livelock|NN may|MD be|VB observed|VBN in|IN rare|JJ conditions|NNS when|WRB instruction|NN fetch|NN causes|VBZ multiple|JJ level|NN one|CD data|NN cache|NN snoops|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT livelock|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	use|NN of|IN memory|NN aliasing|VBG with|IN inconsistent|JJ memory|NN type|NN may|MD cause|VB a|DT system|NN hang|NN or|CC a|DT machine|NN check|NN exception|NN
problem	software|NN that|WDT implements|VBZ memory|NN aliasing|VBG by|IN having|VBG more|JJR than|IN one|CD linear|JJ addresses|VBZ mapped|VBN to|TO the|DT same|JJ physical|JJ page|NN with|IN different|JJ cache|NN types|NNS may|MD cause|VB the|DT system|NN to|TO hang|VB or|CC to|TO report|VB a|DT machine|NN check|NN exception|NN (|( mce|NN )|) .|. this|DT would|MD occur|VB if|IN one|CD of|IN the|DT addresses|NNS is|VBZ non-cacheable|JJ and|CC used|VBN in|IN a|DT code|NN segment|NN and|CC the|DT other|JJ is|VBZ a|DT cacheable|JJ address|NN .|. if|IN the|DT cacheable|JJ address|NN finds|VBZ its|PRP$ way|NN into|IN the|DT instruction|NN cache|NN ,|, and|CC the|DT non-cacheable|JJ address|NN is|VBZ fetched|VBN in|IN the|DT ifu|NN ,|, the|DT processor|NN may|MD invalidate|VB the|DT non-|JJ cacheable|JJ address|NN from|IN the|DT fetch|NN unit|NN .|. any|DT micro-architectural|JJ event|NN that|WDT causes|VBZ instruction|JJ restart|NN will|MD be|VB expecting|VBG this|DT instruction|NN to|TO still|RB be|VB in|IN the|DT fetch|NN unit|NN and|CC lack|NN of|IN it|PRP will|MD cause|VB a|DT system|NN hang|NN or|CC an|DT mce|NN .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	although|IN it|PRP is|VBZ possible|JJ to|TO have|VB a|DT single|JJ physical|JJ page|NN mapped|VBN by|IN two|CD different|JJ linear|JJ addresses|NNS with|IN different|JJ memory|NN types|NNS ,|, intel|NN has|VBZ strongly|RB discouraged|VBN this|DT practice|NN as|IN it|PRP may|MD lead|VB to|TO undefined|JJ results|NNS .|. software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG should|MD manage|VB the|DT memory|NN type|NN consistency|NN
title	a|DT wb|JJ store|NN following|VBG a|DT rep|JJ stos/movs|NN or|CC fxsave|VB may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS ,|, as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN ``|`` out-of-order|JJ stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS ''|'' ,|, the|DT processor|NN may|MD perform|VB rep|VB movs|NN or|CC rep|VB stos|NN as|IN write|JJ combining|NN stores|NNS (|( referred|VBN to|TO as|IN fast|JJ strings|NNS )|) for|IN optimal|JJ performance|NN .|. fxsave|NN may|MD also|RB be|VB internally|RB implemented|VBN using|VBG write|JJ combining|NN stores|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, stores|NNS of|IN a|DT wb|NN (|( write|VB back|RB )|) memory|NN type|NN to|TO a|DT cache|NN line|NN previously|RB written|VBN by|IN a|DT preceding|VBG fast|RB string/fxsave|JJ instruction|NN may|MD be|VB observed|VBN before|IN string/fxsave|NN stores|NNS .|.
implication	a|DT write-back|JJ store|NN may|MD be|VB observed|VBN before|IN a|DT previous|JJ string|NN or|CC fxsave|VB related|VBN store|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN desiring|VBG strict|JJ ordering|NN of|IN string/fxsave|JJ operations|NNS relative|VBP to|TO subsequent|VB write-back|NN stores|NNS should|MD add|VB an|DT mfence|NN or|CC sfence|NN instruction|NN between|IN the|DT string/fxsave|NN operation|NN and|CC following|VBG store-order|JJ sensitive|JJ code|NN such|JJ as|IN that|DT used|VBD for|IN synchronization|NN .|.
title	vm|JJ exit|NN with|IN exit|NN reason|NN tpr|NN below|IN threshold|NN can|MD cause|VB the|DT blocking|NN by|IN mov/pop|NN ss|NN and|CC blocking|NN by|IN sti|JJ bits|NNS to|TO be|VB cleared|VBN in|IN the|DT guest|JJS interruptibility-state|JJ field|NN
problem	as|IN specified|VBN in|IN section|NN ,|, vm|FW exits|NNS induced|VBN by|IN the|DT tpr|NN shadow|NN ,|, in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 3b|CD ,|, a|DT vm|NN exit|NN occurs|VBZ immediately|RB after|IN any|DT vm|JJ entry|NN performed|VBD with|IN the|DT use|NN tpr|NN shadow|NN ''|'' ,|, ``|`` activate|VBP secondary|JJ controls|NNS ,|, and|CC virtualize|VB apic|JJ accesses|NNS vm-execution|NN controls|NNS all|DT set|VBP to|TO 1|CD and|CC with|IN the|DT value|NN of|IN the|DT tpr|NN shadow|NN (|( bits|VBZ 7:4|CD in|IN byte|NN 80h|CD of|IN the|DT virtual-apic|JJ page|NN )|) less|JJR than|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|NN exit|NN will|MD clear|VB bit|RB 0|CD (|( blocking|VBG by|IN sti|NN )|) and|CC bit|$ 1|CD (|( blocking|VBG by|IN mov/pop|NNP ss|NN )|) of|IN the|DT interruptibility-state|JJ field|NN of|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN (|( bit|NN 0|CD -|: blocking|NN by|IN sti|NN and|CC bit|NN 1|CD -|: blocking|NN by|IN mov/pop|NN ss|NN should|MD be|VB left|VBN unmodified|JJ )|) .|.
implication	since|IN the|DT sti|NN ,|, mov|NN ss|NN ,|, and|CC pop|NN ss|JJ instructions|NNS can|MD not|RB modify|VB the|DT tpr|NN shadow|NN ,|, bits|VBZ 1:0|CD of|IN the|DT interruptibility-state|JJ field|NN will|MD usually|RB be|VB zero|CD before|IN any|DT vm|JJ entry|NN meeting|VBG the|DT preconditions|NNS of|IN this|DT erratum|NN ;|: behavior|CC is|VBZ correct|JJ in|IN this|DT case|NN .|. however|RB ,|, if|IN vmm|JJ software|NN raises|VBZ the|DT value|NN of|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN above|IN that|DT of|IN the|DT tpr|NN shadow|NN while|IN either|DT of|IN those|DT bits|NNS is|VBZ 1|CD ,|, incorrect|JJ behavior|NN may|MD result|VB .|. this|DT may|MD lead|VB to|TO vmm|VB software|NN prematurely|RB injecting|VBG an|DT interrupt|NN into|IN a|DT guest|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	vmm|NN software|NN raising|VBG the|DT value|NN of|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN should|MD compare|VB it|PRP to|TO the|DT tpr|NN shadow|NN .|. if|IN the|DT threshold|NN value|NN is|VBZ higher|JJR ,|, software|NN should|MD not|RB perform|VB a|DT vm|JJ entry|NN ;|: instead|RB ,|, it|PRP could|MD perform|VB the|DT actions|NNS that|IN it|PRP would|MD normally|RB take|VB in|IN response|NN to|TO a|DT vm|JJ exit|NN with|IN exit|NN reason|NN tpr|NN below|IN threshold|NN .|.
title	using|VBG memory|NN type|NN aliasing|VBG with|IN cacheable|JJ and|CC wc|JJ memory|NN types|NNS may|MD lead|VB to|TO memory|VB ordering|JJ violations|NNS
problem	memory|NN type|NN aliasing|VBG occurs|NNS when|WRB a|DT single|JJ physical|JJ page|NN is|VBZ mapped|VBN to|TO two|CD or|CC more|JJR different|JJ linear|JJ addresses|NNS ,|, each|DT with|IN different|JJ memory|NN types|NNS .|. memory|NN type|NN aliasing|VBG with|IN a|DT cacheable|JJ memory|NN type|NN and|CC wc|NN (|( write|JJ combining|NN )|) may|MD cause|VB the|DT processor|NN to|TO perform|VB incorrect|JJ operations|NNS leading|VBG to|TO memory|NN ordering|VBG violations|NNS for|IN wc|JJ operations|NNS .|.
implication	software|NN that|WDT uses|VBZ aliasing|VBG between|IN cacheable|JJ and|CC wc|JJ memory|NN types|NNS may|MD observe|VB memory|NN ordering|VBG errors|NNS within|IN wc|JJ memory|NN operations|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. intel|NN does|VBZ not|RB support|VB the|DT use|NN of|IN cacheable|JJ and|CC wc|JJ memory|NN type|NN aliasing|NN ,|, and|CC wc|JJ operations|NNS are|VBP defined|VBN as|IN weakly|RB ordered|VBN .|.
title	rsm|JJ instruction|NN execution|NN under|IN certain|JJ conditions|NNS may|MD cause|VB processor|NN hang|NN or|CC unexpected|JJ instruction|NN execution|NN results|NNS
problem	rsm|JJ instruction|NN execution|NN ,|, under|IN certain|JJ conditions|NNS triggered|VBN by|IN a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS ,|, may|MD lead|VB to|TO processor|VB hang|NN ,|, or|CC unexpected|JJ instruction|NN execution|NN results|NNS .|.
implication	in|IN the|DT above|JJ sequence|NN ,|, the|DT processor|NN may|MD live|VB lock|NN or|CC hang|NN ,|, or|CC rsm|VB instruction|NN may|MD restart|VB the|DT interrupted|JJ processor|NN context|NN through|IN a|DT nondeterministic|JJ eip|NN offset|VBN in|IN the|DT code|NN segment|NN ,|, resulting|VBG in|IN unexpected|JJ instruction|NN execution|NN ,|, unexpected|JJ exceptions|NNS or|CC system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. please|VB contact|VB your|PRP$ intel|NN sales|NNS representative|VBP for|IN availability|NN .|.
title	nmis|NNS may|MD not|RB be|VB blocked|VBN by|IN a|DT vm-entry|JJ failure|NN
problem	the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3b|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 2|CD specifies|NNS that|IN ,|, following|VBG a|DT vm-entry|JJ failure|NN during|IN or|CC after|IN loading|VBG guest|JJS state|NN ,|, the|DT state|NN of|IN blocking|VBG by|IN nmi|NN is|VBZ what|WP it|PRP was|VBD before|IN vm|JJ entry|NN .|. if|IN non-maskable|JJ interrupts|NNS (|( nmis|NN )|) are|VBP blocked|VBN and|CC the|DT virtual|JJ nmis|JJ vm-|JJ execution|NN control|NN set|VBN to|TO 1|CD ,|, this|DT erratum|NN may|MD result|VB in|IN nmis|NN not|RB being|VBG blocked|VBN after|IN a|DT vm-entry|JJ failure|NN during|IN or|CC after|IN loading|VBG guest|JJS state|NN .|.
implication	vm-entry|NN failures|NNS that|WDT cause|VBP nmis|DT to|TO become|VB unblocked|JJ may|MD cause|VB the|DT processor|NN to|TO deliver|VB an|DT nmi|NN to|TO software|NN that|WDT is|VBZ not|RB prepared|JJ for|IN it|PRP .|.
workaround	vmm|NNS software|NN should|MD configure|VB the|DT virtual-machine|JJ control|NN structure|NN (|( vmcs|NN )|) so|IN that|IN vm-|JJ entry|NN failures|NNS do|VBP not|RB occur|VB .|.
title	benign|JJ exception|NN after|IN a|DT double|JJ fault|NN may|MD not|RB cause|VB a|DT triple|JJ fault|NN shutdown|NN
problem	according|VBG to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 3a|CD ,|, exception|NN and|CC interrupt|JJ reference|NN ,|, if|IN another|DT exception|NN occurs|VBZ while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN enters|NNS shutdown|JJ mode|NN .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, only|RB contributory|JJ exceptions|NNS and|CC page|NN faults|NNS will|MD cause|VB a|DT triple|JJ fault|NN shutdown|NN ,|, whereas|IN a|DT benign|JJ exception|NN may|MD not|RB .|.
implication	if|IN a|DT benign|JJ exception|NN occurs|NNS while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN may|MD hang|VB or|CC may|MD handle|VB the|DT benign|JJ exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN does|VBZ not|RB reflect|VB machine|NN check|NN error|NN reporting|VBG enable|JJ correctly|RB
problem	ia32_mc1_status|NN msr|NN (|( 405h|CD )|) bit|NN [|JJ 60|CD ]|NN (|( en-|JJ error|NN enabled|VBN )|) is|VBZ supposed|VBN to|TO indicate|VB whether|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN (|( 404h|CD )|) was|VBD set|VBN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN to|TO the|DT ia32_mc1_status|NN msr|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|JJ instead|RB reports|VBZ the|DT current|JJ value|NN of|IN the|DT ia32_mc1_ctl|NN msr|NN enable|JJ bit|NN .|.
implication	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN may|MD not|RB reflect|VB the|DT correct|JJ state|NN of|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN .|.
workaround	none|NN identified|VBN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBN ``|`` switching|VBG to|TO protected|VBN mode|NN ''|'' recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 4-gbyte|JJ boundary|NN in|IN code|NN that|IN uses|VBZ 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-bit|JJ fp|NN access|NN (|( load|NN or|CC store|NN )|) uses|VBZ a|DT 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN and|CC the|DT memory|NN access|NN wraps|VBZ a|DT 4-gbyte|JJ boundary|NN and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-|JJ bit|NN fp|JJ load|NN around|IN a|DT 4-gbyte|JJ boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN a|DT 64-bit|JJ operating|NN system|NN which|WDT may|MD run|VB code|NN accessing|VBG 32-bit|JJ addresses|NNS ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 4-gbyte|JJ boundary|NN .|.
problem	under|IN an|DT unlikely|JJ and|CC complex|JJ sequence|NN of|IN conditions|NNS in|IN 64-bit|JJ mode|NN ,|, a|DT register|NN ip-|JJ relative|JJ instruction|NN result|NN may|MD be|VB incorrect|JJ .|.
implication	a|DT register|NN ip-relative|JJ instruction|NN result|NN may|MD be|VB incorrect|JJ and|CC could|MD cause|VB software|NN to|TO read|VB from|IN or|CC write|VB to|TO an|DT incorrect|JJ memory|NN location|NN .|. this|DT may|MD result|VB in|IN an|DT unexpected|JJ page|NN fault|NN or|CC unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vm|NN exit|NN due|JJ to|TO virtual|JJ apic-access|NN may|MD clear|VB rf|NN erratum|NN affecting|VBG only|RB intel|NN core2|NN duo|NN mobile|JJ processors|NNS on|IN mobile|JJ intel|NN 965|CD express|NN chipset|VBN family|NN
problem	rf|NN (|( resume|JJ flag|NN )|) ,|, bit|RB 16|CD of|IN the|DT eflags/rflags|JJ register|NN ,|, is|VBZ used|VBN to|TO restart|VB instruction|NN execution|NN without|IN getting|VBG an|DT instruction|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG a|DT debug|JJ breakpoint|NN exception|NN .|. due|JJ to|TO this|DT erratum|NN ,|, in|IN a|DT system|NN supporting|VBG intel|JJ virtualization|NN technology|NN ,|, when|WRB a|DT vm|NN exit|NN occurs|VBZ due|JJ to|TO virtual|JJ apic-access|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller-access|NN )|) the|DT eflags/rflags|NN saved|VBD in|IN the|DT vmcs|NN (|( virtual-machine|JJ control|NN structure|NN )|) may|MD contain|VB an|DT rf|JJ value|NN of|IN 0|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, following|VBG a|DT vm|JJ exit|NN due|JJ to|TO a|DT virtual|JJ apic-access|NN ,|, the|DT processor|NN may|MD unintentionally|RB break|VB on|IN the|DT subsequent|JJ instruction|NN after|IN vm|JJ entry|NN .|.
workaround	none|NN identified|VBN .|.
title	vmcall|JJ failure|NN due|JJ to|TO corrupt|VB mseg|JJ location|NN may|MD cause|VB vm|NN exit|NN to|TO load|VB the|DT machine|NN state|NN incorrectly|RB
problem	in|IN systems|NNS supporting|VBG intel|JJ virtualization|NN technology|NN ,|, if|IN a|DT vmcall|NN failure|NN occurs|VBZ due|JJ to|TO a|DT corrupt|JJ monitor|NN segment|NN (|( mseg|NN )|) ,|, subsequent|JJ vm|NN exits|NNS may|MD load|VB machine|NN state|NN incorrectly|RB .|.
implication	occurrence|NN of|IN this|DT erratum|NN may|MD result|VB in|IN a|DT vmx|JJ abort|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fixed|VBN function|NN performance|NN counters|NNS msr_perf_fixed_ctr1|VBP (|( 30ah|CD )|) and|CC msr_perf_fixed_ctr2|$ (|( 30bh|CD )|) are|VBP note|JJ cleared|VBN when|WRB the|DT processor|NN is|VBZ reset|VBN
problem	the|DT fixed|JJ function|NN performance|NN counters|NNS that|WDT count|VBP the|DT number|NN of|IN core|NN cycles|NNS and|CC reference|NN cycles|NNS when|WRB the|DT core|NN is|VBZ not|RB in|IN a|DT halt|NN state|NN are|VBP not|RB cleared|VBN when|WRB the|DT processor|NN is|VBZ reset|VBN .|.
implication	the|DT msr_perf_fixed_ctr1|NN and|CC msr_perf_fixed_ctr2|NN counters|NNS may|MD contain|VB unexpected|JJ values|NNS after|IN reset|NN .|.
workaround	bios|NNS can|MD workaround|VB this|DT erratum|NN by|IN clearing|VBG the|DT counters|NNS at|IN processor|NN initialization|NN time|NN .|.
title	multi-core|NN processors|NNS configured|VBD for|IN single|JJ core|NN operation|NN may|MD not|RB be|VB able|JJ to|TO enter|VB intel|NN enhanced|VBN deeper|JJR sleep|NN
problem	bios|NNS may|MD contain|VB the|DT option|NN to|TO disable|VB cmp|NN (|( core|JJ multiple|NN processing|NN )|) .|. disabling|VBG cmp|JJ configures|NNS a|DT processor|NN for|IN single|JJ core|NN operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT multi-core|NN processor|NN operating|VBG with|IN cmp|NN disabled|VBN may|MD not|RB be|VB able|JJ to|TO enter|VB intel|NN enhanced|VBN deeper|JJR sleep|NN if|IN a|DT sipi|NN (|( start-up|JJ inter-processor|NN interrupt|NN )|) is|VBZ sent|VBN to|TO the|DT disabled|JJ processor|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD not|RB be|VB able|JJ to|TO enter|VB the|DT intel|NN enhanced|VBD deeper|JJR sleep|NN and|CC therefore|NN may|MD consume|VB more|JJR power|NN than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN or|CC software|NN .|.
workaround	none|NN identified|VBD
title	vtpr|JJ access|NN may|MD lead|VB to|TO system|NN hang|NN
problem	the|DT logical|JJ processor|NN may|MD hang|VB if|IN an|DT instruction|NN performs|VBZ a|DT vtpr|JJ access|NN and|CC the|DT next|JJ instruction|NN to|TO be|VB executed|VBN is|VBZ located|VBN on|IN a|DT different|JJ code|NN page|NN .|.
implication	software|NN running|VBG vmx|JJ non-root|JJ operation|NN may|MD cause|VB a|DT logical|JJ processor|NN to|TO hang|VB if|IN the|DT virtual-machine|JJ monitor|NN (|( vmm|NN )|) sets|VBZ both|CC the|DT use|NN tpr|NN shadow|NN and|CC virtualize|VB apic|JJ accesses|NNS vm-execution|NN controls|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	activation|NN of|IN intel|NN adaptive|JJ thermal|JJ monitor|NN while|IN intel|NN dynamic|JJ front|JJ side|NN bus|NN frequency|NN switching|NN is|VBZ active|JJ may|MD lead|VB to|TO an|DT incorrect|JJ operating|NN point|NN frequency|NN
problem	intel|NN adaptive|JJ thermal|JJ monitor|NN has|VBZ the|DT ability|NN to|TO use|VB multiple|JJ frequency/voltage|NN operating|VBG points|NNS to|TO cool|VB the|DT processor|NN while|IN maintaining|VBG a|DT high|JJ level|NN of|IN performance|NN .|. if|IN intel|JJ dynamic|JJ front|JJ side|NN bus|NN frequency|NN switching|NN is|VBZ active|JJ ,|, activation|NN of|IN the|DT intel|NN adaptive|JJ thermal|JJ monitor|NN may|MD transition|VB the|DT processor|NN to|TO the|DT correct|NN operating|VBG point|NN voltage|NN ,|, but|CC not|RB frequency|NN .|. this|DT may|MD occur|VB if|IN :|: 1|CD .|. )|) the|DT software/os|NN requests|NNS to|TO go|VB to|TO a|DT higher|JJR performance|NN enhanced|VBD intel|JJ speedstep|NN technology|NN operating|VBG point|NN during|IN the|DT thermal|JJ monitor|NN activation|NN period|NN .|. 2|CD .|. )|) an|DT entry|NN into|IN c4|JJ state|NN or|CC intel|NN enhanced|VBN deeper|JJ sleep|NN interrupts|VBZ the|DT transition|NN between|IN the|DT intel|NN dynamic|JJ front|JJ side|NN bus|NN frequency|NN switching|VBG frequency|NN and|CC the|DT targeted|VBN thermal|JJ monitor|NN operating|VBG point|NN frequency|NN .|.
implication	if|IN this|DT erratum|NN occurs|VBZ ,|, the|DT intel|NN dynamic|JJ front|JJ side|NN bus|NN frequency|NN switching|VBG operating|VBG point|NN frequency|NN will|MD be|VB observed|VBN along|IN with|IN the|DT intel|NN adaptive|JJ thermal|JJ monitor|NN operating|VBG point|NN voltage|NN .|. the|DT performance|NN state|NN status|NN register|NN (|( ia32_perf_sts|NNS )|) will|MD reflect|VB this|DT intermediate|JJ performance|NN state|NN .|. there|EX is|VBZ no|DT functional|JJ impact|NN ;|: the|DT eventual|JJ voltage/frequency|NN selection|NN is|VBZ a|DT valid|JJ operating|NN point|NN .|. de-activation|NN of|IN the|DT intel|NN adaptive|JJ thermal|JJ monitor|NN will|MD result|VB in|IN the|DT processor|NN transitioning|VBG to|TO the|DT expected|VBN enhanced|JJ intel|NN speedstep|NN technology|NN operating|VBG point|NN .|.
workaround	none|NN identified|VBD
title	gigabit|NN ethernet|JJ controller|NN aux1|IN pin|NN can|MD not|RB be|VB used|VBN for|IN ieee-1588*|JJ v2|NN clock|NN synchronization|NN
problem	the|DT gigabit|NN ethernet|NN (|( gigabit|JJ ethernet|NN )|) controllers|NNS software|NN defined|VBN pin|NN aux1|NN ,|, when|WRB used|VBN as|IN the|DT ieee-1588|JJ v2|NN auxiliary|JJ device|NN connection|NN for|IN external|JJ clock|NN synchronization|NN ,|, may|MD miss|VB incoming|VBG pulses|NNS .|.
implication	use|NN of|IN the|DT gigabit|NN ethernet|JJ aux1|NN pin|NN may|MD cause|VB incorrect|JJ external|JJ clock|NN synchronization|NN .|.
workaround	use|IN the|DT gigabit|NN ethernet|NN controllers|NNS software|NN defined|VBN pin|RB aux0|RB as|IN the|DT ieee-1588|JJ v2|NN auxiliary|JJ device|NN connection|NN for|IN external|JJ clock|NN synchronization|NN .|.
title	sata|NNS transmit|VBP signal|JJ voltage|NN levels|NNS may|MD exceed|VB specification|NN value|NN
problem	the|DT sata|NN transmit|NN buffers|NNS have|VBP been|VBN designed|VBN to|TO maximize|VB performance|NN including|VBG a|DT variety|NN of|IN routing|VBG scenarios|NNS .|. as|IN a|DT result|NN ,|, the|DT sata|JJ transmit|NN levels|NNS may|MD exceed|VB the|DT maximum|JJ motherboard|NN transmit|NN (|( tx|NN )|) connector|NN and|CC the|DT device|NN receive|NN (|( rx|NN )|) connector|NN voltage|NN specifications|NNS as|IN defined|VBN in|IN section|NN 7.2.1|CD of|IN the|DT serial|JJ ata|NN specification|NN for|IN both|DT sata|NNS gen1|NN (|( 1.5|CD gb/s|NN )|) and|CC gen2|NN (|( 3|CD gb/s|NN )|) speeds|NNS .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO negatively|RB impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	disabling|VBG one|CD uart|JJ disables|VBZ both|DT uarts|NNS
problem	disabling|VBG one|CD uart|NN (|( universal|JJ asynchronous|JJ receiver|NN transmitter|NN )|) by|IN setting|VBG bit|NN 0|CD or|CC bit|VB 1|CD in|IN the|DT uart_cont|JJ register|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 80h|CD )|) will|MD incorrectly|RB disable|VB both|DT uarts|NNS .|.
implication	if|IN either|DT uart|NN is|VBZ disabled|VBN during|IN active|JJ uart|JJ operations|NNS ,|, a|DT loss|NN of|IN serial|JJ communication|NN results|NNS .|.
workaround	do|VB not|RB disable|VB the|DT unused|JJ uart|NN .|.
title	usb|JJ full-speed|JJ traffic|NN may|MD be|VB lost|VBN
problem	if|IN a|DT usb|JJ full-speed|JJ transaction|NN is|VBZ started|VBN near|IN the|DT end|NN of|IN a|DT micro-frame|NN ,|, the|DT soc|NN may|MD receive|VB more|JJR than|IN 189|CD bytes|NNS for|IN the|DT next|JJ micro-frame|NN .|.
implication	if|IN the|DT soc|NN receives|VBZ more|JJR than|IN 189|CD bytes|NNS for|IN a|DT micro-frame|NN ,|, an|DT nyet|NN (|( no|DT response|NN yet|RB )|) handshake|NN packet|NN error|NN will|MD be|VB sent|VBN to|TO the|DT software|NN and|CC the|DT transfer|NN will|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|. usb|JJ driver|NN recovery|NN protocol|NN may|MD be|VB applied|VBN to|TO cause|VB the|DT transfer|NN to|TO be|VB retried|VBN .|.
title	virtual|JJ wire|NN mode|NN b|NN will|MD result|VB in|IN a|DT system|NN hang|NN
problem	when|WRB the|DT local|JJ apic|NN is|VBZ configured|VBN for|IN virtual|JJ wire|NN mode|NN b|NN ,|, the|DT system|NN may|MD hang|VB .|. the|DT local|JJ apic|NN supports|NNS 8259|CD virtual|JJ wire|NN a|DT and|CC symmetric|JJ interrupt|NN modes|NNS .|.
implication	the|DT 8259|CD virtual|JJ wire|NN b|NN mode|NN external|JJ interrupts|NNS will|MD be|VB ignored|VBN leading|VBG the|DT system|NN to|TO hang|VB .|.
workaround	do|VB not|RB use|VB the|DT 8259|CD virtual|JJ mode|NN b|NN mode|NN when|WRB using|VBG the|DT 8259|CD to|TO deliver|VB interrupts|NNS .|.
title	pcie*|NN may|MD experience|VB link|NN width|JJ degradation|NN during|IN power|NN up|IN
problem	the|DT pcie|NN receiver|NN circuits|NNS may|MD violate|VB zrx-high-imp-dcpos|NN as|IN defined|VBN in|IN section|NN 4.3.4.5|CD of|IN the|DT pci|NN express|NN base|NN specification|NN ,|, revision|NN 3.0.|CD this|DT applies|NNS to|TO the|DT 2.5|CD gb/s|NN and|CC the|DT 5|CD gb/s|NN transfer|NN rates|NNS .|.
implication	the|DT attached|JJ pcie|NN device|NN may|MD falsely|RB detect|VB a|DT receiver|NN during|IN power|NN up|RP resulting|VBG in|IN link|NN width|JJ degradation|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|JJ root|NN ports|NNS may|MD incorrectly|RB indicate|VB crs|NN software|NN visibility|NN support|NN
problem	the|DT pcie|NN root|NN port|NN rootcap.crssv|NN (|( bus|JJ 0|CD ;|: device|JJ 1-4|CD ;|: function|NN 0|CD ;|: offset|VBN 5eh|CD ;|: bit|RB 0|CD )|) field|NN indicates|VBZ that|IN the|DT root|NN port|NN is|VBZ capable|JJ of|IN returning|VBG crs|NN (|( configuration|NN request|NN retry|NN status|NN )|) completion|NN status|NN to|TO software|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT default|NN value|NN of|IN this|DT bit|NN is|VBZ set|VBN to|TO 1|CD ,|, incorrectly|RB indicating|VBG that|IN crs|NN is|VBZ supported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT software|NN that|WDT expects|VBZ the|DT crs|NN completion|NN status|NN may|MD not|RB function|VB as|IN expected|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN ports|NNS may|MD log|VB a|DT receiver|NN overflow|JJ error|NN on|IN an|DT unexpected|JJ completion|NN
problem	upon|IN receipt|NN of|IN an|DT unexpected|JJ completion|NN ,|, the|DT pcie|NN root|NN port|NN (|( bus|JJ 0|CD ;|: device|JJ 1-4|CD ;|: function|NN 0|CD )|) may|MD log|VB a|DT receiver|NN overflow|JJ error|NN in|IN addition|NN to|TO an|DT unexpected|JJ completion|NN error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT receiver|NN overflow|IN error|NN may|MD be|VB logged|VBN incorrectly|RB .|. if|IN receiver|RB overflow|JJ errors|NNS are|VBP configured|VBN to|TO be|VB fatal|JJ errors|NNS ,|, this|DT may|MD result|VB in|IN a|DT system|NN hang|NN .|.
workaround	to|TO avoid|VB a|DT hang|NN ,|, it|PRP is|VBZ possible|JJ to|TO configure|VB receiver|RB overflow|JJ errors|NNS to|TO be|VB non-fatal|JJ errors|NNS .|.
title	the|DT platform|NN smbus|NN device|NN incorrectly|RB advertises|VBZ a|DT 32-byte|JJ bar|NN size|NN
problem	during|IN bios|NNS enumeration|NN ,|, the|DT legacy|NN smbus|VBZ controller|NN indicates|VBZ a|DT 32|CD bytes|NNS bar|VBP size|NN while|IN the|DT design|NN allocation|NN size|NN is|VBZ 2kb|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, accessing|VBG the|DT smbus|NN controller|NN bar|NN region|NN may|MD result|VB in|IN a|DT device|NN conflict|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB if|IN gigabit|JJ ethernet|NN controllers|NNS eeprom|VBP is|VBZ not|RB properly|RB configured|VBN or|CC absent|JJ
problem	systems|NNS may|MD fail|VB to|TO boot|VB if|IN the|DT processors|NNS gigabit|VBP ethernet|JJ controllers|NNS associated|VBN configuration|NN eeprom|NN is|VBZ not|RB properly|RB configured|VBN or|CC has|VBZ not|RB been|VBN installed|VBN on|IN the|DT platform|NN .|.
implication	systems|NNS that|WDT do|VBP not|RB properly|RB place|NN and|CC configure|NN the|DT gigabit|NN ethernet|JJ controllers|NNS eeprom|VBP may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN workaround|NN for|IN this|DT erratum|NN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	the|DT processors|NNS supporting|VBG the|DT intel|NN 64|CD architecture|NN ,|, the|DT ps|NN bit|NN (|( page|JJ size|NN bit|NN 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD ,|, a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	cs|NN limit|NN violations|NNS may|MD not|RB be|VB detected|VBN after|IN vm|NN entry|NN
problem	the|DT processor|NN may|MD fail|VB to|TO detect|VB a|DT cs|NN limit|NN violation|NN on|IN fetching|VBG the|DT first|JJ instruction|NN after|IN vm|JJ entry|NN if|IN the|DT first|JJ byte|NN of|IN that|DT instruction|NN is|VBZ outside|IN the|DT cs|JJ limit|NN but|CC the|DT last|JJ byte|NN of|IN the|DT instruction|NN is|VBZ inside|IN the|DT limit|NN .|.
implication	the|DT processor|NN may|MD erroneously|RB execute|VB an|DT instruction|NN that|WDT should|MD have|VB caused|VBN a|DT general|JJ protection|NN exception|NN .|.
workaround	when|WRB a|DT vmm|NN emulates|VBZ a|DT branch|NN instruction|NN it|PRP should|MD inject|VB a|DT general|JJ protection|NN exception|NN if|IN the|DT instruction|NN target|NN eip|NN is|VBZ beyond|IN the|DT cs|JJ limit|NN .|.
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN which|WDT changes|VBZ cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN which|WDT caused|VBD the|DT pebs|JJ event|NN may|MD identify|VB the|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT performance|NN counter|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN clearing|VBG the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN and|CC two|CD or|CC more|JJR pmcs|NNS overflow|IN within|IN a|DT small|JJ window|NN of|IN time|NN and|CC pmi|NN is|VBZ requested|VBN ,|, then|RB subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|.
implication	on|IN a|DT pmi|NN ,|, subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB a|DT fencing|NN or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN ,|, the|DT phrase|NN unexpected|VBD or|CC unpredictable|JJ execution|NN behavior|NN encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN ,|, the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB an|DT lbr|NN record|NN
problem	a|DT redirection|NN of|IN the|DT rsm|NN instruction|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) record|NN that|WDT would|MD have|VB been|VBN generated|VBN by|IN a|DT non-redirected|JJ rsm|NN instruction|NN .|.
implication	the|DT lbr|JJ stack|NN may|MD be|VB missing|VBG a|DT record|NN when|WRB redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN is|VBZ used|VBN .|. the|DT lbr|JJ stack|NN will|MD still|RB properly|RB describe|VB the|DT code|NN flow|NN of|IN non-smm|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ ehci|NN rmh|NN port|NN disabled|VBD due|JJ to|TO device|VB initiated|JJ remote|NNS wake|VBP
problem	during|IN resume|NN from|IN global|JJ suspend|NN ,|, the|DT rmh|NN controller|NN may|MD not|RB send|VB sof|JJ soon|RB enough|RB to|TO prevent|VB a|DT device|NN from|IN entering|VBG suspend|NN again|RB .|. a|DT collision|NN on|IN the|DT port|NN may|MD occur|VB if|IN a|DT device|NN initiated|VBN remote|JJ wake|NN occurs|VBZ before|IN the|DT rmh|NN controller|NN sends|VBZ sof|JJ .|. note|NN :|:
implication	the|DT rmh|NN host|NN controller|NN may|MD detect|VB the|DT collision|NN as|IN babble|JJ and|CC disable|JJ the|DT port|NN .|. workaround|NN intel|NN recommends|VBZ system|NN software|NN to|TO check|VB bit|NN 3|CD (|( port|NN enable/disable|JJ change|NN )|)
title	ag3e|NN pin|NN strap|NN value|NN may|MD not|RB affect|VB power|NN sequencing|VBG
problem	ag3e|NN (|( after|IN g3|NN enable|NN )|) pin|NN strap|NN is|VBZ correctly|RB written|VBN to|TO the|DT gen_pmcon1.ag3e|NN register|NN bit|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VBN 44h|CD ;|: bit|RB 0|CD )|) after|IN a|DT power-on|JJ but|CC may|MD not|RB be|VB correctly|RB utilized|JJ during|IN power-on|JJ sequencing|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD proceed|VB to|TO s0|VB without|IN waiting|VBG for|IN a|DT wake|NN event|NN when|WRB ag3e|NN is|VBZ asserted|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN ports|NNS may|MD not|RB detect|VB a|DT 100mhz|CD toggle|NN for|IN compliance|NN mode|NN switching|VBG
problem	the|DT default|NN behavior|NN of|IN the|DT soc|NN pcie|JJ electrical|JJ idle|JJ detection|NN circuit|NN does|VBZ not|RB guarantee|VB detection|NN of|IN 100mhz|CD toggling|VBG signal|NN as|IN recommended|VBN by|IN the|DT implementation|NN note|NN in|IN pcie|NN 3.0|CD base|NN specification|NN section|NN 4.2.6.2.2|CD .|.
implication	the|DT soc|NN may|MD not|RB cycle|NN through|IN all|DT of|IN the|DT transmitter|NN defined|VBD settings|NNS while|IN under|IN pcie|NN compliance|NN load|NN board|NN test|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN elasticity|NN buffer|VBP errors|NNS may|MD be|VB detected|VBN when|WRB not|RB in|IN config/l0|JJ ltssm|NN states|NNS
problem	pcie|NN elasticity|NN buffer|VBP errors|NNS may|MD be|VB observed|VBN by|IN the|DT ltssm|NN (|( link|VB training|NN status|NN state|NN machine|NN )|) outside|IN of|IN the|DT config/l0|NN states|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, receiver|JJ errors|NNS may|MD be|VB logged|VBN in|IN the|DT pcie|NN errcorsts.re|NN (|( bus|JJ 0|CD ;|: device|JJ 1-4|CD ;|: function|NN 0|CD ;|: offset|VBN 110h|CD ;|: bit|RB 0|CD )|) and|CC ,|, as|IN a|DT consequence|NN ,|, possibly|RB signaled|VBD to|TO the|DT os|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT spurious|JJ pcie*|NN data|NNS parity|NN error|NN is|VBZ logged|VBN
problem	a|DT pcie|JJ root|NN port|NN may|MD incorrectly|RB determine|VB a|DT tlp|NN (|( transaction|NN layer|NN packet|NN )|) is|VBZ poisoned|VBN and|CC logs|VB an|DT error|NN in|IN the|DT pcists.dpe|JJ field|NN (|( bus|JJ 0|CD ;|: devices|NNS 1-4|CD ;|: function|NN 0|CD ;|: offset|VBN 06h|CD ,|, bit|RB 15|CD )|) and|CC ,|, if|IN the|DT associated|JJ pcicmd.per|NN field|NN (|( bus|JJ 0|CD ;|: devices|NNS 1-4|CD ;|: function|NN 0|CD ;|: offset|VBN 04h|CD ,|, bit|RB 6|CD )|) is|VBZ set|VBN ,|, the|DT pcists.mdpe|NN (|( bus|JJ 0|CD ;|: devices|NNS :|: 1-4|JJ ;|: function|NN :|: 0|CD ;|: offset|VBN 06h|CD ,|, bit|RB 8|CD )|) field|NN .|.
implication	spurious|JJ errors|NNS may|MD be|VB logged|VBN in|IN the|DT pci|NN status|NN register|NN but|CC no|DT poison|NN tlp|NN is|VBZ received|VBN or|CC sent|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|NN may|MD be|VB lost|VBN if|IN i/o|JJ apic|NN is|VBZ programmed|VBN in|IN edge|NN mode|NN
problem	an|DT interrupt|NN programmed|VBN in|IN the|DT i/o|NN apic|NN to|TO be|VB triggered|VBN by|IN a|DT rising|VBG edge|NN may|MD be|VB lost|VBN if|IN the|DT irq|NN line|NN is|VBZ deasserted|VBN prior|RB to|TO the|DT interrupt|JJ delivery|NN to|TO the|DT core|NN .|.
implication	the|DT interrupt|NN will|MD not|RB be|VB serviced|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN link|NN l1|IN exit|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	a|DT processor|NN pcie|NN link|NN may|MD hang|VB while|IN exiting|VBG the|DT l1|NN link|NN power|NN state|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB during|IN a|DT pcie|NN l1|NN power|NN state|NN transition|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	internal|JJ errors|NNS may|MD not|RB be|VB escalated|VBN to|TO the|DT rcec|NN
problem	a|DT masked|VBN unsupported|JJ request|NN error|NN occurring|VBG simultaneously|RB with|IN a|DT detected|JJ internal|JJ parity|NN or|CC unexpected|JJ completion|NN error|NN within|IN the|DT pcie*|JJ root|NN complex|NN may|MD prevent|VB the|DT escalation|NN of|IN internally|RB detected|VBN errors|NNS to|TO the|DT rcec|NN (|( root|NN complex|JJ event|NN collector|NN )|) for|IN interrupt|JJ generation|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT soc|NN may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	disabling|VBG gigabit|NN ethernet|JJ controller|NN function|NN 0|CD may|MD lead|VB to|TO unexpected|JJ system|NN behavior|NN
problem	when|WRB the|DT gigabit|NN ethernet|JJ controller|NN function|NN 0|CD is|VBZ disabled|VBN ,|, that|IN function|NN should|MD be|VB replaced|VBN by|IN a|DT dummy|JJ function|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dummy|JJ functions|NNS address|JJ space|NN is|VBZ not|RB compatible|JJ with|IN the|DT processor|NN system|NN fabric|NN .|.
implication	if|IN the|DT gigabit|NN ethernet|JJ controllers|NNS dummy|JJ function|NN is|VBZ enabled|VBN ,|, the|DT dummy|JJ function|NN may|MD be|VB the|DT target|NN of|IN requests|NNS intended|VBN for|IN different|JJ devices|NNS ,|, leading|VBG to|TO unexpected|JJ system|NN behavior|NN .|.
workaround	none|NN identified|VBN .|. the|DT gigabit|NN ethernet|JJ controller|NN function|NN 0|CD must|MD remain|VB enabled|JJ when|WRB the|DT controller|NN is|VBZ enabled|VBN .|.
title	smbus|JJ controller|NN may|MD detect|VB spurious|JJ parity|NN errors|NNS
problem	if|IN the|DT address|NN of|IN the|DT last|JJ data|NN byte|NN transferred|VBN (|( i.e.|FW ,|, buffer|VB base|NN address|NN +|NNP length|VBZ -|: 1|CD )|) in|IN an|DT smbus|JJ master|NN transaction|NN modulo|NN 16|CD is|VBZ inclusively|RB between|IN 0|CD and|CC 7|CD ,|, the|DT smbus|JJ controller|NN may|MD spuriously|RB detect|VB a|DT parity|NN error|NN .|.
implication	if|IN the|DT smbus|NN controller|NN detects|VBZ a|DT data|NN parity|NN error|NN then|RB the|DT transaction|NN is|VBZ discarded|VBN ,|, the|DT controller|NN stops|VBZ processing|VBG master|NN transactions|NNS ,|, mctrl.ss|NN (|( smbus|JJ 2.0|CD master|NN control|NN register|NN ;|: base|NN :|: smtbar|NN ;|: offset|VBN :|: 108h|CD ;|: bit|NN :|: 0|CD )|) is|VBZ cleared|VBN ,|, error|NN status|NN field|NN errsts.irdpe|NN (|( smbus|JJ 2.0|CD error|NN status|NN register|NN ;|: base|NN :|: smtbar|NN ;|: offset|VBN :|: 018h|CD ;|: bit|NN :|: 9|CD )|) is|VBZ set|VBN ,|, and|CC error|NN status|NN field|NN erruncsts.ptlpe|NN (|( smbus|JJ 2.0|CD uncorrectable|JJ error|NN status|NN register|NN ;|: bus|NN :|: 0|CD ;|: device|NN :|: 13h|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 104h|CD ;|: bit|NN :|: 12|CD )|) is|VBZ set|VBN .|. in|IN some|DT configurations|NNS ,|, other|JJ error|NN registers|NNS may|MD be|VB set|VBN and|CC the|DT tlp|NN may|MD be|VB logged|VBN .|. this|DT error|NN does|VBZ not|RB cause|VB a|DT hang|NN in|IN the|DT smbus|NN controller|NN .|.
workaround	for|IN master|NN transactions|NNS subject|VBP to|TO this|DT erratum|NN ,|, the|DT device|NN driver|NN should|MD ensure|VB the|DT data|NNS buffer|NN is|VBZ zero-filled|JJ to|TO the|DT next|JJ 16|CD byte|JJ boundary|NN before|IN initiating|VBG the|DT transaction|NN .|.
problem	interrupts|NNS that|WDT target|VBP a|DT logical|JJ processor|NN whose|WP$ local|JJ apic|NN is|VBZ either|RB in|IN the|DT process|NN of|IN being|VBG hardware|NN disabled|VBN by|IN clearing|VBG by|IN bit|NN 11|CD in|IN the|DT ia32_apic_base_msr|NN or|CC software|NN disabled|VBN by|IN clearing|VBG bit|NN 8|CD in|IN the|DT spurious-interrupt|JJ vector|NN register|NN at|IN offset|$ 0f0h|CD from|IN the|DT apic|NN base|NN are|VBP neither|DT delivered|VBN nor|CC discarded|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. software|NN must|MD follow|VB the|DT recommendation|NN that|IN all|DT interrupt|JJ sources|NNS that|WDT target|VBP an|DT apic|NN must|MD be|VB masked|VBN or|CC changed|VBN to|TO no|DT longer|JJR target|VB the|DT apic|NN before|IN the|DT apic|NN is|VBZ disabled|VBN .|.
title	dts|NN reading|NN is|VBZ incorrect|JJ below|IN -27c|NN
problem	the|DT dts|NN (|( digital|JJ thermal|NN sensor|NN )|) can|MD not|RB report|VB a|DT value|NN below|IN -27c|NNP for|IN skus|NN c2308|NN and|CC c2508|NN .|.
implication	core|NN dts|NN readings|NNS will|MD report|VB a|DT value|NN of|IN 0xff|CD (|( -27c|NN )|) for|IN temperatures|NNS of|IN -27c|NN and|CC lower|JJR .|. for|IN uncore|JJ dts|NN ,|, instead|RB of|IN being|VBG limited|VBN to|TO -27c|VB ,|, the|DT dtss|NN ttr|NN register|NN (|( sideband|VB port|NN 0x4|CD ,|, offset|PRP 0xb1|CD )|) will|MD report|VB an|DT overflow|JJ and|CC the|DT dts|JJ temperature|NN will|MD wrap|VB around|IN to|TO a|DT positive|JJ temperature|NN .|. thermal|JJ policies|NNS for|IN high|JJ temperature|NN events|NNS are|VBP not|RB affected|VBN .|.
workaround	none|NN identified|VBN .|.
problem	the|DT pcu|NN (|( platform|VB control|NN unit|NN )|) in|IN soc|NN may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS to|TO the|DT gpio|NN registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, read|JJ instructions|NNS may|MD return|VB 0xffffffff|CD and|CC write|JJ instructions|NNS may|MD be|VB dropped|VBN .|.
implication	multiple|JJ drivers|NNS concurrently|RB accessing|VBG gpio|JJ registers|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	gpio|NN drivers|NNS should|MD not|RB access|NN gpio|NN registers|NNS concurrently|RB .|. each|DT driver|NN should|MD acquire|VB a|DT global|JJ lock|NN before|IN accessing|VBG the|DT gpio|NN register|NN ,|, and|CC then|RB release|VB the|DT lock|NN after|IN the|DT access|NN is|VBZ completed|VBN .|.
title	processor|NN may|MD fail|VB to|TO discard|VB pcie*|NN flow|NN control|NN initialization|NN packets|NNS while|IN in|IN dl_active|JJ state|NN
problem	after|IN pcie|JJ flow|NN control|NN initialization|NN completes|VBZ successfully|RB ,|, the|DT link|NN enters|VBZ the|DT dl_active|JJ state|NN and|CC additional|JJ flow|NN control|NN initialization|NN packets|NNS should|MD not|RB be|VB received|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD fail|VB to|TO discard|VB flow|NN control|NN initialization|NN packets|NNS inadvertently|RB received|VBN while|IN in|IN dl_active|JJ state|NN .|.
implication	receipt|NN of|IN initfc2|NN dllps|NN after|IN link|NN partner|NN enters|NNS dl_active|VBP state|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	gigabit|NN ethernet|JJ controller|NN may|MD not|RB be|VB functional|JJ after|IN booting|VBG the|DT system|NN from|IN mechanical|JJ off|RP
problem	during|IN boot|NN ,|, the|DT gigabit|NN ethernet|JJ controller|NN loads|VBZ a|DT configuration|NN image|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB booting|VBG from|IN acpi|JJ state|NN g3|NN (|( mechanical|JJ off|RP )|) with|IN wake-on-lan|JJ support|NN disabled|VBD ,|, the|DT configuration|NN image|NN may|MD not|RB load|VB correctly|RB leading|VBG to|TO non-|JJ functional|JJ gigabit|NN ethernet|JJ interfaces|NNS .|.
implication	the|DT gigabit|NN ethernet|JJ subsystem|NN may|MD not|RB be|VB functional|JJ when|WRB booting|VBG from|IN mechanical|JJ off|NN .|. a|DT subsequent|JJ cold|NN reset|NN from|IN soft|JJ off|IN (|( acpi|JJ state|NN g2/s5|NN )|) will|MD not|RB exhibit|VB this|DT erratum|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	attempts|NNS to|TO clear|JJ performance|NN counter|NN overflow|IN bits|NNS may|MD not|RB succeed|VB
problem	an|DT msr|NN write|NN which|WDT sets|VBZ ia32_perf_global_ovf_ctrl|JJ msr|NN (|( 390h|CD )|) bits|NNS 1|CD and/or|NNS 0|CD may|MD not|RB clear|VB the|DT corresponding|JJ bit|NN (|( s|JJ )|) of|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) if|IN neither|DT ia32_pmc0|NN nor|CC ia32_pmc1|NN are|VBP enabled|VBN at|IN the|DT time|NN of|IN the|DT msr|NN write|NN and|CC at|IN least|JJS one|CD of|IN the|DT fixed-function|NN performance|NN counters|NNS is|VBZ enabled|VBN .|.
implication	software|NN will|MD not|RB be|VB able|JJ to|TO rely|VB on|IN writes|NNS to|TO this|DT msr|NN to|TO clear|VB the|DT overflow|JJ indication|NN of|IN the|DT general-purpose|JJ performance|NN counters|NNS .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN disabling|VBG all|DT fixed-function|JJ performance|NN counters|NNS before|IN writing|VBG to|TO ia32_perf_global_ovf_ctrl|VB msr|NN .|.
problem	on|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) ,|, the|DT processor|NN stores|NNS the|DT rip|NN of|IN the|DT next|JJ instruction|NN in|IN smram|NN (|( system-management|JJ ram|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT smi|NN that|WDT occurs|VBZ while|IN the|DT processor|NN is|VBZ in|IN 64-bit|JJ mode|NN with|IN a|DT non-zero|JJ value|NN in|IN the|DT cs|NN segment|NN base|NN may|MD result|VB in|IN an|DT incorrect|JJ rip|NN being|VBG stored|VBN in|IN smram|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT rip|NN stored|VBN in|IN smram|NN will|MD be|VB incorrect|JJ and|CC the|DT rsm|NN instruction|NN will|MD resume|VB from|IN that|DT incorrect|JJ rip|NN ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	machine|NN check|NN status|NN overflow|IN bit|NN may|MD not|RB be|VB set|VBN
problem	the|DT over|NN (|( error|JJ overflow|NN )|) indication|NN in|IN bit|NN [|JJ 62|CD ]|NN of|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) may|MD not|RB be|VB set|VBN if|IN ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) held|VBD a|DT value|NN of|IN 0x3|CD (|( external|JJ error|NN )|) when|WRB a|DT second|JJ machine|NN check|NN occurred|VBD in|IN the|DT mc0|NN bank|NN .|. additionally|RB ,|, the|DT over|IN indication|NN may|MD not|RB be|VB set|VBN if|IN the|DT second|JJ machine|NN check|NN has|VBZ an|DT mcacod|JJ value|NN of|IN 0x810|CD ,|, 0x820|CD or|CC 0x410|CD ,|, regardless|RB of|IN the|DT first|JJ error|NN .|.
implication	software|NN may|MD not|RB be|VB notified|VBN that|IN an|DT overflow|NN of|IN mc0|JJ bank|NN occurred|VBD .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	top|JJ swap|NN mechanism|NN may|MD become|VB incorrectly|RB configured|JJ
problem	writing|VBG the|DT general|JJ control|NN register|NN may|MD cause|VB the|DT top|JJ swap|NN mechanism|NN to|TO become|VB incorrectly|RB configured|VBN ,|, resulting|VBG in|IN unreliable|JJ boot|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, boot|JJ behavior|NN may|MD become|VB unreliable|JJ which|WDT may|MD impact|VB system|NN availability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	tlb|JJ entries|NNS may|MD not|RB be|VB invalidated|VBN properly|RB when|WRB bit|NN 8|CD is|VBZ set|VBN in|IN ept|JJ paging-structure|NN entries|NNS
problem	the|DT invvpid|JJ and|CC mov|NN to|TO cr3|VB instructions|NNS may|MD fail|VB to|TO invalidate|VB tlb|JJ entries|NNS that|WDT were|VBD created|VBN using|VBG ept|JJ paging-structure|JJ entries|NNS in|IN which|WDT bit|NN 8|CD was|VBD set|VBN .|.
implication	the|DT affected|JJ tlb|NN entries|NNS may|MD be|VB incorrectly|RB shared|VBN across|IN linear-address|JJ spaces|NNS ,|, possibly|RB leading|VBG to|TO unpredictable|JJ guest|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	boundary|JJ scan|NN chain|NN is|VBZ not|RB functional|JJ in|IN two|CD skus|NN
problem	the|DT boundary|JJ scan|NN chain|NN is|VBZ not|RB functional|JJ in|IN c2308|NN and|CC c2508|NN series|NN processors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, boundary|JJ scan|JJ testing|NN will|MD give|VB erroneous|JJ results|NNS .|.
workaround	none|NN identified|VBN .|.
title	rdtsc|NN values|NNS may|MD not|RB be|VB unique|JJ
problem	rdtsc|NN instructions|NNS executed|VBN in|IN close|JJ proximity|NN may|MD return|VB the|DT same|JJ value|NN at|IN high|JJ cpu|NN frequencies|NNS .|.
implication	software|NN that|WDT relies|VBZ upon|IN rdtsc|NN values|NNS being|VBG strictly|RB increasing|VBG may|MD not|RB operate|VB properly|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cpuid|NN instruction|NN leaf|VBD 0ah|CD may|MD return|VB an|DT unexpected|JJ value|NN
problem	when|WRB a|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NNS 0ah|CD (|( architectural|JJ performance|NN monitoring|NN leaf|NN )|) ,|, the|DT value|NN returned|VBN in|IN edx|NN may|MD incorrectly|RB set|VB bit|NN 14.|CD cpuid|NN leaf|NN 0ah|CD edx|JJ bit|NN 14|CD is|VBZ reserved|VBN and|CC should|MD be|VB zero|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD report|VB an|DT incorrect|JJ value|NN in|IN edx|NN .|.
workaround	none|NN identified|VBN .|.
title	uncorrectable|JJ memory|NN ecc|JJ errors|NNS may|MD be|VB improperly|RB logged|VBN
problem	in|IN some|DT cases|NNS ,|, an|DT uncorrectable|JJ memory|NN ecc|NN error|NN is|VBZ not|RB logged|VBN in|IN ia32_mc5_status|NN ,|, but|CC instead|RB is|VBZ logged|VBN in|IN ia32_mc0_status|NN msr|NN (|( 401h|CD )|) .|.
implication	in|IN some|DT cases|NNS it|PRP may|MD not|RB be|VB possible|JJ to|TO identify|VB uncorrectable|JJ memory|NN ecc|JJ errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	soft|JJ strap|NN disabling|NN of|IN sata|JJ 2|CD or|CC sata|VB 3|CD breaks|IN the|DT boundary|JJ scan|NN chain|NN
problem	the|DT boundary|JJ scan|NN chain|NN is|VBZ not|RB functional|JJ if|IN soft|JJ straps|NNS are|VBP configured|VBN to|TO disable|VB sata|JJ 2|CD and/or|NN sata|NN 3|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, boundary|JJ scan|JJ testing|NN will|MD give|VB erroneous|JJ results|NNS .|.
workaround	sata|NNS 2|CD disable|JJ and|CC sata|JJ 3|CD disable|JJ soft|JJ straps|NNS must|MD be|VB 0|CD when|WRB boundary|JJ scan|NN is|VBZ used|VBN .|.
title	vm|JJ exits|NNS during|IN execution|NN of|IN intn|NN in|IN virtual-8086|JJ mode|NN with|IN virtual-|JJ mode|NN extensions|NNS may|MD save|VB rflags|NNS incorrectly|RB
problem	an|DT apic-access|JJ vm|NN exit|NN or|CC a|DT vm|JJ exit|NN due|JJ to|TO an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN or|CC an|DT ept|JJ misconfiguration|NN that|WDT occurs|VBZ during|IN execution|NN of|IN the|DT intn|JJ instruction|NN in|IN virtual-|JJ 8086|CD mode|NN (|( eflags.vm|JJ =|NNP 1|CD )|) with|IN virtual-mode|JJ extensions|NNS (|( cr4.vme|VB =|RB 1|CD )|) may|MD save|VB an|DT incorrect|JJ value|NN for|IN rflags|NNS in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT virtual-machine|JJ monitor|NN to|TO handle|VB the|DT vm|NN exit|NN incorrectly|RB ,|, may|MD cause|VB a|DT subsequent|JJ vm|NN entry|NN to|TO fail|VB ,|, or|CC may|MD cause|VB incorrect|JJ operation|NN of|IN guest|NN software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	clearing|VBG ia32_mc0_ctl|NN [|$ 5|CD ]|NN may|MD prevent|VB machine|NN check|NN notification|NN
problem	clearing|VBG bit|NN 5|CD of|IN a|DT logical|JJ processors|NNS ia32_mc0_ctl|VBP msr|NN (|( 400h|CD )|) may|MD incorrectly|RB block|VB notifying|VBG other|JJ logical|JJ processors|NNS of|IN any|DT local|JJ machine|NN check|NN .|.
implication	the|DT system|NN may|MD not|RB react|VB as|IN expected|VBN to|TO a|DT machine|NN check|NN exception|NN when|WRB ia32_mc0_ctl|NN [|VBD 5|CD ]|NN is|VBZ 0|CD .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ 2.0|CD device|NN may|MD not|RB be|VB detected|VBN at|IN system|NN power-on|JJ
problem	certain|JJ internal|JJ conditions|NNS may|MD cause|VB one|CD or|CC more|JJR usb|JJ ports|NNS to|TO fail|VB at|IN system|NN power-|JJ on|IN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT usb|JJ device|NN attached|VBD to|TO the|DT affected|JJ port|NN will|MD not|RB function|VB .|. in|IN addition|NN ,|, the|DT os|NN may|MD report|VB problems|NNS with|IN the|DT usb|JJ port|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN workaround|NN for|IN this|DT erratum|NN .|.
title	lpc|JJ clock|NN control|NN using|VBG the|DT lpc_clkrun|JJ #|# may|MD not|RB behave|VB as|IN expected|VBN
problem	the|DT lpc_clkrun|JJ #|# pin|NN should|MD be|VB an|DT input/open|JJ drain|NN output|NN signal|NN as|IN stated|VBN for|IN the|DT clkrun|NN #|# signal|NN in|IN section|NN 2|CD of|IN the|DT intel|NN low|JJ pin|NN count|NN (|( lpc|NN )|) interface|NN specification|NN ,|, revision|NN 1.1.|CD due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT signal|NN is|VBZ configured|VBN to|TO be|VB an|DT output|NN signal|NN ,|, the|DT buffer|NN may|MD drive|VB an|DT active|JJ high|JJ level|NN .|.
implication	the|DT soc|NN may|MD prevent|VB a|DT peripheral|JJ device|NN from|IN successfully|RB requesting|VBG the|DT lpc|NN clock|NN .|.
workaround	none|NN identified|VBN .|.
title	pmi|NN may|MD be|VB pended|VBN when|WRB pmi|NN lvt|NN mask|NN bit|NN set|VBN
problem	if|IN a|DT performance|NN counter|NN overflow|NN or|CC pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN generation|NN is|VBZ unable|JJ to|TO trigger|VB a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) due|JJ to|TO the|DT pmi|NN lvt|NN (|( local|JJ vector|NN table|NN )|) entrys|VBZ mask|JJ bit|NN being|VBG set|VBN ,|, the|DT pmi|NN should|MD be|VB dropped|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pmi|NN may|MD instead|RB be|VB pended|VBN and|CC may|MD be|VB taken|VBN after|IN the|DT pmi|NN lvt|JJ entry|NN mask|NN bit|NN is|VBZ cleared|VBN .|.
implication	an|DT unexpected|JJ pmi|NN may|MD occur|VB .|.
workaround	none|NN identified|VBD
title	performance|NN monitoring|NN counter|NN overflows|NNS may|MD not|RB be|VB reflected|VBN in|IN ia32_perf_global_status|NN
problem	when|WRB an|DT overflow|JJ indication|NN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) is|VBZ cleared|VBN via|IN either|CC the|DT logging|NN of|IN a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN or|CC an|DT msr|JJ write|NN to|TO ia32_perf_global_ovf_ctrl|VB msr|NN (|( 390h|CD )|) ,|, a|DT simultaneous|JJ counter|NN overflow|NN may|MD not|RB set|VB its|PRP$ corresponding|VBG overflow|JJ bit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT counter|NN overflow|NN will|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN ,|, although|IN it|PRP may|MD still|RB pend|VB a|DT performance|NN monitoring|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	malformed|VBN ipv6|JJ extension|NN headers|NNS may|MD result|VB in|IN lan|NN device|NN hang|NN
problem	certain|JJ malformed|VBD ipv6|JJ extension|NN headers|NNS are|VBP not|RB processed|VBN correctly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT lan|JJ device|NN may|MD behave|VB unpredictably|RB .|.
workaround	intel|NN ethernet|NN software|NN release|NN version|NN 20.2|CD and|CC above|JJ contains|VBZ a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD experience|VB inability|NN to|TO boot|NN or|CC may|MD cease|VB operation|NN
problem	the|DT soc|NN lpc_clkout0|NN and/or|NN lpc_clkout1|NN signals|NNS (|( low|JJ pin|NN count|NN bus|NN clock|NN outputs|NNS )|) may|MD stop|VB functioning|NN .|.
implication	if|IN the|DT lpc|NN clock|NN (|( s|PRP )|) stop|VB functioning|VBG the|DT system|NN will|MD no|RB longer|RB be|VB able|JJ to|TO boot|VB .|.
workaround	a|DT platform|JJ level|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	accessing|VBG unimplemented|JJ isp|NN mmio|VBD space|NN may|MD cause|VB a|DT system|NN hang|NN
problem	access|NN to|TO unimplemented|JJ isp|NN (|( image|NN signal|NN processor|NN )|) registers|NNS should|MD result|VB in|IN a|DT software|NN error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT transaction|NN may|MD not|RB complete|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	do|VB not|RB access|NN unimplemented|JJ isp|NN mmio|NN space|NN .|.
title	quad|NN word|NN transactions|NNS in|IN violation|NN of|IN programming|VBG model|NN may|MD result|VB in|IN system|NN hang|NN
problem	quad|NN word|NN (|( 64|CD bit|RB data|NNS )|) transactions|NNS to|TO access|NN two|CD adjacent|JJ 32-bit|JJ registers|NNS of|IN soc|JJ internal|JJ devices|NNS may|MD cause|VB system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, violations|NNS of|IN a|DT device|NN programming|VBG model|NN may|MD result|VB in|IN a|DT hang|NN instead|RB of|IN a|DT fatal|JJ target|NN abort|NN /|NNP completer|NN abort|NN error|NN .|. software|NN written|VBN in|IN compliance|NN to|TO correct|VB programming|VBG model|NN will|MD not|RB be|VB affected|VBN .|.
workaround	software|NN must|MD be|VB written|VBN and|CC compiled|VBN in|IN compliance|NN to|TO correct|VB programming|VBG model|NN .|.
title	gpio|NN registers|NNS do|VBP not|RB support|VB 8|CD or|CC 16|CD bit|NN transactions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, only|RB aligned|VBD dword|NN accesses|NNS to|TO gpio|VB registers|NNS function|VBP correctly|RB .|. this|DT erratum|NN applies|VBZ to|TO gpio|VB registers|NNS whether|IN in|IN mmio|JJ space|NN or|CC io|JJ space|NN .|.
implication	gpio|JJ register|NN transactions|NNS using|VBG byte|NN or|CC word|NN accesses|NNS or|CC unaligned|JJ dword|NN accesses|NNS will|MD not|RB work|VB correctly|RB .|.
workaround	always|RB use|NN aligned|VBD 32|CD bit|NN transactions|NNS when|WRB accessing|VBG gpio|NN registers|NNS .|.
title	csi|JJ interface|NN may|MD not|RB correct|VB certain|JJ single|JJ bit|NN errors|NNS
problem	the|DT csi|NN (|( camera|NN serial|NN interface|NN )|) ecc|NN (|( error|NN correcting|VBG code|NN )|) implementation|NN may|MD not|RB correctly|VB handle|JJ single-bit|JJ errors|NNS in|IN the|DT ecc|JJ field|NN and|CC may|MD incorrectly|RB flag|VB as|IN double-bit|JJ errors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT single-bit|JJ errors|NNS may|MD be|VB treated|VBN as|IN double-bit|JJ errors|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	none|NN identified|VBN .|.
title	ulpi|JJ bus|NN marginality|NN for|IN usb|JJ device|NN mode|NN
problem	usb|JJ device|NN mode|NN is|VBZ supported|VBN by|IN the|DT soc|NN via|IN the|DT ulpi|NN (|( utmi+|JJ low|JJ pin|NN interface|NN )|) bus|NN .|. the|DT ulpi|JJ bus|NN may|MD exhibit|VB read|JJ timing|VBG marginalities|NNS resulting|VBG in|IN a|DT hold|JJ time|NN violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN ulpi|JJ reads|NNS may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	anomalies|NNS in|IN usb|JJ xhci|NNP pme|NN enable|NN and|CC pme|NN status|NN
problem	the|DT pme_en|NN (|( bit|IN 8|CD )|) and|CC pme_status|NN (|( bit|IN 15|CD )|) in|IN xhcis|NNP pci|NN pmcsr|NN (|( bus|JJ 0|CD ,|, device|NN 20|CD ,|, function|NN 0|CD ,|, offset|PRP 0x74|CD )|) do|VBP not|RB comply|VB with|IN the|DT pci|NN specification|NN .|.
implication	if|IN a|DT standard|JJ bus|NN driver|NN model|NN for|IN this|DT register|NN is|VBZ applied|VBN ,|, wake|VB issues|NNS and|CC system|NN slowness|NN may|MD happen|VB .|.
workaround	use|IN intel-provided|JJ bios|NNS asl|VBP code|NN or|CC refer|VB to|TO intel-provided|JJ xhci|NN driver|NN reference|NN code|NN .|.
title	emmc|RB asynchronous|JJ abort|NN may|MD cause|VB a|DT hang|NN
problem	use|NN of|IN an|DT asynchronous|JJ abort|NN command|NN to|TO recover|VB from|IN an|DT emmc|NN transfer|NN error|NN or|CC use|NN of|IN a|DT high|JJ priority|NN interrupt|JJ stop_transmission|NN command|NN may|MD result|VB in|IN a|DT hang|NN .|.
implication	using|VBG asynchronous|JJ abort|NN command|NN may|MD cause|VB a|DT hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	the|DT emmc|NN driver|NN should|MD use|VB high|JJ priority|NN interrupt|VBP send_status|NN mode|NN per|IN jedec|NN standard|NN emmc|NN ,|, version|NN 4.5.|CD a|DT minimum|JJ wait|NN time|NN of|IN 128us|CD between|IN getting|VBG an|DT error|NN interrupt|NN and|CC issuing|VBG a|DT software|NN reset|NN will|MD avoid|VB this|DT erratum|NN .|.
title	usb|JJ xhci|NNP superspeed|NN packet|NN with|IN invalid|JJ type|NN field|NN issue|NN
problem	if|IN the|DT encoding|NN for|IN the|DT type|NN field|NN for|IN a|DT superspeed|NN packet|NN is|VBZ set|VBN to|TO a|DT reserved|VBN value|NN and|CC the|DT encoding|NN for|IN the|DT subtype|JJ field|NN is|VBZ set|VBN to|TO ack|VB ,|, the|DT xhci|NN may|MD accept|VB the|DT packet|NN as|IN a|DT valid|JJ acknowledgement|JJ transaction|NN packet|NN instead|RB of|IN ignoring|VBG the|DT packet|NN .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ that|IN a|DT device|NN never|RB set|VBN any|DT defined|JJ fields|NNS to|TO reserved|VB values|NNS .|.
implication	system|NN implication|NN is|VBZ dependent|JJ on|IN the|DT misbehaving|NN device|NN and|CC may|MD result|VB in|IN anomalous|JJ system|NN behavior|NN .|. note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN in|IN a|DT synthetic|JJ test|NN environment|NN with|IN a|DT synthetic|JJ device|NN .|.
workaround	none|NN identified|VBD
title	usb|JJ xhci|NNP behavior|NN with|IN three|CD consecutive|JJ failed|VBD u3|JJ entry|NN attempts|NNS
problem	the|DT xhci|NN does|VBZ not|RB transition|VB to|TO the|DT ss.inactive|JJ usb|JJ 3.0|CD ltssm|NN (|( link|JJ training|NN and|CC status|NN state|NN machine|NN )|) state|NN after|IN a|DT superspeed|JJ device|NN fails|NNS to|TO enter|VB u3|JJ upon|IN three|CD consecutive|JJ attempts|NNS .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ a|DT superspeed|JJ device|NN to|TO enter|VB u3|JJ when|WRB directed|VBN .|.
implication	the|DT xhci|NNP will|MD continue|VB to|TO try|VB to|TO initiate|VB u3|NN .|. the|DT implication|NN is|VBZ driver|RB and|CC operating|VBG system|NN dependent|NN .|.
workaround	none|NN identified|VBD
title	sd|NN host|NN controller|NN incorrectly|RB reports|VBZ supporting|NN of|IN suspend/|NN resume|NN feature|NN
problem	sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|JJ controllers|NNS should|MD not|RB indicate|VB the|DT support|NN of|IN optional|JJ suspend/resume|JJ feature|NN documented|VBN in|IN the|DT sd|NN host|NN controller|NN standard|JJ specification|NN version|NN 3.0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT default|NN value|NN in|IN the|DT capabilities|NNS register|VBP (|( offset|VB 040h|CD )|) incorrectly|RB indicates|VBZ to|TO the|DT software|NN that|IN this|DT feature|NN is|VBZ supported|VBN .|.
implication	if|IN software|NN utilizes|VBZ the|DT suspend/resume|JJ feature|NN ,|, data|NNS may|MD not|RB be|VB correctly|RB transferred|VBN between|IN memory|NN and|CC sd|JJ device|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sd|NN host|NN controller|NN error|NN status|NN registers|NNS may|MD be|VB incorrectly|RB set|VBN
problem	this|DT erratum|NN impacts|VBZ sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|RB sd|JJ host|NN controllers|NNS .|. auto|NN cmd|VBD error|NN status|NN register|NN (|( offset|VB 03ch|CD ,|, bits|NNS [|VBP 7:1|CD ]|NNS )|) may|MD be|VB incorrectly|RB set|VBN for|IN software-issued|JJ commands|NNS (|( for|IN example|NN :|: cmd13|NN )|) that|WDT generate|VBP errors|NNS when|WRB issued|VBN close|RB to|TO the|DT transmission|NN of|IN an|DT auto|NN cmd12|NN command|NN .|. in|IN addition|NN ,|, the|DT error|NN interrupt|NN status|NN register|NN bits|NNS (|( offset|VB 032h|CD )|) are|VBP similarly|RB affected|VBN .|.
implication	software|NN may|MD not|RB be|VB able|JJ to|TO interpret|VB sd|NN host|NN controller|NN error|NN status|NN .|.
workaround	software|NN should|MD follow|VB the|DT same|JJ error|NN recovery|NN flow|NN whenever|WRB an|DT error|NN status|NN bit|NN is|VBZ set|VBN .|. alternatively|RB ,|, dont|JJ use|NN software-issued|JJ commands|NNS which|WDT have|VBP auto|NN cmd12|NN enabled|VBD .|.
title	sd|NN host|NN controller|NN registers|NNS are|VBP not|RB cleared|VBN by|IN software|NN reset|NN
problem	this|DT erratum|NN impacts|VBZ sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|RB sd|JJ host|NN controllers|NNS .|. when|WRB software|NN reset|NN is|VBZ asserted|VBN ,|, registers|NNS such|JJ as|IN sdma|NN system|NN address|JJ /|NNP argument|NN 2|CD (|( offset|VB 00h|CD )|) in|IN sd|NN host|NN controller|NN are|VBP not|RB cleared|VBN ,|, failing|VBG to|TO comply|VB with|IN the|DT sd|NN host|NN controller|NN specification|NN 3.0|CD .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN .|.
workaround	driver|NN is|VBZ expected|VBN to|TO reprogram|VB these|DT registers|NNS before|IN issuing|VBG a|DT new|JJ command|NN .|.
title	timing|VBG specification|NN violation|NN on|IN sd|JJ card|NN interface|NN
problem	sd|JJ card|NN interface|NN io|JJ circuitry|NN is|VBZ not|RB optimized|VBN for|IN platform|NN conditions|NNS during|IN operation|NN at|IN 3.3|CD v|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, there|EX is|VBZ an|DT increased|JJ risk|NN of|IN a|DT transfer|NN error|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sd|JJ card|NN controller|NN does|VBZ not|RB disable|JJ clock|NN during|IN card|NN power|NN down|IN
problem	the|DT clock|NN and|CC power|NN control|NN of|IN the|DT sd|JJ card|NN controller|NN are|VBP not|RB linked|VBN .|. therefore|RB ,|, the|DT sd|JJ card|NN controller|NN does|VBZ not|RB automatically|RB disable|VB the|DT sd|JJ card|NN clock|NN when|WRB the|DT sd|NN card|NN power|NN is|VBZ disabled|VBN .|.
implication	when|WRB an|DT sd|JJ card|NN is|VBZ inserted|VBN into|IN the|DT system|NN and|CC powered|VBD off|RP ,|, the|DT clock|NN to|TO the|DT sd|JJ card|NN will|MD continue|VB to|TO be|VB driven|VBN .|. although|IN this|DT behavior|NN is|VBZ common|JJ ,|, it|PRP is|VBZ a|DT violation|NN of|IN the|DT sd|JJ card|NN spec|VBD 3.0|CD .|.
workaround	to|TO address|VB this|DT problem|NN ,|, the|DT sd|JJ card|NN clock|NN should|MD be|VB enabled/disabled|VBN in|IN conjunction|NN with|IN sd|JJ card|NN power|NN .|.
title	reset|VB sequence|NN may|MD take|VB longer|JJR than|IN expected|VBN when|WRB acg|NN is|VBZ enabled|VBN in|IN sd|NN and|CC sdio|NN controllers|NNS
problem	when|WRB acg|NN (|( auto|NN clock|NN gating|VBG )|) is|VBZ enabled|VBN in|IN sd|NN and|CC sdio|NN controllers|NNS ,|, the|DT reset|NN sequence|NN may|MD take|VB longer|JJR than|IN expected|VBN ,|, possibly|RB resulting|VBG in|IN a|DT software|NN timeout|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT longer|JJR response|NN time|NN may|MD be|VB observed|VBN after|IN a|DT software-initiated|JJ controller|NN reset|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO latest|JJS version|NN of|IN bay|NN trailm/d|NN soc|NN bios|NNS writers|NNS guide|VBP .|.
title	xhci|JJ port|NN assigned|VBD highest|JJS slotid|NN when|WRB resuming|VBG from|IN sx|JJ issue|NN
problem	if|IN a|DT device|NN is|VBZ attached|VBN while|IN the|DT platform|NN is|VBZ in|IN s3|NN or|CC s4|NN and|CC the|DT device|NN is|VBZ assigned|VBN the|DT highest|JJS assignable|JJ slot|NN id|NN upon|IN resume|NN ,|, the|DT xhci|NN may|MD attempt|VB to|TO access|NN an|DT unassigned|JJ main|JJ memory|NN address|NN .|.
implication	accessing|VBG unassigned|JJ main|JJ memory|NN address|NN may|MD cause|VB a|DT system|NN software|NN timeout|IN leading|VBG to|TO possible|JJ system|NN hang|NN .|.
workaround	system|NN sw|NN can|MD detect|VB the|DT timeout|NN and|CC perform|VB a|DT host|NN controller|NN reset|NN prior|RB to|TO avoid|VB a|DT system|NN hang|NN .|.
title	lfps|NN detect|NN threshold|NN
problem	the|DT usb|JJ 3.0|CD host|NN and|CC device|NN controllers|NNS lfps|VBP (|( low|JJ frequency|NN periodic|JJ signal|NN )|) detect|NN threshold|NN is|VBZ higher|JJR than|IN the|DT usb|JJ 3.0|CD specification|NN maximum|NN of|IN 300|CD mv|NN .|.
implication	the|DT usb|JJ 3.0|CD host|NN and|CC device|NN controllers|NNS may|MD not|RB recognize|VB lfps|NN from|IN superspeed|JJ devices|NNS transmitting|VBG at|IN the|DT minimum|NN low|JJ power|NN peak-to-peak|JJ differential|JJ voltage|NN (|( 400|CD mv|NN )|) as|IN defined|VBN by|IN usb|JJ 3.0|CD specification|NN for|IN the|DT optional|JJ capability|NN for|IN low-power|JJR swing|NN mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	set|VBN latency|NN tolerance|NN value|NN command|NN completion|NN event|NN issue|NN
problem	the|DT xhci|JJ controller|NN does|VBZ not|RB return|VB a|DT value|NN of|IN 0|CD for|IN slot|NN id|NN in|IN the|DT command|NN completion|NN event|NN trb|NN (|( transfer|VB request|NN block|NN )|) for|IN a|DT set|NN latency|NN tolerance|NN value|NN command|NN .|. note|NN :|: this|DT violates|VBZ the|DT command|NN completion|NN event|NN trb|NN description|NN in|IN section|NN 6.4.2.2|CD of|IN the|DT extensible|JJ host|NN controller|NN interface|NN for|IN universal|JJ serial|JJ bus|NN (|( xhci|NNP )|) specification|NN ,|, revision|NN 1.0|CD .|.
implication	there|EX are|VBP no|DT known|JJ functional|JJ failures|NNS due|JJ to|TO this|DT issue|NN .|. note|NN :|: set|NN latency|NN tolerance|NN value|NN command|NN is|VBZ specific|JJ to|TO the|DT controller|NN and|CC not|RB the|DT slot|NN .|. software|NN knows|VBZ which|WDT command|NN was|VBD issued|VBN and|CC which|WDT fields|NNS are|VBP valid|JJ to|TO check|VB for|IN the|DT event|NN .|. note|NN :|: xhci|NN cv|NN compliance|NN test|NN suite|NN :|: test|NN td4.10|NN :|: set|NN latency|NN tolerance|NN value|NN command|VBP test|NN may|MD issue|VB a|DT warning|NN .|.
workaround	none|NN identified|VBD
title	xhci|NN data|NNS packet|NN header|NN and|CC payload|NN mismatch|NN error|NN condition|NN
problem	if|IN a|DT superspeed|NN device|NN sends|VBZ a|DT dph|NN (|( data|NNS packet|NN header|NN )|) to|TO the|DT xhci|NN with|IN a|DT data|NNS length|NN field|NN that|WDT specifies|VBZ less|JJR data|NNS than|IN is|VBZ actually|RB sent|VBN in|IN the|DT dpp|NN (|( data|NNS packet|NN payload|NN )|) ,|, the|DT xhci|NN will|MD accept|VB the|DT packet|NN instead|RB of|IN discarding|VBG the|DT packet|NN as|IN invalid|JJ .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ a|DT device|NN to|TO send|VB a|DT dpp|NN matching|VBG the|DT amount|NN of|IN data|NNS specified|VBN by|IN the|DT dph|NN .|.
implication	the|DT amount|NN of|IN data|NNS specified|VBN in|IN the|DT dph|NN will|MD be|VB accepted|VBN by|IN the|DT xhci|NN and|CC the|DT remaining|VBG data|NNS will|MD be|VB discarded|VBN and|CC may|MD result|VB in|IN anomalous|JJ system|NN behavior|NN .|. note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN in|IN a|DT synthetic|JJ test|NN environment|NN with|IN a|DT synthetic|JJ device|NN .|.
workaround	none|NN identified|VBD
title	usb|JJ xhci|NNP max|NN packet|NN size|NN and|CC transfer|VB descriptor|NN length|NN mismatch|NN
problem	the|DT xhci|NN may|MD incorrectly|RB handle|VB a|DT request|NN from|IN a|DT low-speed|JJ or|CC full-speed|JJ device|NN when|WRB all|PDT the|DT following|JJ conditions|NNS are|VBP true|JJ :|: the|DT sum|NN of|IN the|DT packet|NN fragments|VBZ equals|VBZ the|DT length|NN specified|VBN by|IN the|DT td|NN (|( transfer|VB descriptor|NN )|) the|DT td|NN length|NN is|VBZ less|JJR than|IN the|DT mps|NNS (|( max|NN packet|NN size|NN )|) for|IN the|DT device|NN the|DT last|JJ packet|NN received|VBD in|IN the|DT transfer|NN is|VBZ 0|CD or|CC babble|JJ bytes|NNS
implication	the|DT xhci|NN will|MD halt|VB the|DT endpoint|NN if|IN all|PDT the|DT above|JJ conditions|NNS are|VBP met|VBN .|. all|DT functions|NNS associated|VBN with|IN the|DT endpoint|NN will|MD stop|VB functioning|NN until|IN the|DT device|NN is|VBZ unplugged|JJ and|CC reinserted|VBN .|.
workaround	none|NN identified|VBD
title	usb|JJ ehci|NN rmh|NN port|NN disabled|VBD due|JJ to|TO device|VB initiated|JJ remote|NNS wake|VBP
problem	during|IN resume|NN from|IN global|JJ suspend|NN ,|, the|DT rmh|NN controller|NN may|MD not|RB send|VB sof|JJ soon|RB enough|RB to|TO prevent|VB a|DT device|NN from|IN entering|VBG suspend|NN again|RB .|. a|DT collision|NN on|IN the|DT port|NN may|MD occur|VB if|IN a|DT device|NN initiated|VBN remote|JJ wake|NN occurs|VBZ before|IN the|DT rmh|NN controller|NN sends|VBZ sof|JJ .|. note|NN :|: intel|NN has|VBZ only|RB observed|VBN this|DT issue|NN when|WRB two|CD usb|JJ devices|NNS on|IN the|DT same|JJ rmh|NN controller|NN send|VBP remote|JJ wake|NN within|IN 30|CD ms|NNS window|VBP while|IN rmh|NN controller|NN is|VBZ resuming|VBG from|IN global|JJ suspend|NN
implication	the|DT rmh|NN host|NN controller|NN may|MD detect|VB the|DT collision|NN as|IN babble|JJ and|CC disable|JJ the|DT port|NN .|.
workaround	intel|NN recommends|VBZ system|NN software|NN to|TO check|VB bit|NN 3|CD (|( port|NN enable/disable|JJ change|NN )|) together|RB with|IN bit|NN 7|CD (|( suspend|NN )|) of|IN port|NN n|NN status|NN and|CC control|NN portc|NN registers|NNS when|WRB determining|VBG which|WDT port|NN (|( s|PRP )|) have|VBP initiated|VBN remote|JJ wake|NN .|. intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|NN isoch|NN in|IN transfer|NN error|NN issue|NN
problem	if|IN a|DT usb|JJ full-speed|JJ inbound|NN isochronous|JJ transaction|NN with|IN a|DT packet|NN length|NN 190|CD bytes|NNS or|CC greater|JJR is|VBZ started|VBN near|IN the|DT end|NN of|IN a|DT microframe|NN the|DT soc|NN may|MD see|VB more|JJR than|IN 189|CD bytes|NNS in|IN the|DT next|JJ microframe|NN .|.
implication	if|IN the|DT soc|NN sees|VBZ more|JJR than|IN 189|CD bytes|NNS for|IN a|DT microframe|NN an|DT error|NN will|MD be|VB sent|VBN to|TO software|NN and|CC the|DT isochronous|JJ transfer|NN will|MD be|VB lost|VBN .|. if|IN a|DT single|JJ data|NN packet|NN is|VBZ lost|VBN no|DT perceptible|JJ impact|NN for|IN the|DT end|NN user|NN is|VBZ expected|VBN .|. note|NN :|: intel|NN has|VBZ only|RB observed|VBN the|DT issue|NN in|IN a|DT synthetic|JJ test|NN environment|NN where|WRB precise|NN control|NN of|IN packet|NN scheduling|NN is|VBZ available|JJ ,|, and|CC has|VBZ not|RB observed|VBN this|DT failure|NN in|IN its|PRP$ compatibility|NN validation|NN testing|VBG .|. isochronous|JJ traffic|NN is|VBZ periodic|JJ and|CC can|MD not|RB be|VB retried|VBN thus|RB it|PRP is|VBZ considered|VBN good|JJ practice|NN for|IN software|NN to|TO schedule|VB isochronous|JJ transactions|NNS to|TO start|VB at|IN the|DT beginning|NN of|IN a|DT microframe|NN .|. known|VBN software|NN solutions|NNS follow|VBP this|DT practice|NN .|. to|TO sensitize|VB the|DT system|NN to|TO the|DT issue|NN additional|JJ traffic|NN such|JJ as|IN other|JJ isochronous|JJ transactions|NNS or|CC retries|NNS of|IN asynchronous|JJ transactions|NNS would|MD be|VB required|VBN to|TO push|VB the|DT inbound|NN isochronous|JJ transaction|NN to|TO the|DT end|NN of|IN the|DT microframe|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|NN babble|JJ detected|VBN with|IN sw|NN overscheduling|VBG
problem	if|IN software|NN violates|VBZ usb|JJ periodic|JJ scheduling|NN rules|NNS for|IN full-speed|JJ isochronous|JJ traffic|NN by|IN overscheduling|VBG ,|, the|DT rmh|NN may|MD not|RB handle|VB the|DT error|NN condition|NN properly|RB and|CC return|VB a|DT completion|NN split|NN with|IN more|JJR data|NNS than|IN the|DT length|NN expected|VBN .|.
implication	if|IN the|DT rmh|NN returns|VBZ more|JJR data|NNS than|IN expected|VBN ,|, the|DT endpoint|NN will|MD detect|VB packet|NN babble|NN for|IN that|DT transaction|NN and|CC the|DT packet|NN will|MD be|VB dropped|VBN .|. since|IN overscheduling|VBG occurred|VBD to|TO create|VB the|DT error|NN condition|NN ,|, the|DT packet|NN would|MD be|VB dropped|JJ regardless|NN of|IN rmh|JJ behavior|NN .|. if|IN a|DT single|JJ isochronous|JJ data|NNS packet|NN is|VBZ lost|VBN ,|, no|DT perceptible|JJ impact|NN to|TO the|DT end|NN user|NN is|VBZ expected|VBN .|. note|NN :|: usb|JJ software|NN overscheduling|VBG occurs|NNS when|WRB the|DT amount|NN of|IN data|NNS scheduled|VBN for|IN a|DT microframe|NN exceeds|VBZ the|DT maximum|JJ budget|NN .|. this|DT is|VBZ an|DT error|NN condition|NN that|WDT violates|VBZ the|DT usb|JJ periodic|JJ scheduling|NN rule|NN .|. note|NN :|: this|DT failure|NN has|VBZ only|RB been|VBN recreated|VBN synthetically|RB with|IN usb|JJ software|NN intentionally|RB overscheduling|VBG traffic|NN to|TO hit|VB the|DT error|NN condition|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|JJ full-/low-speed|JJ eop|NN issue|NN
problem	if|IN the|DT eop|NN of|IN the|DT last|JJ packet|NN in|IN a|DT usb|JJ isochronous|JJ split|NN transaction|NN (|( transaction|NN >|VBZ 189|CD bytes|NNS )|) is|VBZ dropped|VBN or|CC delayed|VBN 3|CD ms|NN or|CC longer|JJR the|DT following|NN may|MD occur|VB :|: if|IN there|EX are|VBP no|DT other|JJ pending|VBG low-speed|JJ or|CC full-speed|JJ transactions|NNS the|DT rmh|NN will|MD not|RB send|VB sof|NN ,|, or|CC keep-alive|JJ .|. devices|NNS connected|VBN to|TO the|DT rmh|NN will|MD interpret|VB this|DT condition|NN as|IN idle|JJ and|CC will|MD enter|VB suspend|NN .|. if|IN there|EX is|VBZ other|JJ pending|VBG low-speed|JJ or|CC full-speed|JJ transactions|NNS ,|, the|DT rmh|NN will|MD drop|VB the|DT isochronous|JJ transaction|NN and|CC resume|VB normal|JJ operation|NN .|.
implication	if|IN there|EX are|VBP no|DT other|JJ transactions|NNS pending|VBG ,|, the|DT rmh|NN is|VBZ unaware|JJ a|DT device|NN has|VBZ entered|VBN suspend|NNS and|CC may|MD start|VB sending|VBG a|DT transaction|NN without|IN waking|VBG the|DT device|NN .|. the|DT implication|NN is|VBZ device|JJ dependent|NN ,|, but|CC a|DT device|NN may|MD stall|VB and|CC require|VB a|DT reset|NN to|TO resume|VB functionality|NN .|. if|IN there|EX are|VBP other|JJ transactions|NNS present|JJ ,|, only|RB the|DT initial|JJ isochronous|JJ transaction|NN may|MD be|VB lost|VBN .|. the|DT loss|NN of|IN a|DT single|JJ isochronous|JJ transaction|NN may|MD not|RB result|VB in|IN end|NN user|NN perceptible|JJ impact|NN .|. note|NN :|: intel|NN has|VBZ only|RB observed|VBN this|DT failure|NN when|WRB using|VBG software|NN that|WDT does|VBZ not|RB comply|VB with|IN the|DT usb|JJ specification|NN and|CC violates|VBZ the|DT hardware|NN isochronous|JJ scheduling|VBG threshold|NN by|IN terminating|VBG transactions|NNS that|WDT are|VBP already|RB in|IN progress|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|RB asynchronous|JJ retries|NNS prioritized|VBN over|IN periodic|JJ transfers|NNS
problem	the|DT integrated|VBN usb|JJ rmh|NN incorrectly|RB prioritizes|VBZ full-speed|JJ and|CC low-speed|JJ asynchronous|JJ retries|NNS over|IN dispatchable|JJ periodic|JJ transfers|NNS .|.
implication	periodic|JJ transfers|NNS may|MD be|VB delayed|VBN or|CC aborted|VBN .|. if|IN the|DT asynchronous|JJ retry|NN latency|NN causes|VBZ the|DT periodic|JJ transfer|NN to|TO be|VB aborted|VBN ,|, the|DT impact|NN varies|VBZ depending|VBG on|IN the|DT nature|NN of|IN periodic|JJ transfer|NN :|: if|IN a|DT periodic|JJ interrupt|NN transfer|NN is|VBZ aborted|VBN ,|, the|DT data|NNS may|MD be|VB recovered|VBN by|IN the|DT next|JJ instance|NN of|IN the|DT interrupt|NN or|CC the|DT data|NNS could|MD be|VB dropped|VBN .|. if|IN a|DT periodic|JJ isochronous|JJ transfer|NN is|VBZ aborted|VBN ,|, the|DT data|NNS will|MD be|VB dropped|VBN .|. a|DT single|JJ dropped|VBD periodic|JJ transaction|NN should|MD not|RB be|VB noticeable|JJ by|IN end|NN user|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|NN fs/ls|NN incorrect|JJ number|NN of|IN retries|NNS
problem	a|DT usb|JJ low-speed|JJ transaction|NN may|MD be|VB retried|VBN more|JJR than|IN three|CD times|NNS ,|, and|CC a|DT usb|JJ full-|JJ speed|NN transaction|NN may|MD be|VB retried|VBN less|JJR than|IN three|CD times|NNS if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN :|: a|DT usb|JJ low-speed|JJ transaction|NN with|IN errors|NNS or|CC the|DT first|JJ retry|NN of|IN the|DT transaction|NN occurs|VBZ near|IN the|DT end|NN of|IN a|DT microframe|NN ,|, and|CC there|EX is|VBZ not|RB enough|JJ time|NN to|TO complete|VB another|DT retry|NN of|IN the|DT low-speed|JJ transaction|NN in|IN the|DT same|JJ microframe|NN .|. there|EX is|VBZ pending|VBG usb|JJ full-speed|JJ traffic|NN and|CC there|EX is|VBZ enough|JJ time|NN left|VBN in|IN the|DT microframe|NN to|TO complete|VB one|CD or|CC more|JJR attempts|NNS of|IN the|DT full-speed|JJ transaction|NN .|. both|DT the|DT low-speed|JJ and|CC full-speed|JJ transactions|NNS must|MD be|VB asynchronous|JJ (|( bulk/|VB control|NN )|) and|CC must|MD have|VB the|DT same|JJ direction|NN either|CC in|IN or|CC out|IN .|. note|NN :|: per|IN the|DT usb|JJ ehci|NN specification|NN a|DT transaction|NN with|IN errors|NNS should|MD be|VB attempted|VBN a|DT maximum|NN of|IN three|CD times|NNS if|IN it|PRP continues|VBZ to|TO fail|VB .|.
implication	for|IN low-speed|JJ transactions|NNS the|DT extra|JJ retry|NN (|( s|PRP )|) allow|VB a|DT transaction|NN additional|JJ chance|NN (|( s|PRP )|) to|TO recover|VB regardless|RB of|IN if|IN the|DT full-speed|JJ transaction|NN has|VBZ errors|NNS or|CC not|RB .|. if|IN the|DT full-speed|JJ transactions|NNS also|RB have|VBP errors|NNS ,|, the|DT soc|NN may|MD retry|VB the|DT transaction|NN fewer|JJR times|NNS than|IN required|VBN ,|, stalling|VBG the|DT device|NN prematurely|RB .|. once|RB stalled|VBN ,|, the|DT implication|NN is|VBZ software|NN dependent|JJ ,|, but|CC the|DT device|NN may|MD be|VB reset|VBN by|IN software|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|NN rmh|NN think|VBP time|NN issue|NN
problem	the|DT usb|JJ rmh|NN think|VBP time|NN may|MD exceed|VB its|PRP$ declared|JJ value|NN in|IN the|DT rmh|NN hub|NN descriptor|NN register|NN of|IN 8|CD full-speed|JJ bit|NN times|NNS .|.
implication	if|IN the|DT usb|JJ driver|NN fully|RB subscribes|VBZ a|DT usb|JJ microframe|NN ,|, ls/fs|JJ transactions|NNS may|MD exceed|VB the|DT microframe|JJ boundary|JJ .|. note|NN :|: no|DT functional|JJ failures|NNS have|VBP been|VBN observed|VBN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ ehci|JJ full-/low-speed|JJ device|NN removal|NN issue|NN
problem	if|IN two|CD or|CC more|JJR usb|JJ full-/low-speed|JJ devices|NNS are|VBP connected|VBN to|TO the|DT ehci|NN usb|JJ controller|NN ,|, the|DT devices|NNS are|VBP not|RB suspended|VBN ,|, and|CC one|CD device|NN is|VBZ removed|VBN ,|, one|CD or|CC more|JJR of|IN the|DT devices|NNS remaining|VBG in|IN the|DT system|NN may|MD be|VB affected|VBN by|IN the|DT disconnect|NN .|.
implication	the|DT implication|NN is|VBZ device|JJ dependent|NN .|. a|DT device|NN may|MD experience|VB a|DT delayed|JJ transaction|NN ,|, stall|NN and|CC be|VB recovered|VBN via|IN software|NN ,|, or|CC stall|NN and|CC require|VB a|DT reset|NN such|JJ as|IN a|DT hot|JJ plug|NN to|TO resume|VB normal|JJ functionality|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN the|DT ps|NN bit|NN (|( page|JJ size|NN bit|NN 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	cs|NN limit|NN violations|NNS may|MD not|RB be|VB detected|VBN after|IN vm|NN entry|NN
problem	the|DT processor|NN may|MD fail|VB to|TO detect|VB a|DT cs|NN limit|NN violation|NN on|IN fetching|VBG the|DT first|JJ instruction|NN after|IN vm|JJ entry|NN if|IN the|DT first|JJ byte|NN of|IN that|DT instruction|NN is|VBZ outside|IN the|DT cs|JJ limit|NN but|CC the|DT last|JJ byte|NN of|IN the|DT instruction|NN is|VBZ inside|IN the|DT limit|NN .|.
implication	the|DT processor|NN may|MD erroneously|RB execute|VB an|DT instruction|NN that|WDT should|MD have|VB caused|VBN a|DT general|JJ protection|NN exception|NN .|.
workaround	when|WRB a|DT vmm|NN emulates|VBZ a|DT branch|NN instruction|NN it|PRP should|MD inject|VB a|DT general|JJ protection|NN exception|NN if|IN the|DT instructions|NNS target|NN eip|NN is|VBZ beyond|IN the|DT cs|JJ limit|NN .|.
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|VBZ the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN which|WDT changes|VBZ cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN which|WDT caused|VBD the|DT pebs|JJ event|NN may|MD identify|VB the|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN clearing|VBG the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN and|CC two|CD or|CC more|JJR pmcs|NNS overflow|IN within|IN a|DT small|JJ window|NN of|IN time|NN and|CC pmi|NN is|VBZ requested|VBN ,|, then|RB subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|.
implication	on|IN a|DT pmi|NN ,|, subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB fencing|JJ or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|JJ section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	sdio|NN host|NN controller|NN does|VBZ not|RB control|VB the|DT sdio|NN bus|NN power|NN
problem	the|DT sd|NN bus|NN power|NN bit|NN in|IN power|NN control|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 17|CD ;|: function|NN 0|CD ;|: offset|VB 029h|CD )|) is|VBZ not|RB connected|VBN to|TO any|DT soc|JJ io|NN pin|NN that|WDT can|MD reset|VB the|DT sdio|NN bus|NN power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, sdio|JJ device|NN power-on-reset|NN can|MD not|RB be|VB controlled|VBN by|IN power|NN control|NN register|NN .|. sdio|JJ controller|NN may|MD fail|VB to|TO comply|VB with|IN sd|JJ host|NN controller|NN specification|NN version|NN 3.00|CD .|.
implication	sdio|JJ devices|NNS may|MD not|RB be|VB powered|VBN up|RP and|CC initialized|VBN correctly|RB .|.
workaround	software|NN should|MD be|VB configured|VBN to|TO use|VB a|DT gpio|NN pin|NN on|IN the|DT platform|NN to|TO enable|VB or|CC disable|VB the|DT sdio|NN bus|NN power|NN .|. please|NN refer|NN to|TO intel|VB atom|NN processor|NN e3800|JJ product|NN family|NN soc|JJ external|JJ design|NN specification|NN (|( eds|NNS )|) document|NN .|.
title	usb|JJ hsic|JJ ports|NNS incorrectly|RB reported|VBD as|IN removable|JJ
problem	the|DT dr|NN (|( device|NN removable|NN )|) bit|NN in|IN the|DT portsc|NN registers|NNS of|IN the|DT two|CD usb|JJ hsic|JJ ports|NNS incorrectly|RB indicates|VBZ that|IN devices|NNS on|IN these|DT ports|NNS may|MD be|VB removed|VBN .|.
implication	software|NN that|IN relies|VBZ solely|RB on|IN the|DT state|NN of|IN dr|NN bits|NNS will|MD consider|VB fixed|JJ devices|NNS to|TO be|VB removable|JJ .|. this|DT may|MD lead|VB the|DT software|NN to|TO improper|VB actions|NNS (|( e.g|NN .|. requesting|VBG the|DT user|NN remove|VB a|DT fixed|JJ device|NN )|) .|.
workaround	in|IN conjunction|NN with|IN the|DT dr|NN bits|NNS ,|, software|NN should|MD use|VB bios-configured|JJ acpi|NN tables|NNS and|CC factor|NN in|IN the|DT connectable|JJ field|NN of|IN the|DT usb|JJ port|NN capabilities|NNS object|VBP when|WRB determining|VBG whether|IN a|DT port|NN is|VBZ removable|JJ .|.
title	multiple|JJ threads|NNS that|WDT access|NN the|DT isp|NN concurrently|RB may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	the|DT isp|NN (|( image|NN signal|NN processor|NN )|) may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS .|.
implication	if|IN multiple|JJ software|NN threads|NNS access|NN the|DT isp|NN concurrently|RB ,|, it|PRP may|MD lead|VB to|TO system|NN hang|NN during|IN video|NN recording|NN ,|, still|RB image|NN capture|NN or|CC preview|NN modes|NNS .|.
workaround	avoid|NN using|VBG multiple|JJ threads|NNS that|WDT may|MD concurrently|RB access|NN the|DT isp|NN .|. the|DT intel-provided|JJ drivers|NNS implement|VBP this|DT workaround|NN .|.
title	premature|NN asynchronous|JJ interrupt|JJ enabling|NN may|MD lead|VB to|TO loss|NN of|IN sdio|JJ wifi|NN functionality|NN
problem	setting|VBG the|DT sdio|NN controllers|NNS host|VBD control|NN 2|CD register|NN asynchronous|JJ interrupt|NN enable|NN (|( bus|JJ 0|CD ;|: device|NN 17|CD ;|: function|NN 0|CD ;|: offset|VBN 03eh|CD ,|, bit|RB 14|CD )|) to|TO 1|CD before|IN the|DT signal|JJ voltage|NN switch|NN sequence|NN completion|NN may|MD result|VB in|IN sdio|JJ card|NN initialization|NN failure|NN .|.
implication	sdio|JJ card|NN initialization|NN failure|NN may|MD lead|VB to|TO software|NN time|NN out|IN and|CC loss|NN of|IN wifi|JJ device|NN functionality|NN .|. currently|RB released|VBN common|JJ operating|NN system|NN drivers|NNS do|VBP not|RB use|VB asynchronous|JJ interrupt|JJ mode|NN .|.
workaround	the|DT sdio|NN driver|NN should|MD either|VB use|NN sdio|NN synchronous|JJ interrupt|JJ mode|NN or|CC enable|JJ sdio|NN asynchronous|JJ interrupt|JJ mode|NN after|IN the|DT sdio|JJ card|NN signal|JJ voltage|NN switch|NN sequence|NN completes|NNS .|.
problem	if|IN software|NN modifies|VBZ a|DT paging|NN structure|NN entry|NN while|IN the|DT processor|NN is|VBZ using|VBG the|DT entry|NN for|IN linear|JJ address|NN translation|NN ,|, the|DT processor|NN may|MD erroneously|RB use|VB the|DT old|JJ value|NN of|IN the|DT entry|NN to|TO form|VB a|DT translation|NN in|IN a|DT tlb|NN (|( or|CC an|DT entry|NN in|IN a|DT paging|NN structure|NN cache|NN )|) and|CC then|RB update|VB the|DT entrys|JJ new|JJ value|NN to|TO set|VB the|DT accessed|JJ flag|NN or|CC dirty|JJ flag|NN .|. this|DT will|MD occur|VB only|RB if|IN both|DT the|DT old|JJ and|CC new|JJ values|NNS of|IN the|DT entry|NN result|NN in|IN valid|JJ translations|NNS .|.
implication	incorrect|JJ behavior|NN may|MD occur|VB with|IN algorithms|NN that|WDT atomically|RB check|VBP that|IN the|DT accessed|JJ flag|NN or|CC the|DT dirty|JJ flag|NN of|IN a|DT paging|NN structure|NN entry|NN is|VBZ clear|JJ and|CC modify|VB other|JJ parts|NNS of|IN that|DT paging|NN structure|NN entry|NN in|IN a|DT manner|NN that|WDT results|NNS in|IN a|DT different|JJ valid|JJ translation|NN .|.
workaround	affected|JJ algorithms|NN must|MD ensure|VB that|IN appropriate|JJ tlb|JJ invalidation|NN is|VBZ done|VBN before|IN assuming|VBG that|IN future|JJ accesses|NNS do|VBP not|RB use|VB translations|NNS based|VBN on|IN the|DT old|JJ value|NN of|IN the|DT paging|NN structure|NN entry|NN .|.
title	certain|JJ emmc|NN host|NN controller|NN registers|NNS are|VBP not|RB cleared|VBN by|IN software|NN reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB an|DT emmc|NN host|NN controller|NN software|NN reset|NN is|VBZ requested|VBN by|IN setting|VBG bit|NN 0|CD of|IN the|DT software|NN reset|VB register|NN (|( offset|VB 2fh|CD )|) ,|, the|DT command|NN response|NN register|NN (|( offset|VB 10h|CD )|) and|CC adma|JJ error|NN status|NN register|NN (|( offset|VB 54h|CD )|) are|VBP not|RB cleared|VBN .|. this|DT does|VBZ not|RB comply|VB with|IN the|DT sd|NN host|NN controller|NN specification|NN 3.0|CD .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB read|VB these|DT registers|NNS until|IN a|DT response|NN is|VBZ received|VBN from|IN the|DT emmc|JJ device|NN .|.
title	lpe|NN audio|NN output|NN not|RB available|JJ on|IN hdmi|NN when|WRB hdaudio|NN controller|NN is|VBZ disabled|JJ
problem	when|WRB lpe|NN (|( low|JJ power|NN engine|NN )|) audio|NN is|VBZ active|JJ ,|, the|DT hdaudio|NN controller|NN can|MD be|VB disabled|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lpe|NN audio|NN is|VBZ dependent|JJ on|IN hdaudio|NN controller|NN being|VBG enabled|VBN .|.
implication	hdmi|NN will|MD not|RB output|NN any|DT audio|NN when|WRB the|DT hdaudio|NN controller|NN is|VBZ disabled|VBN ,|, and|CC thus|RB ,|, will|MD not|RB play|VB lpe|NN audio|NN where|WRB the|DT lpe|NN audio|JJ controller|NN is|VBZ selected|VBN by|IN bios|NNS .|.
workaround	the|DT hdaudio|NN controller|NN should|MD be|VB enabled|VBN by|IN soft-strap|NN .|. bios|NNS should|MD not|RB disable|VB it|PRP during|IN the|DT boot|NN flow|NN .|. please|VB refer|NN to|TO latest|JJS version|NN of|IN valleyview|NN i|NN soc|VBP bios|NNS writers|NNS guide|VBP .|.
title	usb|JJ device|NN mode|NNS controller|NN may|MD not|RB successfully|RB switch|VB to|TO high|JJ speed|NN data|NNS rate|NN
problem	the|DT usb|JJ device|NN mode|NNS controller|NN may|MD initiate|VB speed|NN change|NN to|TO high|JJ speed|NN data|NNS rate|NN immediately|RB following|VBG a|DT reset|NN of|IN a|DT discrete|JJ ulpi|NN (|( utmi+|JJ low|JJ pin|NN interface|NN )|) compliant|NN phy|NN (|( physical|JJ layer|NN )|) device|NN .|.
implication	some|DT ulpi-compliant|JJ phys|NN may|MD not|RB recognize|VB the|DT usb|JJ device|NN mode|NN controller|NN speed|NN change|NN and|CC thus|RB may|MD not|RB be|VB able|JJ to|TO support|VB usb|JJ high|JJ speed|NN operation|NN .|.
workaround	none|NN identified|VBD .|. contact|JJ intel|NN technical|JJ support|NN for|IN information|NN on|IN supported|JJ phy|NN .|.
title	usb|JJ device|NN mode|NN controller|NN response|NN time|NN may|MD exceed|VB the|DT specification|NN
problem	the|DT usb|JJ ulpi|JJ specification|NN allocates|VBZ 112|CD bit|NN times|NNS for|IN the|DT usb|JJ device|NN mode|NN controller|NN to|TO respond|VB to|TO requests|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT socs|NN device|NN mode|NN controller|NN may|MD exceed|VB this|DT specification|NN .|.
implication	usb|JJ response|NN time|NN may|MD exceed|VB specifications|NNS in|IN configurations|NNS with|IN maximal|JJ total|JJ usb|JJ cable|NN length|NN ,|, resulting|VBG in|IN communication|NN failure|NN .|.
workaround	limit|NN the|DT total|JJ cable|NN length|NN used|VBN to|TO connect|VB to|TO the|DT host|NN to|TO less|JJR than|IN 24m|CD to|TO compensate|VB for|IN the|DT additional|JJ controller|NN response|NN time|NN .|.
title	usb|JJ device|NN mode|NNS controller|NN may|MD not|RB enter|VB the|DT ss.inactive|JJ state|NN
problem	when|WRB operating|VBG at|IN superspeed|NN rates|NNS ,|, the|DT pending_hp_timer|NN is|VBZ used|VBN to|TO detect|VB lost|VBN or|CC corrupted|VBN acknowledgements|NNS .|. the|DT usb3.0|JJ specification|NN requires|VBZ a|DT usb|JJ port|NN to|TO transition|NN to|TO the|DT ss.inactive|JJ state|NN on|IN the|DT fourth|JJ consecutive|JJ timeout|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT usb|JJ device|NN mode|NN controller|NN in|IN device|NN mode|NN will|MD continue|VB to|TO enter|VB recovery|NN state|NN and|CC not|RB enter|VB the|DT ss.inactive|JJ state|NN .|.
implication	this|DT behavior|NN does|VBZ not|RB comply|VB with|IN the|DT usb3.0|JJ specification|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ ehci|JJ full-/low-speed|JJ port|NN reset|NN or|CC clear|JJ tt|NN buffer|NN request|NN
problem	one|CD or|CC more|JJR full-/low-speed|JJ usb|JJ devices|NNS on|IN the|DT same|JJ rmh|NN controller|NN may|MD be|VB affected|VBN if|IN the|DT devices|NNS are|VBP not|RB suspended|VBN and|CC either|DT (|( a|DT )|) software|NN issues|NNS a|DT port|NN reset|NN or|CC (|( b|NN )|) software|NN issues|NNS a|DT clear|JJ tt|NN buffer|NN request|NN to|TO a|DT port|NN executing|VBG a|DT split|NN full-/low-speed|RB asynchronous|JJ out|IN command|NN .|. the|DT small|JJ window|NN of|IN exposure|NN for|IN full-speed|JJ device|NN is|VBZ around|RB 1.5|CD microseconds|NNS and|CC around|IN 12|CD microseconds|NNS for|IN a|DT low-speed|JJ device|NN .|.
implication	the|DT affected|JJ port|NN may|MD stall|VB or|CC receive|VB stale|JJ data|NNS for|IN a|DT newly|RB arrived|VBN split|NN transfer|NN occurring|VBG at|IN the|DT time|NN of|IN the|DT port|NN reset|NN or|CC clear|JJ tt|NN buffer|NN request|NN .|. note|NN :|: note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN in|IN a|DT synthetic|JJ test|NN environment|NN .|.
workaround	intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	usb|JJ device|NN mode|NN controller|NN lfps|JJ transmission|NN period|NN does|VBZ not|RB meet|VB usb3.0|JJ specification|NN
problem	upon|IN usb|JJ device|NN mode|NN controller|NN superspeed|NN u1|JJ (|( low-power|JJ state|NN )|) exit|NN ,|, the|DT lfps|NN (|( low-frequency|JJ periodic|NN signaling|VBG )|) signal|NN may|MD be|VB transmitted|VBN for|IN less|JJR than|IN the|DT 600ns|CD required|VBN by|IN usb3.0|JJ specification|NN .|.
implication	in|IN case|NN of|IN concurrent|NN u1|JJ exit|NN by|IN both|DT sides|NNS of|IN the|DT usb|JJ link|NN ,|, there|EX may|MD be|VB insufficient|JJ lfps|JJ duration|NN to|TO ensure|VB the|DT exit|NN is|VBZ successful|JJ .|. in|IN cases|NNS where|WRB u1|JJ exit|NN does|VBZ not|RB succeed|VB ,|, host|NN software|NN will|MD typically|RB initiate|VB link|NN recovery|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ systems|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	mtf|NN vm|NNS exit|NN may|MD be|VB delayed|VBN following|VBG a|DT vm|JJ entry|NN that|WDT injects|VBZ a|DT software|NN interrupt|NN
problem	if|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD and|CC vm|JJ entry|NN is|VBZ performing|VBG event|NN injection|NN ,|, an|DT mtf|NN vm|NN exit|NN should|MD be|VB delivered|VBN immediately|RB after|IN the|DT vm|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, delivery|NN of|IN the|DT mtf|NN vm|NN exit|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN if|IN the|DT event|NN being|VBG injected|VBN is|VBZ a|DT software|NN interrupt|NN and|CC if|IN the|DT guest|NN state|NN being|VBG loaded|VBN has|VBZ rflags.vm|VBN =|NNP cr4.vme|NN =|VBD 1.|CD in|IN this|DT case|NN ,|, the|DT mtf|NN vm|NN exit|NN is|VBZ delivered|VBN following|VBG the|DT first|JJ instruction|NN of|IN the|DT software|NN interrupt|JJ handler|NN .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO trace|VB guest|JJS execution|NN may|MD fail|VB to|TO get|VB a|DT notifying|JJ vm|NN exit|NN after|IN injecting|VBG a|DT software|NN interrupt|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|. an|DT affected|JJ virtual-machine|JJ monitor|NN could|MD emulate|VB delivery|NN of|IN the|DT software|NN interrupt|NN before|IN vm|JJ entry|NN .|.
title	lbr|JJ stack|NN and|CC performance|NN counter|NN freeze|NN on|IN pmi|NN may|MD not|RB function|VB correctly|RB
problem	when|WRB freeze_lbrs_on_pmi|JJ flag|NN (|( bit|IN 11|CD )|) in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN ,|, the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) stack|NN is|VBZ frozen|VBN on|IN a|DT hardware|NN pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN .|. when|WRB freeze_perfmon_on_pmi|JJ flag|NN (|( bit|IN 12|CD )|) in|IN ia32_debugctl|NN msr|NN is|VBZ set|VBN ,|, a|DT pmi|NN request|NN clears|VBZ each|DT of|IN the|DT enable|JJ fields|NNS of|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) to|TO disable|JJ counters|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_lbrs_on_pmi|NN and/or|NN freeze_perfmon_on_pmi|NN is|VBZ set|VBN in|IN ia32_debugctl|JJ msr|NN and|CC the|DT local|JJ apic|NN is|VBZ disabled|VBN or|CC the|DT pmi|JJ lvt|NN is|VBZ masked|VBN ,|, the|DT lbr|JJ stack|NN and/or|NN performance|NN counters|NNS freeze|VBP on|IN pmi|NN may|MD not|RB function|VB correctly|RB .|.
implication	performance|NN monitoring|NN software|NN may|MD not|RB function|VB properly|RB if|IN the|DT lbr|NN stack|NN and|CC performance|NN counters|NNS freeze|VBP on|IN pmi|NNS do|VBP not|RB operate|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ mipi|NN csi|NN sensors|NNS may|MD not|RB operate|VB correctly|RB at|IN low|JJ clock|NN frequencies|NNS
problem	mipi|NN (|( mobile|JJ industry|NN processor|NN interface|NN )|) csi|NN (|( camera|NN serial|NN interface|NN )|) dphy|NN may|MD drop|VB packets|NNS if|IN the|DT mipi|NN csi|NN clock|NN frequency|NN is|VBZ below|IN 80mhz|CD and|CC if|IN camera|NN sensor|NN uses|VBZ ths-exit|NN less|JJR than|IN 200ns|CD .|.
implication	intel|NN has|VBZ observed|VBN this|DT erratum|NN on|IN systems|NNS using|VBG specific|JJ vga|NN sensors|NNS which|WDT operate|VBP at|IN 80|CD mhz|NN or|CC lower|JJR and|CC has|VBZ ths-exit|NN less|JJR than|IN 200ns|CD .|.
workaround	do|VB not|RB operate|VB sensor|NN below|IN 80mhz|CD mipi|NNS csi|JJ clock|NN with|IN ths-exit|NN less|JJR than|IN 200ns|CD .|.
title	usb|JJ legacy|NN support|NN smi|VBD not|RB available|JJ from|IN xhci|NNP controller|NN
problem	smis|NNS are|VBP routed|VBN using|VBG the|DT pmc|NN (|( power|NN management|NN controller|NN )|) smi_sts|NNS and|CC smi_en|JJ registers|NNS .|. however|RB ,|, the|DT usb|JJ smi|NN enable|NN (|( usb_smi_en|JJ )|) and|CC usb|JJ status|NN (|( usb_sts|NNS )|) fields|NNS only|RB reflect|VBP smis|NN for|IN the|DT ehci|NN usb|JJ controller|NN .|. smis|NN triggered|VBN by|IN the|DT xhci|NN controllers|NNS usblegctlsts|NNS mechanism|NN are|VBP not|RB available|JJ .|.
implication	bios|NNS is|VBZ unable|JJ to|TO receive|VB smi|NN interrupts|NNS from|IN the|DT xhci|NNP controller|NN .|. bios|NNS mechanisms|NNS such|JJ as|IN legacy|NN keyboard|NN emulation|NN for|IN pre-os|JJ environments|NNS will|MD be|VB impacted|VBN .|.
workaround	use|IN the|DT ehci|NN controller|NN for|IN legacy|NN keyboard|NN emulation|NN that|WDT requires|VBZ legacy|JJR usb|JJ smi|NN support|NN by|IN bios|NNS .|.
title	sd|JJ card|NN uhs-i|JJ mode|NN is|VBZ not|RB fully|RB supported|VBN
problem	the|DT sd|JJ card|NN specification|NN rev|VBZ 3.01|CD addendum|NN 1|CD specifies|NNS a|DT relaxed|JJ ncrc|NN (|( number|NN of|IN clocks|NNS to|TO cyclic|VB redundancy|NN check|NN )|) timing|NN specification|NN for|IN uhs-i|JJ (|( ddr50|NN )|) mode|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sd|NN host|NN controller|NN is|VBZ not|RB fully|RB compatible|JJ with|IN this|DT relaxed|JJ timing|NN specification|NN .|.
implication	using|VBG uhs-i|JJ mode|NN with|IN sd|JJ devices|NNS that|WDT rely|VBP upon|IN relaxed|JJ ncrc|NN may|MD cause|VB sd|NN host|NN commands|NNS to|TO fail|VB to|TO complete|VB ,|, resulting|VBG in|IN device|NN access|NN failures|NNS .|.
workaround	hs|NN mode|NN may|MD be|VB used|VBN in|IN place|NN of|IN uhs-i|JJ .|. bios|NNS and|CC driver|NN workarounds|NNS have|VBP been|VBN identified|VBN .|.
title	usb|JJ xhci|NN may|MD execute|VB a|DT stale|NN transfer|NN request|NN block|NN (|( trb|NN )|)
problem	when|WRB a|DT usb|JJ 3.0|CD or|CC usb|JJ 2.0|CD hub|NN with|IN numerous|JJ active|JJ full-speed|NN (|( fs|NN )|) or|CC low-speed|JJ (|( ls|NN )|) periodic|NN endpoints|NNS attached|VBN is|VBZ removed|VBN and|CC then|RB reconnected|VBD to|TO an|DT usb|JJ xhci|NN port|NN ,|, the|DT xhci|NNP controller|NN may|MD fail|VB to|TO fully|RB refresh|VB its|PRP$ cache|NN of|IN trb|NN records|NNS .|. the|DT controller|NN may|MD read|VB and|CC execute|VB a|DT stale|JJ trb|NN and|CC place|NN a|DT pointer|NN to|TO it|PRP in|IN a|DT transfer|NN event|NN trb|NN .|.
implication	in|IN some|DT cases|NNS ,|, the|DT xhci|NNP controller|NN may|MD read|VB de-allocated|JJ memory|NN pointed|VBN to|TO by|IN a|DT trb|NN of|IN a|DT disabled|JJ slot|NN .|. the|DT xhci|JJ controller|NN may|MD also|RB place|VB a|DT pointer|NN to|TO that|DT memory|NN in|IN the|DT event|NN ring|NN ,|, causing|VBG the|DT xhci|NN driver|NN to|TO access|NN that|WDT memory|NN and|CC process|NN its|PRP$ contents|NNS ,|, resulting|VBG in|IN system|NN hang|NN ,|, failure|NN to|TO enumerate|VB devices|NNS ,|, or|CC other|JJ anomalous|JJ system|NN behavior|NN .|. note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN in|IN a|DT stress|JJ test|NN environment|NN .|.
workaround	none|NN identified|VBN .|.
title	hd|NN audio|NN recording|NN and|CC playback|NN may|MD glitch|VB or|CC stop|VB
problem	under|IN certain|JJ conditions|NNS generally|RB involving|VBG extended|VBN simultaneous|JJ video|NN and|CC hd|NN audio|JJ playback|NN and/or|NN recording|NN ,|, glitches|NNS ,|, distortion|NN ,|, or|CC persistent|JJ muting|NN of|IN the|DT audio|JJ stream|NN may|MD occur|VB due|JJ to|TO improper|JJ processing|NN of|IN input|NN stream|NN data|NNS or|CC response|NN packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, media|NNS device|NN operation|NN may|MD not|RB be|VB reliable|JJ .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN to|TO minimize|VB the|DT effect|NN of|IN this|DT erratum|NN .|. please|VB refer|NN to|TO the|DT bay|NN trail|NN m/d|NN soc|NN bios|NNS writers|NNS guide|VBP or|CC later|RB .|. the|DT 3rd|CD party|NN codec|NN driver|NN should|MD minimize|VB hd|NN audio|JJ device|NN command|NN traffic|NN .|.
title	soc|NN pcie|NN ltssm|NN may|MD not|RB enter|VB detect|NN within|IN 20|CD ms|NNS
problem	the|DT pcie|NN specification|NN requires|VBZ the|DT ltssm|NN to|TO enter|VB detect|VB within|IN 20|CD ms|NN of|IN the|DT end|NN of|IN fundamental|JJ reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD violate|VB this|DT specification|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB operation|NN of|IN any|DT commercially|RB available|JJ add-in|JJ card|NN .|.
workaround	none|NN identified|VBN .|.
title	sata|JJ signal|JJ voltage|NN level|NN violation|NN
problem	sata|NNS transmit|NN buffers|NNS have|VBP been|VBN designed|VBN to|TO maximize|VB performance|NN and|CC robustness|NN over|IN a|DT variety|NN of|IN routing|VBG scenarios|NNS .|. as|IN a|DT result|NN ,|, the|DT sata|NN transmit|NN signaling|VBG voltage|NN levels|NNS may|MD exceed|VB the|DT maximum|JJ motherboard|NN tx|NN connector|NN and|CC device|NN rx|NN connector|NN voltage|NN specifications|NNS as|IN defined|VBN in|IN section|NN 7.2.2.3|CD of|IN the|DT serial|JJ ata|NN specification|NN ,|, rev|VBZ 3.1.|CD this|DT issue|NN applies|VBZ to|TO gen|VB 1|CD (|( 1.5|CD gb/s|NN )|) and|CC gen|$ 2|CD (|( 3|CD gb/s|NN )|) .|.
implication	none|NN known|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie|JJ root|NN ports|NNS unsupported|JJ request|NN completion|NN
problem	the|DT pcie|NN root|NN ports|NNS may|MD return|VB an|DT unsupported|JJ request|NN (|( ur|JJ )|) completion|NN with|IN an|DT incorrect|JJ lower|JJR address|NN field|NN in|IN response|NN to|TO a|DT memory|NN read|NN if|IN any|DT of|IN the|DT following|JJ occur|NN :|: bus|NN master|NN enable|NN is|VBZ disabled|VBN in|IN the|DT pcie|NN root|NN ports|NNS command|VBP register|NN (|( pcicmd|JJ bit|NN 2|CD =0|NN )|) address|NN type|NN (|( at|IN )|) field|NN of|IN the|DT transaction|NN layer|NN packet|NN (|( tlp|NN )|) header|NN is|VBZ non-zero|JJ the|DT requested|JJ upstream|NN address|NN falls|VBZ within|IN the|DT memory|NN range|NN claimed|VBN by|IN the|DT secondary|JJ side|NN of|IN the|DT bridge|NN requester|NN id|NN with|IN bus|JJ number|NN of|IN 0|CD
implication	the|DT ur|JJ completion|NN with|IN an|DT incorrect|JJ lower|JJR address|NN field|NN may|MD be|VB handled|VBN as|IN a|DT malformed|JJ tlp|NN causing|VBG the|DT requestor|NN to|TO send|VB an|DT err_nonfatal|NN or|CC err_fatal|JJ message|NN .|.
workaround	none|NN identified|VBN .|.
title	vga|NN max|NN luminance|NN voltage|NN may|MD exceed|VB vesa|NN limits|NNS
problem	the|DT max|NN luminance|NN voltage|NN on|IN the|DT vga|NN video|NN outputs|NNS may|MD range|VB from|IN 640|CD mv|NNS to|TO 810mv|CD (|( the|DT vesa|NN specification|NN range|NN is|VBZ 665|CD mv|NN to|TO 770mv|CD )|) with|IN linearity|NN (|( inl/dnl|JJ )|) of|IN up|IN to|TO 3|CD lsb|NN (|( the|DT vesa|NN linearity|NN specification|NN is|VBZ 1|CD lsb|NN )|) .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ issues|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	sd|JJ card|NN initialization|NN sequence|NN may|MD fail|VB when|WRB acg|NN is|VBZ enabled|VBN in|IN sd|NN controller|NN
problem	when|WRB acg|NN (|( auto|NN clock|NN gating|VBG )|) is|VBZ enabled|VBN in|IN sd|JJ controller|NN ,|, sdclk|NN may|MD get|VB turned|VBD off|RP before|IN voltage|NN switch|NN sequence|NN is|VBZ complete|JJ ,|, possibly|RB resulting|VBG in|IN an|DT initialization|NN failure|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO the|DT latest|JJS version|NN of|IN intel|NN atom|NN processor|NN e3800|JJ product|NN family|NN series|NN based|VBN soc|NN ,|, bios|VBP writer|NN 's|POS guide|NN .|.
title	reset|VB sequence|NN may|MD not|RB complete|VB under|IN certain|JJ conditions|NNS
problem	under|IN certain|JJ conditions|NNS ,|, the|DT soc|NN may|MD not|RB complete|VB initialization|NN either|RB during|IN a|DT reset|NN issued|VBN while|IN the|DT system|NN is|VBZ running|VBG or|CC from|IN the|DT g3|NN (|( mechanically|RB off|RP )|) global|JJ system|NN state|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT soc|NN will|MD detect|VB an|DT initialization|NN problem|NN and|CC halt|VBD the|DT initialization|NN sequence|NN prior|RB to|TO normal|JJ operation|NN ,|, leading|VBG to|TO a|DT system|NN hang|NN .|. the|DT system|NN will|MD subsequently|RB require|VB a|DT power|NN cycle|NN via|IN the|DT system|NN power|NN button|NN .|.
workaround	for|IN the|DT erratum|NN occurring|VBG during|IN reset|NN while|IN the|DT system|NN is|VBZ running|VBG ,|, a|DT firmware|JJ code|NN change|NN has|VBZ been|VBN identified|VBN which|WDT significantly|RB reduces|VBZ the|DT likelihood|NN of|IN this|DT erratum|NN after|IN the|DT initial|JJ reset|NN at|IN power|NN on|IN .|. for|IN the|DT erratum|NN occurring|VBG while|IN powering|VBG up|RP from|IN g3|NN :|:
title	multiple|JJ drivers|NNS that|WDT access|NN the|DT gpio|NN registers|NNS concurrently|RB may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT pcu|NN (|( platform|VB control|NN unit|NN )|) in|IN soc|NN may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS to|TO the|DT gpio|NN registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, read|JJ instructions|NNS may|MD return|VB 0xffffffff|CD and|CC write|JJ instructions|NNS may|MD be|VB dropped|VBN .|.
implication	multiple|JJ drivers|NNS concurrently|RB accessing|VBG gpio|JJ registers|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	gpio|NN drivers|NNS should|MD not|RB access|NN gpio|NN registers|NNS concurrently|RB .|. each|DT driver|NN should|MD acquire|VB a|DT global|JJ lock|NN before|IN accessing|VBG the|DT gpio|NN register|NN ,|, and|CC then|RB release|VB the|DT lock|NN after|IN the|DT access|NN is|VBZ completed|VBN .|. the|DT intel-provided|JJ drivers|NNS implement|VBP this|DT workaround|NN .|.
title	boot|NN may|MD not|RB complete|VB when|WRB smi|JJ occurs|NNS during|IN boot|NN
problem	during|IN boot|NN ,|, the|DT system|NN should|MD be|VB able|JJ to|TO handle|VB smis|NN (|( system|NN management|NN interrupt|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, boot|NN may|MD not|RB complete|VB when|WRB smi|JJ occurs|NNS during|IN boot|NN .|.
implication	if|IN the|DT system|NN receives|VBZ an|DT smi|NN during|IN boot|NN ,|, the|DT boot|NN may|MD not|RB complete|VB .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO version|NN 1.1|CD or|CC later|JJR of|IN intel|NN atom|NN processor|NN e3800|JJ product|NN family|NN soc|NN ,|, bios|VBP writer|NN 's|POS guide|NN .|.
title	interrupts|NNS that|WDT target|VBP an|DT apic|NN that|WDT is|VBZ being|VBG disabled|VBN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	interrupts|NNS that|WDT target|VBP a|DT logical|JJ processor|NN whose|WP$ local|JJ apic|NN is|VBZ either|RB in|IN the|DT process|NN of|IN being|VBG hardware|NN disabled|VBN by|IN clearing|VBG bit|NN 11|CD in|IN the|DT ia32_apic_base_msr|NN or|CC software|NN disabled|VBN by|IN clearing|VBG bit|NN 8|CD in|IN the|DT spurious-interrupt|JJ vector|NN register|NN at|IN offset|$ 0f0h|CD from|IN the|DT apic|NN base|NN are|VBP neither|DT delivered|VBN nor|CC discarded|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. software|NN must|MD follow|VB the|DT recommendation|NN that|IN all|DT interrupt|JJ sources|NNS that|WDT target|VBP an|DT apic|NN must|MD be|VB masked|VBN or|CC changed|VBN to|TO no|DT longer|JJR target|VB the|DT apic|NN ,|, and|CC that|IN any|DT interrupts|NNS targeting|VBG the|DT apic|NN be|VB quashed|VBN ,|, before|IN the|DT apic|NN is|VBZ disabled|VBN .|.
title	corrected|VBN or|CC uncorrected|VBN l2|JJ cache|NN machine|NN check|NN errors|NNS may|MD log|VB incorrect|JJ address|NN in|IN ia32_mci_addr|NN
problem	for|IN l2|JJ cache|NN errors|NNS with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN 0000_0001_0000_1010b|CD ,|, the|DT address|NN reported|VBD in|IN ia32_mci_addr|JJ msr|NN may|MD not|RB be|VB the|DT address|NN that|WDT caused|VBD the|DT machine|NN check|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT address|NN reported|VBD in|IN ia32_mci_addr|NN may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|.
title	write-1-clear|JJ bits|NNS in|IN pmc|JJ registers|NNS may|MD be|VB unexpectedly|RB cleared|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, writing|VBG certain|JJ pmc|NN (|( power|NN management|NN controller|NN )|) registers|NNS with|IN 8-bit|JJ ,|, 16-bit|JJ ,|, or|CC non-naturally|RB aligned|JJ 32-bit|JJ transfers|NNS may|MD cause|VB write-1-clear|JJ bits|NNS in|IN adjacent|JJ fields|NNS to|TO be|VB unexpectedly|RB cleared|VBN .|. the|DT affected|JJ registers|NNS are|VBP :|: prsts|NNS ,|, vlv_pm_sts|NNS ,|, gen_pmcon1|NN ,|, s0ix_wake_sts|NNS ,|, pm1_sts_en|NN ,|, gpe0a_sts|NNS ,|, smi_sts|NNS ,|, alt_gpio_smi|NN ,|, uprwc|JJ ,|, tco_sts|NNS .|.
implication	write-1-clear|JJ bits|NNS are|VBP typically|RB used|VBN to|TO report|VB interrupt-type|JJ events|NNS to|TO software|NN .|. inadvertent|JJ clearing|NN of|IN these|DT bits|NNS may|MD prevent|VB software|NN from|IN detecting|VBG events|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	the|DT affected|JJ registers|NNS should|MD be|VB written|VBN with|IN naturally|RB aligned|VBN 32-bit|JJ transfers|NNS .|. when|WRB the|DT destination|NN field|NN is|VBZ narrower|JJR than|IN 32|CD bits|NNS ,|, adjacent|JJ field|NN (|( s|PRP )|) within|IN the|DT naturally|RB aligned|VBN 32-bit|JJ boundary|NN must|MD also|RB be|VB written|VBN .|.
title	port|NN reset|NN on|IN usb2|JJ port0|NN and|CC port1|NN may|MD cause|VB a|DT reset|NN on|IN hsic|JJ port0|NN and|CC port1|NN respectively|RB
problem	hsic|JJ port0|NN -|: port1|NN are|VBP dedicated|VBN to|TO hsic|JJ devices|NNS ,|, while|IN usb|JJ port0|NNS port3|NN can|MD be|VB used|VBN for|IN usb|JJ devices|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT traffic|NN interrupt|NN is|VBZ caused|VBN on|IN hsic|JJ port0|NN or|CC hsic|JJ port1|NN when|WRB a|DT port|NN reset|NN is|VBZ issued|VBN by|IN the|DT driver|NN on|IN usb2|JJ host|NN port0|NN or|CC usb2|JJ host|NN port1|NN respectively|RB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT traffic|NN interruption|NN on|IN hsic|JJ port0|NN or|CC port1|NN will|MD result|VB in|IN a|DT transaction|NN error|NN being|VBG reported|VBN by|IN the|DT hsic|JJ host|NN controller|NN to|TO the|DT driver|NN .|. the|DT driver|NN in|IN response|NN will|MD re-enumerate|VB the|DT hsic|JJ device|NN causing|VBG it|PRP to|TO reset|VB .|.
workaround	configure|NN usb|NN and|CC hsic|JJ ports|NNS such|JJ that|IN usb|JJ port0|NN in|IN usb2|JJ host|NN mode|NN is|VBZ not|RB used|VBN simultaneously|RB with|IN hsic|JJ port0|NN ,|, and|CC usb|JJ port1|NN in|IN usb2|JJ host|NN mode|NN is|VBZ not|RB used|VBN simultaneously|RB with|IN hsic|JJ port1|NN .|.
title	frequency|NN reported|VBN by|IN cpuid|JJ instruction|NN may|MD not|RB match|VB published|VBN frequency|NN
problem	when|WRB the|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NN 80000002h|CD ,|, 80000003h|CD ,|, and|CC 80000004h|CD ,|, the|DT frequency|NN reported|VBD in|IN the|DT brand|NN string|NN may|MD be|VB truncated|VBN while|IN the|DT published|JJ frequency|NN is|VBZ rounded|VBN .|. for|IN example|NN ,|, a|DT processor|NN with|IN a|DT frequency|NN of|IN 1.4999ghz|CD may|MD be|VB reported|VBN as|IN 1.49ghz|CD in|IN the|DT brand|NN string|VBG instead|RB of|IN the|DT published|JJ frequency|NN of|IN 1.5ghz|CD .|.
implication	certain|JJ intel|NN atom|NN processor|NN e3800|JJ product|NN family|NN processors|NNS may|MD report|VB in|IN brand|NN string|VBG a|DT frequency|NN lower|JJR than|IN the|DT published|JJ frequency|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT usb|JJ controller|NN capability|NN registers|NNS may|MD be|VB invalid|JJ after|IN s3|NN resume|NN
problem	the|DT contents|NNS of|IN several|JJ usb|JJ xhci|NN host|NN capability|NN registers|NNS may|MD be|VB invalid|JJ after|IN an|DT s3|JJ resume|NN .|. registers|NNS impacted|VBN by|IN this|DT erratum|NN are|VBP hccparams|NNS ,|, hcsparams1|NN ,|, hcparams3|NN ,|, usb2_phy_pmc|JJ ,|, usb_pgc|JJ ,|, and|CC xltp_ltv1|NNP .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT contents|NNS of|IN the|DT named|VBN registers|NNS may|MD not|RB behave|VB as|IN expected|VBN ,|, possibly|RB leading|VBG to|TO a|DT usb|JJ driver|NN failure|NN or|CC a|DT system|NN hang|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO the|DT latest|JJS version|NN of|IN the|DT bios|NNS spec|VBP update|JJ and|CC memory|JJ reference|NN code|NN .|.
title	machine|NN check|NN status|NN overflow|IN bit|NN may|MD not|RB be|VB set|VBN
problem	the|DT over|NN (|( error|JJ overflow|NN )|) indication|NN in|IN bit|NN [|JJ 62|CD ]|NN of|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) may|MD not|RB be|VB set|VBN if|IN ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) held|VBD a|DT value|NN of|IN 0x3|CD (|( external|JJ error|NN )|) when|WRB a|DT second|JJ machine|NN check|NN occurred|VBD in|IN the|DT mc0|NN bank|NN .|. additionally|RB ,|, the|DT over|IN indication|NN may|MD not|RB be|VB set|VBN if|IN the|DT second|JJ machine|NN check|NN has|VBZ an|DT mcacod|JJ value|NN of|IN 0x810|CD ,|, 0x820|CD or|CC 0x410|CD ,|, regardless|RB of|IN the|DT first|JJ error|NN .|.
implication	software|NN may|MD not|RB be|VB notified|VBN that|IN an|DT overflow|NN of|IN mc0|JJ bank|NN occurred|VBD .|.
workaround	none|NN identified|VBN .|.
title	attempts|NNS to|TO clear|JJ performance|NN counter|NN overflow|IN bits|NNS may|MD not|RB succeed|VB
problem	an|DT msr|NN write|NN which|WDT sets|VBZ ia32_perf_global_ovf_ctrl|JJ msr|NN (|( 390h|CD )|) bits|NNS 1|CD and/or|NNS 0|CD may|MD not|RB clear|VB the|DT corresponding|JJ bit|NN (|( s|JJ )|) of|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) if|IN neither|DT ia32_pmc0|NN nor|CC ia32_pmc1|NN are|VBP enabled|VBN at|IN the|DT time|NN of|IN the|DT msr|NN write|NN and|CC at|IN least|JJS one|CD of|IN the|DT fixed-function|NN performance|NN counters|NNS is|VBZ enabled|VBN .|.
implication	software|NN will|MD not|RB be|VB able|JJ to|TO rely|VB on|IN writes|NNS to|TO this|DT msr|NN to|TO clear|VB the|DT overflow|JJ indication|NN of|IN the|DT general-purpose|JJ performance|NN counters|NNS .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN disabling|VBG all|DT fixed-function|JJ performance|NN counters|NNS before|IN writing|VBG to|TO ia32_perf_global_ovf_ctrl|VB msr|NN .|.
title	smi|NN in|IN 64|CD bit|NN mode|NN may|MD store|VB an|DT incorrect|JJ rip|NN to|TO smram|VB when|WRB cs|NN has|VBZ a|DT non-zero|JJ base|NN
problem	on|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) ,|, the|DT processor|NN stores|NNS the|DT rip|NN of|IN the|DT next|JJ instruction|NN in|IN smram|NN (|( system-management|JJ ram|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT smi|NN that|WDT occurs|VBZ while|IN the|DT processor|NN is|VBZ in|IN 64-bit|JJ mode|NN with|IN a|DT non-zero|JJ value|NN in|IN the|DT cs|NN segment|NN base|NN may|MD result|VB in|IN an|DT incorrect|JJ rip|NN being|VBG stored|VBN in|IN smram|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT rip|NN stored|VBN in|IN smram|NN will|MD be|VB incorrect|JJ and|CC the|DT rsm|NN instruction|NN will|MD resume|VB from|IN that|DT incorrect|JJ rip|NN ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	top|JJ swap|NN mechanism|NN may|MD become|VB incorrectly|RB configured|JJ
problem	writing|VBG the|DT general|JJ control|NN register|NN may|MD cause|VB the|DT top|JJ swap|NN mechanism|NN to|TO become|VB incorrectly|RB configured|VBN ,|, resulting|VBG in|IN unreliable|JJ boot|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, boot|JJ behavior|NN may|MD become|VB unreliable|JJ which|WDT may|MD impact|VB system|NN availability|NN .|.
workaround	n/a|NN
title	certain|JJ peripheral|JJ i/o|NN controllers|NNS may|MD hang|VB after|IN an|DT unexpectedly|RB long|JJ latency|NN memory|NN transaction|NN
problem	when|WRB an|DT emmc|NN (|( embedded|JJ multimedia|NNP card|NN )|) ,|, lpe|FW (|( low|JJ power|NN engine|NN )|) ,|, xdci|NNP (|( usb|JJ device|NN mode|NN controller|NN )|) ,|, sdio|NN (|( secure|JJ digital|NN input|NN output|NN )|) ,|, or|CC sd|NN (|( secure|JJ digital|NN )|) controller|NN memory|NN transaction|NN encounters|VBZ an|DT unexpectedly|RB long|JJ latency|NN ,|, this|DT may|MD cause|VB the|DT controller|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT peripheral|JJ i/o|NN controller|NN will|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	disabling|VBG sdio|NN or|CC sdcard|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	if|IN bios|NNS disables|VBP either|RB the|DT sdio|NN or|CC the|DT sdcard|NN (|( but|CC not|RB both|DT )|) and|CC follows|VBZ the|DT recommended|JJ sequence|NN of|IN placing|VBG the|DT disabled|JJ controller|NN in|IN d3|NN ,|, the|DT remaining|VBG enabled|JJ controller|NN may|MD stop|VB functioning|NN and|CC hang|VB the|DT system|NN .|. if|IN bios|JJ doesnt|NN put|VBD the|DT disabled|JJ controller|NN in|IN d3|NN ,|, the|DT enabled|VBN controller|NN will|MD operate|VB normally|RB but|CC entry|NN to|TO the|DT s0ix|NN low-|JJ power|NN state|NN is|VBZ blocked|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT sdio|NN or|CC the|DT sdcard|JJ stops|NNS functioning|VBG and|CC may|MD hang|VB the|DT system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ulpi|JJ bus|NN marginality|NN for|IN usb|JJ device|NN mode|NN
problem	usb|JJ device|NN mode|NN is|VBZ supported|VBN by|IN the|DT soc|NN via|IN the|DT ulpi|NN (|( utmi+|JJ low|JJ pin|NN interface|NN )|) bus|NN .|. the|DT ulpi|JJ bus|NN may|MD exhibit|VB read|JJ timing|VBG marginalities|NNS resulting|VBG in|IN a|DT hold|JJ time|NN violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN ulpi|JJ reads|NNS may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	tlb|JJ entries|NNS may|MD not|RB be|VB invalidated|VBN properly|RB when|WRB bit|NN 8|CD is|VBZ set|VBN in|IN ept|JJ paging-structure|NN entries|NNS
problem	ept|NN (|( extended|JJ page|NN tables|NNS )|) translates|VBZ guest-physical|JJ addresses|NNS to|TO physical|JJ addresses|NNS using|VBG ept|IN paging|VBG structures|NNS .|. bit|NN 8|CD of|IN each|DT ept|IN paging-structure|JJ entry|NN is|VBZ available|JJ to|TO software|NN and|CC should|MD be|VB ignored|VBN by|IN the|DT processor|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT invvpid|NN and|CC mov|NN to|TO cr3|VB instructions|NNS may|MD fail|VB to|TO invalidate|VB tlb|JJ entries|NNS that|WDT were|VBD created|VBN using|VBG ept|JJ paging-structure|JJ entries|NNS in|IN which|WDT bit|NN 8|CD was|VBD set|VBN .|.
implication	the|DT affected|JJ tlb|NN entries|NNS may|MD be|VB incorrectly|RB shared|VBN across|IN linear-address|JJ spaces|NNS ,|, possibly|RB leading|VBG to|TO unpredictable|JJ guest|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cpuid|NN instruction|NN leaf|VBD 0ah|CD may|MD return|VB an|DT unexpected|JJ value|NN
problem	when|WRB a|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NNS 0ah|CD (|( architectural|JJ performance|NN monitoring|NN leaf|NN )|) ,|, the|DT value|NN returned|VBN in|IN edx|NN may|MD incorrectly|RB set|VB bit|NN 14.|CD cpuid|NN leaf|NN 0ah|CD edx|JJ bit|NN 14|CD is|VBZ reserved|VBN and|CC should|MD be|VB zero|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD report|VB an|DT incorrect|JJ value|NN edx|NN .|.
workaround	none|NN identified|VBN .|.
title	video|NN and/or|NN audio|JJ artifact|NN may|MD occur|VB when|WRB changing|VBG frequencies|NNS
problem	when|WRB changing|VBG the|DT processor|NN frequency|NN ,|, the|DT soc|NN may|MD fail|VB to|TO update|VB the|DT usb|JJ descriptor|NN prior|RB to|TO xhci|VB consuming|VBG the|DT descriptor|NN when|WRB in|IN isoc|NN mode|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, videos|NNS or|CC audio|JJ artifacts|NNS may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ device|NN may|MD not|RB be|VB detected|VBN at|IN system|NN power-on|JJ
problem	certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT d-signal|JJ of|IN one|CD or|CC more|JJR usb|JJ ports|NNS to|TO get|VB stuck|VBN at|IN +3.3v|NNP during|IN system|NN power-on|JJ
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT usb|JJ device|NN attached|VBD to|TO the|DT affected|JJ port|NN will|MD not|RB function|VB .|. in|IN addition|NN ,|, the|DT os|NN may|MD report|VB problems|NNS with|IN the|DT usb|JJ port|NN .|. this|DT erratum|NN may|MD not|RB affect|VB all|DT socs|NN and|CC has|VBZ been|VBN observed|VBN only|RB on|IN platforms|NNS that|WDT ramp|VBP the|DT 1.8v|CD sustain|NN rail|NN (|( v1p8a|NN )|) before|IN ramping|VBG the|DT 3.3v|CD sustain|NN rail|NN (|( v3p3a|NN )|) .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. refer|VB to|TO usb|VB 2.0|CD device|NN lost|VBN during|IN system|NN cold|JJ boot|NN -|: technical|JJ advisory|NN ,|, document|NN #|# 556192|CD .|.
title	vm|JJ exits|NNS during|IN execution|NN of|IN intn|NN in|IN virtual-8086|JJ mode|NN with|IN virtual-|JJ mode|NN extensions|NNS may|MD save|VB rflags|NNS incorrectly|RB
problem	an|DT apic-access|JJ vm|NN exit|NN or|CC a|DT vm|JJ exit|NN due|JJ to|TO an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN or|CC an|DT ept|JJ misconfiguration|NN that|WDT occurs|VBZ during|IN execution|NN of|IN the|DT intn|JJ instruction|NN in|IN virtual-|JJ 8086|CD mode|NN (|( eflags.vm|JJ =|NNP 1|CD )|) with|IN virtual-mode|JJ extensions|NNS (|( cr4.vme|VB =|RB 1|CD )|) may|MD save|VB an|DT incorrect|JJ value|NN for|IN rflags|NNS in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT virtual-machine|JJ monitor|NN to|TO handle|VB the|DT vm|NN exit|NN incorrectly|RB ,|, may|MD cause|VB a|DT subsequent|JJ vm|NN entry|NN to|TO fail|VB ,|, or|CC may|MD cause|VB incorrect|JJ operation|NN of|IN guest|NN software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	clearing|VBG ia32_mc0_ctl|NN [|$ 5|CD ]|NN may|MD prevent|VB machine|NN check|NN notification|NN
problem	clearing|VBG bit|NN 5|CD of|IN a|DT logical|JJ processors|NNS ia32_mc0_ctl|VBP msr|NN (|( 400h|CD )|) may|MD incorrectly|RB block|VB notifying|VBG other|JJ logical|JJ processors|NNS of|IN any|DT local|JJ machine|NN check|NN .|.
implication	the|DT system|NN may|MD not|RB react|VB as|IN expected|VBN to|TO a|DT machine|NN check|NN exception|NN when|WRB ia32_mc0_ctl|NN [|VBD 5|CD ]|NN is|VBZ 0|CD .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD unexpectedly|RB reboot|VB after|IN shutdown|NN
problem	certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT system|NN to|TO reboot|VB immediately|RB after|IN a|DT shutdown|NN .|.
implication	a|DT user|NN shutdown|JJ request|NN may|MD not|RB result|VB in|IN the|DT system|NN reaching|VBG a|DT power-off|JJ condition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unusual|JJ waveform|NN on|IN sata|NNS gen1|NNS (|( 1.5|CD gbps|NN )|) during|IN window|NN loading|NN
problem	abnormal|JJ idle|JJ waveform|NN (|( 666ps|CD )|) observed|VBD intermittently|RB during|IN boot|JJ time|NN (|( before|IN window|NN logon|NN screen|NN )|) on|IN sata_tx|JJ signal|NN under|IN gen|NN 1|CD speed|NN mode|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT sata|NN gen1|NN functional|JJ features|NNS .|.
workaround	non|RB identified|VBN .|.
title	system|NN may|MD experience|VB inability|NN to|TO boot|NN or|CC may|MD cease|VB operation|NN
problem	under|IN certain|JJ conditions|NNS where|WRB activity|NN is|VBZ high|JJ for|IN several|JJ years|NNS the|DT lpc|NN ,|, usb|JJ (|( low|JJ speed|NN and|CC full|JJ speed|NN )|) and|CC sd|JJ card|NN circuitry|NN may|MD stop|VB functioning|NN in|IN the|DT outer|NN years|NNS of|IN use|NN .|.
implication	lpc|JJ circuitry|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB operation|NN to|TO cease|VB or|CC inability|NN to|TO boot|NN .|. sd|VB card|NN or|CC usb|JJ circuitry|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB sd|NN cards|NNS to|TO be|VB unrecognized|JJ or|CC low|JJ speed|NN or|CC full|JJ speed|NN usb|JJ devices|NNS to|TO not|RB function|VB .|. intel|NN has|VBZ only|RB observed|VBN this|DT behavior|NN in|IN simulation|NN .|. designs|NNS that|WDT implement|VBP the|DT lpc|JJ interface|NN at|IN the|DT 1.8v|CD signal|JJ voltage|NN are|VBP not|RB affected|VBN by|IN the|DT lpc|JJ part|NN of|IN this|DT erratum|NN .|.
workaround	firmware|NN code|NN changes|NNS for|IN lpc|JJ circuitry|NN and|CC mitigations|NNS for|IN sd|JJ card|NN &|CC usb|JJ circuitry|NN have|VBP been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN for|IN this|DT erratum|NN .|.
title	lpc|JJ clock|NN control|NN using|VBG the|DT ilb_lpc_clkrun|JJ #|# signal|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	the|DT ilb_lpc_clkrun|JJ #|# pin|NN should|MD be|VB an|DT input/open|JJ drain|NN output|NN signal|NN as|IN stated|VBN for|IN the|DT clkrun|NN #|# signal|NN in|IN section|NN 2|CD of|IN the|DT intel|NN low|JJ pin|NN count|NN (|( lpc|NN )|) interface|NN specification|NN ,|, revision|NN 1.1.|CD due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT signal|NN is|VBZ configured|VBN to|TO be|VB an|DT output|NN signal|NN ,|, the|DT buffer|NN may|MD drive|VB an|DT active|JJ high|JJ level|NN .|.
implication	the|DT processor|NN may|MD prevent|VB a|DT peripheral|JJ device|NN from|IN successfully|RB requesting|VBG the|DT lpc|NN clock|NN .|.
workaround	none|NN identified|VBN .|.
title	xhci|NN host|NN controller|NN reset|NN may|MD cause|VB a|DT system|NN hang|NN
problem	xhci|NN host|NN controller|NN may|MD not|RB respond|VB following|VBG system|NN software|NN setting|VBG (|( bit|RB 1='1|CD '|'' )|) the|DT .|. host|NN controller|NN reset|NN (|( hcrst|JJ )|) of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar+80h|NNP )|) .|.
implication	caterr|JJ #|# may|MD occur|VB resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	a|DT 1|CD ms|NN delay|NN is|VBZ necessary|JJ following|VBG system|NN software|NN setting|VBG (|( bit|RB 1='1|CD '|'' )|) host|NN controller|NN reset|NN (|( hcrst|JJ )|) of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar+80h|NNP )|) .|.
title	shutdown|NN may|MD occur|VB when|WRB memory|NN subsystem|NN signals|VBZ a|DT machine|NN check|NN exception|NN
problem	a|DT machine|NN check|NN error|NN signaled|VBN by|IN the|DT memory|NN subsystem|NN may|MD cause|VB the|DT processor|NN to|TO enter|VB shut|VB down|RP state|NN instead|RB of|IN delivering|VBG a|DT machine|NN check|NN exception|NN (|( #|# mc|NN )|) .|.
implication	the|DT processor|NN may|MD enter|VB shut|VB down|RP state|NN instead|RB of|IN delivering|VBG #|# mc|NN ,|, though|IN the|DT ia32_mci_status|NN registers|NNS are|VBP correctly|RB updated|VBN and|CC persist|VBP through|IN warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT issue|NN
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|VBZ the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB an|DT lbr|NN record|NN
problem	a|DT redirection|NN of|IN the|DT rsm|NN instruction|NN to|TO probe|VB mode|NN may|MD not|RB generate|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) record|NN that|WDT would|MD have|VB been|VBN generated|VBN by|IN a|DT non-redirected|JJ rsm|NN instruction|NN .|.
implication	the|DT lbr|JJ stack|NN may|MD be|VB missing|VBG a|DT record|NN when|WRB redirection|NN of|IN rsm|NN to|TO probe|VB mode|NN is|VBZ used|VBN .|. the|DT lbr|JJ stack|NN will|MD still|RB properly|RB describe|VB the|DT code|NN flow|NN of|IN non-smm|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|JJ section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS errata|VBP
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN the|DT ps|NN bit|NN (|( page|JJ size|NN bit|NN 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	some|DT performance|NN counter|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN clearing|VBG the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN and|CC two|CD or|CC more|JJR pmcs|NNS overflow|IN within|IN a|DT small|JJ window|NN of|IN time|NN and|CC pmi|NN is|VBZ requested|VBN ,|, then|RB subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|.
implication	on|IN a|DT pmi|NN ,|, subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN .|.
title	cs|NN limit|NN violations|NNS may|MD not|RB be|VB detected|VBN after|IN vm|JJ entry|NN errata|NNS
problem	the|DT processor|NN may|MD fail|VB to|TO detect|VB a|DT cs|NN limit|NN violation|NN on|IN fetching|VBG the|DT first|JJ instruction|NN after|IN vm|JJ entry|NN if|IN the|DT first|JJ byte|NN of|IN that|DT instruction|NN is|VBZ outside|IN the|DT cs|JJ limit|NN but|CC the|DT last|JJ byte|NN of|IN the|DT instruction|NN is|VBZ inside|IN the|DT limit|NN .|.
implication	the|DT processor|NN may|MD erroneously|RB execute|VB an|DT instruction|NN that|WDT should|MD have|VB caused|VBN a|DT general|JJ protection|NN exception|NN .|.
workaround	when|WRB a|DT vmm|NN emulates|VBZ a|DT branch|NN instruction|NN it|PRP should|MD inject|VB a|DT general|JJ protection|NN exception|NN if|IN the|DT instructions|NNS target|NN eip|NN is|VBZ beyond|IN the|DT cs|JJ limit|NN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN which|WDT changes|VBZ cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN which|WDT caused|VBD the|DT pebs|JJ event|NN may|MD identify|VB the|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB a|DT fencing|NN or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|. errata|NNS
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	lbr|JJ stack|NN and|CC performance|NN counter|NN freeze|NN on|IN pmi|NN may|MD not|RB function|VB correctly|RB
problem	when|WRB freeze_lbrs_on_pmi|JJ flag|NN (|( bit|IN 11|CD )|) in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN ,|, the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) stack|NN is|VBZ frozen|VBN on|IN a|DT hardware|NN pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN .|. when|WRB freeze_perfmon_on_pmi|JJ flag|NN (|( bit|IN 12|CD )|) in|IN ia32_debugctl|NN msr|NN is|VBZ set|VBN ,|, a|DT pmi|NN request|NN clears|VBZ each|DT of|IN the|DT enable|JJ fields|NNS of|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) to|TO disable|JJ counters|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_lbrs_on_pmi|NN and/or|NN freeze_perfmon_on_pmi|NN is|VBZ set|VBN in|IN ia32_debugctl|JJ msr|NN and|CC the|DT local|JJ apic|NN is|VBZ disabled|VBN or|CC the|DT pmi|JJ lvt|NN is|VBZ masked|VBN ,|, the|DT lbr|JJ stack|NN and/or|NN performance|NN counters|NNS freeze|VBP on|IN pmi|NN may|MD not|RB function|VB correctly|RB .|.
implication	performance|NN monitoring|NN software|NN may|MD not|RB function|VB properly|RB if|IN the|DT lbr|NN stack|NN and|CC performance|NN counters|NNS freeze|VBP on|IN pmi|NNS do|VBP not|RB operate|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	machine|NN check|NN status|NN overflow|IN bit|NN may|MD not|RB be|VB set|VBN
problem	the|DT over|NN (|( error|JJ overflow|NN )|) indication|NN in|IN bit|NN [|JJ 62|CD ]|NN of|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) may|MD not|RB be|VB set|VBN if|IN ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) held|VBD a|DT value|NN of|IN 0x3|CD (|( external|JJ error|NN )|) when|WRB a|DT second|JJ machine|NN check|NN occurred|VBD in|IN the|DT mc0|NN bank|NN .|. additionally|RB ,|, the|DT over|IN indication|NN may|MD not|RB be|VB set|VBN if|IN the|DT second|JJ machine|NN check|NN has|VBZ an|DT mcacod|JJ value|NN of|IN 0x810|CD ,|, 0x820|CD or|CC 0x410|CD ,|, regardless|RB of|IN the|DT first|JJ error|NN .|. errata|NN
implication	software|NN may|MD not|RB be|VB notified|VBN that|IN an|DT overflow|NN of|IN mc0|JJ bank|NN occurred|VBD .|.
workaround	none|NN identified|VBN .|.
title	rtit|JJ trace|NN may|MD contain|VB fup.far|JJ packet|NN with|IN incorrect|JJ address|NN
problem	the|DT fup.far|NN (|( flow|JJ update|NN packet|NN for|IN far|RB transfer|NN )|) generated|VBN by|IN rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) on|IN a|DT far|RB transfer|NN instruction|NN should|MD contain|VB the|DT linear|JJ address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT next|JJ sequential|JJ instruction|NN after|IN the|DT far|RB transfer|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, far|RB transfer|NN instructions|NNS with|IN more|JJR than|IN 3|CD prefixes|NNS may|MD incorrectly|RB include|VB an|DT address|NN between|IN the|DT first|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN and|CC the|DT last|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN .|.
implication	the|DT rtit|NN trace|NN decoder|NN may|MD incorrectly|RB decode|VB the|DT trace|NN due|JJ to|TO an|DT incorrect|JJ address|NN in|IN the|DT fup|NN packet|NN .|.
workaround	the|DT rtit|NN trace|NN decoder|NN can|MD identify|VB a|DT fup.far|NN in|IN the|DT middle|NN of|IN a|DT far|RB transfer|NN instruction|NN and|CC treat|NN that|WDT fup.far|VBZ as|IN if|IN it|PRP was|VBD coming|VBG from|IN the|DT first|JJ byte|NN of|IN the|DT following|JJ sequential|JJ instruction|NN .|.
title	rtit|NN may|MD delay|VB the|DT psb|NN by|IN one|CD packet|NN
problem	after|IN an|DT rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) packet|NN that|WDT exceeds|VBZ the|DT limit|NN specified|VBN by|IN pkt_mask|NN in|IN rtit_packet_count|NN (|( msr|JJ 77ch|CD )|) bits|NNS [|$ 17:16|CD ]|NN ,|, the|DT psb|NN (|( packet|NN stream|RB boundary|JJ )|) packet|NN should|MD be|VB sent|VBN immediately|RB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT psb|NN packet|NN may|MD be|VB delayed|VBN by|IN one|CD packet|NN .|.
implication	the|DT psb|NN packet|NN may|MD be|VB delayed|VBN by|IN one|CD packet|NN .|.
workaround	none|NN identified|VBN .|.
title	rtit|NN tracestop|JJ condition|NN detected|VBD during|IN buffer|NN overflow|NN may|MD not|RB clear|JJ traceactive|NN
problem	if|IN an|DT rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) tracestop|NN condition|NN is|VBZ detected|VBN while|IN rtit_status.buffer_overflow|JJ msr|NN (|( 769h|CD )|) bit|NN 3|CD is|VBZ set|VBN ,|, the|DT processor|NN may|MD not|RB clear|JJ rtit_ctl.traceactive|JJ msr|NN (|( 768h|CD )|) bit|NN 13|CD ,|, and|CC tracing|VBG will|MD continue|VB after|IN the|DT overflow|JJ resolves|NNS .|. such|PDT a|DT case|NN will|MD be|VB evident|JJ if|IN the|DT tracestop|NN packet|NN is|VBZ inserted|VBN before|IN overflow|NN is|VBZ resolved|VBN ,|, as|IN indicated|VBN by|IN the|DT fup.buffovf|NN (|( flow|JJ update|NN packet|NN for|IN buffer|NN overflow|NN )|) packet|NN .|.
implication	the|DT rtit|NN trace|NN will|MD continue|VB tracing|VBG beyond|IN the|DT intended|JJ stop|NN point|NN .|.
workaround	none|NN identified|VBN .|.
title	rtit|NN fup.buffovf|NN packet|NN may|MD be|VB incorrectly|RB followed|VBN by|IN a|DT tip|NN packet|NN errata|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) suffers|VBZ an|DT internal|JJ buffer|NN overflow|NN ,|, packet|NN generation|NN stops|VBZ temporarily|RB ,|, after|IN which|WDT a|DT fup.buffovf|NN (|( flow|JJ update|NN packet|NN for|IN buffer|NN overflow|NN )|) is|VBZ sent|VBN to|TO indicate|VB the|DT lip|NN that|WDT follows|VBZ the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|. in|IN some|DT cases|NNS ,|, however|RB ,|, this|DT packet|NN will|MD be|VB immediately|RB followed|VBN by|IN a|DT fup.tip|NN (|( flow|JJ update|NN packet|NN for|IN target|NN ip|NN )|) which|WDT was|VBD generated|VBN by|IN a|DT branch|NN instruction|NN that|WDT executed|VBD during|IN the|DT overflow|NN .|. the|DT ip|JJ payload|NN of|IN this|DT fup.tip|NN will|MD be|VB the|DT lip|NN of|IN the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|.
implication	the|DT spurious|JJ fup.tip|NN packet|NN may|MD cause|VB the|DT rtit|NN trace|NN decoder|NN to|TO fail|VB .|.
workaround	the|DT rtit|NN trace|NN decoder|NN should|MD ignore|VB any|DT fup.tip|NN packet|NN that|WDT immediately|RB follows|VBZ a|DT fup.buffovf|NN whose|WP$ ip|NN matches|VBZ the|DT ip|JJ payload|NN of|IN the|DT fup.buffovf|NN .|.
title	rtit|NN cyc|NN packet|NN payload|NN values|NNS may|MD be|VB off|RP by|IN 1|CD cycle|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) is|VBZ enabled|VBN with|IN rtit_ctl.cyc_acc|NN msr|NN (|( 768h|CD )|) bit|NN 1|CD set|NN to|TO 1|CD ,|, all|DT cyc|NN (|( cycle|NN count|NN )|) packets|NNS have|VBP a|DT payload|NN value|NN that|WDT is|VBZ one|CD less|JJR than|IN the|DT number|NN of|IN cycles|NNS that|WDT have|VBP actually|RB passed|VBN .|. note|NN that|IN for|IN cyc|JJ packets|NNS with|IN a|DT payload|NN value|NN of|IN 0|CD ,|, the|DT correct|JJ value|NN may|MD be|VB 0|CD or|CC 1|CD .|.
implication	the|DT trace|NN decoder|NN will|MD produce|VB inaccurate|JJ performance|NN data|NNS when|WRB using|VBG cyc|JJ packets|NNS to|TO track|VB software|NN performance|NN .|.
workaround	as|IN a|DT partial|JJ workaround|NN ,|, the|DT trace|NN decoder|NN should|MD add|VB 1|CD to|TO the|DT payload|NN value|NN of|IN any|DT cyc|NN packet|NN with|IN a|DT non-zero|JJ payload|NN .|.
title	the|DT soc|NN may|MD not|RB detect|VB a|DT battery|NN charger|NN or|CC may|MD fail|VB to|TO connect|VB to|TO a|DT usb|JJ host|NN
problem	during|IN power-on|NNS ,|, when|WRB the|DT soc|NN is|VBZ used|VBN in|IN device|NN mode|NN instead|RB of|IN host|NN mode|NN ,|, the|DT usb|JJ d+/d-|JJ line|NN may|MD have|VB a|DT 2|CD sec|NN glitch|NN to|TO 3.3|CD v|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT platform|NN may|MD not|RB detect|VB a|DT battery|NN charger|NN (|( and|CC hence|RB not|RB charge|VB the|DT battery|NN )|) or|CC the|DT soc|NN may|MD not|RB successfully|RB connect|VB to|TO an|DT attached|VBN usb|NN host|NN .|.
workaround	power|NN the|DT soc|NN on|IN before|IN connecting|VBG to|TO its|PRP$ usb|JJ port|NN .|. alternatively|RB ,|, manually|RB disconnecting|VBG and|CC re-connecting|VBG the|DT usb|JJ cable|NN restores|NNS operation|NN after|IN the|DT erratum|NN has|VBZ occurred|VBN .|.
title	rgb666|NN pixel|NN format|NN display|NN panel|NN may|MD not|RB operate|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT rgb666|NN format|JJ support|NN on|IN the|DT soc|NN has|VBZ restrictions|NNS on|IN the|DT horizontal|JJ resolution|NN .|. for|IN single|JJ link|NN mipi*|NN dsi|NN (|( display|JJ serial|JJ interface|NN )|) ,|, the|DT horizontal|JJ resolution|NN must|MD be|VB evenly|RB divisible|JJ by|IN 4.|CD for|IN dual|JJ link|NN mipi|NN dsi|NN ,|, one-half|JJ the|DT horizontal|JJ resolution|NN plus|CC the|DT overlapping|JJ pixels|NNS must|MD be|VB evenly|RB divisible|JJ by|IN 4.|CD errata|NNS
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT rgb666|JJ panel|NN may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	for|IN dual|JJ link|NN panels|NNS with|IN overlap|NN ,|, choose|VB the|DT overlap|NN so|IN that|DT one-half|JJ the|DT horizontal|JJ resolution|NN plus|CC the|DT overlapping|JJ pixels|NNS is|VBZ evenly|RB divisible|JJ by|IN 4.|CD for|IN single|JJ link|NN panels|VBZ the|DT horizontal|JJ resolution|NN must|MD be|VB evenly|RB divisible|JJ by|IN 4|CD .|.
title	lpddr3|NN tinit0|JJ duration|NN may|MD be|VB longer|JJR than|IN specification|NN requirement|NN
problem	jedec|JJ standard|JJ jesd209-3|NN requires|VBZ a|DT maximum|JJ power|NN ramp|NN duration|NN tinit0|NN of|IN 20ms|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD not|RB comply|VB with|IN the|DT tinit0|JJ specification|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT functionality|NN or|CC performance|NN of|IN any|DT commercially|RB available|JJ lpddr3|NN parts|NNS .|. intel|NN has|VBZ obtained|VBN waivers|NNS from|IN vendors|NNS who|WP provide|VBP commonly|RB used|VBN lpddr3|NN dram|NN parts|NNS .|.
workaround	none|NN identified|VBN .|.
title	hdmi|NN and|CC dvi|NN displays|NNS may|MD flicker|VB or|CC blank|VB out|RP when|WRB using|VBG certain|JJ pixel|NN frequencies|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, hdmi|NN (|( high-definition|JJ multimedia|NNP interface|NN )|) and|CC dvi|NN (|( digital|JJ visual|JJ interface|NN )|) ports|NNS may|MD send|VB data|NNS out|RP at|IN an|DT incorrect|JJ rate|NN ,|, that|WDT is|VBZ different|JJ than|IN the|DT one|NN requested|VBD when|WRB using|VBG certain|JJ pixel|JJ frequencies|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, panels|NNS may|MD flicker|VB or|CC blank|VB out|RP .|. the|DT impacted|JJ pixel|NN frequencies|NNS are|VBP :|: 218.25mhz|CD ,|, 218.70mhz|CD ,|, 220.50mhz|CD ,|, 221.20mhz|CD ,|, 229.50mhz|CD ,|, 233.793mhz|CD and|CC 234.00mhz|CD .|.
workaround	select|VB a|DT video|NN mode|NN that|WDT does|VBZ not|RB use|VB an|DT affected|JJ pixel|NN frequency|NN .|.
title	mipi*|NN dsi|NN interface|NN timing|NN marginality|NN
problem	mipi|JJ d-phy|JJ specification|NN v1.1|NN section|NN 9.1.1|CD requires|VBZ minimum|JJ tr|NN (|( rise|JJ time|NN )|) and|CC tf|$ (|( fall|JJ time|NN )|) of|IN 150ps|CD for|IN data|NNS rates|NNS of|IN less|JJR than|IN 1gbps|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD exhibit|VB rise|NN time|NN and|CC fall|NN time|NN marginality|NN on|IN a|DT mipi|NN dsi|NN interface|NN with|IN an|DT 80|CD ohm|NN or|CC 100|CD ohm|JJ impedance|NN .|.
implication	emi|JJ compliance|NN tests|NNS on|IN a|DT mipi|NN dsi|NN interface|NN with|IN one|CD of|IN the|DT listed|VBN impedance|NN values|NNS may|MD not|RB pass|VB .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ ,|, performance|NN ,|, or|CC regulatory|JJ failures|NNS resulting|VBG from|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	xhci|JJ usb2.0|JJ split-transactions|NNS error|NN counter|NN reset|VB issue|NN errata|NNS
problem	the|DT xhci|NNP controller|NN may|MD not|RB reset|VB its|PRP$ split|JJ transaction|NN error|NN counter|NN if|IN a|DT high-speed|JJ usb|JJ hub|NN propagates|VBZ a|DT mal-formed|JJ bit|NN from|IN a|DT low-speed|JJ or|CC full-speed|JJ usb|JJ device|NN exhibiting|VBG non-usb|JJ specification|NN compliant|JJ signal|JJ quality|NN .|.
implication	the|DT implication|NN is|VBZ device|JJ dependent|NN .|. full|JJ speed|NN and|CC low|JJ speed|NN devices|NNS behind|IN the|DT hub|NN may|MD be|VB re-enumerated|JJ and|CC may|MD cause|VB a|DT device|NN to|TO not|RB function|VB as|IN expected|VBN .|.
workaround	software|NN driver|NN can|MD be|VB modified|VBN to|TO workaround|VB this|DT erratum|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	lpss|JJ uart|JJ not|RB fully|RB compatible|JJ with|IN 16550|CD uart|NN
problem	stick|JJ parity|NN bit|NN ,|, lcr|JJ [|FW 5|CD ]|NN ,|, (|( line|NN control|NN register|NN ,|, hsuart0_bar0|NN ,|, offset|VB 0ch|CD ;|: bit|NN [|JJ 5|CD ]|NN for|IN hsuart0|NN and|CC hsuart1_bar0|NN ,|, offset|VB 0ch|CD ;|: bit|NN [|JJ 5|CD ]|NN for|IN hsuart1|NN )|) does|VBZ not|RB follow|VB the|DT 16550|CD specified|VBD behavior|NN ,|, instead|RB the|DT parity|NN bit|NN is|VBZ always|RB logic|JJ 0|CD .|.
implication	lpss|NN (|( low|JJ power|NN sub-system|NN )|) uarts|NNS are|VBP not|RB fully|RB 16550|CD compatible|JJ and|CC may|MD cause|VB an|DT error|NN when|WRB connected|VBN to|TO a|DT uart|JJ device|NN that|WDT requires|VBZ the|DT stick|JJ parity|NN feature|NN .|.
workaround	do|VB not|RB use|VB stick|JJ parity|NN mode|NN of|IN uart|NN .|.
title	accessing|VBG undocumented|JJ unimplemented|JJ mmio|NN space|NN may|MD cause|VB a|DT system|NN hang|NN
problem	access|NN to|TO undocumented|JJ unimplemented|JJ mmio|NN space|NN should|MD result|VB in|IN a|DT software|NN error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT access|NN to|TO undocumented|JJ unimplemented|JJ mmio|NN space|NN may|MD not|RB complete|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	do|VB not|RB access|NN to|TO undocumented|JJ unimplemented|JJ mmio|NN space|NN .|.
title	usb|JJ xhci|NNP controller|NN may|MD not|RB re-enter|VB d3|NN state|NN after|IN a|DT usb|JJ wake|NN event|NN errata|NN
problem	after|IN processing|VBG a|DT usb|JJ wake|NN event|NN ,|, the|DT usb|JJ xhci|NNP controller|NN may|MD not|RB reenter|VB d3|NN state|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT affected|JJ usb|JJ xhci|NNP controller|NN may|MD not|RB recognize|VB subsequent|JJ usb|JJ wake|NN events|NNS .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, pme|JJ status|NN bit|NN [|JJ 15|CD ]|NN of|IN register|NN power|NN management|NN control/status|NN (|( pm_cs|NN )|) (|( bus|$ 0|CD ;|: device|NN 20|CD ;|: function|NN 20|CD ;|: offset|VB 74h|CD )|) remains|VBZ at|IN 1|CD .|.
workaround	the|DT software|NN driver|NN should|MD set|VB pmctrl|NN [|$ 28|CD ]|NNP (|( bus|JJ 0|CD ;|: device|NN 14|CD ;|: function|NN 0|CD ;|: offset|VB 80a4h|CD )|) after|IN the|DT xhci|NNP controller|NN enters|NNS d0|VBP state|NN following|VBG an|DT exit|NN from|IN d3|JJ state|NN .|.
title	sd|JJ card|NN /|NNP sdio|NN controller|NN preset_value|NN does|VBZ not|RB change|VB transfer|NN frequency|NN
problem	the|DT preset_value|NN (|( cmd12_err_stat_host_ctrl_2|JJ csr|NN at|IN bus|NN 0|CD ;|: device|NN 18|CD ;|: function|NN 0|CD ;|: mmio|NN offset|VBD 3ch|CD ,|, bit|RB 31|CD )|) does|VBZ not|RB change|VB the|DT sd|NN card/|NN sdio|NN bus|NN transfer|NN frequency|NN as|IN required|VBN by|IN the|DT sd|NN host|NN controller|NN standard|JJ specification|NN version|NN 3.0|CD .|.
implication	drivers|NNS that|WDT attempt|VBP to|TO utilize|VB preset_value|NN may|MD not|RB obtain|VB the|DT maximum|JJ transfer|NN rate|NN of|IN an|DT attached|JJ uhs|NN sd|JJ card|NN or|CC sdio|NN bus|NN .|.
workaround	software|NN should|MD set|VB the|DT uhs_mode|JJ field|NN (|( bits|NNS [|VBP 18:16|CD ]|NN of|IN the|DT cmd12_err_stat_host_ctrl_2|NN csr|NN )|) before|IN setting|VBG the|DT preset_value|JJ bit|NN to|TO reach|VB the|DT maximum|JJ transfer|NN rate|NN .|.
title	soc|NN may|MD experience|VB an|DT incorrect|JJ pixel|NN alpha|JJ component|NN in|IN the|DT render|NN target|NN
problem	under|IN certain|JJ complex|JJ 3d|CD render|NN pipeline|NN conditions|NNS ,|, the|DT graphics|NNS subsystem|NN may|MD experience|VB an|DT incorrect|JJ pixel|NN alpha|JJ component|NN in|IN the|DT render|NN target|NN .|.
implication	due|JJ to|TO this|DT erratum|NN the|DT graphics|NNS subsystem|NN may|MD experience|VB an|DT incorrect|JJ pixel|NN alpha|JJ component|NN in|IN the|DT render|NN target|NN .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN the|DT commercial|JJ applications|NNS tested|VBN .|.
workaround	applications|NNS can|MD be|VB written|VBN to|TO avoid|VB the|DT conditions|NNS necessary|JJ for|IN this|DT erratum|NN to|TO occur|VB .|.
title	some|DT rtit|JJ packets|NNS following|VBG psb|NN may|MD be|VB sent|VBN out|IN of|IN order|NN or|CC dropped|VBD
problem	when|WRB a|DT complex|JJ micro-architectural|JJ condition|NN occurs|VBZ concurrently|RB with|IN the|DT generation|NN of|IN a|DT rtit|NN (|( real-time|JJ instruction|NN trace|NN )|) psb|NN (|( packet|NN stream|RB boundary|JJ )|) packet|NN ,|, the|DT packets|NNS that|WDT immediately|RB follow|VBP the|DT psb|NN could|MD precede|VB or|CC overwrite|VB some|DT older|JJR packets|NNS .|. this|DT erratum|NN applies|VBZ to|TO no|DT more|JJR than|IN 21|CD packets|NNS immediately|RB following|VBG the|DT psb|NN .|. errata|NN
implication	the|DT rtit|NN packet|NN output|NN immediately|RB following|VBG a|DT psb|NN may|MD not|RB accurately|RB reflect|JJ software|NN behavior|NN ,|, and|CC may|MD result|VB in|IN an|DT rtit|NN decoder|NN error|NN .|.
workaround	none|NN identified|VBN .|.
title	xhci|JJ controller|NN usb|JJ debug|NN port|NN disconnect|VBP issue|NN
problem	usb|JJ 3.0|CD debug|JJ port|NN may|MD hang|VB when|WRB removing|VBG the|DT usb|JJ debug|NN device|NN .|. note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN infrequently|RB during|IN usb|JJ debug|NN connector|NN unplug|JJ events|NNS
implication	the|DT port|NN will|MD not|RB function|VB and|CC require|VB a|DT platform|NN reset|NN to|TO recover|VB .|.
workaround	none|NN identified|VBN .|.
title	cursor|NN movements|NNS towards|IN the|DT edges|NNS of|IN pipe-c|JJ display|NN may|MD cause|VB unpredictable|JJ display|NN behavior|NN
problem	moving|VBG the|DT cursor|NN rapidly|RB towards|VBD the|DT edges|NNS of|IN the|DT display|NN connected|VBN to|TO pipe-c|NN may|MD result|VB in|IN loss|NN of|IN display|NN ,|, display|NN flickering|NN ,|, or|CC other|JJ display|NN artifact|NN requiring|VBG a|DT display|NN pipe|JJ restart|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cursor|NN movements|NNS can|MD affect|VB the|DT display|NN image|NN .|.
workaround	intel|NN has|VBZ identified|VBN a|DT driver|NN workaround|NN for|IN this|DT erratum|NN .|.
title	multiple|JJ drivers|NNS that|WDT access|NN the|DT gpio|NN registers|NNS concurrently|RB may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT pcu|NN (|( platform|VB control|NN unit|NN )|) in|IN soc|NN may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS to|TO the|DT gpio|NN registers|NNS .|. due|JJ to|TO this|DT sighting|NN ,|, read|JJ instructions|NNS may|MD return|VB 0xffffffff|CD and|CC write|JJ instructions|NNS may|MD be|VB dropped|VBN .|.
implication	multiple|JJ drivers|NNS concurrently|RB accessing|VBG gpio|JJ registers|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT driver|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ device|NN mode|NN may|MD not|RB be|VB functional|JJ when|WRB connected|VBN to|TO usb|VB 1.x|CD
problem	device|NN mode|NN may|MD not|RB be|VB functional|JJ when|WRB connected|VBN to|TO usb|VB 1.x|CD host|NN or|CC hub|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN in|IN device|NN mode|NN may|MD be|VB unable|JJ to|TO connect|VB to|TO usb|VB 1.x|CD host|NN or|CC hub|NN .|. errata|NN
workaround	none|NN identified|VBN .|.
title	disabling|VBG pwm|NN [|$ 1:0|CD ]|JJ signals|NNS may|MD not|RB work|VB
problem	clearing|VBG pwm_enable|JJ field|NN (|( bit|RB 31|CD )|) in|IN pwmctrl|NN registers|NNS (|( bus|JJ 0|CD ;|: device|NN 30|CD ;|: function|NN 1,2|CD ;|: offset|VB 10h|CD )|) should|MD disable|VB pwm|NN (|( pulse|JJ width|NN modulation|NN )|) output|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT pwm|NN [|VBZ 1:0|CD ]|JJ signals|NNS may|MD remain|VB enabled|JJ after|IN clearing|VBG pwm_enable|JJ under|IN certain|JJ conditions|NNS .|.
implication	hardware|NN connected|VBN to|TO the|DT pwm|NN signals|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	intel|NN has|VBZ identified|VBN pwm|NN driver|NN workaround|NN for|IN this|DT erratum|NN .|. the|DT driver|NN should|MD write|VB all|DT 0s|CD to|TO pwm_base_unit|VB field|NN (|( bits|VBZ 23:8|CD )|) of|IN pwmctrl|NN register|NN ,|, followed|VBN by|IN setting|VBG pwm_sw_update|NN to|TO 1|CD before|IN clearing|VBG pwm_enable|JJ field|NN .|.
title	leakage|NN from|IN v1p05a|NN to|TO v1p8a|VB power|NN rail|NN at|IN power|NN on|IN
problem	at|IN power|NN on|IN ,|, leakage|NN from|IN the|DT v1p05a|NN power|NN rail|NN to|TO the|DT v1p8a|NN power|NN rail|NN may|MD result|VB in|IN raising|VBG the|DT v1p8a|NN rail|NN to|TO about|IN 400mv|CD prior|JJ to|TO that|DT rail|NN being|VBG powered|VBN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ platform|NN .|.
workaround	none|NN identified|VBN .|.
title	protocol|NN speed|NN id|NN count|NN (|( psic|JJ )|) field|NN incorrect|JJ value|NN
problem	the|DT protocol|NN speed|NN id|NN count|NN (|( psic|JJ )|) field|NN incorrectly|RB reports|VBZ a|DT value|NN of|IN 3.|CD psic|NNS should|MD report|VB 6|CD indicating|VBG ssic|JJ support|NN .|.
implication	if|IN software|NN utilizes|JJ psic|NN ,|, it|PRP may|MD incorrectly|RB determine|VB ssic|NN is|VBZ not|RB supported|VBN .|. additionally|RB xhci|JJ cv|NN td|NN 1.09|CD protocol|NN speed|NN id|JJ test|NN fails|NNS .|. intel|NN has|VBZ obtained|VBN a|DT usb-|JJ if|IN waiver|NN for|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	xhci|NN host|NN initiated|VBN lpm|JJ l1|NN may|MD cause|VB a|DT hang|NN errata|NN
problem	if|IN usb|JJ 2.0|CD device|NN supports|NNS hardware|NN lpm|NN and|CC causes|VBZ the|DT host|NN to|TO initiate|VB l1|NN ,|, then|RB the|DT host|NN may|MD inadvertently|RB generate|VB a|DT transaction|NN error|NN during|IN the|DT hardware|NN lpm|JJ entry|NN process|NN .|.
implication	the|DT host|NN will|MD automatically|RB re-enumerate|VB the|DT device|NN repeatedly|RB ,|, resulting|VBG in|IN a|DT soft|JJ hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ 2.0|CD ports|NNS may|MD not|RB function|VB after|IN power-on|JJ
problem	usb|JJ 2.0|CD ports|NNS may|MD not|RB function|VB after|IN the|DT system|NN is|VBZ powered|VBN on|IN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, usb|JJ 2.0|CD devices|NNS that|WDT functioned|VBD prior|RB to|TO powering|VBG off|RP the|DT system|NN are|VBP inaccessible|JJ after|IN a|DT subsequent|JJ power-on|NN .|. this|DT erratum|NN does|VBZ not|RB impact|VB usb|JJ 3.0|CD ports|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pmi|NN may|MD be|VB pended|VBN when|WRB pmi|NN lvt|NN mask|NN bit|NN set|VBN
problem	if|IN a|DT performance|NN counter|NN overflow|NN or|CC pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN generation|NN is|VBZ unable|JJ to|TO trigger|VB a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) due|JJ to|TO the|DT pmi|NN lvt|NN (|( local|JJ vector|NN table|NN )|) entrys|VBZ mask|JJ bit|NN being|VBG set|VBN ,|, the|DT pmi|NN should|MD be|VB dropped|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pmi|NN may|MD instead|RB be|VB pended|VBN and|CC may|MD be|VB taken|VBN after|IN the|DT pmi|NN lvt|JJ entry|NN mask|NN bit|NN is|VBZ cleared|VBN .|.
implication	an|DT unexpected|JJ pmi|NN may|MD occur|VB .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN counter|NN overflows|NNS may|MD not|RB be|VB reflected|VBN in|IN ia32_perf_global_status|NN
problem	when|WRB an|DT overflow|JJ indication|NN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) is|VBZ cleared|VBN via|IN either|CC the|DT logging|NN of|IN a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN or|CC an|DT msr|JJ write|NN to|TO ia32_perf_global_ovf_ctrl|VB msr|NN (|( 390h|CD )|) ,|, a|DT simultaneous|JJ counter|NN overflow|NN may|MD not|RB set|VB its|PRP$ corresponding|VBG overflow|JJ bit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT counter|NN overflow|NN will|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN ,|, although|IN it|PRP may|MD still|RB pend|VB a|DT performance|NN monitoring|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD exhibit|VB slow|JJ boot|NN or|CC shutdown|NN during|IN cold|JJ boot|NN
problem	some|DT systems|NNS may|MD hang|VB shortly|RB after|IN a|DT cold|JJ reset|NN .|. this|DT will|MD lead|VB to|TO timeout|VB and|CC a|DT warm|JJ reset|NN which|WDT causes|VBZ the|DT boot|NN to|TO take|VB an|DT additional|JJ 5|CD seconds|NNS .|. if|IN global|JJ reset|NN is|VBZ not|RB implemented|VBN as|IN specified|VBN by|IN the|DT platform|NN design|NN guide|NN ,|, the|DT warm|JJ reset|NN may|MD lead|VB to|TO a|DT system|NN shutdown|NN .|.
implication	occasionally|RB ,|, some|DT systems|NNS may|MD experience|VB a|DT slower|JJR cold|JJ boot|NN due|JJ to|TO the|DT boot|NN process|NN involving|VBG a|DT warm|JJ reset|NN .|. if|IN those|DT systems|NNS do|VBP not|RB properly|RB implement|JJ global|JJ reset|NN ,|, they|PRP may|MD shutdown|VB instead|RB of|IN completing|VBG the|DT boot|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD not|RB wake|VB from|IN c6|NN or|CC deeper|JJR sleep|NN state|NN
problem	the|DT processor|NN may|MD not|RB wake|VB after|IN a|DT sleep|JJ state|NN entered|VBD with|IN mwait|JJ target|NN c-state|NN of|IN c6|NN and|CC sub|JJ c-state|NN of|IN 2|CD or|CC a|DT target|NN c-state|NN deeper|NN than|IN c6|NN is|VBZ requested|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lpc|NN serr|NN generation|NN can|MD not|RB be|VB independently|RB disabled|JJ
problem	lpc|JJ serr|JJ #|# events|NNS are|VBP incorrectly|RB propagated|VBN to|TO trigger|VB the|DT nmi|NN interrupt|NN when|WRB the|DT see|NN field|NN of|IN the|DT pcie_reg_command|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 4h|CD )|) is|VBZ cleared|VBN .|. this|DT erratum|VBZ only|RB affects|VBZ systems|NNS with|IN attached|JJ lpc|NN devices|NNS that|WDT signal|VBP serr|JJ #|# events|NNS .|.
implication	serr|NN for|IN lpc|NN can|MD not|RB be|VB disabled|VBN using|VBG pcie_reg_command|NN see|VBP bit|NN .|. serr|JJ #|# is|VBZ used|VBN on|IN the|DT lpc|NN bus|NN to|TO carry|VB the|DT legacy|NN isa|JJ iochk|RB #|# parity|NN error|NN indication|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD clear|VB nsc|JJ (|( nmi|JJ status|NN and|CC control|NN )|) msr|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 61h|CD )|) sne|NN field|NN to|TO disable|JJ serr|NN for|IN both|DT nmi|JJ and|CC lpc|NN .|.
title	incorrect|JJ detection|NN of|IN usb|JJ lfps|NN may|MD lead|VB to|TO usb|JJ 3.0|CD link|NN errors|NNS
problem	the|DT usb|JJ 3.0|CD host|NN controller|NN may|MD incorrectly|RB detect|VB lfps|NN (|( low|JJ frequency|NN periodic|JJ signal|NN )|) on|IN certain|JJ soc|NN parts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT usb|JJ 3.0|CD host|NN controller|NN may|MD not|RB enumerate|VB the|DT link|NN or|CC may|MD encounter|VB unrecoverable|JJ errors|NNS during|IN operation|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ high|JJ speed|NN links|NNS may|MD disconnect|VB when|WRB subject|JJ to|TO eft|VB events|NNS
problem	when|WRB subjected|VBN to|TO eft|VB (|( electric|JJ fast|RB transient|NN )|) events|NNS ,|, the|DT xhci|NN host|NN controller|NN usb|JJ 2.0|CD interface|NN may|MD not|RB meet|VB ce|JJ certification|NN requirements|NNS according|VBG to|TO iec|VB 61000-4-4|JJ connected|VBN to|TO a|DT usb|JJ device|NN with|IN an|DT unshielded|JJ cable|NN on|IN a|DT usb2|JJ root|NN port|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT usb|JJ high|JJ speed|NN device|NN may|MD be|VB falsely|RB disconnected|VBN .|. this|DT will|MD result|VB in|IN failure|NN of|IN the|DT iec|JJ 61000-4-4|JJ eft|NN test|NN .|.
workaround	none|NN identified|VBN .|.
title	system|NN may|MD hang|VB when|WRB ddr|JJ dynamic|JJ self-refresh|JJ is|VBZ enabled|VBN
problem	the|DT system|NN may|MD hang|VB when|WRB ddr|JJ dynamic|JJ self-refresh|JJ is|VBZ enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN hangs|VBZ .|. a|DT cold|JJ reset|NN is|VBZ required|VBN to|TO recover|VB the|DT system|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|.
title	usb3|JJ phy|NN may|MD become|VB unreliable|JJ on|IN certain|JJ soc|NN parts|NNS
problem	when|WRB the|DT system|NN enters|VBZ s0i3|JJ sleep|JJ state|NN ,|, the|DT contents|NNS of|IN usb3|JJ phy|NN configuration|NN registers|NNS may|MD change|VB sometimes|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT usb3|JJ device|NN connected|VBN to|TO the|DT port|NN may|MD not|RB be|VB detected|VBN or|CC the|DT port|NN may|MD downgrade|VB to|TO usb2|VB speed|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	xhci|NN host|NN controller|NN reset|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	an|DT access|NN to|TO xhci|VB configuration|NN space|NN within|IN 1ms|CD of|IN setting|VBG the|DT xhci|NN hcrst|NN (|( host|JJ controller|NN reset|NN )|) bit|NN of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar|UH ,|, offset|VBD 80h|CD ,|, bit|NN [|JJ 1|CD ]|NN )|) or|CC a|DT second|JJ setting|NN of|IN the|DT hcrst|JJ bit|NN within|IN 120ms|CD may|MD cause|VB the|DT xhci|NN host|NN controller|NN to|TO fail|VB to|TO respond|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	software|NN must|MD not|RB access|NN xhci|JJ configuration|NN space|NN within|IN 1ms|CD or|CC set|VBN hcrst|JJ bit|NN within|IN 120ms|CD of|IN setting|VBG the|DT hcrst|JJ bit|NN .|.
title	system|NN may|MD experience|VB inability|NN to|TO boot|NN or|CC may|MD cease|VB operation|NN errata|NNS
problem	under|IN certain|JJ conditions|NNS where|WRB s0ix|NN is|VBZ not|RB implemented|VBN and|CC activity|NN is|VBZ high|JJ for|IN several|JJ years|NNS the|DT lpc|NN ,|, rtc|NN and|CC sd|JJ card|NN may|MD stop|VB functioning|NN in|IN the|DT outer|NN years|NNS of|IN use|NN .|.
implication	lpc|NN and|CC rtc|VB circuitry|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB operation|NN to|TO cease|VB or|CC inability|NN to|TO boot|NN .|. sd|VB card|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB sd|NN cards|NNS to|TO be|VB unrecognized|VBN .|. intel|NN has|VBZ only|RB observed|VBN this|DT behavior|NN in|IN simulation|NN .|. designs|NNS that|WDT implement|VBP the|DT lpc|JJ interface|NN at|IN the|DT 1.8v|CD signal|JJ voltage|NN are|VBP not|RB affected|VBN by|IN the|DT lpc|JJ part|NN of|IN this|DT erratum|NN .|. designs|NNS implementing|VBG s0ix|NN are|VBP not|RB affected|VBN by|IN this|DT issue|NN .|.
workaround	firmware|NN code|NN changes|NNS for|IN lpc|NN and|CC rtc|NN circuitry|NN and|CC mitigations|NNS for|IN sd|JJ card|NN circuitry|NN have|VBP been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN for|IN this|DT erratum|NN .|.
title	split|NN access|NN to|TO apic-access|JJ page|NN may|MD access|NN virtual-apic|NN page|NN
problem	a|DT read|NN from|IN the|DT apic-access|JJ page|NN that|WDT splits|VBZ a|DT cacheline|JJ boundary|NN should|MD cause|VB an|DT apic-access|JJ vm|NN exit|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD redirect|VB such|JJ accesses|NNS to|TO the|DT virtual-apic|JJ page|NN without|IN causing|VBG an|DT apic-access|JJ vm|NN exit|NN .|.
implication	guest|NN software|NN that|WDT attempts|VBZ to|TO access|NN its|PRP$ apic|NN with|IN a|DT cacheline|JJ split|NN may|MD not|RB be|VB properly|RB virtualized|VBN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN that|WDT changes|VBZ the|DT cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN that|WDT caused|VBD the|DT pebs|JJ event|NN may|MD report|VB an|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4gb|CD boundary|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, errata|FW subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic-access|JJ vm|NN exit|NN may|MD occur|VB instead|RB of|IN smap|JJ #|# pf|NN
problem	a|DT supervisor-mode|JJ data|NN access|NN through|IN a|DT user-mode|JJ page|NN should|MD cause|VB a|DT #|# pf|NN if|IN cr4.smap|NN (|( supervisor-mode|JJ access|NN prevention|NN )|) is|VBZ 1|CD and|CC eflags.ac|NN is|VBZ 0.|CD due|JJ to|TO this|DT erratum|NN ,|, a|DT guest|NN supervisor|NN mode|NN access|NN to|TO the|DT apic-access|JJ page|NN may|MD cause|VB an|DT apic-access|JJ vm|NN exit|NN instead|RB of|IN a|DT #|# pf|NN due|JJ to|TO smap|VB .|.
implication	a|DT guest|NN may|MD miss|VB an|DT smap|JJ violation|NN if|IN it|PRP maps|VBZ its|PRP$ apic|NN through|IN a|DT user-mode|JJ page|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	guest|JJS software|NN should|MD not|RB map|VB their|PRP$ apic|NN to|TO a|DT user|JJ mode|NN page|NN and|CC attempt|NN to|TO access|NN it|PRP from|IN supervisor|NN mode|NN .|.
title	some|DT performance|NN counter|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN setting|VBG ctr_frz|JJ bit|NN 49|CD in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN freeze_perfmon_on_pmi|VBN is|VBZ enabled|VBN ,|, pmc|JJ overflows|NNS that|WDT occur|VBP within|IN a|DT few|JJ cycles|NNS of|IN a|DT pmi|NN being|VBG pended|VBN may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
implication	a|DT performance|NN counter|NN may|MD overflow|VB but|CC not|RB set|VB the|DT overflow|JJ bit|NN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN
title	performance|NN monitoring|NN offcore_response1|JJ event|NN may|MD improperly|RB count|VB l2|JJ evictions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT performance|NN monitoring|NN counter|NN configured|VBD to|TO count|VB offcore_response1|NN (|( event|NN b7h|NN ,|, umask|JJ 02h|CD )|) uses|VBZ msr_offcore_rsp0.corewb|NN (|( msr|JJ 1a6h|CD ,|, bit|RB 3|CD )|) instead|RB of|IN the|DT expected|VBN msr_offcore_rsp1.corewb|NN (|( msr|JJ 1a7h|CD ,|, bit|RB 3|CD )|) .|.
implication	a|DT performance|NN monitoring|NN counter|NN using|VBG the|DT offcore_response1|JJ event|NN will|MD not|RB count|VB l2|JJ evictions|NNS as|IN expected|VBN when|WRB the|DT corewb|NN value|NN is|VBZ not|RB the|DT same|JJ in|IN msr_offcore_rsp1|NN and|CC in|IN msr_offcore_rsp0|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|JJ exception|NN may|MD not|RB be|VB generated|VBN on|IN memory|NN read|VBN spanning|VBG a|DT cacheline|NN boundary|NN
problem	a|DT debug|JJ exception|NN should|MD be|VB generated|VBN on|IN a|DT read|NN which|WDT accesses|VBZ an|DT address|NN specified|VBN by|IN a|DT breakpoint|NN address|NN register|NN (|( dr0-dr3|JJ )|) and|CC its|PRP$ lenn|JJ field|NN (|( in|IN dr7|NN )|) configured|VBD to|TO monitor|VB data|NNS reads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ micro|FW architectural|JJ conditions|NNS the|DT processor|NN may|MD not|RB trigger|VB a|DT debug|JJ exception|NN on|IN a|DT memory|NN read|NN that|WDT spans|VBZ a|DT cacheline|NN boundary|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT debugger|NN is|VBZ not|RB notified|VBN of|IN a|DT read|NN that|WDT matches|VBZ a|DT data|NN breakpoint|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN cr3|NN filtering|VBG compares|VBZ bits|NNS [|$ 11:5|CD ]|NN of|IN cr3|NN and|CC ia32_rtit_cr3_match|VB outside|NN of|IN pae|NN paging|NN mode|NN
problem	cr3|NN [|VBZ 11:5|CD ]|NN are|VBP used|VBN to|TO locate|VB the|DT page-directory-pointer|NN table|NN only|RB in|IN pae|NN paging|NN mode|NN .|. when|WRB using|VBG intel|NN pt|NN (|( processor|JJ trace|NN )|) ,|, those|DT bits|NNS of|IN cr3|NN are|VBP compared|VBN to|TO ia32_rtit_cr3_match|VB (|( msr|VB 572h|CD )|) when|WRB ia32_rtit_ctl.cr3filter|NN (|( msr|JJ 570h|CD bit|RB 7|CD )|) is|VBZ set|VBN ,|, independent|JJ of|IN paging|VBG mode|NN .|.
implication	any|DT value|NN written|VBN to|TO the|DT ignored|VBN cr3|NN [|$ 11:5|CD ]|NNP bits|NNS which|WDT can|MD only|RB be|VB non-zero|JJ outside|IN of|IN pae|NN paging|VBG mode|NN must|MD also|RB be|VB written|VBN to|TO ia32_rtit_cr3_match|VB [|$ 11:5|CD ]|NN in|IN order|NN to|TO result|VB in|IN a|DT cr3|NN filtering|VBG match|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN ovf|VBP packet|NN may|MD be|VB followed|VBN by|IN tip.pgd|NN packet|NN
problem	if|IN intel|VBN pt|NN (|( processor|JJ trace|NN )|) encounters|VBZ an|DT internal|JJ buffer|NN overflow|NN and|CC generates|VBZ an|DT ovf|NN (|( overflow|IN )|) packet|NN just|RB as|IN ia32_rtit_ctl|NN (|( msr|JJ 570h|CD )|) bit|NN 0|CD (|( traceen|NN )|) is|VBZ cleared|VBN ,|, errata|NNS or|CC during|IN a|DT far|RB transfer|NN that|IN causes|VBZ ia32_rtit_status.contexten|JJ [|JJ 1|CD ]|NN (|( msr|JJ 571h|CD )|) to|TO be|VB cleared|VBN ,|, the|DT ovf|NN may|MD be|VB followed|VBN by|IN a|DT tip.pgd|NN (|( target|VB instruction|NN pointer|NN -|: packet|NN generation|NN disable|NN )|) packet|NN .|.
implication	the|DT intel|NN pt|NN decoder|NN may|MD not|RB expect|VB a|DT tip.pgd|NN to|TO follow|VB an|DT ovf|NN which|WDT could|MD cause|VB a|DT decoder|NN error|NN .|.
workaround	the|DT intel|NN pt|NN decoder|NN should|MD ignore|VB a|DT tip.pgd|NN that|WDT immediately|RB follows|VBZ ovf|NN .|.
title	intel|NN pt|NNS ovf|VBP may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ fup|NN packet|NN
problem	certain|JJ intel|NN pt|NN (|( processor|JJ trace|NN )|) packets|NNS ,|, including|VBG fups|NNS (|( flow|JJ update|NN packets|NNS )|) ,|, should|MD be|VB issued|VBN only|RB between|IN tip.pge|NN (|( target|VB ip|NN packet|NN -|: packet|NN generation|NN enable|NN )|) and|CC tip.pgd|$ (|( target|VB ip|NN packet|NN -|: packet|NN generation|NN disable|NN )|) packets|NNS .|. when|WRB outside|IN a|DT tip.pge/tip.pgd|JJ pair|NN ,|, as|IN a|DT result|NN of|IN ia32_rtit_status.filteren|NN [|$ 0|CD ]|NNP (|( msr|FW 571h|CD )|) being|VBG cleared|VBN ,|, an|DT ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB unexpectedly|RB followed|VBN by|IN a|DT fup|NN .|.
implication	the|DT intel|NN pt|NN decoder|NN may|MD incorrectly|RB assume|VB that|IN tracing|VBG is|VBZ enabled|VBN and|CC resume|VB decoding|VBG from|IN the|DT fup|NN ip|NN .|.
workaround	the|DT intel|NN pt|NN decoder|NN may|MD opt|VB to|TO scan|JJ ahead|RB for|IN other|JJ packets|NNS to|TO confirm|VB whether|IN packeten|NN is|VBZ set|VBN .|.
title	performance|NN monitoring|NN corewb|NN offcore|IN response|NN event|NN may|MD overcount|VB
problem	an|DT l2|JJ eviction|NN may|MD affect|VB the|DT offcore_rsp1|NN and|CC offcore_rsp2|JJ events|NNS configured|VBD to|TO count|VB corewb|NN when|WRB the|DT eviction|NN is|VBZ caused|VBN by|IN an|DT access|NN made|VBN by|IN a|DT different|JJ core|NN sharing|VBG the|DT l2|NN cache|NN .|.
implication	the|DT offcore|NN response|NN events|NNS may|MD overcount|VB when|WRB configured|VBN to|TO count|VB corewb|JJ occurrence|NN .|.
workaround	none|NN identified|VBN .|.
title	fbstp|NN may|MD update|VB fop/fip/fdp/fsw|NN before|IN exception|NN or|CC vm|NN exit|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT fbstp|NN whose|WP$ memory|NN access|NN causes|VBZ an|DT exception|NN (|( e.g|NN .|. #|# pf|NN or|CC #|# gp|NN )|) or|CC vm|JJ exit|NN (|( e.g|JJ .|. ept|JJ violation|NN )|) ,|, may|MD unexpectedly|RB update|VB fop|NN ,|, fip|NN ,|, fdp|NN ,|, fsw.ie|NN or|CC fsw.pe|NN .|. fsw.es|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	an|DT x87|JJ exception|NN handler|NN that|WDT executes|VBZ an|DT fbstp|NN but|CC relies|NNS on|IN the|DT fp|JJ exception|NN state|NN being|VBG unchanged|JJ after|IN taking|VBG a|DT memory|NN exception|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN when|WRB counters|NNS frozen|VBP errata|NNS
problem	when|WRB performance|NN monitoring|NN counters|NNS are|VBP frozen|JJ due|JJ to|TO ia32_perf_global_status.ctr_frz|VB msr|NN (|( 38eh|CD ,|, bit|RB 59|CD )|) being|VBG set|VBN ,|, a|DT pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) record|NN may|MD still|RB be|VB generated|VBN for|IN counter|NN 0|CD when|WRB the|DT event|NN specified|VBN by|IN ia32_perfevtsel0|NN msr|NN (|( 186h|CD )|) occurs|NN .|.
implication	an|DT unexpected|JJ pebs|NN record|NN may|MD cause|VB performance|NN analysis|NN software|NN to|TO behave|VB unexpectedly|RB .|.
workaround	none|NN identified|VBN .|.
title	ia32_perf_global_inuse|NN [|VBZ 62|CD ]|NN may|MD be|VB set|VBN
problem	ia32_perf_global_inuse|NN msr|NN (|( 392h|CD )|) bit|NN 62|CD is|VBZ reserved|VBN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD sometimes|RB be|VB read|VBN as|IN 1|CD .|.
implication	a|DT read|NN of|IN ia32_perf_global_inuse|NN msr|NN may|MD see|VB bit|RB 62|CD set|NN in|IN the|DT result|NN .|.
workaround	none|NN identified|VBN .|.
title	sata|NNS interface|NN may|MD not|RB loopback|VB patterns|NNS in|IN bist-l|JJ mode|NN
problem	in|IN certain|JJ bist-l|JJ tx|NN compliance|NN test|NN setups|NN on|IN sata|NN interface|NN ,|, the|DT first|JJ 10b|CD in|IN the|DT mftp|NN (|( mid|JJ frequency|NN test|NN pattern|NN )|) ,|, i.e|RB .|. 333h|CD ,|, inserted|VBN by|IN j-bert|NN has|VBZ disparity|NN mismatch|NN with|IN the|DT previous|JJ 10b|CD ,|, i.e|NN .|. 363h|CD ,|, of|IN previous|JJ hftp|NN (|( high|JJ frequency|NN test|NN pattern|NN )|) block|NN .|. 333h|CD has|VBZ negative|JJ beginning|VBG disparity|NN while|IN 363h|CD has|VBZ positive|JJ ending|VBG disparity|NN .|. when|WRB soc|JJ detects|NNS disparity|NN mismatch|NN ,|, it|PRP does|VBZ not|RB re-compute|VB the|DT running|VBG disparity|NN based|VBN on|IN the|DT received|JJ 333h|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, sata|JJ interface|NN may|MD not|RB correctly|VB loopback|NN patterns|NNS in|IN bist-l|JJ mode|NN .|. this|DT erratum|NN does|VBZ not|RB impact|VB bist-t|JJ compliance|NN mode|NN .|.
workaround	while|IN using|VBG bist-l|JJ loopback|NN mode|NN for|IN sata|NN tx|NN compliance|NN testing|NN ,|, if|IN a|DT disparity|NN error|NN is|VBZ encountered|VBN in|IN subsequent|JJ mftp|NN block|NN after|IN receiving|VBG bist-l|JJ fis|NN and|CC hftp|NN block|NN ,|, insert|VB a|DT non-align|JJ primitive|NN to|TO correct|VB back|RP the|DT disparity|NN error|NN at|IN the|DT beginning|NN of|IN mftp|JJ pattern|NN .|.
title	using|VBG 32-bit|JJ addressing|VBG mode|NN with|IN sd/emmc|JJ controller|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	sd/emmc|NN dma|NN transfers|NNS using|VBG 32-bit|JJ addressing|VBG mode|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	sd/emmc|NNS software|NN should|MD use|VB the|DT 64-bit|JJ addressing|NN mode|NN with|IN the|DT 96-bit|JJ descriptor|NN format|NN .|.
title	vdd2|NNS can|MD not|RB operate|VB at|IN 1.35v|CD
problem	vdd2|JJ power|NN rail|NN can|MD not|RB operate|VB at|IN 1.35v|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, merging|VBG vdd2|NN and|CC vddq|NN platform|NN rails|VBZ at|IN 1.35v|CD is|VBZ not|RB supported|VBN .|. this|DT erratum|NN does|VBZ not|RB impact|VB the|DT ability|NN to|TO merge|VB vdd2|NN and|CC vddq|NN rails|NNS at|IN 1.24v|CD .|.
workaround	none|NN identified|VBN .|.
title	sata|NNS host|NN controller|NN does|VBZ not|RB pass|VB certain|JJ compliance|NN tests|NNS
problem	the|DT soc|NN sata|NN host|NN controller|NN oob|NN (|( out|IN of|IN band|NN )|) host|NN responses|NNS ,|, oob|JJ transmit|NN gap|NN ,|, and|CC oob|JJ transmit|NN burst|NN length|NN do|VBP not|RB pass|VB serial|JJ ata|JJ interoperability|NN program|NN revision|NN 1.4.3|CD ,|, unified|VBN test|NN document|NN version|NN 1.01|CD tests|NNS oob-03|JJ [|NNP a/b|NN ]|NN ,|, oob-05|JJ ,|, and|CC oob-06|JJ [|NNP a/b|NN ]|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ mca|JJ events|NNS may|MD incorrectly|RB set|VB overflow|JJ bit|NN
problem	a|DT single|JJ machine|NN check|NN event|NN may|MD incorrectly|RB set|VB over|RP (|( bit|RB 62|CD )|) of|IN ia32_mc4_status|NN (|( msr|JJ 411h|CD )|) .|. the|DT affected|JJ mca|NN events|NNS are|VBP unsupported|JJ idi|JJ opcode|NN (|( mcacod|JJ 0x0408|CD ,|, mscod|RB 0x0000|CD )|) ,|, wbmto*|JJ access|NN to|TO mmio|VB (|( mcacod|PRP 0x0408|CD ,|, mcacod|RB 0x0003|CD )|) and|CC clflush|NN to|TO mmio|VB (|( mcacod|PRP 0x0408|CD ,|, mcacod|RB 0x0004|CD )|) .|.
implication	software|NN analyzing|VBG system|NN machine|NN check|NN error|NN logs|NNS may|MD incorrectly|RB think|VB that|IN multiple|JJ errors|NNS have|VBP occurred|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN impacting|VBG commercially|RB available|JJ systems|NNS .|.
workaround	none|NN identified|VBN .|.
title	the|DT shadow|NN register|NN for|IN ddr3l|NN mr2|NN is|VBZ 10|CD bits|NNS wide|JJ instead|RB of|IN 11|CD bits|NNS
problem	the|DT shadow|NN register|NN for|IN ddr3l|NN mr2|NN (|( d_cr_tqoffset.mr_value|NN )|) is|VBZ only|RB 10|CD bits|NNS whereas|IN the|DT mr2|NN register|NN in|IN dram|JJ devices|NNS is|VBZ 11|CD bits|NNS .|.
implication	at|IN self-refresh|JJ entry|NN ,|, the|DT memory|NN controller|NN writes|VBZ the|DT shadow|NN mr2|NN register|NN to|TO the|DT dram|NN appending|VBG 0|CD for|IN the|DT 11th|CD bit|NN .|.
workaround	if|IN a|DT design|NN needs|VBZ to|TO set|VB mr2s|RB 11th|CD bit|NN ,|, bios|NNS should|MD set|VB d_cr_tqctl.srten|VB =|JJ 0|CD at|IN mchbar|NN offset|NN 0x1a50|CD (|( multicast|JJ address|NN )|) and|CC write|$ 1|CD to|TO bit|VB 7|CD of|IN mr2|NN inside|IN the|DT dram|NN to|TO enable|VB self-refresh|JJ extended|JJ temperature|NN mode|NN all|PDT the|DT time|NN .|.
title	hd|NN audio|NN recording|NN may|MD experience|VB a|DT glitch|NN while|IN opening|VBG or|CC closing|NN audio|JJ streams|NN
problem	setting|VBG crstb|NN (|( bit|RB 0|CD at|IN intel|NN hd|NN audio|JJ base|NN address|NN +|NNP 8|CD )|) to|TO zero|CD when|WRB opening|NN and|CC closing|NN audio|JJ streams|NN may|MD result|VB in|IN audio|JJ glitches|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, audio|JJ glitches|NNS may|MD occur|VB while|IN opening|VBG or|CC closing|NN audio|JJ streams|NN .|.
workaround	avoid|JJ setting|VBG crstb|NN (|( bit|RB 0|CD at|IN intel|NN hd|NN audio|JJ base|NN address|NN +|NNP 8|CD )|) to|TO zero|CD unless|IN entering|VBG d3|NN for|IN system|NN suspend|NN or|CC unless|IN asserting|VBG platform|NN reset|NN for|IN reboot|NN .|.
title	xhci|NN host|NN initiated|VBN lpm|JJ l1|NN may|MD cause|VB a|DT hang|NN
problem	if|IN usb|JJ 2.0|CD device|NN supports|NNS hardware|NN lpm|NN (|( low|JJ power|NN mode|NN )|) and|CC causes|VBZ the|DT host|NN to|TO initiate|VB l1|NN ,|, then|RB the|DT host|NN may|MD inadvertently|RB generate|VB a|DT transaction|NN error|NN during|IN the|DT hardware|NN lpm|JJ entry|NN process|NN .|.
implication	the|DT host|NN will|MD automatically|RB re-enumerate|VB the|DT device|NN repeatedly|RB ,|, resulting|VBG in|IN a|DT soft|JJ hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ device|NN controller|NN incorrectly|RB interprets|VBZ u3|JJ wakeup|NN for|IN warm|JJ reset|NN
problem	xhci|NN violates|VBZ usb|JJ 3|CD specification|NN for|IN tu3wakeupretrydelay|NN ,|, which|WDT dictates|VBZ time|NN to|TO initiate|VB the|DT u3|JJ wakeup|NN lfps|NNS handshake|VBP signaling|VBG after|IN an|DT unsuccessful|JJ lfps|JJ handshake|NN .|. xhci|VB employs|VBZ 12us|CD for|IN tu3wakeupretrydelay|NN instead|RB of|IN 100ms|CD [|NNS as|IN defined|VBN per|IN spec|NN ]|NN .|.
implication	device|NN may|MD incorrectly|RB interpret|VB the|DT lfps|NN asserted|VBD [|NNS due|JJ to|TO the|DT short|JJ tu3wakeupretrydelay|NN time|NN ]|NN for|IN duration|NN greater|JJR than|IN tresetdelay|NN .|. if|IN resume|JJ fails|NNS on|IN the|DT host|NN side|NN ,|, this|DT will|MD be|VB detected|VBN as|IN a|DT warm|JJ reset|NN from|IN xhci|NN and|CC transition|NN into|IN rx.detect|JJ ltssm|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT device|NN may|MD fail|VB to|TO respond|VB to|TO xhci-|JJ initiated|JJ u3|JJ wakeup|NN request|NN .|.
workaround	none|NN identified|VBN .|.
title	spi|JJ flash|JJ transaction|NN failure|NN with|IN software|NN sequencing|VBG
problem	invalid|JJ instruction|NN fields|NNS on|IN flash|NN invalid|JJ instructions|NNS registers|NNS (|( flill|VB -|: fcbah|NN +|VBZ 004h|CD ;|: flill1|SYM -|: fcbah|NN +|$ 008h|CD )|) in|IN flash|NN descriptor|NN contains|VBZ opcodes|NNS that|IN flash|VBP controller|NN should|MD protect|VB against|IN .|. spi|JJ flash|JJ transactions|NNS will|MD fail|VB unless|IN non-zero|JJ op-|JJ code|NN is|VBZ written|VBN to|TO the|DT invalid|JJ instruction|NN fields|NNS .|. errata|NNS
implication	due|JJ to|TO this|DT erratum|NN ,|, spi|JJ flash|NN will|MD not|RB function|VB with|IN software|NN sequencing|VBG if|IN zero|CD op-|JJ code|NN is|VBZ written|VBN to|TO invalid|VB instruction|NN fields|NNS in|IN flash|JJ descriptor|NN data|NNS structure|NN of|IN the|DT image|NN .|.
workaround	program|NN invalid|JJ instruction|NN fields|NNS in|IN flash|JJ descriptor|NN with|IN non-zero|JJ op-code|NN .|. hence|NN ,|, all|DT illegal|JJ instructions|NNS and|CC pre-opcode|JJ locations|NNS will|MD have|VB to|TO be|VB programmed|VBN with|IN op-|JJ codes|NNS in|IN the|DT flash|NN descriptor|NN .|.
title	usb|JJ 2.0|CD timing|NN responsiveness|NN degradation|NN
problem	usb|JJ specification|NN requires|VBZ 1ms|CD resume|JJ reflection|NN time|NN from|IN platform|NN to|TO the|DT device|NN indicating|VBG usb|JJ resume/wake|NN .|. due|JJ to|TO this|DT erratum|NN ,|, soc|JJ implementation|NN violates|VBZ the|DT usb2|JJ timing|NN specification|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, usb|JJ devices|NNS that|WDT are|VBP sensitive|JJ to|TO this|DT timing|NN specification|NN may|MD cease|VB to|TO function|VB or|CC re-enumerate|VB upon|IN waking|VBG from|IN suspend|NN .|.
workaround	none|NN identified|VBN .|.
title	d3|JJ entry|NN or|CC d3|JJ exit|NN may|MD fail|VB for|IN certain|JJ integrated|JJ pcie|NN functions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD fail|VB to|TO correctly|RB execute|VB the|DT d3|NN entry|NN flow|NN or|CC the|DT d3|JJ exit|NN flow|NN for|IN certain|JJ integrated|JJ pcie|NN functions|NNS .|.
implication	if|IN the|DT affected|JJ pci|NN device|NN fails|VBZ to|TO correctly|RB enter|VB d3|NN ,|, the|DT soc|NN may|MD not|RB enter|VB s0ix|RB low|JJ power|NN states|NNS .|. if|IN the|DT affected|JJ pci|NN device|NN fails|VBZ to|TO correctly|VB exit|NN d3|NN ,|, the|DT device|NN will|MD not|RB function|VB .|.
workaround	to|TO work|VB around|RP the|DT d3|NN entry|NN issue|NN ,|, software|NN can|MD implement|VB an|DT acpi|NN _ps3|NN method|NN to|TO verify|VB pmcsr|NN (|( bits|VBZ 1:0|CD )|) indicates|VBZ the|DT device|NN has|VBZ entered|VBN d3|NN .|. if|IN the|DT device|NN has|VBZ not|RB entered|VBN d3|NN ,|, the|DT d3|NN entry|NN steps|NNS should|MD be|VB repeated|VBN .|. to|TO work|VB around|RP the|DT d3|NN exit|NN issue|NN ,|, software|NN can|MD issue|VB a|DT read|NN to|TO any|DT device|NN register|NN prior|RB to|TO programming|VBG any|DT dma|JJ transfers|NNS .|.
title	pm1_sts_en.wak_sts|NNS gets|VBZ set|VBN during|IN s0|NN
problem	pm1_sts_en.wak_sts|NNS (|( offset|VB 0h|CD ,|, bit|RB 15|CD )|) is|VBZ supposed|VBN to|TO be|VB set|VBN to|TO '1|VB '|'' only|RB upon|IN exit|NN from|IN a|DT valid|JJ sleep|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT bit|NN gets|VBZ set|VBN to|TO '1|VB '|'' by|IN a|DT valid|JJ and|CC enabled|JJ wake|NN source|NN during|IN s0|NN and|CC s0ix|NN .|.
implication	sci|NN (|( system|NN control|NN interrupt|NN )|) os|NN flows|VBZ from|IN pm1_sts_en|NN or|CC gpe0*_sts|NNS (|( b|NN :|: 0|CD ,|, d|NN :|: 13|CD ,|, f|NN :|: 1|CD ,|, offset|PRP 20h/24h/28h/2ch|CD )|) that|WDT also|RB read|VBP pm1_sts_en.wak_sts|NNS may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	the|DT platform|NN should|MD either|VB use|VB an|DT alternate|NN gpe|NN (|( general|JJ purpose|RB event|NN )|) to|TO route|VB the|DT sci|NN or|CC the|DT os|NN should|MD ignore|VB wak_sts|NNS in|IN s0|NN .|.
title	a|DT store|NN instruction|NN may|MD not|RB wake|VB up|RP mwait|NN errata|NNS
problem	one|CD use|NN of|IN the|DT monitor/mwait|NN instruction|NN pair|NN is|VBZ to|TO allow|VB a|DT logical|JJ processor|NN to|TO wait|VB in|IN a|DT sleep|JJ state|NN until|IN a|DT store|NN to|TO the|DT armed|VBN address|NN range|NN occurs|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, stores|NNS to|TO the|DT armed|VBN address|NN range|NN may|MD not|RB trigger|VB mwait|NN to|TO resume|VB execution|NN .|.
implication	the|DT logical|JJ processor|NN that|WDT executed|VBD the|DT mwait|NN instruction|NN may|MD not|RB resume|VB execution|NN until|IN it|PRP receives|VBZ an|DT interrupt|NN .|. software|NN that|WDT does|VBZ not|RB rely|VB on|IN stores|NNS to|TO the|DT armed|VBN address|NN range|NN to|TO wake|VB a|DT logical|JJ processor|NN from|IN an|DT mwait|NN sleep|NN state|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
workaround	software|NN needs|NNS to|TO use|VB interrupts|NNS to|TO wake|VB processors|NNS from|IN mwait-induced|JJ sleep|JJ states|NNS .|.
title	de-asserting|JJ bme|NNS bit|NN may|MD cause|VB system|NN hang|NN
problem	if|IN the|DT bme|NN (|( bus|JJ master|NN enable|NN )|) bit|NN in|IN the|DT isp|NN (|( image|NN signal|NN processor|NN )|) device|NN 3|CD pci|NN configuration|NN space|NN is|VBZ de-asserted|JJ while|IN the|DT camera|NN device|NN is|VBZ processing|VBG an|DT image|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD become|VB non-responsive|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB de-assert|VB bme|NN while|IN the|DT camera|NN is|VBZ active|JJ .|.
title	storage|NN controllers|NNS may|MD not|RB be|VB power|NN gated|VBN
problem	when|WRB disabled|VBD or|CC placed|VBN in|IN d3|NN state|NN by|IN bios|NNS ,|, the|DT sd|JJ card|NN and|CC sdio|JJ storage|NN controllers|NNS may|MD not|RB be|VB power|NN gated|VBN unless|IN this|DT is|VBZ done|VBN prior|RB to|TO the|DT emmc|NN controller|NN being|VBG disabled|VBD or|CC placed|VBN in|IN d3|JJ state|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, storage|NN controllers|NNS may|MD not|RB be|VB power|NN gated|VBN .|. this|DT erratum|NN does|VBZ not|RB apply|VB to|TO skus|VB without|IN emmc|JJ controllers|NNS .|.
workaround	bios|NNS should|MD ensure|VB the|DT sd|JJ card|NN and|CC sdio|NN controllers|NNS are|VBP disabled|VBN before|IN disabling|VBG the|DT emmc|JJ controller|NN or|CC putting|VBG it|PRP into|IN d3|NN .|.
title	reading|VBG an|DT intel|NN trace|NN hub|NN register|NN after|IN a|DT write|NN to|TO an|DT undefined|JJ register|NN may|MD fail|VB
problem	reading|VBG an|DT intel|NN th|NN (|( trace|JJ hub|NN )|) register|NN (|( bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 2|CD ;|: offset|VBN is|VBZ register|RBR specific|JJ )|) may|MD fail|VB after|IN attempting|VBG to|TO write|VB an|DT undefined|JJ intel|NN th|NN register|NN location|NN (|( undefined|JJ locations|NNS are|VBP those|DT not|RB documented|VBN in|IN the|DT intel|NN trace|NN hub|NN developers|NNS manual|JJ )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, reading|VBG a|DT defined|JJ intel|NN th|NN register|NN returns|VBZ all|DT zeroes|NNS regardless|RB of|IN its|PRP$ actual|JJ values|NNS .|. errata|NNS
workaround	software|NN should|MD not|RB attempt|VB to|TO write|VB to|TO undefined|JJ intel|NN th|NN register|NN locations|NNS .|.
title	deasserting|VBG pcicmd_pcists.bme|NN before|IN stopping|VBG isp|JJ camera|NN driver|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	if|IN pcicmd_pcists.bme|VBN (|( bus|NN configured|VBN by|IN bios|NNS :|: device|NN :|: 3|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 4h|CD ;|: bit|RB 2|CD )|) is|VBZ de-asserted|JJ without|IN first|JJ stopping|VBG the|DT isp|NN camera|NN driver|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	if|IN the|DT pcicmd_pcists.bme|NN register|NN bit|NN in|IN the|DT isp|NN is|VBZ de-asserted|JJ ,|, while|IN the|DT isp|NN (|( image|NN signal|NN processor|NN )|) is|VBZ processing|VBG a|DT data|NN stream|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	software|NN should|MD not|RB de-assert|VB bme|NN without|IN first|JJ stopping|VBG the|DT isp|NN camera|NN driver|NN .|.
title	certain|JJ invalidation|NN wait|NN descriptors|NNS may|MD cause|VB vt-d|NN to|TO hang|VB
problem	an|DT inv_wait_dsc|NN (|( invalidation|JJ wait|NN descriptor|NN )|) with|IN if=0|NN (|( do|VB not|RB generate|VB an|DT interrupt|NN on|IN completion|NN )|) and|CC sw=0|NN (|( do|VB not|RB write|VB status-word|NN on|IN completion|NN )|) will|MD prevent|VB vt-d|NN from|IN processing|VBG subsequent|JJ commands|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, subsequent|JJ commands|NNS submitted|VBN to|TO the|DT invalidation|NN queue|NN will|MD not|RB be|VB processed|VBN .|.
workaround	ensure|VB all|DT inv_wait_dsc|NNS have|VBP the|DT if|IN bit|NN and/or|VBP the|DT sw|JJ bit|NN set|VBN to|TO 1|CD .|.
title	certain|JJ vt-d|JJ svm|NN registers|NNS are|VBP writeable|JJ
problem	vt-d|JJ engines|NNS that|WDT do|VBP not|RB advertise|VB svm|NN (|( shared|VBN virtual|JJ memory|NN )|) capability|NN should|MD treat|VB the|DT 32-bit|JJ registers|NNS at|IN vtdbar|NN offsets|NNS 0xdc|CD ,|, 0xe0|CD ,|, 0xe4|CD ,|, 0xe8|CD and|CC 0xec|CD as|IN reserved|VBN and|CC read-only|RB .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT registers|NNS are|VBP writeable|JJ .|.
implication	writing|VBG the|DT listed|VBN registers|NNS does|VBZ not|RB affect|VB the|DT operation|NN of|IN the|DT soc|NN .|.
workaround	none|NN identified|VBN .|.
title	changing|VBG vt-d|JJ event|NN interrupt|JJ configuration|NN control|NN registers|NNS may|MD not|RB behave|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT sequence|NN used|VBN to|TO change|VB vt-d|JJ event|NN interrupt|JJ service|NN routine|JJ configuration|NN for|IN fault|NN events|NNS and|CC for|IN invalidation|NN events|NNS may|MD not|RB work|VB as|RB expected|VBN .|. specifically|RB ,|, reading|VBG one|CD of|IN the|DT associated|JJ configuration|NN registers|NNS does|VBZ not|RB serialize|VB vt-d|JJ event|NN interrupts|NNS .|. as|IN a|DT result|NN ,|, vt-d|JJ event|NN interrupts|NNS that|WDT were|VBD issued|VBN using|VBG the|DT previous|JJ interrupt|JJ service|NN configuration|NN may|MD be|VB delivered|VBN after|IN software|NN has|VBZ observed|VBN the|DT interrupt|JJ service|NN configuration|NN to|TO be|VB updated|VBN .|. errata|NNS
implication	vt-d|JJ event|NN interrupts|NNS using|VBG stale|JJ configuration|NN information|NN may|MD be|VB lost|VBN or|CC cause|NN unexpected|JJ behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB commercially|RB available|JJ software|NN .|.
workaround	reading|VBG a|DT vt-d|JJ event|NN control|NN register|NN twice|RB achieves|VBZ the|DT intended|JJ interrupt|JJ serialization|NN .|.
title	soc|NN may|MD not|RB meet|VB the|DT vol|NN (|( max|NN )|) specification|NN for|IN thermtrip_n|NN
problem	under|IN certain|JJ platform|NN configurations|NNS and|CC conditions|NNS ,|, when|WRB the|DT soc|NN asserts|VBZ thermtrip_n|NN ,|, it|PRP may|MD not|RB meet|VB the|DT vol|NN (|( max|NN )|) specification|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT platform|NN may|MD not|RB detect|VB the|DT assertion|NN of|IN thermtrip_n|NN .|. this|DT may|MD ,|, in|IN turn|NN ,|, prevent|VB the|DT power-button|JJ override|JJ capability|NN from|IN resetting|VBG the|DT platform|NN placing|VBG the|DT platform|NN in|IN a|DT non-responsive|JJ state|NN requiring|VBG the|DT platform|NN to|TO go|VB to|TO g3|VB (|( completely|RB drained|VBN battery|NN needed|VBN )|) in|IN order|NN to|TO reboot|VB .|.
workaround	a|DT platform|NN design|NN change|NN has|VBZ been|VBN identified|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intermittent|JJ caterr|NN may|MD occur|VB when|WRB back|NN to|TO back|VB host|NN controller|NN reset|NN is|VBZ performed|VBN
problem	the|DT xhci|NN host|NN controller|NN may|MD fail|VB to|TO respond|VB ,|, due|JJ to|TO an|DT internal|JJ race|NN condition|NN ,|, if|IN consecutive|JJ xhci|NN host|NN controller|NN resets|NNS are|VBP performed|VBN .|.
implication	a|DT processor|NN caterr|NN may|MD occurs|VB during|IN long|JJ duration|NN reboot|NN testing|VBG or|CC s4/s5|JJ cycling|NN tests|NNS .|.
workaround	software|NN should|MD add|VB a|DT 120ms|CD delay|NN in|IN between|IN consecutive|JJ xhci|NNP host|NN controller|NN resets|NNS .|.
title	discrete|JJ tpm|NN may|MD not|RB be|VB accessible|JJ through|IN fast|JJ spi|NN bus|NN
problem	accesses|NNS to|TO a|DT tpm|JJ device|NN attached|VBN on|IN fast|JJ spi|NN bus|NN will|MD not|RB succeed|VB unless|IN a|DT flash|JJ device|NN is|VBZ also|RB attached|VBN on|IN fast|JJ spi|NN bus|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN is|VBZ not|RB able|JJ to|TO communicate|VB with|IN a|DT tpm|JJ device|NN attached|VBD to|TO the|DT fast|JJ spi|NN bus|NN by|IN itself|PRP .|. the|DT integrated|JJ tpm|NN (|( intel|NN platform|NN trust|NN technology|NN )|) is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|. any|DT tpm|NN attached|VBN to|TO the|DT lpc|NN bus|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ xhci|NNP controller|NN may|MD not|RB re-enter|VB a|DT d3|NN state|NN after|IN a|DT usb|JJ wake|NN event|NN errata|NN
problem	after|IN processing|VBG a|DT usb|JJ 3.0|CD wake|NN event|NN ,|, the|DT usb|JJ xhci|NNP controller|NN may|MD not|RB re-enter|VB d3|NN state|NN .|.
implication	when|WRB the|DT failure|NN occurs|VBZ ,|, the|DT system|NN will|MD not|RB enter|VB an|DT sx|NN state|NN .|.
workaround	software|NN should|MD clear|VB bit|NN 8|CD pme|NN enable|NN (|( pme_en|NN )|) of|IN pm_cs|NN --|: power|NN management|NN control/status|NN register|NN (|( usb|JJ xhci-d21|NN :|: f0|NN :|: offset|VB 74h|CD )|) after|IN the|DT controller|NN enters|NNS d0|VBP state|NN following|VBG an|DT exit|NN from|IN d3|NN .|.
title	updating|VBG or|CC disabling|VBG xhci|JJ controller|NN driver|NN may|MD prevent|VB entering|VBG s0ix|NN
problem	updating|VBG or|CC disabling|VBG xhci|JJ controller|NN driver|NN will|MD disable|VB xhci|JJ rtd3|NN power|NN gating|VBG preventing|VBG the|DT soc|NN from|IN entering|VBG s0ix|JJ sleep|JJ states|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN does|VBZ not|RB enter|VB s0ix|NN until|IN the|DT driver|NN is|VBZ updated/re-|JJ enabled|JJ following|VBG a|DT system|NN reboot|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN trace|NN hub|NN pti|NN pattern|JJ generator|NN may|MD stop|VB working|VBG when|WRB width|NN is|VBZ changed|VBN while|IN enabled|VBN
problem	intel|NN th|NN (|( trace|JJ hub|NN )|) pti|NN (|( parallel|JJ trace|NN interface|NN )|) pattern|NN generator|NN feature|NN is|VBZ used|VBN to|TO test|VB the|DT connectivity|NN between|IN pti|NN port|NN and|CC trace|NN capture|NN hardware|NN .|. due|JJ to|TO this|DT erratum|NN ,|, once|RB enabled|VBD the|DT pattern|NN generator|NN may|MD hang|VB if|IN the|DT width|NN is|VBZ decreased|VBN .|.
implication	intel|NN th|NN 's|POS pattern|JJ generator|NN feature|NN stops|VBZ working|VBG when|WRB users|NNS decrease|VBP the|DT width|NN .|.
workaround	intel|NN th|NN 's|POS pti|NN pattern|NN generator|NN width|NN should|MD be|VB reconfigured|VBN only|RB after|IN an|DT intel|NN trace|NN hub|NN soft|JJ reset|NN .|. intel|NN trace|NN hub|NN soft|JJ reset|NN can|MD be|VB done|VBN by|IN setting|VBG npkdsc.flr|JJ bit|NN to|TO '1|VB '|POS .|.
title	sthcap1.rtitcnt|JJ field|NN value|NN does|VBZ not|RB correctly|RB indicate|VBP the|DT number|NN of|IN channels|NNS supported|VBN
problem	the|DT rtitcnt|JJ field|NN (|( bits|NNS [|VBP 19:16|CD ]|NNP )|) of|IN the|DT sthcap1|NN csr|NN (|( offset|VB 04004h|CD from|IN mtb_bar|NN )|) does|VBZ not|RB indicate|VB the|DT correct|JJ number|NN of|IN channels|NNS supported|VBN by|IN intel|NN trace|NN hub|NN for|IN intel|NN processor|NN trace|NN .|.
implication	the|DT rtitcnt|NN field|NN value|NN can|MD not|RB be|VB used|VBN .|.
workaround	the|DT correct|JJ number|NN of|IN channels|NNS can|MD be|VB obtained|VBN from|IN soc|JJ datasheet|NN .|.
title	camera|NN device|NN does|VBZ not|RB issue|VB an|DT msi|NN when|WRB intx|NN is|VBZ enabled|VBN errata|NNS
problem	when|WRB both|DT msi|FW (|( message|NN signaled|VBN interrupts|NNS )|) and|CC legacy|NN intx|NNS are|VBP enabled|VBN by|IN the|DT camera|NN device|NN ,|, intx|NN is|VBZ asserted|VBN rather|RB than|IN issuing|VBG the|DT msi|NN ,|, in|IN violation|NN of|IN the|DT pci|JJ local|JJ bus|NN specification|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, camera|NN device|NN interrupts|NNS can|MD be|VB lost|VBN leading|VBG to|TO device|VB failure|NN .|.
workaround	the|DT camera|NN device|NN must|MD disable|VB legacy|NN intx|NN by|IN setting|VBG bit|NN 10|CD of|IN pcicmd|NN (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VB 04h|CD )|) before|IN msi|NN is|VBZ enabled|VBN .|.
title	system|NN may|MD experience|VB inability|NN to|TO boot|NN or|CC may|MD cease|VB operation|NN
problem	under|IN certain|JJ conditions|NNS where|WRB activity|NN is|VBZ high|JJ for|IN several|JJ years|NNS the|DT lpc|NN ,|, rtc|NN ,|, sd|JJ card|NN and|CC gpio|JJ termination|NN circuitry|NN may|MD stop|VB functioning|NN in|IN the|DT outer|NN years|NNS of|IN use|NN .|.
implication	lpc|NN and|CC rtc|VB circuitry|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB operation|NN to|TO cease|VB or|CC inability|NN to|TO boot|NN .|. sd|VB card|NN that|WDT stops|VBZ functioning|VBG may|MD cause|VB sd|NN cards|NNS to|TO be|VB unrecognized|VBN .|. intel|NN has|VBZ only|RB observed|VBN this|DT behavior|NN in|IN simulation|NN .|. designs|NNS that|WDT implement|VBP the|DT lpc|JJ interface|NN at|IN the|DT 1.8v|CD signal|JJ voltage|NN are|VBP not|RB affected|VBN by|IN the|DT lpc|JJ part|NN of|IN this|DT erratum|NN .|. gpio|JJ circuitry|NN implications|NNS are|VBP platform|JJ implementation|NN specific|NN and|CC may|MD result|VB in|IN unexpected|JJ behavior|NN .|.
workaround	firmware|NN updates|NNS for|IN lpc|NN ,|, rtc|JJ circuitry|NN and|CC gpio|NN termination|NN have|VBP been|VBN identified|VBN .|. mitigations|NNS for|IN sd|JJ card|NN circuitry|NN and|CC gpio|NN termination|NN have|VBP been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN for|IN this|DT erratum|NN .|.
title	gpio|NN registers|NNS do|VBP not|RB support|VB 8|CD or|CC 16|CD bit|NN transactions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, only|RB aligned|VBD dword|NN accesses|NNS to|TO gpio|VB registers|NNS function|VBP correctly|RB .|. this|DT erratum|NN applies|VBZ to|TO gpio|VB registers|NNS whether|IN in|IN mmio|JJ space|NN or|CC io|JJ space|NN .|.
implication	gpio|JJ register|NN transactions|NNS using|VBG byte|NN or|CC word|NN accesses|NNS or|CC unaligned|JJ dword|NN accesses|NNS will|MD not|RB work|VB correctly|RB .|.
workaround	always|RB use|NN aligned|VBD 32|CD bit|NN transactions|NNS when|WRB accessing|VBG gpio|NN registers|NNS .|.
title	quad|NN word|NN transactions|NNS in|IN violation|NN of|IN programming|VBG model|NN may|MD result|VB in|IN system|NN hang|NN
problem	quad|NN word|NN (|( 64|CD bit|RB data|NNS )|) transactions|NNS to|TO access|NN two|CD adjacent|JJ 32|CD bit|NN registers|NNS of|IN soc|JJ internal|JJ devices|NNS that|WDT do|VBP not|RB support|VB such|JJ transactions|NNS may|MD cause|VB system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, violations|NNS of|IN a|DT device|NN programming|VBG model|NN may|MD result|VB in|IN a|DT hang|NN instead|RB of|IN a|DT fatal|JJ target|NN abort|NN /|NNP completer|NN abort|NN error|NN .|. software|NN written|VBN in|IN compliance|NN to|TO correct|VB programming|VBG model|NN will|MD not|RB be|VB affected|VBN .|.
workaround	software|NN must|MD be|VB written|VBN and|CC compiled|VBN in|IN compliance|NN to|TO correct|VB programming|VBG model|NN .|.
title	soc|NN pcie|NN ltssm|NN may|MD not|RB enter|VB detect|NN within|IN 20|CD ms|NNS
problem	the|DT pcie|NN specification|NN requires|VBZ the|DT ltssm|NN (|( link|JJ training|NN and|CC status|NN state|NN machine|NN )|) to|TO enter|VB detect|VB within|IN 20|CD ms|NN of|IN the|DT end|NN of|IN fundamental|JJ reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT soc|NN may|MD violate|VB this|DT specification|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB operation|NN of|IN any|DT commercially|RB available|JJ add-in|JJ card|NN .|. workaround|IN none|NN identified|VBN .|.
title	lfps|NN detect|NN threshold|NN
problem	the|DT usb|JJ 3.0|CD host|NN and|CC device|NN controllers|NNS lfps|VBP (|( low|JJ frequency|NN periodic|JJ signal|NN )|) detect|NN threshold|NN is|VBZ higher|JJR than|IN the|DT usb|JJ 3.0|CD specification|NN maximum|NN of|IN 300|CD mv|NN .|.
implication	the|DT usb|JJ 3.0|CD host|NN and|CC device|NN controllers|NNS may|MD not|RB recognize|VB lfps|NN from|IN superspeed|JJ devices|NNS transmitting|VBG at|IN the|DT minimum|NN low|JJ power|NN peak-to-peak|JJ differential|JJ voltage|NN (|( 400|CD mv|NN )|) as|IN defined|VBN by|IN usb|JJ 3.0|CD specification|NN for|IN the|DT optional|JJ capability|NN for|IN low-power|JJR swing|NN mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	set|VBN latency|NN tolerance|NN value|NN command|NN completion|NN event|NN issue|NN
problem	the|DT xhci|JJ controller|NN does|VBZ not|RB return|VB a|DT value|NN of|IN 0|CD for|IN slot|NN id|NN in|IN the|DT command|NN completion|NN event|NN trb|NN (|( transfer|VB request|NN block|NN )|) for|IN a|DT set|NN latency|NN tolerance|NN value|NN command|NN .|. note|NN :|: this|DT violates|VBZ the|DT command|NN completion|NN event|NN trb|NN description|NN in|IN section|NN 6.4.2.2|CD of|IN the|DT extensible|JJ host|NN controller|NN interface|NN for|IN universal|JJ serial|JJ bus|NN (|( xhci|NNP )|) specification|NN ,|, revision|NN 1.0|CD .|.
implication	there|EX are|VBP no|DT known|JJ functional|JJ failures|NNS due|JJ to|TO this|DT issue|NN .|. note|NN :|: set|NN latency|NN tolerance|NN value|NN command|NN is|VBZ specific|JJ to|TO the|DT controller|NN and|CC not|RB the|DT slot|NN .|. software|NN knows|VBZ which|WDT command|NN was|VBD issued|VBN and|CC which|WDT fields|NNS are|VBP valid|JJ to|TO check|VB for|IN the|DT event|NN .|. note|NN :|: xhci|NN cv|NN compliance|NN test|NN suite|NN :|: test|NN td4.10|NN :|: set|NN latency|NN tolerance|NN value|NN command|VBP test|NN may|MD issue|VB a|DT warning|NN .|.
workaround	none|NN identified|VBN .|.
title	sata|JJ signal|JJ voltage|NN level|NN violation|NN
problem	sata|NNS transmit|NN buffers|NNS have|VBP been|VBN designed|VBN to|TO maximize|VB performance|NN and|CC robustness|NN over|IN a|DT variety|NN of|IN routing|VBG scenarios|NNS .|. as|IN a|DT result|NN ,|, the|DT sata|NN transmit|NN signaling|VBG voltage|NN levels|NNS may|MD exceed|VB the|DT maximum|JJ motherboard|NN tx|NN connector|NN and|CC device|NN rx|NN connector|NN voltage|NN specifications|NNS as|IN defined|VBN in|IN section|NN 7.2.2.3|CD of|IN the|DT serial|JJ ata|NN specification|NN ,|, rev|VBZ 3.1.|CD this|DT issue|NN applies|VBZ to|TO gen|VB 1|CD (|( 1.5|CD gb/s|NN )|) and|CC gen|$ 2|CD (|( 3gb/s|CD )|) .|.
implication	none|NN known|VBN .|.
workaround	none|NN identified|VBN .|.
title	anomalies|NNS in|IN usb|JJ xhci|NNP pme|NN enable|NN and|CC pme|NN status|NN
problem	the|DT pme_en|NN (|( bit|IN 8|CD )|) and|CC pme_status|NN (|( bit|IN 15|CD )|) in|IN xhcis|NNP pci|NN pmcsr|NN (|( bus|JJ 0|CD ,|, device|NN 20|CD ,|, function|NN 0|CD ,|, offset|PRP 0x74|CD )|) do|VBP not|RB comply|VB with|IN the|DT pci|NN specification|NN .|.
implication	if|IN a|DT standard|JJ bus|NN driver|NN model|NN for|IN this|DT register|NN is|VBZ applied|VBN ,|, wake|VB issues|NNS and|CC system|NN slowness|NN may|MD happen|VB .|.
workaround	none|NN identified|VBD
title	xhci|JJ port|NN assigned|VBD highest|JJS slotid|NN when|WRB resuming|VBG from|IN sx|JJ issue|NN
problem	if|IN a|DT device|NN is|VBZ attached|VBN while|IN the|DT platform|NN is|VBZ in|IN s3|NN or|CC s4|NN and|CC the|DT device|NN is|VBZ assigned|VBN the|DT highest|JJS assignable|JJ slot|NN id|NN upon|IN resume|NN ,|, the|DT xhci|NN may|MD attempt|VB to|TO access|NN an|DT unassigned|JJ main|JJ memory|NN address|NN .|.
implication	accessing|VBG unassigned|JJ main|JJ memory|NN address|NN may|MD cause|VB a|DT system|NN software|NN timeout|IN leading|VBG to|TO possible|JJ system|NN hang|NN .|.
workaround	system|NN sw|NN can|MD detect|VB the|DT timeout|NN and|CC perform|VB a|DT host|NN controller|NN reset|NN prior|RB to|TO avoid|VB a|DT system|NN hang|NN .|.
title	xhci|NN data|NNS packet|NN header|NN and|CC payload|NN mismatch|NN error|NN condition|NN
problem	if|IN a|DT superspeed|NN device|NN sends|VBZ a|DT dph|NN (|( data|NNS packet|NN header|NN )|) to|TO the|DT xhci|NN with|IN a|DT data|NNS length|NN field|NN that|WDT specifies|VBZ less|JJR data|NNS than|IN is|VBZ actually|RB sent|VBN in|IN the|DT rsm|NN (|( data|NNS packet|NN payload|NN )|) ,|, the|DT xhci|NN will|MD accept|VB the|DT packet|NN instead|RB of|IN discarding|VBG the|DT packet|NN as|IN invalid|JJ .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ a|DT device|NN to|TO send|VB a|DT dpp|NN matching|VBG the|DT amount|NN of|IN data|NNS specified|VBN by|IN the|DT dph|NN .|.
implication	the|DT amount|NN of|IN data|NNS specified|VBN in|IN the|DT dph|NN will|MD be|VB accepted|VBN by|IN the|DT xhci|NN and|CC the|DT remaining|VBG data|NNS will|MD be|VB discarded|VBN and|CC may|MD result|VB in|IN anomalous|JJ system|NN behavior|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ xhci|NNP superspeed|NN packet|NN with|IN invalid|JJ type|NN field|NN issue|NN
problem	if|IN the|DT encoding|NN for|IN the|DT type|NN field|NN for|IN a|DT superspeed|NN packet|NN is|VBZ set|VBN to|TO a|DT reserved|VBN value|NN and|CC the|DT encoding|NN for|IN the|DT subtype|JJ field|NN is|VBZ set|VBN to|TO ack|VB ,|, the|DT xhci|NN may|MD accept|VB the|DT packet|NN as|IN a|DT valid|JJ acknowledgement|JJ transaction|NN packet|NN instead|RB of|IN ignoring|VBG the|DT packet|NN .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ that|IN a|DT device|NN never|RB set|VBN any|DT defined|JJ fields|NNS to|TO reserved|VB values|NNS .|.
implication	system|NN implication|NN is|VBZ dependent|JJ on|IN the|DT misbehaving|NN device|NN and|CC may|MD result|VB in|IN anomalous|JJ system|NN behavior|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ xhci|NNP behavior|NN with|IN three|CD consecutive|JJ failed|VBD u3|JJ entry|NN attempts|NNS
problem	the|DT xhci|NN does|VBZ not|RB transition|VB to|TO the|DT ss.inactive|JJ usb|JJ 3.0|CD ltssm|NN (|( link|JJ training|NN and|CC status|NN state|NN machine|NN )|) state|NN after|IN a|DT superspeed|JJ device|NN fails|NNS to|TO enter|VB u3|JJ upon|IN three|CD consecutive|JJ attempts|NNS .|. note|NN :|: the|DT usb|JJ 3.0|CD specification|NN requires|VBZ a|DT superspeed|JJ device|NN to|TO enter|VB u3|JJ when|WRB directed|VBN .|.
implication	the|DT xhci|NNP will|MD continue|VB to|TO try|VB to|TO initiate|VB u3|NN .|. the|DT implication|NN is|VBZ driver|RB and|CC operating|VBG system|NN dependent|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ xhci|NNP max|NN packet|NN size|NN and|CC transfer|VB descriptor|NN length|NN mismatch|NN
problem	the|DT xhci|NN may|MD incorrectly|RB handle|VB a|DT request|NN from|IN a|DT low-speed|JJ or|CC full-speed|JJ device|NN when|WRB all|PDT the|DT following|JJ conditions|NNS are|VBP true|JJ :|: the|DT sum|NN of|IN the|DT packet|NN fragments|VBZ equals|VBZ the|DT length|NN specified|VBN by|IN the|DT td|NN (|( transfer|VB descriptor|NN )|) .|. the|DT td|JJ length|NN is|VBZ less|JJR than|IN the|DT mps|NNS (|( max|NN packet|NN size|NN )|) for|IN the|DT device|NN .|. the|DT last|JJ packet|NN received|VBD in|IN the|DT transfer|NN is|VBZ 0|CD or|CC babble|JJ bytes|NNS .|.
implication	the|DT xhci|NN will|MD halt|VB the|DT endpoint|NN if|IN all|PDT the|DT above|JJ conditions|NNS are|VBP met|VBN .|. all|DT functions|NNS associated|VBN with|IN the|DT endpoint|NN will|MD stop|VB functioning|NN until|IN the|DT device|NN is|VBZ unplugged|JJ and|CC reinserted|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ root|NN ports|NNS unsupported|JJ request|NN completion|NN
problem	the|DT pcie*|NN root|NN ports|NNS may|MD return|VB an|DT unsupported|JJ request|NN (|( ur|JJ )|) completion|NN with|IN an|DT incorrect|JJ lower|JJR address|NN field|NN in|IN response|NN to|TO a|DT memory|NN read|NN if|IN any|DT of|IN the|DT following|JJ occur|NN :|: bus|NN master|NN enable|NN is|VBZ disabled|VBN in|IN the|DT pcie|NN root|NN ports|NNS command|VBP register|NN (|( pcicmd|JJ bit|NN 2|CD =0|NN )|) .|. address|NN type|NN (|( at|IN )|) field|NN of|IN the|DT transaction|NN layer|NN packet|NN (|( tlp|NN )|) header|NN is|VBZ non-zero|JJ .|. the|DT requested|JJ upstream|NN address|NN falls|VBZ within|IN the|DT memory|NN range|NN claimed|VBN by|IN the|DT secondary|JJ side|NN of|IN the|DT bridge|NN .|. requester|NN id|NN with|IN bus|JJ number|NN of|IN 0|CD .|.
implication	the|DT ur|JJ completion|NN with|IN an|DT incorrect|JJ lower|JJR address|NN field|NN may|MD be|VB handled|VBN as|IN a|DT malformed|JJ tlp|NN causing|VBG the|DT requestor|NN to|TO send|VB an|DT err_nonfatal|NN or|CC err_fatal|JJ message|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ ehci|NN rmh|NN port|NN disabled|VBD due|JJ to|TO device|VB initiated|JJ remote|NNS wake|VBP
problem	during|IN resume|NN from|IN global|JJ suspend|NN ,|, the|DT rmh|NN controller|NN may|MD not|RB send|VB sof|JJ soon|RB enough|RB to|TO prevent|VB a|DT device|NN from|IN entering|VBG suspend|NN again|RB .|. a|DT collision|NN on|IN the|DT port|NN may|MD occur|VB if|IN a|DT device|NN initiated|VBN remote|JJ wake|NN occurs|VBZ before|IN the|DT rmh|NN controller|NN sends|VBZ sof|JJ .|. note|NN :|: intel|NN has|VBZ only|RB observed|VBN this|DT issue|NN when|WRB two|CD usb|JJ devices|NNS on|IN the|DT same|JJ rmh|NN controller|NN send|VBP remote|JJ wake|NN within|IN 30|CD ms|NNS window|VBP while|IN rmh|NN controller|NN is|VBZ resuming|VBG from|IN global|JJ suspend|NN .|.
implication	the|DT rmh|NN host|NN controller|NN may|MD detect|VB the|DT collision|NN as|IN babble|JJ and|CC disable|JJ the|DT port|NN .|.
workaround	intel|NN recommends|VBZ system|NN software|NN to|TO check|VB bit|NN 3|CD (|( port|NN enable/disable|JJ change|NN )|) together|RB with|IN bit|NN 7|CD (|( suspend|NN )|) of|IN port|NN n|NN status|NN and|CC control|NN portc|NN registers|NNS when|WRB determining|VBG which|WDT port|NN (|( s|PRP )|) have|VBP initiated|VBN remote|JJ wake|NN .|. intel|NN recommends|VBZ the|DT use|NN of|IN the|DT usb|JJ xhci|NNP controller|NN ,|, which|WDT is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	smbus|NN hold|NN time|NN
problem	the|DT smbus|NN data|NNS hold|VBP time|NN may|MD be|VB less|JJR than|IN the|DT 300|CD ns|JJ minimum|NN defined|VBN by|IN the|DT bay|JJ trail-d/m|JJ soc|NN (|( system|NN on|IN chip|NN )|) external|JJ design|NN specification|NN (|( eds|NNS )|) .|.
implication	there|EX are|VBP no|DT known|JJ functional|JJ failures|NNS due|JJ to|TO this|DT issue|NN .|.
workaround	none|NN identified|VBN .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	cs|NN limit|NN violations|NNS may|MD not|RB be|VB detected|VBN after|IN vm|NN entry|NN
problem	the|DT processor|NN may|MD fail|VB to|TO detect|VB a|DT cs|NN limit|NN violation|NN on|IN fetching|VBG the|DT first|JJ instruction|NN after|IN vm|JJ entry|NN if|IN the|DT first|JJ byte|NN of|IN that|DT instruction|NN is|VBZ outside|IN the|DT cs|JJ limit|NN but|CC the|DT last|JJ byte|NN of|IN the|DT instruction|NN is|VBZ inside|IN the|DT limit|NN .|.
implication	the|DT processor|NN may|MD erroneously|RB execute|VB an|DT instruction|NN that|WDT should|MD have|VB caused|VBN a|DT general|JJ protection|NN exception|NN .|.
workaround	when|WRB a|DT vmm|NN emulates|VBZ a|DT branch|NN instruction|NN it|PRP should|MD inject|VB a|DT general|JJ protection|NN exception|NN if|IN the|DT instructions|NNS target|NN eip|NN is|VBZ beyond|IN the|DT cs|JJ limit|NN .|.
title	ia32_debugctl.freeze_perfmon_on_pmi|NN is|VBZ incorrectly|RB cleared|VBN by|IN smi|NN
problem	freeze_perfmon_on_pmi|NN (|( bit|IN 12|CD )|) in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ erroneously|RB cleared|VBN during|IN delivery|NN of|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|VBZ the|DT performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB after|IN a|DT pmi|NN occurs|VBZ in|IN smm|NN (|( system-management|JJ mode|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN eventingip|NN field|NN may|MD be|VB incorrect|JJ after|IN cs.base|NN change|NN
problem	due|JJ to|TO this|DT erratum|NN a|DT pebs|NN (|( precise|JJ event|NN base|NN sampling|VBG )|) record|NN generated|VBN after|IN an|DT operation|NN which|WDT changes|VBZ cs.base|NN may|MD contain|VB an|DT incorrect|JJ address|NN in|IN the|DT eventingip|JJ field|NN .|.
implication	software|NN attempting|VBG to|TO identify|VB the|DT instruction|NN which|WDT caused|VBD the|DT pebs|JJ event|NN may|MD identify|VB the|DT incorrect|JJ instruction|NN when|WRB non-zero|JJ cs.base|NN is|VBZ supported|VBN and|CC cs.base|NN is|VBZ changed|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	some|DT performance|NN counter|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN
problem	when|WRB enabled|VBN ,|, freeze_perfmon_on_pmi|JJ bit|NN 12|CD in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) freezes|VBZ pmcs|JJ (|( performance|NN monitoring|NN counters|NNS )|) on|IN a|DT pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN by|IN clearing|VBG the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_perfmon_on_pmi|NN is|VBZ enabled|VBN and|CC two|CD or|CC more|JJR pmcs|NNS overflow|IN within|IN a|DT small|JJ window|NN of|IN time|NN and|CC pmi|NN is|VBZ requested|VBN ,|, then|RB subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) .|.
implication	on|IN a|DT pmi|NN ,|, subsequent|JJ pmc|NN overflows|NNS may|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN msr|NN .|.
workaround	re-enabling|VBG the|DT pmcs|NN in|IN ia32_perf_global_ctrl|NN will|MD log|VB the|DT overflows|NNS that|WDT were|VBD not|RB previously|RB logged|VBN in|IN ia32_perf_global_status|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN to|TO a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|. if|IN the|DT software|NN does|VBZ not|RB rely|VB on|IN locked|JJ instructions|NNS to|TO fence|VB the|DT subsequent|JJ execution|NN of|IN movntdqa|NN then|RB this|DT erratum|NN does|VBZ not|RB apply|VB .|.
workaround	software|NN that|WDT requires|VBZ a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN movntdqa|NN should|MD insert|VB an|DT lfence|NN instruction|NN before|IN the|DT first|JJ execution|NN of|IN movntdqa|NN following|VBG the|DT locked|JJ instruction|NN .|. if|IN there|EX is|VBZ already|RB fencing|JJ or|CC serializing|VBG instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC the|DT movntdqa|NN ,|, then|RB an|DT additional|JJ lfence|NN is|VBZ not|RB necessary|JJ .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	performance|NN monitor|NN instructions|NNS retired|VBD (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|VBN counter|NN (|( ia32_fixed_ctr0|JJ msr|NN (|( 309h|CD )|) )|) are|VBP used|VBN to|TO track|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ situations|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO not|RB increment|VB when|WRB specific|JJ instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|IN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|JJ section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	usb|JJ hsic|JJ ports|NNS incorrectly|RB reported|VBD as|IN removable|JJ
problem	the|DT dr|NN (|( device|NN removable|NN )|) bit|NN in|IN the|DT portsc|NN registers|NNS of|IN the|DT two|CD usb|JJ hsic|JJ ports|NNS incorrectly|RB indicates|VBZ that|IN devices|NNS on|IN these|DT ports|NNS may|MD be|VB removed|VBN .|.
implication	software|NN that|IN relies|VBZ solely|RB on|IN the|DT state|NN of|IN dr|NN bits|NNS will|MD consider|VB fixed|JJ devices|NNS to|TO be|VB removable|JJ .|. this|DT may|MD lead|VB the|DT software|NN to|TO improper|VB actions|NNS (|( for|IN example|NN ,|, requesting|VBG the|DT user|NN remove|VB a|DT fixed|JJ device|NN )|) .|.
workaround	in|IN conjunction|NN with|IN the|DT dr|NN bits|NNS ,|, software|NN should|MD use|VB bios-configured|JJ acpi|NN tables|NNS and|CC factor|NN in|IN the|DT connectable|JJ field|NN of|IN the|DT usb|JJ port|NN capabilities|NNS object|VBP when|WRB determining|VBG whether|IN a|DT port|NN is|VBZ removable|JJ .|.
title	paging|VBG structure|NN entry|NN may|MD be|VB used|VBN before|IN accessed|JJ and|CC dirty|JJ flags|NNS are|VBP updated|VBN
problem	if|IN software|NN modifies|VBZ a|DT paging|NN structure|NN entry|NN while|IN the|DT processor|NN is|VBZ using|VBG the|DT entry|NN for|IN linear|JJ address|NN translation|NN ,|, the|DT processor|NN may|MD erroneously|RB use|VB the|DT old|JJ value|NN of|IN the|DT entry|NN to|TO form|VB a|DT translation|NN in|IN a|DT translation|NN lookaside|NN buffer|NN (|( tlb|NN )|) (|( or|CC an|DT entry|NN in|IN a|DT paging|NN structure|NN cache|NN )|) and|CC then|RB update|VB the|DT entrys|JJ new|JJ value|NN to|TO set|VB the|DT accessed|JJ flag|NN or|CC dirty|JJ flag|NN .|. this|DT will|MD occur|VB only|RB if|IN both|DT the|DT old|JJ and|CC new|JJ values|NNS of|IN the|DT entry|NN result|NN in|IN valid|JJ translations|NNS .|.
implication	incorrect|JJ behavior|NN may|MD occur|VB with|IN algorithms|NN that|WDT atomically|RB check|VBP that|IN the|DT accessed|JJ flag|NN or|CC the|DT dirty|JJ flag|NN of|IN a|DT paging|NN structure|NN entry|NN is|VBZ clear|JJ and|CC modify|VB other|JJ parts|NNS of|IN that|DT paging|NN structure|NN entry|NN in|IN a|DT manner|NN that|WDT results|NNS in|IN a|DT different|JJ valid|JJ translation|NN .|.
workaround	affected|JJ algorithms|NN must|MD ensure|VB that|IN appropriate|JJ tlb|JJ invalidation|NN is|VBZ done|VBN before|IN assuming|VBG that|IN future|JJ accesses|NNS do|VBP not|RB use|VB translations|NNS based|VBN on|IN the|DT old|JJ value|NN of|IN the|DT paging|NN structure|NN entry|NN .|.
title	vga|NN max|NN luminance|NN voltage|NN may|MD exceed|VB vesa|NN limits|NNS
problem	the|DT max|NN luminance|NN voltage|NN on|IN the|DT vga|NN video|NN outputs|NNS may|MD range|VB from|IN 640|CD mv|NNS to|TO 810mv|CD (|( the|DT vesa|NN specification|NN range|NN is|VBZ 665|CD mv|NN to|TO 770mv|CD )|) with|IN linearity|NN (|( inl/dnl|JJ )|) of|IN up|IN to|TO 3|CD lsb|NN (|( the|DT vesa|NN linearity|NN specification|NN is|VBZ 1|CD lsb|NN )|) .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ issues|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	sd|NN host|NN controller|NN incorrectly|RB reports|VBZ supporting|NN of|IN suspend/resume|JJ feature|NN
problem	sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|JJ controllers|NNS should|MD not|RB indicate|VB the|DT support|NN of|IN optional|JJ suspend/|NN resume|NN feature|NN documented|VBN in|IN the|DT sd|NN host|NN controller|NN standard|JJ specification|NN version|NN 3.0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT default|NN value|NN in|IN the|DT capabilities|NNS register|VBP (|( offset|VB 040h|CD )|) incorrectly|RB indicates|VBZ to|TO the|DT software|NN that|IN this|DT feature|NN is|VBZ supported|VBN .|.
implication	if|IN software|NN utilizes|VBZ the|DT suspend/resume|JJ feature|NN ,|, data|NNS may|MD not|RB be|VB correctly|RB transferred|VBN between|IN memory|NN and|CC sd|JJ device|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sd|NN host|NN controller|NN error|NN status|NN registers|NNS may|MD be|VB incorrectly|RB set|VBN
problem	this|DT erratum|NN impacts|VBZ sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|RB sd|JJ host|NN controllers|NNS .|. auto|NN cmd|VBD error|NN status|NN register|NN (|( offset|VB 03ch|CD ,|, bits|NNS [|VBP 7:1|CD ]|NNS )|) may|MD be|VB incorrectly|RB set|VBN for|IN software-issued|JJ commands|NNS (|( for|IN example|NN :|: cmd13|NN )|) that|WDT generate|VBP errors|NNS when|WRB issued|VBN close|RB to|TO the|DT transmission|NN of|IN an|DT auto|NN cmd12|NN command|NN .|. in|IN addition|NN ,|, the|DT error|NN interrupt|NN status|NN register|NN bits|NNS (|( offset|VB 032h|CD )|) are|VBP similarly|RB affected|VBN .|.
implication	software|NN may|MD not|RB be|VB able|JJ to|TO interpret|VB sd|NN host|NN controller|NN error|NN status|NN .|.
workaround	software|NN should|MD follow|VB the|DT same|JJ error|NN recovery|NN flow|NN whenever|WRB an|DT error|NN status|NN bit|NN is|VBZ set|VBN .|.
title	sd|NN host|NN controller|NN registers|NNS are|VBP not|RB cleared|VBN by|IN software|NN reset|NN
problem	this|DT erratum|NN impacts|VBZ sdio|NN ,|, sd|JJ card|NN ,|, and|CC emmc|RB sd|JJ host|NN controllers|NNS .|. when|WRB software|NN reset|NN is|VBZ asserted|VBN ,|, registers|NNS such|JJ as|IN sdma|NN system|NN address|JJ /|NNP argument|NN 2|CD (|( offset|VB 00h|CD )|) in|IN sd|NN host|NN controller|NN are|VBP not|RB cleared|VBN ,|, failing|VBG to|TO comply|VB with|IN the|DT sd|NN host|NN controller|NN specification|NN 3.0|CD .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN .|. workaround|NN driver|NN is|VBZ expected|VBN to|TO reprogram|VB these|DT registers|NNS before|IN issuing|VBG a|DT new|JJ command|NN .|.
title	emmc|RB asynchronous|JJ abort|NN may|MD cause|VB a|DT hang|NN
problem	use|NN of|IN an|DT asynchronous|JJ abort|NN command|NN to|TO recover|VB from|IN an|DT emmc|NN transfer|NN error|NN or|CC use|NN of|IN a|DT high|JJ priority|NN interrupt|JJ stop_transmission|NN command|NN may|MD result|VB in|IN a|DT hang|NN .|.
implication	using|VBG asynchronous|JJ abort|NN command|NN may|MD cause|VB a|DT hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	the|DT emmc|NN driver|NN should|MD use|VB high|JJ priority|NN interrupt|VBP send_status|NN mode|NN per|IN jedec|NN standard|NN emmc|NN ,|, version|NN 4.5.|CD a|DT minimum|JJ wait|NN time|NN of|IN 128us|CD between|IN getting|VBG an|DT error|NN interrupt|NN and|CC issuing|VBG a|DT software|NN reset|NN will|MD avoid|VB this|DT erratum|NN .|.
title	timing|VBG specification|NN violation|NN on|IN sd|JJ card|NN interface|NN
problem	sd|JJ card|NN interface|NN i/o|JJ circuitry|NN is|VBZ not|RB optimized|VBN for|IN platform|NN conditions|NNS during|IN operation|NN at|IN 3.3v|CD .|. implication|NN due|JJ to|TO this|DT erratum|NN ,|, there|EX is|VBZ an|DT increased|JJ risk|NN of|IN a|DT transfer|NN error|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sd|JJ card|NN controller|NN does|VBZ not|RB disable|JJ clock|NN during|IN card|NN power|NN down|IN
problem	the|DT clock|NN and|CC power|NN control|NN of|IN the|DT sd|JJ card|NN controller|NN are|VBP not|RB linked|VBN .|. therefore|RB ,|, the|DT sd|JJ card|NN controller|NN does|VBZ not|RB automatically|RB disable|VB the|DT sd|JJ card|NN clock|NN when|WRB the|DT sd|NN card|NN power|NN is|VBZ disabled|VBN .|.
implication	when|WRB an|DT sd|JJ card|NN is|VBZ inserted|VBN into|IN the|DT system|NN and|CC powered|VBD off|RP ,|, the|DT clock|NN to|TO the|DT sd|JJ card|NN will|MD continue|VB to|TO be|VB driven|VBN .|. although|IN this|DT behavior|NN is|VBZ common|JJ ,|, it|PRP is|VBZ a|DT violation|NN of|IN the|DT sd|JJ card|NN spec|VBD 3.0|CD .|.
workaround	to|TO address|VB this|DT problem|NN ,|, the|DT sd|JJ card|NN clock|NN should|MD be|VB enabled/disabled|VBN in|IN conjunction|NN with|IN sd|JJ card|NN power|NN .|.
title	reset|VB sequence|NN may|MD take|VB longer|JJR than|IN expected|VBN when|WRB acg|NN is|VBZ enabled|VBN in|IN sd|NN and|CC sdio|NN controllers|NNS
problem	when|WRB acg|NN (|( auto|NN clock|NN gating|VBG )|) is|VBZ enabled|VBN in|IN sd|NN and|CC sdio|NN controllers|NNS ,|, the|DT reset|NN sequence|NN may|MD take|VB longer|JJR than|IN expected|VBN ,|, possibly|RB resulting|VBG in|IN a|DT software|NN timeout|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT longer|JJR response|NN time|NN may|MD be|VB observed|VBN after|IN software|NN initiates|VBZ reset|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sdio|NN host|NN controller|NN does|VBZ not|RB control|VB the|DT sdio|NN bus|NN power|NN
problem	the|DT sd|NN bus|NN power|NN bit|NN in|IN power|NN control|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 17|CD ;|: function|NN 0|CD ;|: offset|VB 029h|CD )|) is|VBZ not|RB connected|VBN to|TO any|DT soc|JJ io|NN pin|NN that|WDT can|MD reset|VB the|DT sdio|NN bus|NN power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, sdio|JJ device|NN power-on-reset|NN can|MD not|RB be|VB controlled|VBN by|IN power|NN control|NN register|NN .|. sdio|JJ controller|NN may|MD fail|VB to|TO comply|VB with|IN sd|JJ host|NN controller|NN specification|NN version|NN 3.00|CD .|.
implication	sdio|JJ devices|NNS may|MD not|RB be|VB powered|VBN up|RP and|CC initialized|VBN correctly|RB .|.
workaround	a|DT gpio|JJ pin|NN must|MD be|VB implemented|VBN on|IN the|DT platform|NN to|TO control|VB the|DT sdio|NN bus|NN power|NN .|. gpio|JJ pin|NN can|MD be|VB asserted/de-asserted|JJ from|IN asl|JJ methods|NNS in|IN firmware|NN .|.
title	premature|NN asynchronous|JJ interrupt|JJ enabling|NN may|MD lead|VB to|TO loss|NN of|IN sdio|JJ wi-fi|JJ functionality|NN
problem	setting|VBG the|DT sdio|NN controllers|NNS host|VBD control|NN 2|CD register|NN asynchronous|JJ interrupt|NN enable|NN (|( bus|JJ 0|CD ;|: device|NN 17|CD ;|: function|NN 0|CD ;|: offset|VBN 03eh|CD ,|, bit|RB 14|CD )|) to|TO 1|CD before|IN the|DT signal|JJ voltage|NN switch|NN sequence|NN completion|NN may|MD result|VB in|IN sdio|JJ card|NN initialization|NN failure|NN .|.
implication	sdio|JJ card|NN initialization|NN failure|NN may|MD lead|VB to|TO software|NN time|NN out|IN and|CC loss|NN of|IN wifi|JJ device|NN functionality|NN .|. currently|RB released|VBN common|JJ operating|NN system|NN drivers|NNS do|VBP not|RB use|VB asynchronous|JJ interrupt|JJ mode|NN .|.
workaround	the|DT sdio|NN driver|NN should|MD either|VB use|NN sdio|NN synchronous|JJ interrupt|JJ mode|NN or|CC enable|JJ sdio|NN asynchronous|JJ interrupt|JJ mode|NN after|IN the|DT sdio|JJ card|NN signal|JJ voltage|NN switch|NN sequence|NN completes|NNS .|.
title	mtf|NN vm|NNS exit|NN may|MD be|VB delayed|VBN following|VBG a|DT vm|JJ entry|NN that|WDT injects|VBZ a|DT software|NN interrupt|NN
problem	if|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD and|CC vm|JJ entry|NN is|VBZ performing|VBG event|NN injection|NN ,|, an|DT mtf|NN vm|NN exit|NN should|MD be|VB delivered|VBN immediately|RB after|IN the|DT vm|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, delivery|NN of|IN the|DT mtf|NN vm|NN exit|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN if|IN the|DT event|NN being|VBG injected|VBN is|VBZ a|DT software|NN interrupt|NN and|CC if|IN the|DT guest|NN state|NN being|VBG loaded|VBN has|VBZ rflags.vm|VBN =|NNP cr4.vme|NN =|VBD 1.|CD in|IN this|DT case|NN ,|, the|DT mtf|NN vm|NN exit|NN is|VBZ delivered|VBN following|VBG the|DT first|JJ instruction|NN of|IN the|DT software|NN interrupt|JJ handler|NN .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO trace|VB guest|JJS execution|NN may|MD fail|VB to|TO get|VB a|DT notifying|JJ vm|NN exit|NN after|IN injecting|VBG a|DT software|NN interrupt|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|. an|DT affected|JJ virtual-machine|JJ monitor|NN could|MD emulate|VB delivery|NN of|IN the|DT software|NN interrupt|NN before|IN vm|JJ entry|NN .|.
title	lbr|JJ stack|NN and|CC performance|NN counter|NN freeze|NN on|IN pmi|NN may|MD not|RB function|VB correctly|RB
problem	when|WRB freeze_lbrs_on_pmi|JJ flag|NN (|( bit|IN 11|CD )|) in|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN ,|, the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) stack|NN is|VBZ frozen|VBN on|IN a|DT hardware|NN pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) request|NN .|. when|WRB freeze_perfmon_on_pmi|JJ flag|NN (|( bit|IN 12|CD )|) in|IN ia32_debugctl|NN msr|NN is|VBZ set|VBN ,|, a|DT pmi|NN request|NN clears|VBZ each|DT of|IN the|DT enable|JJ fields|NNS of|IN the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) to|TO disable|JJ counters|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB freeze_lbrs_on_pmi|NN and/or|NN freeze_perfmon_on_pmi|NN is|VBZ set|VBN in|IN ia32_debugctl|JJ msr|NN and|CC the|DT local|JJ apic|NN is|VBZ disabled|VBN or|CC the|DT pmi|JJ lvt|NN is|VBZ masked|VBN ,|, the|DT lbr|JJ stack|NN and/or|NN performance|NN counters|NNS freeze|VBP on|IN pmi|NN may|MD not|RB function|VB correctly|RB .|.
implication	performance|NN monitoring|NN software|NN may|MD not|RB function|VB properly|RB if|IN the|DT lbr|NN stack|NN and|CC performance|NN counters|NNS freeze|VBP on|IN pmi|NNS do|VBP not|RB operate|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	usb|JJ legacy|NN support|NN smi|VBD not|RB available|JJ from|IN xhci|NNP controller|NN
problem	smis|NNS are|VBP routed|VBN using|VBG the|DT pmc|NN (|( power|NN management|NN controller|NN )|) smi_sts|NNS and|CC smi_en|JJ registers|NNS .|. however|RB ,|, the|DT usb|JJ smi|NN enable|NN (|( usb_smi_en|JJ )|) and|CC usb|JJ status|NN (|( usb_sts|NNS )|) fields|NNS only|RB reflect|VBP smis|NN for|IN the|DT ehci|NN usb|JJ controller|NN .|. smis|NN triggered|VBN by|IN the|DT xhci|NN controllers|NNS usblegctlsts|NNS mechanism|NN are|VBP not|RB available|JJ .|.
implication	bios|NNS is|VBZ unable|JJ to|TO receive|VB smi|NN interrupts|NNS from|IN the|DT xhci|NNP controller|NN .|. bios|NNS mechanisms|NNS such|JJ as|IN legacy|NN keyboard|NN emulation|NN for|IN pre-os|JJ environments|NNS will|MD be|VB impacted|VBN .|.
workaround	use|IN the|DT ehci|NN controller|NN for|IN legacy|NN keyboard|NN emulation|NN that|IN require|VBP legacy|NN usb|JJ smi|JJ support|NN by|IN bios|NNS .|.
title	sd|JJ card|NN uhs-i|JJ mode|NN is|VBZ not|RB fully|RB supported|VBN
problem	the|DT sd|JJ card|NN specification|NN rev|VBZ 3.01|CD addendum|NN 1|CD specifies|NNS a|DT relaxed|JJ ncrc|NN (|( number|NN of|IN clocks|NNS to|TO cyclic|VB redundancy|NN check|NN )|) timing|NN specification|NN for|IN uhs-i|JJ (|( ddr50|NN )|) mode|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sd|NN host|NN controller|NN is|VBZ not|RB fully|RB compatible|JJ with|IN this|DT relaxed|JJ timing|NN specification|NN .|.
implication	using|VBG uhs-i|JJ mode|NN with|IN sd|JJ devices|NNS that|WDT rely|VBP upon|IN relaxed|JJ ncrc|NN may|MD cause|VB sd|NN host|NN commands|NNS to|TO fail|VB to|TO complete|VB ,|, resulting|VBG in|IN device|NN access|NN failures|NNS .|.
workaround	bios|NNS and|CC driver|NN code|NN changes|NNS have|VBP been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	hd|NN audio|NN recording|NN and|CC playback|NN may|MD glitch|VB or|CC stop|VB
problem	under|IN certain|JJ conditions|NNS generally|RB involving|VBG extended|VBN simultaneous|JJ video|NN and|CC hd|NN audio|JJ playback|NN and/or|NN recording|NN ,|, glitches|NNS ,|, distortion|NN ,|, or|CC persistent|JJ muting|NN of|IN the|DT audio|JJ stream|NN may|MD occur|VB due|JJ to|TO improper|JJ processing|NN of|IN input|NN stream|NN data|NNS or|CC response|NN packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, media|NNS device|NN operation|NN may|MD not|RB be|VB reliable|JJ .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN to|TO minimize|VB the|DT effect|NN of|IN this|DT erratum|NN .|. the|DT 3rd|CD party|NN codec|NN driver|NN should|MD minimize|VB hd|NN audio|JJ device|NN command|NN traffic|NN .|.
title	usb|JJ xhci|NN may|MD execute|VB a|DT stale|NN transfer|NN request|NN block|NN (|( trb|NN )|)
problem	when|WRB a|DT usb|JJ 3.0|CD or|CC usb|JJ 2.0|CD hub|NN with|IN numerous|JJ active|JJ full-speed|NN (|( fs|NN )|) or|CC low-speed|JJ (|( ls|NN )|) periodic|NN endpoints|NNS attached|VBN is|VBZ removed|VBN and|CC then|RB reconnected|VBD to|TO an|DT usb|JJ xhci|NN port|NN ,|, the|DT xhci|NNP controller|NN may|MD fail|VB to|TO fully|RB refresh|VB its|PRP$ cache|NN of|IN trb|NN records|NNS .|. the|DT controller|NN may|MD read|VB and|CC execute|VB a|DT stale|JJ trb|NN and|CC place|NN a|DT pointer|NN to|TO it|PRP in|IN a|DT transfer|NN event|NN trb|NN .|.
implication	in|IN some|DT cases|NNS ,|, the|DT xhci|NNP controller|NN may|MD read|VB de-allocated|JJ memory|NN pointed|VBN to|TO by|IN a|DT trb|NN of|IN a|DT disabled|JJ slot|NN .|. the|DT xhci|JJ controller|NN may|MD also|RB place|VB a|DT pointer|NN to|TO that|DT memory|NN in|IN the|DT event|NN ring|NN ,|, causing|VBG the|DT xhci|NN driver|NN to|TO access|NN that|WDT memory|NN and|CC process|NN its|PRP$ contents|NNS ,|, resulting|VBG in|IN system|NN hang|NN ,|, failure|NN to|TO enumerate|VB devices|NNS ,|, or|CC other|JJ anomalous|JJ system|NN behavior|NN .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB the|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NN 80000002h|CD ,|, 80000003h|CD ,|, and|CC 80000004h|CD ,|, the|DT frequency|NN reported|VBD in|IN the|DT brand|NN string|NN may|MD be|VB truncated|VBN while|IN the|DT published|JJ frequency|NN is|VBZ rounded|VBN .|. for|IN example|NN a|DT processor|NN with|IN a|DT frequency|NN of|IN 2.166667ghz|CD may|MD be|VB reported|VBN as|IN 2.16ghz|CD in|IN the|DT brand|NN string|VBG instead|RB of|IN the|DT published|JJ frequency|NN of|IN 2.17ghz|CD
implication	intel|NN pentium|NN processor|NN n3000|NN and|CC j2000|NN series|NN ,|, and|CC intel|NN celeron|NN n2000|NN ,|, j1700|NN ,|, j1800|NN ,|, and|CC j1900|JJ series|NN processors|NNS may|MD report|VB in|IN the|DT brand|NN string|VBG a|DT frequency|NN lower|JJR than|IN the|DT published|JJ frequency|NN .|.
workaround	none|NN identified|VBN .|.
title	reset|VB sequence|NN may|MD not|RB complete|VB under|IN certain|JJ conditions|NNS
problem	under|IN certain|JJ conditions|NNS ,|, the|DT soc|NN may|MD not|RB complete|VB initialization|NN either|RB during|IN a|DT reset|NN issued|VBN while|IN the|DT system|NN is|VBZ running|VBG or|CC from|IN the|DT g3|NN (|( mechanically|RB off|RP )|) global|JJ system|NN state|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT soc|NN will|MD detect|VB an|DT initialization|NN problem|NN and|CC halt|VBD the|DT initialization|NN sequence|NN prior|RB to|TO normal|JJ operation|NN ,|, leading|VBG to|TO a|DT system|NN hang|NN .|. the|DT system|NN will|MD subsequently|RB require|VB a|DT power|NN cycle|NN via|IN the|DT system|NN power|NN button|NN .|.
workaround	for|IN the|DT erratum|NN occurring|VBG during|IN reset|NN while|IN the|DT system|NN is|VBZ running|VBG ,|, a|DT firmware|JJ code|NN change|NN has|VBZ been|VBN identified|VBN which|WDT significantly|RB reduces|VBZ the|DT likelihood|NN of|IN this|DT erratum|NN after|IN the|DT initial|JJ reset|NN at|IN power|NN on|IN .|.
title	multiple|JJ drivers|NNS that|WDT access|NN the|DT gpio|NN registers|NNS concurrently|RB may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT pcu|NN (|( platform|VB control|NN unit|NN )|) in|IN soc|NN may|MD not|RB be|VB able|JJ to|TO process|VB concurrent|JJ accesses|NNS to|TO the|DT gpio|NN registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, read|JJ instructions|NNS may|MD return|VB 0xffffffff|CD and|CC write|JJ instructions|NNS may|MD be|VB dropped|VBN .|.
implication	multiple|JJ drivers|NNS concurrently|RB accessing|VBG gpio|JJ registers|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	gpio|NN drivers|NNS should|MD not|RB access|NN gpio|NN registers|NNS concurrently|RB .|. each|DT driver|NN should|MD acquire|VB a|DT global|JJ lock|NN before|IN accessing|VBG the|DT gpio|NN register|NN ,|, and|CC then|RB release|VB the|DT lock|NN after|IN the|DT access|NN is|VBZ completed|VBN .|. the|DT intel-provided|JJ drivers|NNS implement|VBP this|DT workaround|NN .|.
title	boot|NN may|MD not|RB complete|VB when|WRB smi|JJ occurs|NNS during|IN boot|NN
problem	during|IN boot|NN ,|, the|DT system|NN should|MD be|VB able|JJ to|TO handle|VB smis|NN (|( system|NN management|NN interrupt|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, boot|NN may|MD not|RB complete|VB when|WRB smi|JJ occurs|NNS during|IN boot|NN .|.
implication	if|IN the|DT system|NN receives|VBZ an|DT smi|NN during|IN boot|NN ,|, the|DT boot|NN may|MD not|RB complete|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	interrupts|NNS that|WDT target|VBP an|DT apic|NN that|WDT is|VBZ being|VBG disabled|VBN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	interrupts|NNS that|WDT target|VBP a|DT logical|JJ processor|NN whose|WP$ local|JJ apic|NN is|VBZ either|RB in|IN the|DT process|NN of|IN being|VBG hardware|NN disabled|VBN by|IN clearing|VBG bit|NN 11|CD in|IN the|DT ia32_apic_base_msr|NN or|CC software|NN disabled|VBN by|IN clearing|VBG bit|NN 8|CD in|IN the|DT spurious-interrupt|JJ vector|NN register|NN at|IN offset|$ 0f0h|CD from|IN the|DT apic|NN base|NN are|VBP neither|DT delivered|VBN nor|CC discarded|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. software|NN must|MD follow|VB the|DT recommendation|NN that|IN all|DT interrupt|JJ sources|NNS that|WDT target|VBP an|DT apic|NN must|MD be|VB masked|VBN or|CC changed|VBN to|TO no|DT longer|JJR target|VB the|DT apic|NN ,|, and|CC that|IN any|DT interrupts|NNS targeting|VBG the|DT apic|NN be|VB quashed|VBN ,|, before|IN the|DT apic|NN is|VBZ disabled|VBN .|.
problem	for|IN l2|JJ cache|NN errors|NNS with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN 0000_0001_0000_1010b|CD ,|, the|DT address|NN reported|VBD in|IN ia32_mci_addr|JJ msr|NN may|MD not|RB be|VB the|DT address|NN that|WDT caused|VBD the|DT machine|NN check|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT address|NN reported|VBD in|IN ia32_mci_addr|NN may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|.
title	some|DT usb|JJ controller|NN capability|NN registers|NNS may|MD be|VB invalid|JJ after|IN s3|NN resume|NN
problem	the|DT contents|NNS of|IN several|JJ usb|JJ xhci|NN host|NN capability|NN registers|NNS may|MD be|VB invalid|JJ after|IN an|DT s3|JJ resume|NN .|. registers|NNS impacted|VBN by|IN this|DT erratum|NN are|VBP hccparams|NNS ,|, hcsparams1|NN ,|, hcparams3|NN ,|, usb2_phy_pmc|JJ ,|, usb_pgc|JJ ,|, and|CC xltp_ltv1|NNP .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT contents|NNS of|IN the|DT named|VBN registers|NNS may|MD not|RB behave|VB as|IN expected|VBN ,|, possibly|RB leading|VBG to|TO a|DT usb|JJ driver|NN failure|NN or|CC a|DT system|NN hang|NN .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|.
title	top|JJ swap|NN mechanism|NN may|MD become|VB incorrectly|RB configured|JJ
problem	writing|VBG the|DT general|JJ control|NN register|NN may|MD cause|VB the|DT top|JJ swap|NN mechanism|NN to|TO become|VB incorrectly|RB configured|VBN ,|, resulting|VBG in|IN unreliable|JJ boot|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, boot|JJ behavior|NN may|MD become|VB unreliable|JJ which|WDT may|MD impact|VB system|NN availability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	certain|JJ peripheral|JJ i/o|NN controllers|NNS may|MD hang|VB after|IN an|DT unexpectedly|RB long|JJ latency|NN memory|NN transaction|NN
problem	when|WRB an|DT emmc|NN (|( embedded|JJ multimedia|NNP card|NN )|) ,|, lpe|FW (|( low|JJ power|NN engine|NN )|) ,|, xdci|NNP (|( usb|JJ device|NN mode|NN controller|NN )|) ,|, sdio|NN (|( secure|JJ digital|NN input|NN output|NN )|) ,|, or|CC sd|NN (|( secure|JJ digital|NN )|) controller|NN memory|NN transaction|NN encounters|VBZ an|DT unexpectedly|RB long|JJ latency|NN ,|, this|DT may|MD cause|VB the|DT controller|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT peripheral|JJ i/o|NN controller|NN will|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	disabling|VBG sdio|NN or|CC sdcard|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	if|IN bios|NNS disables|VBP either|RB the|DT sdio|NN or|CC the|DT sdcard|NN (|( but|CC not|RB both|DT )|) and|CC follows|VBZ the|DT recommended|JJ sequence|NN of|IN placing|VBG the|DT disabled|JJ controller|NN in|IN d3|NN ,|, the|DT remaining|VBG enabled|JJ controller|NN may|MD stop|VB functioning|NN and|CC hang|VB the|DT system|NN .|. if|IN bios|JJ doesnt|NN put|VBD the|DT disabled|JJ controller|NN in|IN d3|NN ,|, the|DT enabled|VBN controller|NN will|MD operate|VB normally|RB but|CC entry|NN to|TO the|DT s0ix|JJ low-power|JJ state|NN is|VBZ blocked|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT sdio|NN or|CC the|DT sdcard|JJ stops|NNS functioning|VBG and|CC may|MD hang|VB the|DT system|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	video|NN and/or|NN audio|JJ artifact|NN may|MD occur|VB when|WRB changing|VBG frequencies|NNS
problem	when|WRB changing|VBG the|DT processor|NN frequency|NN ,|, the|DT soc|NN may|MD fail|VB to|TO update|VB the|DT usb|JJ descriptor|NN prior|RB to|TO xhci|VB consuming|VBG the|DT descriptor|NN when|WRB in|IN isoc|NN mode|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, video|NN or|CC audio|JJ artifacts|NNS may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN firmware|NN to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb|JJ device|NN may|MD not|RB be|VB detected|VBN at|IN system|NN power-on|JJ
problem	certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT d-|JJ signal|NN of|IN one|CD or|CC more|JJR usb|JJ ports|NNS to|TO get|VB stuck|VBN at|IN +3.3v|NNP during|IN system|NN power-on|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT usb|JJ device|NN attached|VBD to|TO the|DT affected|JJ port|NN will|MD not|RB function|VB .|. in|IN addition|NN ,|, the|DT os|NN may|MD report|VB problems|NNS with|IN the|DT usb|JJ port|NN .|. this|DT erratum|NN may|MD not|RB affect|VB all|DT socs|NN and|CC has|VBZ been|VBN observed|VBN only|RB on|IN platforms|NNS that|WDT ramp|VBP the|DT 1.8v|CD sustain|NN rail|NN (|( v1p8a|NN )|) before|IN ramping|VBG the|DT 3.3v|CD sustain|NN rail|NN (|( v3p3a|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vm|JJ exits|NNS during|IN execution|NN of|IN intn|NN in|IN virtual-8086|JJ mode|NN with|IN virtual-mode|JJ extensions|NNS may|MD save|VB rflags|NNS incorrectly|RB
problem	an|DT apic-access|JJ vm|NN exit|NN or|CC a|DT vm|JJ exit|NN due|JJ to|TO an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN or|CC an|DT ept|JJ misconfiguration|NN that|WDT occurs|VBZ during|IN execution|NN of|IN the|DT intn|JJ instruction|NN in|IN virtual-8086|JJ mode|NN (|( eflags.vm|JJ =|NNP 1|CD )|) with|IN virtual-mode|JJ extensions|NNS (|( cr4.vme|VB =|RB 1|CD )|) may|MD save|VB an|DT incorrect|JJ value|NN for|IN rflags|NNS in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|.
implication	this|DT erratum|NN may|MD cause|VB a|DT virtual-machine|JJ monitor|NN to|TO handle|VB the|DT vm|NN exit|NN incorrectly|RB ,|, may|MD cause|VB a|DT subsequent|JJ vm|NN entry|NN to|TO fail|VB ,|, or|CC may|MD cause|VB incorrect|JJ operation|NN of|IN guest|NN software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT firmware|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lpe|NN audio|JJ playback|NN may|MD result|VB in|IN system|NN hang|NN
problem	extended|VBN audio|JJ playback|NN with|IN the|DT lpe|NN (|( low|JJ power|NN engine|NN )|) may|MD result|VB in|IN a|DT system|NN hang|NN if|IN the|DT soc|NN concurrently|RB enters|VBZ c6|NN or|CC deeper|JJR sleep|NN states|NNS .|.
implication	the|DT system|NN may|MD hang|VB when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT driver|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lpc|NN serr|NN generation|NN can|MD not|RB be|VB independently|RB disabled|JJ
problem	lpc|JJ serr|JJ #|# events|NNS are|VBP incorrectly|RB propagated|VBN to|TO trigger|VB the|DT nmi|NN interrupt|NN when|WRB the|DT see|NN field|NN of|IN the|DT pcie_reg_command|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 4h|CD )|) is|VBZ cleared|VBN .|. this|DT erratum|VBZ only|RB affects|VBZ systems|NNS with|IN attached|JJ lpc|NN devices|NNS that|WDT signal|VBP serr|JJ #|# events|NNS .|.
implication	serr|NN for|IN lpc|NN can|MD not|RB be|VB disabled|VBN using|VBG pcie_reg_command|NN see|VBP bit|NN .|. serr|JJ #|# is|VBZ used|VBN on|IN the|DT lpc|NN bus|NN to|TO carry|VB the|DT legacy|NN isa|JJ iochk|RB #|# parity|NN error|NN indication|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD clear|VB nsc|JJ (|( nmi|JJ status|NN and|CC control|NN )|) msr|NN (|( bus|JJ 0|CD ;|: device|NN 31|CD ;|: function|NN 0|CD ;|: offset|VB 61h|CD )|) sne|NN field|NN to|TO disable|JJ serr|NN for|IN both|DT nmi|JJ and|CC lpc|NN .|.
title	some|DT rtit|JJ packets|NNS following|VBG psb|NN may|MD be|VB sent|VBN out|IN of|IN order|NN or|CC dropped|VBD
problem	when|WRB a|DT complex|JJ micro-architectural|JJ condition|NN occurs|VBZ concurrently|RB with|IN the|DT generation|NN of|IN a|DT rtit|NN (|( real-time|JJ instruction|NN trace|NN )|) psb|NN (|( packet|NN stream|RB boundary|JJ )|) packet|NN ,|, the|DT packets|NNS that|WDT immediately|RB follow|VBP the|DT psb|NN could|MD precede|VB or|CC overwrite|VB some|DT older|JJR packets|NNS .|. this|DT erratum|NN applies|VBZ to|TO no|DT more|JJR than|IN 21|CD packets|NNS immediately|RB following|VBG the|DT psb|NN .|.
implication	the|DT rtit|NN packet|NN output|NN immediately|RB following|VBG a|DT psb|NN may|MD not|RB accurately|RB reflect|JJ software|NN behavior|NN ,|, and|CC may|MD result|VB in|IN an|DT rtit|NN decoder|NN error|NN .|.
workaround	none|NN identified|VBN .|.
title	accessing|VBG unimplemented|JJ isp|NN mmio|VBD space|NN may|MD cause|VB a|DT system|NN hang|NN
problem	access|NN to|TO unimplemented|JJ isp|NN (|( image|NN signal|NN processor|NN )|) registers|NNS should|MD result|VB in|IN a|DT software|NN error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT transaction|NN may|MD not|RB complete|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	do|VB not|RB access|NN unimplemented|JJ isp|NN mmio|NN space|NN .|.
title	rtit|JJ trace|NN may|MD contain|VB fup.far|JJ packet|NN with|IN incorrect|JJ address|NN
problem	the|DT fup.far|NN (|( flow|JJ update|NN packet|NN for|IN far|RB transfer|NN )|) generated|VBN by|IN rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) on|IN a|DT far|RB transfer|NN instruction|NN should|MD contain|VB the|DT linear|JJ address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT next|JJ sequential|JJ instruction|NN after|IN the|DT far|RB transfer|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, far|RB transfer|NN instructions|NNS with|IN more|JJR than|IN 3|CD prefixes|NNS may|MD incorrectly|RB include|VB an|DT address|NN between|IN the|DT first|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN and|CC the|DT last|JJ byte|NN of|IN the|DT far|RB transfer|NN instruction|NN .|.
implication	the|DT rtit|NN trace|NN decoder|NN may|MD incorrectly|RB decode|VB the|DT trace|NN due|JJ to|TO an|DT incorrect|JJ address|NN in|IN the|DT fup|NN packet|NN .|.
workaround	the|DT rtit|NN trace|NN decoder|NN can|MD identify|VB a|DT fup.far|NN in|IN the|DT middle|NN of|IN a|DT far|RB transfer|NN instruction|NN and|CC treat|NN that|WDT fup.far|VBZ as|IN if|IN it|PRP was|VBD coming|VBG from|IN the|DT first|JJ byte|NN of|IN the|DT following|JJ sequential|JJ instruction|NN .|.
title	rtit|NN may|MD delay|VB the|DT psb|NN by|IN one|CD packet|NN
problem	after|IN an|DT rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) packet|NN that|WDT exceeds|VBZ the|DT limit|NN specified|VBN by|IN pkt_mask|NN in|IN rtit_packet_count|NN (|( msr|JJ 77ch|CD )|) bits|NNS [|$ 17:16|CD ]|NN ,|, the|DT psb|NN (|( packet|NN stream|RB boundary|JJ )|) packet|NN should|MD be|VB sent|VBN immediately|RB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT psb|NN packet|NN may|MD delayed|VB by|IN one|CD packet|NN .|.
implication	the|DT psb|NN packet|NN may|MD be|VB delayed|VBN by|IN one|CD packet|NN .|.
workaround	none|NN identified|VBN .|.
title	rtit|NN tracestop|JJ condition|NN detected|VBD during|IN buffer|NN overflow|NN may|MD not|RB clear|JJ traceactive|NN
problem	if|IN an|DT rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) tracestop|NN condition|NN is|VBZ detected|VBN while|IN rtit_status.buffer_overflow|JJ msr|NN (|( 769h|CD )|) bit|NN 3|CD is|VBZ set|VBN ,|, the|DT processor|NN may|MD not|RB clear|JJ rtit_ctl.traceactive|JJ msr|NN (|( 768h|CD )|) bit|NN 13|CD ,|, and|CC tracing|VBG will|MD continue|VB after|IN the|DT overflow|JJ resolves|NNS .|. such|PDT a|DT case|NN will|MD be|VB evident|JJ if|IN the|DT tracestop|NN packet|NN is|VBZ inserted|VBN before|IN overflow|NN is|VBZ resolved|VBN ,|, as|IN indicated|VBN by|IN the|DT fup.buffovf|NN (|( flow|JJ update|NN packet|NN for|IN buffer|NN overflow|NN )|) packet|NN .|.
implication	the|DT rtit|NN trace|NN will|MD continue|VB tracing|VBG beyond|IN the|DT intended|JJ stop|NN point|NN .|.
workaround	none|NN identified|VBN .|.
title	rtit|NN fup.buffovf|NN packet|NN may|MD be|VB incorrectly|RB followed|VBN by|IN a|DT tip|NN packet|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) suffers|VBZ an|DT internal|JJ buffer|NN overflow|NN ,|, packet|NN generation|NN stops|VBZ temporarily|RB ,|, after|IN which|WDT a|DT fup.buffovf|NN (|( flow|JJ update|NN packet|NN for|IN buffer|NN overflow|NN )|) is|VBZ sent|VBN to|TO indicate|VB the|DT lip|NN that|WDT follows|VBZ the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|. in|IN some|DT cases|NNS ,|, however|RB ,|, this|DT packet|NN will|MD be|VB immediately|RB followed|VBN by|IN a|DT fup.tip|NN (|( flow|JJ update|NN packet|NN for|IN target|NN ip|NN )|) which|WDT was|VBD generated|VBN by|IN a|DT branch|NN instruction|NN that|WDT executed|VBD during|IN the|DT overflow|NN .|. the|DT ip|JJ payload|NN of|IN this|DT fup.tip|NN will|MD be|VB the|DT lip|NN of|IN the|DT instruction|NN upon|IN which|WDT tracing|VBG resumes|NNS .|.
implication	the|DT spurious|JJ fup.tip|NN packet|NN may|MD cause|VB the|DT rtit|NN trace|NN decoder|NN to|TO fail|VB .|.
workaround	the|DT rtit|NN trace|NN decoder|NN should|MD ignore|VB any|DT fup.tip|NN packet|NN that|WDT immediately|RB follows|VBZ a|DT fup.buffovf|NN whose|WP$ ip|NN matches|VBZ the|DT ip|JJ payload|NN of|IN the|DT fup.buffovf|NN .|.
title	rtit|NN cyc|NN packet|NN payload|NN values|NNS may|MD be|VB off|RP by|IN 1|CD cycle|NN
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) is|VBZ enabled|VBN with|IN rtit_ctl.cyc_acc|NN msr|NN (|( 768h|CD )|) bit|NN 1|CD set|NN to|TO 1|CD ,|, all|DT cyc|NN (|( cycle|NN count|NN )|) packets|NNS have|VBP a|DT payload|NN value|NN that|WDT is|VBZ one|CD less|JJR than|IN the|DT number|NN of|IN cycles|NNS that|WDT have|VBP actually|RB passed|VBN .|. note|NN that|IN for|IN cyc|JJ packets|NNS with|IN a|DT payload|NN value|NN of|IN 0|CD ,|, the|DT correct|JJ value|NN may|MD be|VB 0|CD or|CC 1|CD .|.
implication	the|DT trace|NN decoder|NN will|MD produce|VB inaccurate|JJ performance|NN data|NNS when|WRB using|VBG cyc|JJ packets|NNS to|TO track|VB software|NN performance|NN .|.
workaround	as|IN a|DT partial|JJ workaround|NN ,|, the|DT trace|NN decoder|NN should|MD add|VB 1|CD to|TO the|DT payload|NN value|NN of|IN any|DT cyc|NN packet|NN with|IN a|DT non-zero|JJ payload|NN .|.
title	first|RB mtc|NN packet|NN after|IN rtit|NN enable|NN may|MD be|VB incorrect|JJ
problem	when|WRB rtit|NN (|( real|JJ time|NN instruction|NN trace|NN )|) is|VBZ enabled|VBN ,|, indicated|VBN by|IN triggeren|NNS in|IN bit|NN 2|CD of|IN the|DT rtit_status|NN msr|NN (|( 769h|CD )|) transitioning|VBG from|IN 0|CD to|TO 1|CD ,|, the|DT first|JJ mtc|NN (|( mini|JJ time|NN counter|NN )|) packet|NN may|MD be|VB sent|VBN at|IN the|DT wrong|JJ time|NN .|.
implication	the|DT rtit|NN trace|NN decoder|NN will|MD make|VB incorrect|JJ assumptions|NNS about|IN the|DT tsc|NN value|NN based|VBN on|IN an|DT asynchronous|JJ mtc|NN packet|NN .|.
workaround	the|DT rtit|NN trace|NN decoder|NN should|MD ignore|VB the|DT first|JJ mtc|NN that|WDT follows|VBZ trace|NN enabling|VBG
title	performance|NN monitoring|NN counter|NN overflows|NNS may|MD not|RB be|VB reflected|VBN in|IN ia32_perf_global_status|NN
problem	when|WRB an|DT overflow|JJ indication|NN in|IN ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) is|VBZ cleared|VBN via|IN either|CC the|DT logging|NN of|IN a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN or|CC an|DT msr|JJ write|NN to|TO ia32_perf_global_ovf_ctrl|VB msr|NN (|( 390h|CD )|) ,|, a|DT simultaneous|JJ counter|NN overflow|NN may|MD not|RB set|VB its|PRP$ corresponding|VBG overflow|JJ bit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT counter|NN overflow|NN will|MD not|RB be|VB logged|VBN in|IN ia32_perf_global_status|NN ,|, although|IN it|PRP may|MD still|RB pend|VB a|DT performance|NN monitoring|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	xhci|NN host|NN controller|NN reset|NN may|MD cause|VB a|DT system|NN hang|NN
problem	xhci|NN host|NN controller|NN may|MD not|RB respond|VB following|VBG system|NN software|NN setting|VBG (|( bit|RB 1='1|CD '|'' )|) the|DT host|NN controller|NN reset|NN (|( hcrst|JJ )|) of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar+80h|NNP )|) .|.
implication	caterr|JJ #|# may|MD occur|VB resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	a|DT 1ms|CD delay|NN is|VBZ necessary|JJ following|VBG system|NN software|NN setting|VBG (|( bit|RB 1='1|CD '|'' )|) host|NN controller|NN reset|NN (|( hcrst|JJ )|) of|IN the|DT usb|JJ command|NN register|NN (|( xhcibar+80h|NNP )|) .|.
title	pmi|NN may|MD be|VB pended|VBN when|WRB pmi|NN lvt|NN mask|NN bit|NN set|VBN
problem	if|IN a|DT performance|NN counter|NN overflow|NN or|CC precise|VB event|NN based|VBN sampling|NN (|( pebs|NN )|) record|NN generation|NN is|VBZ unable|JJ to|TO trigger|VB a|DT performance|NN monitoring|NN interrupt|NN (|( pmi|NN )|) due|JJ to|TO the|DT pmi|JJ local|JJ vector|NN table|NN (|( lvt|NN )|) entry|NN 's|POS mask|NN bit|NN being|VBG set|VBN ,|, the|DT pmi|NN should|MD be|VB dropped|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT pmi|NN may|MD instead|RB be|VB pended|VBN and|CC may|MD be|VB taken|VBN after|IN the|DT pmi|NN lvt|JJ entry|NN mask|NN bit|NN is|VBZ cleared|VBN .|.
implication	an|DT unexpected|JJ pmi|NN may|MD occur|VB .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN fault|NN after|IN translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN .|. this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBD may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN a|DT page|NN fault|NN .|.
workaround	if|IN the|DT page|NN fault|NN handler|NN inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	invlpg|NN operation|NN for|IN large|JJ (|( 2m/4m|CD )|) pages|NNS may|MD be|VB incomplete|JJ under|IN certain|JJ conditions|NNS
problem	the|DT invlpg|JJ instruction|NN may|MD not|RB completely|RB invalidate|JJ translation|NN look-aside|JJ buffer|NN (|( tlb|NN )|) entries|VBZ for|IN large|JJ pages|NNS (|( 2m/4m|CD )|) when|WRB both|DT of|IN the|DT following|JJ conditions|NNS exist|VBP :|: ``|`` address|NN range|NN of|IN the|DT page|NN being|VBG invalidated|VBN spans|NNS several|JJ memory|NN type|NN range|NN registers|NNS (|( mtrrs|NN )|) with|IN different|JJ memory|NN types|NNS specified|VBN ``|`` invlpg|JJ operation|NN is|VBZ preceded|VBN by|IN a|DT page|NN assist|JJ event|NN (|( page|NN fault|NN (|( #|# pf|NN )|) or|CC an|DT access|NN that|WDT results|NNS in|IN either|CC a|DT or|CC d|NN bits|NNS being|VBG set|VBN in|IN a|DT page|NN table|JJ entry|NN (|( pte|NN )|) )|) .|.
implication	stale|JJ translations|NNS may|MD remain|VB valid|JJ in|IN tlb|NN after|IN a|DT pte|NN update|JJ resulting|NN in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT memory|NN type|NN specified|VBN in|IN the|DT mtrrs|NN is|VBZ the|DT same|JJ for|IN the|DT entire|JJ address|NN range|NN of|IN the|DT large|JJ page|NN .|.
title	store|NN to|TO wt|VB memory|NN data|NNS may|MD be|VB seen|VBN in|IN wrong|JJ order|NN by|IN two|CD subsequent|JJ loads|NNS
problem	when|WRB data|NNS of|IN store|NN to|TO wt|VB memory|NN is|VBZ used|VBN by|IN two|CD subsequent|JJ loads|NNS of|IN one|CD thread|NN and|CC another|DT thread|NN performs|VBZ cacheable|JJ write|NN to|TO the|DT same|JJ address|NN the|DT first|JJ load|NN may|MD get|VB the|DT data|NN from|IN external|JJ memory|NN or|CC l2|NN written|VBN by|IN another|DT core|NN ,|, while|IN the|DT second|JJ load|NN will|MD get|VB the|DT data|NNS straight|RB from|IN the|DT wt|NN store|NN .|.
implication	software|NN that|WDT uses|VBZ wb|JJR to|TO wt|VB memory|NN aliasing|NN may|MD violate|VB proper|JJ store|NN ordering|NN .|.
workaround	do|VB not|RB use|VB wb|NN to|TO wt|VB aliasing|NN .|.
title	non-temporal|JJ data|NNS store|NN may|MD be|VB observed|VBN in|IN wrong|JJ program|NN order|NN
problem	when|WRB non-temporal|JJ data|NN is|VBZ accessed|VBN by|IN multiple|JJ read|JJ operations|NNS in|IN one|CD thread|NN while|IN another|DT thread|NN performs|VBZ a|DT cacheable|JJ write|JJ operation|NN to|TO the|DT same|JJ address|NN ,|, the|DT data|NNS stored|VBD may|MD be|VB observed|VBN in|IN wrong|JJ program|NN order|NN (|( i.e|NN .|. later|RB load|JJ operations|NNS may|MD read|VB older|JJR data|NNS )|) .|.
implication	software|NN that|WDT uses|VBZ non-temporal|JJ data|NNS without|IN proper|JJ serialization|NN before|IN accessing|VBG the|DT non-temporal|JJ data|NNS may|MD observe|VB data|NNS in|IN wrong|JJ program|NN order|NN .|.
workaround	software|NN that|WDT conforms|VBZ to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ,|, section|NN ``|`` buffering|NN of|IN write|JJ combining|VBG memory|NN locations|NNS ''|'' will|MD operate|VB correctly|RB .|.
title	page|NN access|NN bit|NN may|MD be|VB set|VBN prior|RB to|TO signaling|VBG a|DT code|NN segment|NN limit|NN fault|NN
problem	if|IN code|VBN segment|NN limit|NN is|VBZ set|VBN close|RB to|TO the|DT end|NN of|IN a|DT code|NN page|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT memory|NN page|NN access|NN bit|NN (|( a|DT bit|NN )|) may|MD be|VB set|VBN for|IN the|DT subsequent|JJ page|NN prior|RB to|TO general|JJ protection|NN fault|NN on|IN code|NN segment|NN limit|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT non-accessed|JJ page|NN which|WDT is|VBZ present|JJ in|IN memory|NN and|CC follows|VBZ a|DT page|NN that|WDT contains|VBZ the|DT code|NN segment|NN limit|NN may|MD be|VB tagged|VBN as|IN accessed|JJ .|.
workaround	erratum|NN can|MD be|VB avoided|VBN by|IN placing|VBG a|DT guard|NN page|NN (|( non-present|JJ or|CC non-executable|JJ page|NN )|) as|IN the|DT last|JJ page|NN of|IN the|DT segment|NN or|CC after|IN the|DT page|NN that|WDT includes|VBZ the|DT code|NN segment|NN limit|NN .|.
title	updating|VBG code|NN page|NN directory|NN attributes|VBZ without|IN tlb|JJ invalidation|NN may|MD result|VB in|IN improper|JJ handling|NN of|IN code|NN #|# pf|NN
problem	code|NN #|# pf|NN (|( page|NN fault|NN exception|NN )|) is|VBZ normally|RB handled|VBN in|IN lower|JJR priority|NN order|NN relative|NN to|TO both|DT code|NN #|# db|NN (|( debug|JJ exception|NN )|) and|CC code|JJ segment|NN limit|NN violation|NN #|# gp|NN (|( general|JJ protection|NN fault|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, code|NN #|# pf|NN may|MD be|VB handled|VBN incorrectly|RB ,|, if|IN all|DT of|IN the|DT following|JJ conditions|NNS are|VBP met|VBN :|: a|DT pde|NN (|( page|JJ directory|NN entry|NN )|) is|VBZ modified|VBN without|IN invalidating|VBG the|DT corresponding|JJ tlb|NN (|( translation|JJ look-aside|RB buffer|NN )|) entry|NN code|NN execution|NN transitions|NNS to|TO a|DT different|JJ code|NN page|NN such|JJ that|IN both|DT the|DT target|NN linear|JJ address|NN corresponds|NNS to|TO the|DT modified|VBN pde|IN the|DT pte|NN (|( page|NN table|NN entry|NN )|) for|IN the|DT target|NN linear|JJ address|NN has|VBZ an|DT a|DT (|( accessed|VBN )|) bit|NN that|WDT is|VBZ clear|JJ one|CD of|IN the|DT following|VBG simultaneous|JJ exception|NN conditions|NNS is|VBZ present|JJ following|VBG the|DT code|NN transition|NN code|NN #|# db|NN and|CC code|NN #|# pf|JJ code|NN segment|NN limit|NN violation|NN #|# gp|NN and|CC code|NN #|# pf|NN
implication	software|NN may|MD observe|VB either|DT incorrect|JJ processing|NN of|IN code|NN #|# pf|NN before|IN code|NN segment|NN limit|NN violation|NN #|# gp|NN or|CC processing|NN of|IN code|NN #|# pf|NN in|IN lieu|NN of|IN code|NN #|# db|NN .|.
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mmx|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmx|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, a|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT rep|NN stos/movs|NN to|TO a|DT monitor/mwait|NN address|NN range|NN may|MD prevent|VB triggering|NN of|IN the|DT monitoring|NN hardware|NN
problem	the|DT monitor|NN instruction|NN is|VBZ used|VBN to|TO arm|VB the|DT address|NN monitoring|NN hardware|NN for|IN the|DT subsequent|JJ mwait|NN instruction|NN .|. the|DT hardware|NN is|VBZ triggered|VBN on|IN subsequent|JJ memory|NN store|NN operations|NNS to|TO the|DT monitored|JJ address|NN range|NN .|. due|JJ to|TO this|DT erratum|NN ,|, rep|VB stos/movs|JJ fast|JJ string|NN operations|NNS to|TO the|DT monitored|JJ address|NN range|NN may|MD prevent|VB the|DT actual|JJ triggering|NN store|NN to|TO be|VB propagated|VBN to|TO the|DT monitoring|NN hardware|NN .|.
implication	a|DT logical|JJ processor|NN executing|VBG an|DT mwait|NN instruction|NN may|MD not|RB immediately|RB continue|VB program|NN execution|NN if|IN a|DT rep|NN stos/movs|NN targets|VBZ the|DT monitored|JJ address|NN range|NN .|.
workaround	software|NN can|MD avoid|VB this|DT erratum|NN by|IN not|RB using|VBG rep|JJ stos/movs|NN store|NN operations|NNS within|IN the|DT monitored|JJ address|NN range|NN .|.
title	performance|NN monitoring|NN event|NN misalign_mem_ref|NN may|MD over|VB count|NN
problem	performance|NN monitoring|NN event|NN misalign_mem_ref|NN (|( 05h|CD )|) is|VBZ used|VBN to|TO count|VB the|DT number|NN of|IN memory|NN accesses|NNS that|WDT cross|VBP an|DT 8-byte|JJ boundary|NN and|CC are|VBP blocked|VBN until|IN retirement|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN event|NN misalign_mem_ref|NN also|RB counts|VBZ other|JJ memory|NN accesses|NNS .|.
implication	the|DT performance|NN monitoring|NN event|NN misalign_mem_ref|NN may|MD over|VB count|NN .|. the|DT extent|NN of|IN the|DT over|IN counting|VBG depends|NNS on|IN the|DT number|NN of|IN memory|NN accesses|NNS retiring|VBG while|IN the|DT counter|NN is|VBZ active|JJ .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN
problem	code|NN segment|NN limit|NN violation|NN may|MD occur|VB on|IN 4|CD gigabyte|JJ limit|NN check|NN when|WRB the|DT code|NN stream|NN wraps|VBP around|IN in|IN a|DT way|NN that|IN one|CD instruction|NN ends|VBZ at|IN the|DT last|JJ byte|NN of|IN the|DT segment|NN and|CC the|DT next|JJ instruction|NN begins|VBZ at|IN 0x0|CD .|.
implication	this|DT is|VBZ a|DT rare|JJ condition|NN that|WDT may|MD result|VB in|IN a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	avoid|JJ code|NN that|IN wraps|VBZ around|RB segment|NN limit|NN .|.
title	a|DT write|NN to|TO an|DT apic|NN register|NN sometimes|RB may|MD appear|VB to|TO have|VB not|RB occurred|VBN
problem	with|IN respect|NN to|TO the|DT retirement|NN of|IN instructions|NNS ,|, stores|NNS to|TO the|DT uncacheable|JJ memory-|NN based|VBN apic|RB register|JJ space|NN are|VBP handled|VBN in|IN a|DT non-synchronized|JJ way|NN .|. for|IN example|NN if|IN an|DT instruction|NN that|WDT masks|VBZ the|DT interrupt|JJ flag|NN ,|, for|IN example|NN ,|, cli|NN is|VBZ executed|VBN soon|RB after|IN an|DT uncacheable|JJ write|NN to|TO the|DT task|NN priority|NN register|NN (|( tpr|NN )|) that|WDT lowers|VBZ the|DT apic|NN priority|NN ,|, the|DT interrupt|JJ masking|NN operation|NN may|MD take|VB effect|NN before|IN the|DT actual|JJ priority|NN has|VBZ been|VBN lowered|VBN .|. this|DT may|MD cause|VB interrupts|NNS whose|WP$ priority|NN is|VBZ lower|JJR than|IN the|DT initial|JJ tpr|NN ,|, but|CC higher|JJR than|IN the|DT final|JJ tpr|NN ,|, to|TO not|RB be|VB serviced|VBN until|IN the|DT interrupt|NN enabled|JJ flag|NN is|VBZ finally|RB set|VBN ,|, that|DT is|VBZ ,|, by|IN sti|JJ instruction|NN .|. interrupts|NNS will|MD remain|VB pending|JJ and|CC are|VBP not|RB lost|VBN .|.
implication	in|IN this|DT example|NN the|DT processor|NN may|MD allow|VB interrupts|NNS to|TO be|VB accepted|VBN but|CC may|MD delay|VB their|PRP$ service|NN .|.
workaround	this|DT non-synchronization|NN can|MD be|VB avoided|VBN by|IN issuing|VBG an|DT apic|JJ register|NN read|NN after|IN the|DT apic|NN register|NN write|NN .|. this|DT will|MD force|VB the|DT store|NN to|TO the|DT apic|NN register|NN before|IN any|DT subsequent|JJ instructions|NNS are|VBP executed|VBN .|. no|DT commercial|JJ operating|NN system|NN is|VBZ known|VBN to|TO be|VB impacted|VBN by|IN this|DT erratum|NN .|.
title	last|JJ branch|NN records|NNS (|( lbr|NN )|) updates|VBZ may|MD be|VB incorrect|JJ after|IN a|DT task|NN switch|NN
problem	a|DT task-state|JJ segment|NN (|( tss|NN )|) task|NN switch|NN may|MD incorrectly|RB set|VB the|DT lbr_from|NN value|NN to|TO the|DT lbr_to|NN value|NN .|.
implication	the|DT lbr_from|NN will|MD have|VB the|DT incorrect|JJ address|NN of|IN the|DT branch|NN instruction|NN .|. workaround|IN none|NN identified|VBN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN ``|`` out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS ''|'' the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	upper|JJ 32|CD bits|NNS of|IN 'from|NNP '|POS address|NN reported|VBD through|IN btms|NN or|CC btss|NN may|MD be|VB incorrect|JJ
problem	when|WRB a|DT far|RB transfer|NN switches|VBZ the|DT processor|NN from|IN 32-bit|JJ mode|NN to|TO ia-32e|JJ mode|NN ,|, the|DT upper|JJ 32|CD bits|NNS of|IN the|DT 'from|NN '|POS (|( source|NN )|) addresses|VBZ reported|VBN through|IN the|DT btms|NN (|( branch|JJ trace|NN messages|NNS )|) or|CC btss|NN (|( branch|JJ trace|NN stores|NNS )|) may|MD be|VB incorrect|JJ .|.
implication	the|DT upper|JJ 32|CD bits|NNS of|IN the|DT 'from|NNP '|POS address|NN debug|NN information|NN reported|VBD through|IN btms|NN or|CC btss|NN may|MD be|VB incorrect|JJ during|IN this|DT transition|NN .|.
workaround	none|NN identified|VBN .|.
title	address|NN reported|VBN by|IN machine-check|JJ architecture|NN (|( mca|NN )|) on|IN single-bit|NN l2|NN ecc|JJ errors|NNS may|MD be|VB incorrect|JJ
problem	when|WRB correctable|JJ single-bit|NN ecc|JJ errors|NNS occur|VBP in|IN the|DT l2|NN cache|NN ,|, the|DT address|NN is|VBZ logged|VBN in|IN the|DT mca|NN address|NN register|NN (|( mci_addr|NN )|) .|. under|IN some|DT scenarios|NNS ,|, the|DT address|NN reported|VBD may|MD be|VB incorrect|JJ .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN reported|VBN in|IN mci_addr|NN ,|, for|IN single-bit|JJ l2|NN ecc|JJ errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( e.g|NN .|. nmi|NN (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, etc.|FW )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	store|NN ordering|NN may|MD be|VB incorrect|JJ between|IN wc|NN and|CC wp|JJ memory|NN type|NN
problem	according|VBG to|TO intel|NN 64|CD and|CC ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ``|`` methods|NNS of|IN caching|VBG available|JJ ''|'' ,|, wp|NN (|( write|JJ protected|VBN )|) stores|NNS should|MD drain|VB the|DT wc|NN (|( write|JJ combining|NN )|) buffers|NNS in|IN the|DT same|JJ way|NN as|IN uc|JJ (|( uncacheable|JJ )|) memory|NN type|NN stores|NNS do|VBP .|. due|VB to|TO this|DT erratum|NN ,|, wp|WP stores|NNS may|MD not|RB drain|VB the|DT wc|NN buffers|NNS .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN between|IN wc|NN and|CC wp|NN stores|NNS .|.
workaround	none|NN identified|VBN .|.
title	eflags|NNS ,|, cr0|NN ,|, cr4|NN and|CC the|DT exf4|JJ signal|NN may|MD be|VB incorrect|JJ after|IN shutdown|JJ
problem	when|WRB the|DT processor|NN is|VBZ going|VBG into|IN shutdown|JJ due|JJ to|TO an|DT rsm|NN inconsistency|NN failure|NN ,|, eflags|NN ,|, cr0|NN and|CC cr4|NN may|MD be|VB incorrect|JJ .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|. this|DT may|MD be|VB observed|VBN if|IN the|DT processor|NN is|VBZ taken|VBN out|IN of|IN shutdown|JJ by|IN nmi|JJ #|# .|.
implication	a|DT processor|NN that|WDT has|VBZ been|VBN taken|VBN out|IN of|IN shutdown|NN may|MD have|VB an|DT incorrect|NN eflags|NN ,|, cr0|NN and|CC cr4|NN .|. in|IN addition|NN the|DT exf4|JJ signal|NN may|MD still|RB be|VB asserted|VBN .|.
workaround	none|NN identified|VBN .|.
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	if|IN any|DT of|IN the|DT below|NN circumstances|NNS occur|VBP ,|, it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN will|MD have|VB executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|. if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN .|. if|IN a|DT waiting|VBG x87|JJ floating-point|NN (|( fp|NN )|) instruction|NN or|CC mmx|NN technology|NN (|( mmx|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|VBG .|. if|IN an|DT mmx|NN or|CC sse/sse2/sse3/ssse3|JJ extensions|NNS (|( sse|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em=1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-|JJ of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG .|.
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, or|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ ,|, restarting|VBG the|DT instruction|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN due|JJ to|TO the|DT repetition|NN of|IN the|DT side-|JJ effect|NN .|. particularly|RB ,|, while|IN cr0.ts|JJ [|NNP bit|NN 3|CD ]|NN is|VBZ set|VBN ,|, a|DT movd/movq|NN with|IN mmx/xmm|JJ register|NN operands|NNS may|MD issue|VB a|DT memory|NN load|NN before|IN getting|VBG the|DT dna|NN exception|NN .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	performance|NN monitoring|NN events|NNS for|IN retired|JJ instructions|NNS (|( c0h|NN )|) may|MD not|RB be|VB accurate|JJ
problem	the|DT inst_retired|JJ performance|NN monitor|NN may|MD miscount|VB retired|JJ instructions|NNS as|IN follows|VBZ :|: repeat|NN string|NN and|CC repeat|NN i/o|JJ operations|NNS are|VBP not|RB counted|VBN when|WRB a|DT hardware|NN interrupt|NN is|VBZ received|VBN during|IN or|CC after|IN the|DT last|JJ iteration|NN of|IN the|DT repeat|NN flow|NN .|. vmlaunch|NN and|CC vmresume|NN instructions|NNS are|VBP not|RB counted|VBN .|. hlt|NN and|CC mwait|NN instructions|NNS are|VBP not|RB counted|VBN .|. the|DT following|JJ instructions|NNS ,|, if|IN executed|VBN during|IN hlt|NN or|CC mwait|NN events|NNS ,|, are|VBP also|RB not|RB counted|VBN :|: rsm|NN from|IN a|DT c-state|JJ smi|NN during|IN an|DT mwait|JJ instruction|NN .|. rsm|NN from|IN an|DT smi|NN during|IN a|DT hlt|JJ instruction|NN .|.
implication	there|EX may|MD be|VB a|DT smaller|JJR than|IN expected|VBN value|NN in|IN the|DT inst_retired|JJ performance|NN monitoring|NN counter|NN .|. the|DT extent|NN to|TO which|WDT this|DT value|NN is|VBZ smaller|JJR than|IN expected|VBN is|VBZ determined|VBN by|IN the|DT frequency|NN of|IN the|DT above|JJ cases|NNS .|.
workaround	none|NN identified|VBN .|.
title	returning|VBG to|TO real|JJ mode|NN from|IN smm|NN with|IN eflags.vm|JJ set|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	returning|VBG back|RB from|IN smm|NN mode|NN into|IN real|JJ mode|NN while|IN eflags.vm|NN is|VBZ set|VBN in|IN smram|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	if|IN smm|VBN software|NN changes|VBZ the|DT values|NNS of|IN the|DT eflags.vm|NN in|IN smram|NN ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT behavior|NN in|IN commercially|RB available|JJ software|NN .|.
workaround	smm|NNS software|NN should|MD not|RB change|VB the|DT value|NN of|IN eflags.vm|NN in|IN smram|NN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) following|VBG sti|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS
problem	interrupts|NNS that|WDT are|VBP pending|VBG prior|RB to|TO the|DT execution|NN of|IN the|DT sti|NN (|( set|VBN interrupt|RB flag|NN )|) instruction|NN are|VBP normally|RB serviced|VBN immediately|RB after|IN the|DT instruction|NN following|VBG the|DT sti|NN .|. an|DT exception|NN to|TO this|DT is|VBZ if|IN the|DT following|JJ instruction|NN triggers|VBZ a|DT #|# mf|NN .|. in|IN this|DT situation|NN ,|, the|DT interrupt|NN should|MD be|VB serviced|VBN before|IN the|DT #|# mf|NN .|. because|IN of|IN this|DT erratum|NN ,|, if|IN following|JJ sti|NN ,|, an|DT instruction|NN that|IN triggers|VBZ a|DT #|# mf|NN is|VBZ executed|VBN while|IN stpclk|JJ #|# ,|, enhanced|VBD intel|JJ speedstep|NN technology|NN transitions|NNS or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|.
implication	software|NN may|MD observe|VB #|# mf|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS .|. workaround|IN none|NN identified|VBN .|.
title	verw/verr/lsl/lar|JJ instructions|NNS may|MD unexpectedly|RB update|VB the|DT last|JJ exception|NN record|NN (|( ler|NN )|) msr|NN
problem	the|DT ler|NN msr|NN may|MD be|VB unexpectedly|RB updated|VBN ,|, if|IN the|DT resultant|JJ value|NN of|IN the|DT zero|NN flag|NN (|( zf|NN )|) is|VBZ zero|CD after|IN executing|VBG the|DT following|JJ instructions|NNS verr|FW (|( zf=0|CD indicates|VBZ unsuccessful|JJ segment|NN read|VB verification|NN )|) verw|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ segment|NN write|JJ verification|NN )|) lar|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ access|NN rights|NNS load|NN )|) lsl|NN (|( zf=0|JJ indicates|VBZ unsuccessful|JJ segment|NN limit|NN load|NN )|)
implication	the|DT value|NN of|IN the|DT ler|NN msr|NN may|MD be|VB inaccurate|JJ if|IN verw/verr/lsl/lar|JJ instructions|NNS are|VBP executed|VBN after|IN the|DT occurrence|NN of|IN an|DT exception|NN .|.
workaround	software|NN exception|NN handlers|NNS that|WDT rely|VBP on|IN the|DT ler|NN msr|NN value|NN should|MD read|VB the|DT ler|NN msr|NN before|IN executing|VBG verw/verr/lsl/lar|JJ instructions|NNS .|.
title	init|NN does|VBZ not|RB clear|JJ global|JJ entries|NNS in|IN the|DT tlb|NN
problem	init|NN may|MD not|RB flush|VB a|DT tlb|NN entry|NN when|WRB :|: the|DT processor|NN is|VBZ in|IN protected|JJ mode|NN with|IN paging|VBG enabled|VBN and|CC the|DT page|NN global|JJ enable|JJ flag|NN is|VBZ set|VBN (|( pge|JJ bit|NN of|IN cr4|JJ register|NN )|) g|NN bit|NN for|IN the|DT page|NN table|JJ entry|NN is|VBZ set|VBN tlb|JJ entry|NN is|VBZ present|JJ in|IN tlb|NN when|WRB init|NN occurs|VBZ
implication	software|NN may|MD encounter|VB unexpected|JJ page|NN fault|NN or|CC incorrect|JJ address|NN translation|NN due|JJ to|TO a|DT tlb|JJ entry|NN erroneously|RB left|VBD in|IN tlb|NN after|IN init|NN .|.
workaround	write|NN to|TO cr3|VB ,|, cr4|NN (|( setting|VBG bits|NNS pse|NN ,|, pge|NN or|CC pae|NN )|) or|CC cr0|NN (|( setting|VBG bits|NNS pg|NN or|CC pe|NN )|) registers|NNS before|IN writing|VBG to|TO memory|VB early|JJ in|IN bios|NNS code|NN to|TO clear|VB all|PDT the|DT global|JJ entries|NNS from|IN tlb|NN .|.
title	programming|VBG the|DT digital|JJ thermal|NN sensor|NN (|( dts|NN )|) threshold|NN may|MD cause|VB unexpected|JJ thermal|JJ interrupts|NNS
problem	software|NN can|MD enable|VB dts|JJ thermal|JJ interrupts|NNS by|IN programming|VBG the|DT thermal|JJ threshold|NN and|CC setting|VBG the|DT respective|JJ thermal|JJ interrupt|NN enable|JJ bit|NN .|. when|WRB programming|VBG dts|NN value|NN ,|, the|DT previous|JJ dts|NNS threshold|NN may|MD be|VB crossed|VBN .|. this|DT will|MD generate|VB an|DT unexpected|JJ thermal|JJ interrupt|NN .|.
implication	software|NN may|MD observe|VB an|DT unexpected|JJ thermal|JJ interrupt|NN occur|NN after|IN reprogramming|VBG the|DT thermal|JJ threshold|NN .|.
workaround	in|IN the|DT acpi/os|JJ implement|NN a|DT workaround|NN by|IN temporarily|RB disabling|VBG the|DT dts|NN threshold|VBD interrupt|JJ before|IN updating|VBG the|DT dts|NN threshold|VBD value|NN .|.
title	writing|VBG shared|VBN unaligned|JJ data|NNS that|WDT crosses|VBZ a|DT cache|NN line|NN without|IN proper|JJ semaphores|NNS or|CC barriers|NNS may|MD expose|VB a|DT memory|NN ordering|VBG issue|NN
problem	software|NN which|WDT is|VBZ written|VBN so|RB that|IN multiple|JJ agents|NNS can|MD modify|VB the|DT same|JJ shared|VBN unaligned|JJ memory|NN location|NN at|IN the|DT same|JJ time|NN may|MD experience|VB a|DT memory|NN ordering|VBG issue|NN if|IN multiple|JJ loads|NNS access|NN this|DT shared|VBN data|NNS shortly|RB thereafter|RB .|. exposure|NN to|TO this|DT problem|NN requires|VBZ the|DT use|NN of|IN a|DT data|NN write|NN which|WDT spans|VBZ a|DT cache|NN line|NN boundary|NN .|.
implication	this|DT erratum|NN may|MD cause|VB loads|NNS to|TO be|VB observed|VBN out|IN of|IN order|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	software|NN should|MD ensure|VB at|IN least|JJS one|CD of|IN the|DT following|JJ is|VBZ true|JJ when|WRB modifying|VBG shared|VBN data|NNS by|IN multiple|JJ agents|NNS :|:
problem	in|IN 32-bit|JJ mode|NN ,|, memory|NN accesses|NNS to|TO flat|JJ data|NNS segments|NNS (|( base|NN =|NNP 00000000h|CD )|) that|WDT occur|VBP above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) may|MD not|RB signal|VB a|DT #|# gp|NN fault|NN .|.
implication	when|WRB such|JJ memory|NN accesses|NNS occur|VBP in|IN 32-bit|JJ mode|NN ,|, the|DT system|NN may|MD not|RB issue|VB a|DT #|# gp|NN fault|NN .|.
workaround	software|NN should|MD ensure|VB that|IN memory|NN accesses|NNS in|IN 32-bit|JJ mode|NNS do|VBP not|RB occur|VB above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) .|.
title	an|DT asynchronous|JJ mce|NN during|IN a|DT far|RB transfer|NN may|MD corrupt|VB esp|NN
problem	if|IN an|DT asynchronous|JJ machine|NN check|NN occurs|VBZ during|IN an|DT interrupt|NN ,|, call|VB through|IN gate|NN ,|, far|RB ret|VBZ or|CC iret|JJ and|CC in|IN the|DT presence|NN of|IN certain|JJ internal|JJ conditions|NNS ,|, esp|NN may|MD be|VB corrupted|VBN .|.
implication	if|IN the|DT mce|NN (|( machine|NN check|VB exception|NN )|) handler|NN is|VBZ called|VBN without|IN a|DT stack|NN switch|NN ,|, then|RB a|DT triple|NN fault|NN will|MD occur|VB due|JJ to|TO the|DT corrupted|VBN stack|NN pointer|NN ,|, resulting|VBG in|IN a|DT processor|NN shutdown|NN .|. if|IN the|DT mce|NN is|VBZ called|VBN with|IN a|DT stack|NN switch|NN ,|, e.g|NN .|. when|WRB the|DT cpl|NN (|( current|JJ privilege|NN level|NN )|) was|VBD changed|VBN or|CC when|WRB going|VBG through|IN an|DT interrupt|JJ task|NN gate|NN ,|, then|RB the|DT corrupted|VBN esp|NN will|MD be|VB saved|VBN on|IN the|DT new|JJ stack|NN or|CC in|IN the|DT tss|NN (|( task|JJ state|NN segment|NN )|) ,|, and|CC will|MD not|RB be|VB used|VBN .|.
workaround	use|IN an|DT interrupt|JJ task|NN gate|NN for|IN the|DT machine|NN check|NN handler|NN .|.
title	cpuid|NN reports|NNS architectural|JJ performance|NN monitoring|NN version|NN 2|CD is|VBZ supported|VBN ,|, when|WRB only|RB version|NN 1|CD capabilities|NNS are|VBP available|JJ
problem	cpuid|NN leaf|VBZ 0ah|CD reports|NNS the|DT architectural|JJ performance|NN monitoring|NN version|NN that|WDT is|VBZ available|JJ in|IN eax|JJ [|$ 7:0|CD ]|NN .|. due|JJ to|TO this|DT erratum|NN cpuid|NN reports|VBZ the|DT supported|JJ version|NN as|IN 2|CD instead|RB of|IN 1|CD .|.
implication	software|NN will|MD observe|VB an|DT incorrect|JJ version|NN number|NN in|IN cpuid.0ah.eax|JJ [|$ 7:0|CD ]|NN in|IN comparison|NN to|TO which|WDT features|NNS are|VBP actually|RB supported|VBN .|.
workaround	software|NN should|MD use|VB the|DT recommended|JJ enumeration|NN mechanism|NN described|VBN in|IN the|DT architectural|JJ performance|NN monitoring|NN section|NN of|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD :|: system|NN programming|VBG guide|NN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN after|IN code|NN breakpoint|NN
problem	b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN when|WRB the|DT following|JJ sequence|NN happens|NNS :|: pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN ;|: next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN followed|VBN by|IN code|NN breakpoint|NN .|.
implication	b0-b3|JJ bits|NNS in|IN dr6|NN may|MD not|RB be|VB properly|RB cleared|VBN .|.
workaround	none|NN identified|VBN .|.
title	an|DT xtpr|JJ update|JJ transaction|NN cycle|NN ,|, if|IN enabled|VBN ,|, may|MD be|VB issued|VBN to|TO the|DT fsb|NN after|IN the|DT processor|NN has|VBZ issued|VBN a|DT stop-grant|JJ special|JJ cycle|NN
problem	according|VBG to|TO the|DT fsb|NN (|( front|JJ side|NN bus|NN )|) protocol|NN specification|NN ,|, no|DT fsb|JJ cycles|NNS should|MD be|VB issued|VBN by|IN the|DT processor|NN once|RB a|DT stop-grant|JJ special|JJ cycle|NN has|VBZ been|VBN issued|VBN to|TO the|DT bus|NN .|. if|IN xtpr|JJ update|JJ transactions|NNS are|VBP enabled|VBN by|IN clearing|VBG the|DT ia32_misc_enables|NNS [|VBP bit|RB 23|CD ]|NN at|IN the|DT time|NN of|IN stop-clock|JJ assertion|NN ,|, an|DT xtpr|JJ update|JJ transaction|NN cycle|NN may|MD be|VB issued|VBN to|TO the|DT fsb|NN after|IN the|DT processor|NN has|VBZ issued|VBN a|DT stop|JJ grant|NN acknowledge|JJ transaction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ in|IN systems|NNS using|VBG c-states|JJ c2|NN (|( stop-grant|JJ state|NN )|) and|CC higher|JJR the|DT result|NN could|MD be|VB a|DT system|NN hang|NN .|.
workaround	bios|NNS must|MD leave|VB the|DT xtpr|JJ update|JJ transactions|NNS disabled|VBD (|( default|NN )|) .|.
title	performance|NN monitoring|NN event|NN ia32_fixed_ctr2|NN may|MD not|RB function|VB properly|RB when|WRB max|NN ratio|NN is|VBZ a|DT non-integer|JJ core-to-bus|NN ratio|NN
problem	performance|NN counter|NN ia32_fixed_ctr2|NN (|( msr|JJ 30bh|CD )|) event|NN counts|VBZ cpu|JJ reference|NN clocks|NNS when|WRB the|DT core|NN is|VBZ not|RB in|IN a|DT halt|NN state|NN .|. this|DT event|NN is|VBZ not|RB affected|VBN by|IN core|NN frequency|NN changes|NNS (|( e.g.|NN ,|, p|NN states|NNS ,|, tm2|JJ transitions|NNS )|) but|CC counts|VBZ at|IN the|DT same|JJ frequency|NN as|IN the|DT time-stamp|JJ counter|NN ia32_time_stamp_counter|NN (|( msr|JJ 10h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_fixed_ctr2|NN will|MD not|RB function|VB properly|RB when|WRB the|DT non-integer|JJ core-to-bus|JJ ratio|NN multiplier|JJR feature|NN is|VBZ used|VBN and|CC when|WRB a|DT non-zero|JJ value|NN is|VBZ written|VBN to|TO ia32_|VB fixed_ctr2|NN .|. non-integer|JJ core-to-bus|JJ ratio|NN enables|VBZ additional|JJ operating|NN frequencies|NNS .|. this|DT feature|NN can|MD be|VB detected|VBN by|IN ia32_platform_id|NN (|( msr|JJ 17h|CD )|) bit|NN [|JJ 23|CD ]|NN .|.
implication	the|DT performance|NN monitoring|NN event|NN ia32_fixed_ctr2|NN may|MD result|VB in|IN an|DT inaccurate|NN count|NN when|WRB the|DT non-integer|JJ core-to-bus|NN multiplier|NN feature|NN is|VBZ used|VBN .|.
workaround	if|IN writing|VBG to|TO ia32_fixed_ctr2|VB and|CC using|VBG a|DT non-integer|JJ core-to-bus|NN ratio|NN multiplier|NN ,|, always|RB write|VB a|DT zero|NN .|.
title	instruction|NN fetch|NN may|MD cause|VB a|DT livelock|NN during|IN snoops|NNS of|IN the|DT l1|NN data|NNS cache|NN
problem	a|DT livelock|NN may|MD be|VB observed|VBN in|IN rare|JJ conditions|NNS when|WRB instruction|NN fetch|NN causes|VBZ multiple|JJ level|NN one|CD data|NN cache|NN snoops|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT livelock|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	use|NN of|IN memory|NN aliasing|VBG with|IN inconsistent|JJ memory|NN type|NN may|MD cause|VB a|DT system|NN hang|NN or|CC a|DT machine|NN check|NN exception|NN
problem	software|NN that|WDT implements|VBZ memory|NN aliasing|VBG by|IN having|VBG more|JJR than|IN one|CD linear|JJ addresses|VBZ mapped|VBN to|TO the|DT same|JJ physical|JJ page|NN with|IN different|JJ cache|NN types|NNS may|MD cause|VB the|DT system|NN to|TO hang|VB or|CC to|TO report|VB a|DT machine|NN check|NN exception|NN (|( mce|NN )|) .|. this|DT would|MD occur|VB if|IN one|CD of|IN the|DT addresses|NNS is|VBZ non-cacheable|JJ and|CC used|VBN in|IN a|DT code|NN segment|NN and|CC the|DT other|JJ is|VBZ a|DT cacheable|JJ address|NN .|. if|IN the|DT cacheable|JJ address|NN finds|VBZ its|PRP$ way|NN into|IN the|DT instruction|NN cache|NN ,|, and|CC the|DT non-|JJ cacheable|JJ address|NN is|VBZ fetched|VBN in|IN the|DT ifu|NN ,|, the|DT processor|NN may|MD invalidate|VB the|DT non-|JJ cacheable|JJ address|NN from|IN the|DT fetch|NN unit|NN .|. any|DT microarchitectural|JJ event|NN that|WDT causes|VBZ instruction|JJ restart|NN will|MD be|VB expecting|VBG this|DT instruction|NN to|TO still|RB be|VB in|IN the|DT fetch|NN unit|NN and|CC lack|NN of|IN it|PRP will|MD cause|VB a|DT system|NN hang|NN or|CC an|DT mce|NN .|.
implication	this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
workaround	although|IN it|PRP is|VBZ possible|JJ to|TO have|VB a|DT single|JJ physical|JJ page|NN mapped|VBN by|IN two|CD different|JJ linear|JJ addresses|NNS with|IN different|JJ memory|NN types|NNS ,|, intel|NN has|VBZ strongly|RB discouraged|VBN this|DT practice|NN as|IN it|PRP may|MD lead|VB to|TO undefined|JJ results|NNS .|. software|NN that|WDT needs|VBZ to|TO implement|VB memory|NN aliasing|VBG should|MD manage|VB the|DT memory|NN type|NN consistency|NN .|.
title	a|DT wb|JJ store|NN following|VBG a|DT rep|JJ stos/movs|NN or|CC fxsave|VB may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS ,|, as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN ``|`` out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS ''|'' ,|, the|DT processor|NN may|MD perform|VB rep|VB movs|NN or|CC rep|VB stos|NN as|IN write|JJ combining|NN stores|NNS (|( referred|VBN to|TO as|IN ``|`` fast|JJ strings|NNS ''|'' )|) for|IN optimal|JJ performance|NN .|. fxsave|NN may|MD also|RB be|VB internally|RB implemented|VBN using|VBG write|JJ combining|NN stores|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, stores|NNS of|IN a|DT wb|NN (|( write|VB back|RB )|) memory|NN type|NN to|TO a|DT cache|NN line|NN previously|RB written|VBN by|IN a|DT preceding|VBG fast|RB string/fxsave|JJ instruction|NN may|MD be|VB observed|VBN before|IN string/fxsave|NN stores|NNS .|.
implication	a|DT write-back|JJ store|NN may|MD be|VB observed|VBN before|IN a|DT previous|JJ string|NN or|CC fxsave|VB related|VBN store|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN desiring|VBG strict|JJ ordering|NN of|IN string/fxsave|JJ operations|NNS relative|VBP to|TO subsequent|VB write-back|NN stores|NNS should|MD add|VB an|DT mfence|NN or|CC sfence|NN instruction|NN between|IN the|DT string/|NN fxsave|VBP operation|NN and|CC following|VBG store-order|JJ sensitive|JJ code|NN such|JJ as|IN that|DT used|VBD for|IN synchronization|NN .|.
title	vm|JJ exit|NN with|IN exit|NN reason|NN ``|`` tpr|NN below|IN threshold|NN ''|'' can|MD cause|VB the|DT blocking|NN by|IN mov/pop|NN ss|NN and|CC blocking|NN by|IN sti|JJ bits|NNS to|TO be|VB cleared|VBN in|IN the|DT guest|JJS interruptability-state|JJ field|NN
problem	as|IN specified|VBN in|IN section|NN ,|, ``|`` vm|NN exits|NNS induced|VBN by|IN the|DT tpr|NN shadow|NN ''|'' ,|, in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3b|CD ,|, a|DT vm|NN exit|NN occurs|VBZ immediately|RB after|IN any|DT vm|JJ entry|NN performed|VBD with|IN the|DT ``|`` use|NN tpr|JJ shadow|NN ''|'' ,|, ``|`` activate|VBP secondary|JJ controls|NNS ''|'' ,|, and|CC ``|`` virtualize|VB apic|NN accesses|NNS ''|'' vm-execution|NN controls|NNS all|DT set|VBP to|TO 1|CD and|CC with|IN the|DT value|NN of|IN the|DT tpr|NN shadow|NN (|( bits|VBZ 7:4|CD in|IN byte|NN 80h|CD of|IN the|DT virtual-apic|JJ page|NN )|) less|JJR than|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|NN exit|NN will|MD clear|VB bit|RB 0|CD (|( blocking|VBG by|IN sti|NN )|) and|CC bit|$ 1|CD (|( blocking|VBG by|IN mov/pop|NNP ss|NN )|) of|IN the|DT interruptability-state|JJ field|NN of|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN (|( bit|NN 0|CD -|: blocking|NN by|IN sti|NN and|CC bit|NN 1|CD -|: blocking|NN by|IN mov/pop|NN ss|NN should|MD be|VB left|VBN unmodified|JJ )|) .|.
implication	since|IN the|DT sti|NN ,|, mov|NN ss|NN ,|, and|CC pop|NN ss|JJ instructions|NNS can|MD not|RB modify|VB the|DT tpr|NN shadow|NN ,|, bits|VBZ 1:0|CD of|IN the|DT interruptability-state|JJ field|NN will|MD usually|RB be|VB zero|CD before|IN any|DT vm|JJ entry|NN meeting|VBG the|DT preconditions|NNS of|IN this|DT erratum|NN ;|: behavior|CC is|VBZ correct|JJ in|IN this|DT case|NN .|. however|RB ,|, if|IN vmm|JJ software|NN raises|VBZ the|DT value|NN of|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN above|IN that|DT of|IN the|DT tpr|NN shadow|NN while|IN either|DT of|IN those|DT bits|NNS is|VBZ 1|CD ,|, incorrect|JJ behavior|NN may|MD result|VB .|. this|DT may|MD lead|VB to|TO vmm|VB software|NN prematurely|RB injecting|VBG an|DT interrupt|NN into|IN a|DT guest|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	vmm|NN software|NN raising|VBG the|DT value|NN of|IN the|DT tpr-threshold|JJ vm-execution|NN control|NN field|NN should|MD compare|VB it|PRP to|TO the|DT tpr|NN shadow|NN .|. if|IN the|DT threshold|NN value|NN is|VBZ higher|JJR ,|, software|NN should|MD not|RB perform|VB a|DT vm|JJ entry|NN ;|: instead|RB ,|, it|PRP could|MD perform|VB the|DT actions|NNS that|IN it|PRP would|MD normally|RB take|VB in|IN response|NN to|TO a|DT vm|JJ exit|NN with|IN exit|NN reason|NN ``|`` tpr|NN below|IN threshold|NN ''|'' .|.
title	using|VBG memory|NN type|NN aliasing|VBG with|IN cacheable|JJ and|CC wc|JJ memory|NN types|NNS may|MD lead|VB to|TO memory|VB ordering|JJ violations|NNS
problem	memory|NN type|NN aliasing|VBG occurs|NNS when|WRB a|DT single|JJ physical|JJ page|NN is|VBZ mapped|VBN to|TO two|CD or|CC more|JJR different|JJ linear|JJ addresses|NNS ,|, each|DT with|IN different|JJ memory|NN types|NNS .|. memory|NN type|NN aliasing|VBG with|IN a|DT cacheable|JJ memory|NN type|NN and|CC wc|NN (|( write|JJ combining|NN )|) may|MD cause|VB the|DT processor|NN to|TO perform|VB incorrect|JJ operations|NNS leading|VBG to|TO memory|NN ordering|VBG violations|NNS for|IN wc|JJ operations|NNS .|.
implication	software|NN that|WDT uses|VBZ aliasing|VBG between|IN cacheable|JJ and|CC wc|JJ memory|NN types|NNS may|MD observe|VB memory|NN ordering|VBG errors|NNS within|IN wc|JJ memory|NN operations|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. intel|NN does|VBZ not|RB support|VB the|DT use|NN of|IN cacheable|JJ and|CC wc|JJ memory|NN type|NN aliasing|NN ,|, and|CC wc|JJ operations|NNS are|VBP defined|VBN as|IN weakly|RB ordered|VBN .|.
title	vm|NN exit|NN caused|VBN by|IN a|DT sipi|JJ results|NNS in|IN zero|CD being|VBG saved|VBN to|TO the|DT guest|JJS rip|NN field|NN in|IN the|DT vmcs|NN
problem	if|IN a|DT logical|JJ processor|NN is|VBZ in|IN vmx|JJ non-root|JJ operation|NN and|CC in|IN the|DT wait-for-sipi|JJ state|NN ,|, an|DT occurrence|NN of|IN a|DT start-up|JJ ipi|NN (|( sipi|NN )|) causes|VBZ a|DT vm|JJ exit|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS always|RB save|VBP zero|CD into|IN the|DT rip|JJ field|NN of|IN the|DT guest-state|JJ area|NN of|IN the|DT virtual-machine|JJ control|NN structure|NN (|( vmcs|JJ )|) instead|RB of|IN the|DT value|NN of|IN rip|NN before|IN the|DT sipi|NN was|VBD received|VBN .|.
implication	in|IN the|DT absence|NN of|IN virtualization|NN ,|, a|DT sipi|NN received|VBN by|IN a|DT logical|JJ processor|NN in|IN the|DT wait-for-|JJ sipi|NN state|NN results|NNS in|IN the|DT logical|JJ processor|NN starting|VBG execution|NN from|IN the|DT vector|NN sent|VBD in|IN the|DT sipi|NN regardless|NN of|IN the|DT value|NN of|IN rip|NN before|IN the|DT sipi|NN was|VBD received|VBN .|. a|DT virtual-machine|JJ monitor|NN (|( vmm|NN )|) responding|VBG to|TO a|DT sipi-induced|JJ vm|NN exit|NN can|MD emulate|VB this|DT behavior|NN because|IN the|DT sipi|NN vector|NN is|VBZ saved|VBN in|IN the|DT lower|JJR 8|CD bits|NNS of|IN the|DT exit|NN qualification|NN field|NN in|IN the|DT vmcs|NN .|. such|PDT a|DT vmm|NN should|MD be|VB unaffected|VBN by|IN this|DT erratum|NN .|. a|DT vmm|NN that|WDT does|VBZ not|RB emulate|VB this|DT behavior|NN may|MD need|VB to|TO recover|VB the|DT old|JJ value|NN of|IN rip|NN through|IN alternative|JJ means|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	vmm|NN software|NN that|WDT may|MD respond|VB to|TO sipi-induced|JJ vm|NN exits|NNS by|IN resuming|VBG the|DT interrupt|JJ guest|NN context|NN without|IN emulating|VBG the|DT non-virtualized|JJ sipi|NN response|NN should|MD (|( 1|CD )|) save|NN from|IN the|DT vmcs|NN (|( using|VBG vmread|NN )|) the|DT value|NN of|IN rip|NN before|IN any|DT vm|JJ entry|NN to|TO the|DT wait-for|JJ sipi|NN state|NN ;|: and|CC (|( 2|CD )|) restore|NN to|TO the|DT vmcs|NN (|( using|VBG vmwrite|NN )|) that|IN value|NN before|IN the|DT next|JJ vm|NN entry|NN that|WDT resumes|VBZ the|DT guest|NN in|IN any|DT state|NN other|JJ than|IN wait-for-sipi|JJ .|.
title	nmis|NNS may|MD not|RB be|VB blocked|VBN by|IN a|DT vm-entry|JJ failure|NN
problem	the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ volume|NN 3b|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 2|CD specifies|NNS that|IN ,|, following|VBG a|DT vm-entry|JJ failure|NN during|IN or|CC after|IN loading|VBG guest|JJS state|NN ,|, ``|`` the|DT state|NN of|IN blocking|VBG by|IN nmi|NN is|VBZ what|WP it|PRP was|VBD before|IN vm|JJ entry|NN .|. ''|'' if|IN non-maskable|JJ interrupts|NNS (|( nmis|NN )|) are|VBP blocked|VBN and|CC the|DT ``|`` virtual|JJ nmis|NN ''|'' vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, this|DT erratum|NN may|MD result|VB in|IN nmis|NN not|RB being|VBG blocked|VBN after|IN a|DT vm-entry|JJ failure|NN during|IN or|CC after|IN loading|VBG guest|JJS state|NN .|.
implication	vm-entry|NN failures|NNS that|WDT cause|VBP nmis|DT to|TO become|VB unblocked|JJ may|MD cause|VB the|DT processor|NN to|TO deliver|VB an|DT nmi|NN to|TO software|NN that|WDT is|VBZ not|RB prepared|JJ for|IN it|PRP .|.
workaround	vmm|NNS software|NN should|MD configure|VB the|DT virtual-machine|JJ control|NN structure|NN (|( vmcs|NN )|) so|IN that|DT vm-entry|NN failures|NNS do|VBP not|RB occur|VB .|.
title	partial|JJ streaming|VBG load|NN instruction|NN sequence|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	under|IN some|DT rare|JJ conditions|NNS ,|, when|WRB multiple|JJ streaming|VBG load|NN instructions|NNS (|( movntdqa|NN )|) are|VBP mixed|JJ with|IN non-streaming|JJ loads|NNS that|WDT split|VBP across|IN cache|NN lines|NNS ,|, the|DT processor|NN may|MD hang|VB .|.
implication	under|IN the|DT scenario|NN described|VBN above|IN ,|, the|DT processor|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. however|RB ,|, streaming|VBG behavior|NN may|MD be|VB re-enabled|JJ by|IN setting|VBG bit|NN 5|CD to|TO 1|CD of|IN the|DT msr|NN at|IN address|NN 0x21|CD for|IN software|NN development|NN or|CC testing|NN purposes|NNS .|. if|IN this|DT bit|NN is|VBZ changed|VBN ,|, then|RB a|DT read-|JJ modify-write|NN should|MD be|VB performed|VBN to|TO preserve|VB other|JJ bits|NNS of|IN this|DT msr|NN .|. when|WRB the|DT streaming|NN behavior|NN is|VBZ enabled|VBN and|CC using|VBG streaming|VBG load|NN instructions|NNS ,|, always|RB consume|VB a|DT full|JJ cache|NN line|NN worth|NN of|IN data|NNS and/or|NNS avoid|VBP mixing|VBG them|PRP with|IN non-streaming|JJ memory|NN references|NNS .|. if|IN streaming|JJ loads|NNS are|VBP used|VBN to|TO read|VB partial|JJ cache|NN lines|NNS ,|, and|CC mixed|JJ with|IN non-|JJ streaming|VBG memory|NN references|NNS ,|, use|NN fences|NNS to|TO isolate|VB the|DT streaming|NN load|NN operations|NNS from|IN non-streaming|JJ memory|NN operations|NNS .|.
title	self/cross|NN modifying|VBG code|NN may|MD not|RB be|VB detected|VBN or|CC may|MD cause|VB a|DT machine|NN check|NN exception|NN
problem	if|IN instructions|NNS from|IN at|IN least|JJS three|CD different|JJ ways|NNS in|IN the|DT same|JJ instruction|NN cache|NN set|VBN exist|VBP in|IN the|DT pipeline|NN combined|VBN with|IN some|DT rare|JJ internal|JJ state|NN ,|, self-modifying|JJ code|NN (|( smc|NN )|) or|CC cross-modifying|JJ code|NN may|MD not|RB be|VB detected|VBN and/or|RB handled|VBN .|.
implication	an|DT instruction|NN that|WDT should|MD be|VB overwritten|VBN by|IN another|DT instruction|NN while|IN in|IN the|DT processor|NN pipeline|NN may|MD not|RB be|VB detected/modified|VBN ,|, and|CC could|MD retire|VB without|IN detection|NN .|. alternatively|RB the|DT instruction|NN may|MD cause|VB a|DT machine|NN check|NN exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	data|NNS tlb|NNS eviction|NN condition|NN in|IN the|DT middle|NN of|IN a|DT cacheline|NN split|NN load|NN operation|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	if|IN the|DT tlb|NN translation|NN gets|VBZ evicted|VBN while|IN completing|VBG a|DT cacheline|JJ split|NN load|NN operation|NN ,|, under|IN rare|JJ scenarios|NNS the|DT processor|NN may|MD hang|VB .|.
implication	the|DT cacheline|NN split|NN load|NN operation|NN may|MD not|RB be|VB able|JJ to|TO complete|VB normally|RB ,|, and|CC the|DT machine|NN may|MD hang|VB and|CC generate|VB machine|NN check|NN exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	update|NN of|IN read/write|NN (|( r/w|NN )|) or|CC user/supervisor|JJ (|( u/s|JJ )|) or|CC present|JJ (|( p|NN )|) bits|VBZ without|IN tlb|NNS shootdown|VBP may|MD cause|VB unexpected|JJ processor|NN behavior|NN
problem	updating|VBG a|DT page|NN table|JJ entry|NN by|IN changing|VBG r/w|NN ,|, u/s|JJ or|CC p|JJ bits|NNS ,|, even|RB when|WRB transitioning|VBG these|DT bits|NNS from|IN 0|CD to|TO 1|CD ,|, without|IN keeping|VBG the|DT affected|JJ linear|JJ address|NN range|NN coherent|NN with|IN all|DT tlb|NN (|( translation|NN lookaside|IN buffers|NNS )|) and|CC paging-structures|JJ caches|NNS in|IN the|DT processor|NN ,|, in|IN conjunction|NN with|IN a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN microarchitectural|JJ events|NNS and|CC store|NN operations|NNS ,|, may|MD lead|VB to|TO unexpected|JJ processor|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO livelock|VB ,|, shutdown|VB or|CC other|JJ unexpected|JJ processor|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	rsm|JJ instruction|NN execution|NN under|IN certain|JJ conditions|NNS may|MD cause|VB processor|NN hang|NN or|CC unexpected|JJ instruction|NN execution|NN results|NNS
implication	in|IN the|DT above|JJ sequence|NN ,|, the|DT processor|NN may|MD live|VB lock|NN or|CC hang|NN ,|, or|CC rsm|VB instruction|NN may|MD restart|VB the|DT interrupted|JJ processor|NN context|NN through|IN a|DT nondeterministic|JJ eip|NN offset|VBN in|IN the|DT code|NN segment|NN ,|, resulting|VBG in|IN unexpected|JJ instruction|NN execution|NN ,|, unexpected|JJ exceptions|NNS or|CC system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	benign|JJ exception|NN after|IN a|DT double|JJ fault|NN may|MD not|RB cause|VB a|DT triple|JJ fault|NN shutdown|NN
problem	according|VBG to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3a|CD ,|, ``|`` exception|NN and|CC interrupt|JJ reference|NN ''|'' ,|, if|IN another|DT exception|NN occurs|VBZ while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN enters|NNS shutdown|JJ mode|NN .|. due|JJ to|TO this|DT erratum|NN ,|, any|DT benign|JJ faults|NNS while|IN attempting|VBG to|TO call|VB double-fault|JJ handler|NN will|MD not|RB cause|VB a|DT shutdown|NN .|. however|RB contributory|JJ exceptions|NNS and|CC page|NN faults|NNS will|MD continue|VB to|TO cause|VB a|DT triple|JJ fault|NN shutdown|NN .|.
implication	if|IN a|DT benign|JJ exception|NN occurs|NNS while|IN attempting|VBG to|TO call|VB the|DT double-fault|NN handler|NN ,|, the|DT processor|NN may|MD hang|VB or|CC may|MD handle|VB the|DT benign|JJ exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB incorrectly|RB updated|VBN
problem	the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) may|MD contain|VB incorrect|JJ values|NNS after|IN any|DT of|IN the|DT following|NN :|: either|CC stpclk|JJ #|# ,|, nmi|FW (|( nonmaskable|JJ interrupt|NN )|) or|CC external|JJ interrupts|NNS cmp|VBP or|CC test|VBP instructions|NNS with|IN an|DT uncacheable|JJ memory|NN operand|NN followed|VBN by|IN a|DT conditional|JJ jump|NN sti/pop|NN ss/mov|NN ss|NN instructions|NNS followed|VBN by|IN cmp|NN or|CC test|NN instructions|NNS and|CC then|RB by|IN a|DT conditional|JJ jump|NN
implication	when|WRB the|DT conditions|NNS for|IN this|DT erratum|NN occur|NN ,|, the|DT value|NN of|IN the|DT ler|NN msrs|NN may|MD be|VB incorrectly|RB updated|VBN .|.
workaround	none|NN identified|VBN .|.
title	short|RB nested|VBN loops|NNS that|IN span|VBP multiple|JJ 16-byte|JJ boundaries|NNS may|MD cause|VB a|DT machine|NN check|NN exception|NN or|CC a|DT system|NN hang|NN
problem	under|IN a|DT rare|JJ set|NN of|IN timing|NN conditions|NNS and|CC address|JJ alignment|NN of|IN instructions|NNS in|IN a|DT short|JJ nested|JJ loop|NN sequence|NN ,|, software|NN that|WDT contains|VBZ multiple|JJ conditional|JJ jump|NN instructions|NNS and|CC spans|NNS multiple|JJ 16-byte|JJ boundaries|NNS ,|, may|MD cause|VB a|DT machine|NN check|NN exception|NN or|CC a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT machine|NN check|NN exception|NN or|CC a|DT system|NN hang|NN may|MD occur|VB .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN does|VBZ not|RB reflect|VB machine|NN check|NN error|NN reporting|VBG enable|JJ correctly|RB
problem	ia32_mc1_status|NN msr|NN (|( 405h|CD )|) bit|NN [|JJ 60|CD ]|NN (|( en-|JJ error|NN enabled|VBN )|) is|VBZ supposed|VBN to|TO indicate|VB whether|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN (|( 404h|CD )|) was|VBD set|VBN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN to|TO the|DT ia32_mc1_status|NN msr|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|JJ instead|RB reports|VBZ the|DT current|JJ value|NN of|IN the|DT ia32_mc1_ctl|NN msr|NN enable|JJ bit|NN .|.
implication	ia32_mc1_status|NN msr|NN bit|NN [|JJ 60|CD ]|NN may|MD not|RB reflect|VB the|DT correct|JJ state|NN of|IN the|DT enable|JJ bit|NN in|IN the|DT ia32_mc1_ctl|NN msr|NN at|IN the|DT time|NN of|IN the|DT last|JJ update|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN ,|, or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	a|DT vm|NN exit|NN due|JJ to|TO a|DT fault|NN while|IN delivering|VBG a|DT software|NN interrupt|NN may|MD save|VB incorrect|NN data|NNS into|IN the|DT vmcs|NN
problem	if|IN a|DT fault|NN occurs|VBZ during|IN delivery|NN of|IN a|DT software|NN interrupt|NN (|( intn|NN )|) in|IN virtual-8086|JJ mode|NN when|WRB virtual|JJ mode|NN extensions|NNS are|VBP in|IN effect|NN and|CC that|IN fault|NN causes|VBZ a|DT vm|JJ exit|NN ,|, incorrect|JJ data|NNS may|MD be|VB saved|VBN into|IN the|DT vmcs|NN .|. specifically|RB ,|, information|NN about|IN the|DT software|NN interrupt|NN may|MD not|RB be|VB reported|VBN in|IN the|DT idt-vectoring|JJ information|NN field|NN .|. in|IN addition|NN ,|, the|DT interruptability-state|JJ field|NN may|MD indicate|VB blocking|NN by|IN sti|NN or|CC by|IN mov|JJ ss|NN if|IN such|JJ blocking|NN were|VBD in|IN effect|NN before|IN execution|NN of|IN the|DT intn|JJ instruction|NN or|CC before|IN execution|NN of|IN the|DT vm-|JJ entry|NN instruction|NN that|WDT injected|VBD the|DT software|NN interrupt|NN .|.
implication	in|IN general|JJ ,|, vmm|JJ software|NN that|WDT follows|VBZ the|DT guidelines|NNS given|VBN in|IN the|DT section|NN handling|VBG vm|JJ exits|NNS due|JJ to|TO exceptions|NNS of|IN intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3b|CD :|: system|NN programming|VBG guide|NN should|MD not|RB be|VB affected|VBN .|. if|IN the|DT erratum|NN improperly|RB causes|VBZ indication|NN of|IN blocking|VBG by|IN sti|NN or|CC by|IN mov|JJ ss|NN ,|, the|DT ability|NN of|IN a|DT vmm|NN to|TO inject|VB an|DT interrupt|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN .|.
workaround	vmm|NNS software|NN should|MD follow|VB the|DT guidelines|NNS given|VBN in|IN the|DT section|NN handling|VBG vm|JJ exits|NNS due|JJ to|TO exceptions|NNS of|IN intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3b|CD :|: system|NN programming|VBG guide|NN .|.
title	a|DT vm|JJ exit|NN occurring|VBG in|IN ia-32e|JJ mode|NN may|MD not|RB produce|VB a|DT vmx|NN abort|NN when|WRB expected|VBN
problem	if|IN a|DT vm|NN exit|NN occurs|VBZ while|IN the|DT processor|NN is|VBZ in|IN ia-32e|JJ mode|NN and|CC the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN is|VBZ 0|CD ,|, a|DT vmx|JJ abort|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT expected|VBN vmx|NN aborts|NNS may|MD not|RB occur|VB and|CC instead|RB the|DT vm|NN exit|NN will|MD occur|VB normally|RB .|. the|DT conditions|NNS required|VBN to|TO observe|VB this|DT erratum|NN are|VBP a|DT vm|JJ entry|NN that|WDT returns|VBZ from|IN smm|NN with|IN the|DT ia-|JJ 32e|CD guest|JJS vm-entry|NN control|NN set|VBN to|TO 1|CD in|IN the|DT smm|NN vmcs|NN and|CC the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN cleared|VBD to|TO 0|CD in|IN the|DT executive|NN vmcs|NN .|.
implication	a|DT vm|NN exit|NN will|MD occur|VB when|WRB a|DT vmx|NN abort|NN was|VBD expected|VBN .|.
workaround	an|DT smm|JJ vmm|NN should|MD always|RB set|VB the|DT ia-32e|JJ guest|JJ vm-entry|NN control|NN in|IN the|DT smm|NN vmcs|NN to|TO be|VB the|DT value|NN that|WDT was|VBD in|IN the|DT lma|JJ bit|NN (|( ia32_efer.lma.lma|JJ [|NNP bit|NN 10|CD ]|NN )|) in|IN the|DT ia32_efer|NN msr|NN (|( c0000080h|NN )|) at|IN the|DT time|NN of|IN the|DT last|JJ smm|NN vm|NN exit|NN .|. if|IN this|DT guideline|NN is|VBZ followed|VBN ,|, that|IN value|NN will|MD be|VB 1|CD only|RB if|IN the|DT host|NN address-space|JJ size|NN vm-exit|NN control|NN is|VBZ 1|CD in|IN the|DT executive|NN vmcs|NN .|.
title	vm|NNS entry|NN may|MD fail|VB when|WRB attempting|VBG to|TO set|VB ia32_debugctl.freeze_while_smm_en|NN
problem	if|IN bit|RB 14|CD (|( freeze_while_smm_en|NN )|) is|VBZ set|VBN in|IN the|DT ia32_debugctl|JJ field|NN in|IN the|DT guest-|JJ state|NN area|NN of|IN the|DT vmcs|NN ,|, vm|JJ entry|NN may|MD fail|VB as|IN described|VBN in|IN section|NN vm-entry|NN failures|NNS during|IN or|CC after|IN loading|VBG guest|JJS state|NN of|IN intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3b|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 2|CD .|. (|( the|DT exit|NN reason|NN will|MD be|VB 80000021h|CD and|CC the|DT exit|NN qualification|NN will|MD be|VB zero|CD .|. )|) note|NN that|IN the|DT freeze_while_smm_en|JJ bit|NN in|IN the|DT guest|JJS ia32_debugctl|JJ field|NN may|MD be|VB set|VBN due|JJ to|TO a|DT vmwrite|NN to|TO that|DT field|NN or|CC due|JJ to|TO a|DT vm|NN exit|NN that|WDT occurs|VBZ while|IN ia32_debugctl.freeze_while_smm_en=1|NN
implication	a|DT vmm|NN will|MD not|RB be|VB able|JJ to|TO properly|RB virtualize|VB a|DT guest|NN using|VBG the|DT freeze_while_smm|JJ feature|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. alternatively|RB ,|, the|DT following|VBG software|NN workaround|NN may|MD be|VB used|VBN .|. if|IN a|DT vmm|NN wants|VBZ to|TO use|VB the|DT freeze_while_smm|NN feature|NN ,|, it|PRP can|MD configure|VB an|DT entry|NN in|IN the|DT vm-entry|JJ msr-load|JJ area|NN for|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) ;|: the|DT value|NN in|IN the|DT entry|NN should|MD set|VB the|DT freeze_while_smm_en|JJ bit|NN .|. in|IN addition|NN ,|, the|DT vmm|NN should|MD use|VB vmwrite|NN to|TO clear|VB the|DT freeze_while_smm_en|JJ bit|NN in|IN the|DT guest|JJS ia32_debugctl|JJ field|NN before|IN every|DT vm|NN entry|NN .|. (|( it|PRP is|VBZ necessary|JJ to|TO do|VB this|DT before|IN every|DT vm|NN entry|NN because|IN each|DT vm|NN exit|NN will|MD save|VB that|DT bit|NN as|IN 1|CD .|. )|) this|DT workaround|NN prevents|VBZ the|DT vm-entry|JJ failure|NN and|CC sets|VBZ the|DT freeze_while_smm_en|JJ bit|NN in|IN the|DT ia32_debugctl|NN msr|NN .|.
title	vm|NNS entry|NN may|MD use|VB wrong|JJ address|NN to|TO access|NN virtual-apic|JJ page|NN
problem	when|WRB xfeature_enabled_mask|NN register|NN (|( xcr0|NNP )|) bit|NN 1|CD (|( sse|NN )|) is|VBZ 1|CD ,|, a|DT vm|JJ entry|NN executed|VBD with|IN the|DT ``|`` use|NN tpr|JJ shadow|NN ''|'' vm-execution|NN control|NN set|VBN to|TO 1|CD may|MD use|VB the|DT wrong|JJ address|NN to|TO access|NN data|NNS on|IN the|DT virtual-apic|JJ page|NN .|.
implication	an|DT affected|JJ vm|NN entry|NN may|MD exhibit|VB the|DT following|JJ behaviors|NNS :|: (|( 1|CD )|) it|PRP may|MD use|VB wrong|JJ areas|NNS of|IN the|DT virtual-apic|JJ page|NN to|TO determine|VB whether|IN vm|JJ entry|NN fails|VBZ or|CC whether|IN it|PRP induces|VBZ a|DT vm|JJ exit|NN due|JJ to|TO the|DT tpr|NN threshold|NN ;|: or|CC (|( 2|CD )|) it|PRP may|MD clear|VB wrong|JJ areas|NNS of|IN the|DT virtual-apic|JJ page|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	init|NN incorrectly|RB resets|VBZ ia32_lstar|JJ msr|NN
problem	in|IN response|NN to|TO an|DT init|NN reset|NN initiated|VBD either|CC via|IN the|DT init|NN #|# pin|NN or|CC an|DT ipi|NN (|( inter|NN processor|NN interrupt|NN )|) ,|, the|DT processor|NN should|MD leave|VB msr|NN values|NNS unchanged|JJ .|. due|JJ to|TO this|DT erratum|NN ia32_lstar|NN msr|NN (|( c0000082h|NN )|) ,|, which|WDT is|VBZ used|VBN by|IN the|DT ia32e|NN syscall|NN instruction|NN ,|, is|VBZ being|VBG cleared|VBN by|IN an|DT init|JJ reset|NN .|.
implication	if|IN software|NN programs|NNS a|DT value|NN in|IN ia32_lstar|NN to|TO be|VB used|VBN by|IN the|DT syscall|JJ instruction|NN and|CC the|DT processor|NN subsequently|RB receives|VBZ an|DT init|NN reset|NN ,|, the|DT syscall|NN instructions|NNS will|MD not|RB behave|VB as|IN intended|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cpuid|JJ instruction|NN may|MD return|VB incorrect|JJ brand|NN string|NN
problem	when|WRB a|DT cpuid|NN instruction|NN is|VBZ executed|VBN with|IN eax|JJ =|NN 8000_0002h|CD ,|, 8000_0003h|CD ,|, or|CC 8000_0004h|CD ,|, the|DT returned|JJ eax|NN ,|, ebx|NN ,|, ecx|NN ,|, and/or|JJ edx|NN values|NNS may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD report|VB an|DT incorrect|JJ brand|NN string|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	global|JJ instruction|NN tlb|IN entries|NNS may|MD not|RB be|VB invalidated|VBN on|IN a|DT vm|JJ exit|NN or|CC vm|NN entry|NN
problem	if|IN a|DT vmm|NN is|VBZ using|VBG global|JJ page|NN entries|NNS (|( cr4.pge|NN is|VBZ enabled|VBN and|CC any|DT present|JJ page-|JJ directories|NNS or|CC page-table|JJ entries|NNS are|VBP marked|VBN global|JJ )|) ,|, then|RB on|IN a|DT vm|JJ entry|NN ,|, the|DT instruction|NN tlb|NN (|( translation|NN lookaside|RB buffer|NN )|) entries|VBZ caching|VBG global|JJ page|NN translations|NNS of|IN the|DT vmm|NN may|MD not|RB be|VB invalidated|VBN .|. in|IN addition|NN ,|, if|IN a|DT guest|NN is|VBZ using|VBG global|JJ page|NN entries|NNS ,|, then|RB on|IN a|DT vm|NN exit|NN ,|, the|DT instruction|NN tlb|NN entries|NNS caching|VBG global|JJ page|NN translations|NNS of|IN the|DT guest|NN may|MD not|RB be|VB invalidated|VBN .|.
implication	stale|NN global|JJ instruction|NN linear|NN to|TO physical|JJ page|NN translations|NNS may|MD be|VB used|VBN by|IN a|DT vmm|NN after|IN a|DT vm|JJ exit|NN or|CC a|DT guest|NN after|IN a|DT vm|JJ entry|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	xrstor|NN instruction|NN may|MD cause|VB extra|JJ memory|NN reads|NNS
problem	an|DT xrstor|NN instruction|NN will|MD cause|VB non-speculative|JJ accesses|NNS to|TO xsave|VB memory|NN area|NN locations|NNS containing|VBG the|DT fcw/fsw|NN and|CC fop/ftw|NN floating|VBG point|NN registers|NNS even|RB though|IN the|DT 64-bit|JJ restore|NN mask|NN specified|VBN in|IN the|DT edx|NN :|: eax|JJ register|NN pair|NN does|VBZ not|RB indicate|VB to|TO restore|VB the|DT x87|NN fpu|NN state|NN .|.
implication	page|NN faults|NNS ,|, data|NNS breakpoint|NN triggers|NNS ,|, etc|FW .|. may|MD occur|VB due|JJ to|TO the|DT unexpected|JJ non-|JJ speculative|JJ accesses|NNS to|TO these|DT memory|NN locations|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG peci|NN via|IN the|DT peci_ctl|JJ msr|NN does|VBZ not|RB enable|VB peci|NNS and|CC may|MD corrupt|VB the|DT cpuid|NN feature|NN flags|NNS
problem	writing|VBG peci_ctl|NN msr|NN (|( platform|JJ environment|NN control|NN interface|NN control|NN register|NN )|) will|MD not|RB update|VB the|DT peci_ctl|NN msr|NN (|( 5a0h|CD )|) ,|, instead|RB it|PRP may|MD corrupt|VB the|DT cpuid|NN feature|NN flags|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) will|MD not|RB be|VB enabled|VBN as|IN expected|VBN by|IN the|DT software|NN .|. in|IN addition|NN ,|, due|JJ to|TO this|DT erratum|NN ,|, processor|NN features|NNS reported|VBN in|IN ecx|NN following|VBG execution|NN of|IN leaf|JJ 1|CD of|IN cpuid|NN (|( eax=1|JJ )|) may|MD be|VB masked|VBN .|. software|NN utilizing|VBG cpuid|NN leaf|NN 1|CD to|TO verify|VB processor|NN capabilities|NNS may|MD not|RB work|VB as|RB intended|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBN ``|`` switching|VBG to|TO protected|VBN mode|NN ''|'' recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBD
title	the|DT xrstor|NNP instruction|NN may|MD fail|VB to|TO cause|VB a|DT general-protection|NN exception|NN
problem	the|DT xfeature_enabled_mask|NN register|NN (|( xcr0|NNP )|) bits|VBZ [|$ 63:9|CD ]|NN are|VBP reserved|VBN and|CC must|MD be|VB 0|CD ;|: consequently|RB ,|, the|DT xrstor|NN instruction|NN should|MD cause|VB a|DT general-protection|NN exception|NN if|IN any|DT of|IN the|DT corresponding|VBG bits|NNS in|IN the|DT xstate_bv|JJ field|NN in|IN the|DT header|NN of|IN the|DT xsave/|NNP xrstor|NNP area|NN is|VBZ set|VBN to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN may|MD fail|VB to|TO cause|VB such|JJ an|DT exception|NN if|IN one|CD or|CC more|JJR of|IN these|DT reserved|VBN bits|NNS are|VBP set|VBN to|TO 1|CD .|.
implication	software|NN may|MD not|RB operate|VB correctly|RB if|IN it|PRP relies|VBZ on|IN the|DT xrstor|NN instruction|NN to|TO cause|VB a|DT general-protection|NN exception|NN when|WRB any|DT of|IN the|DT bits|NNS [|VBP 63:9|CD ]|NN in|IN the|DT xstate_bv|JJ field|NN in|IN the|DT header|NN of|IN the|DT xsave/xrstor|NNP area|NN is|VBZ set|VBN to|TO 1|CD .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT xsave|NNP instruction|NN may|MD erroneously|RB modify|VB reserved|JJ bits|NNS in|IN the|DT xstate_bv|JJ field|NN
problem	bits|NNS 63:2|CD of|IN the|DT header.xstate_bv|NN are|VBP reserved|VBN and|CC must|MD be|VB 0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT xsave|NNP instruction|NN may|MD erroneously|RB modify|VB one|CD or|CC more|JJR of|IN these|DT bits|NNS .|.
implication	if|IN one|CD of|IN bits|NNS 63:2|CD of|IN the|DT xstate_bv|NNP field|NN in|IN the|DT header|NN of|IN the|DT xsave/xrstor|NNP area|NN had|VBD been|VBN 1|CD and|CC was|VBD then|RB cleared|VBN by|IN the|DT xsave|NNP instruction|NN ,|, a|DT subsequent|JJ execution|NN of|IN xrstor|NN may|MD not|RB generate|VB the|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) that|WDT would|MD have|VB occurred|VBN in|IN the|DT absence|NN of|IN this|DT erratum|NN .|. alternatively|RB ,|, if|IN one|CD of|IN those|DT bits|NNS had|VBD been|VBN 0|CD and|CC was|VBD then|RB set|VBN by|IN the|DT xsave|NNP instruction|NN ,|, a|DT subsequent|JJ execution|NN of|IN xrstor|NN may|MD generate|VB a|DT #|# gp|NN that|WDT would|MD not|RB have|VB occurred|VBN in|IN the|DT absence|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT partial|JJ workaround|NN for|IN this|DT erratum|NN that|WDT prevents|NNS xsave|VBP from|IN setting|VBG header.xstate_bv|NN reserved|VBD bits|NNS .|. to|TO ensure|VB compatibility|NN with|IN future|JJ processors|NNS ,|, software|NN should|MD not|RB set|VB any|DT xstate_bv|NNP reserved|VBD bits|NNS when|WRB configuring|VBG the|DT header|NN of|IN the|DT xsave/xrstor|NN save|JJ area|NN .|.
title	store|NN ordering|VBG violation|NN when|WRB using|VBG xsave|VBP
problem	the|DT store|NN operations|NNS done|VBN as|IN part|NN of|IN the|DT xsave|NNP instruction|NN may|MD cause|VB a|DT store|NN ordering|VBG violation|NN with|IN older|JJR store|NN operations|NNS .|. the|DT store|NN operations|NNS done|VBN to|TO save|VB the|DT processor|NN context|NN in|IN the|DT xsave|JJ instruction|NN flow|NN ,|, when|WRB xsave|NN is|VBZ used|VBN to|TO store|VB only|RB the|DT sse|NN context|NN ,|, may|MD appear|VB to|TO execute|VB before|IN the|DT completion|NN of|IN older|JJR store|NN operations|NNS .|.
implication	execution|NN of|IN the|DT stores|NNS in|IN xsave|NNP ,|, when|WRB xsave|NN is|VBZ used|VBN to|TO store|VB sse|NN context|NN only|RB ,|, may|MD not|RB follow|VB program|NN order|NN and|CC may|MD execute|VB before|IN older|JJR stores|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	memory|NN ordering|VBG violation|NN with|IN stores/loads|NNS crossing|VBG a|DT cacheline|NN boundary|NN
problem	when|WRB two|CD logical|JJ processors|NNS are|VBP accessing|VBG the|DT same|JJ data|NN that|WDT is|VBZ crossing|VBG a|DT cacheline|NN boundary|NN without|IN serialization|NN ,|, with|IN a|DT specific|JJ set|NN of|IN processor|NN internal|JJ conditions|NNS ,|, it|PRP is|VBZ possible|JJ to|TO have|VB an|DT ordering|VBG violation|NN between|IN memory|NN store|NN and|CC load|NN operations|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, proper|JJ load|NN store|NN ordering|NN may|MD not|RB be|VB followed|VBN when|WRB multiple|JJ logical|JJ processors|NNS are|VBP accessing|VBG the|DT same|JJ data|NN that|WDT crosses|VBZ a|DT cacheline|NN boundary|NN without|IN serialization|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN for|IN non-enabled|JJ breakpoints|NNS may|MD be|VB incorrectly|RB set|VBN
problem	some|DT of|IN the|DT b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS when|WRB the|DT following|JJ sequence|NN happens|NNS :|: mov|NN or|CC pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN ;|: next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN another|DT instruction|NN after|IN the|DT fp|JJ instruction|NN completes|VBZ successfully|RB a|DT breakpoint|NN occurs|VBZ due|JJ to|TO either|DT a|DT data|NNS breakpoint|NN on|IN the|DT preceding|VBG instruction|NN or|CC a|DT code|NN breakpoint|NN on|IN the|DT next|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN a|DT non-enabled|JJ breakpoint|NN triggered|VBN on|IN step|NN 1|CD or|CC step|VB 2|CD may|MD be|VB reported|VBN in|IN b0-b3|NN after|IN the|DT breakpoint|NN occurs|VBZ in|IN step|NN 4|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, b0-b3|JJ bits|NNS in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS .|.
workaround	software|NN should|MD not|RB execute|VB a|DT floating|JJ point|NN instruction|NN directly|RB after|IN a|DT mov|NN ss|NN or|CC pop|NN ss|JJ instruction|NN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN ,|, or|CC system|NN bus|JJ master|NN ,|, writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN ,|, prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN ,|, is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN ,|, the|DT phrase|NN ``|`` unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN ''|'' encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN ,|, programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO 1|CD in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN ,|, the|DT ps|NN bit|NN (|( page|JJ size|NN ,|, bit|RB 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD ,|, a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|VBN to|TO 1|CD .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN
problem	if|IN vm|JJ entry|NN is|VBZ executed|VBN with|IN the|DT nmi-window|JJ exiting|VBG vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB before|IN execution|NN of|IN any|DT instruction|NN if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN ,|, no|DT blocking|NN of|IN events|NNS by|IN mov|NN ss|NN ,|, and|CC no|DT blocking|NN of|IN events|NNS by|IN sti|NN .|. if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN no|DT virtual-nmi|JJ blocking|NN but|CC with|IN blocking|NN of|IN events|NNS by|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, such|PDT a|DT vm|JJ exit|NN should|MD occur|VB after|IN execution|NN of|IN one|CD instruction|NN in|IN vmx|JJ non-root|JJ operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT vm|JJ exit|NN may|MD be|VB delayed|VBN by|IN one|CD additional|JJ instruction|NN .|.
implication	vmm|NN software|NN using|VBG nmi-window|JJ exiting|NN for|IN nmi|JJ virtualization|NN should|MD generally|RB be|VB unaffected|JJ ,|, as|IN the|DT erratum|NN causes|VBZ at|IN most|JJS a|DT one-instruction|JJ delay|NN in|IN the|DT injection|NN of|IN a|DT virtual|JJ nmi|NN ,|, which|WDT is|VBZ virtually|RB asynchronous|JJ .|. the|DT erratum|NN may|MD affect|VB vmms|NN relying|VBG on|IN deterministic|JJ delivery|NN of|IN the|DT affected|JJ vm|NN exits|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT 64-bit|JJ register|NN ip-relative|JJ instruction|NN may|MD return|VB unexpected|JJ results|NNS
problem	under|IN an|DT unlikely|JJ and|CC complex|JJ sequence|NN of|IN conditions|NNS in|IN 64-bit|JJ mode|NN ,|, a|DT register|NN ip-|JJ relative|JJ instruction|NN result|NN may|MD be|VB incorrect|JJ .|.
implication	a|DT register|NN ip-relative|JJ instruction|NN result|NN may|MD be|VB incorrect|JJ and|CC could|MD cause|VB software|NN to|TO read|VB from|IN or|CC write|VB to|TO an|DT incorrect|JJ memory|NN location|NN .|. this|DT may|MD result|VB in|IN an|DT unexpected|JJ page|NN fault|NN or|CC unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	local|JJ apic|NNS timer|NN may|MD stop|VB counting|VBG during|IN transitions|NNS into|IN c1e|NN or|CC enhanced|JJ intel|NN speedstep|NN technology|NN event|NN
problem	a|DT transition|NN into|IN c1e|NN or|CC enhanced|JJ intel|NN speedstep|NN technology|NN event|NN may|MD cause|VB the|DT local|JJ apic|NN timer|NN to|TO stop|VB counting|NN and|CC not|RB generate|VB an|DT apic|NN timer|NN interrupt|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD report|VB incorrect|VB apic|JJ timer|NN data|NNS and|CC may|MD result|VB in|IN the|DT apic|NN timer|NN interrupt|NN not|RB being|VBG generated|VBN and|CC subsequent|JJ system|NN hang|NN .|. intel|NN has|VBZ observed|VBN this|DT erratum|NN on|IN a|DT small|JJ number|NN of|IN l54xx|JJ components|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN ``|`` out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS ''|'' the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( for|IN example|NN ,|, nmi|FW (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, and|CC so|RB forth|JJ )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN sse|NN retired|VBD instructions|NNS may|MD return|VB incorrect|NN values|NNS
problem	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD (|( event|NN :|: c7h|NN )|) is|VBZ used|VBN to|TO track|VB retired|JJ sse|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS resulting|VBG in|IN higher|JJR than|IN expected|VBN values|NNS .|.
implication	performance|NN monitoring|NN counter|NN simd_inst_retired|VBD may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	premature|JJ execution|NN of|IN a|DT load|NN operation|NN prior|RB to|TO exception|VB handler|NN invocation|NN
problem	if|IN any|DT of|IN the|DT below|NN circumstances|NNS occur|VBP ,|, it|PRP is|VBZ possible|JJ that|IN the|DT load|JJ portion|NN of|IN the|DT instruction|NN will|MD have|VB executed|VBN before|IN the|DT exception|NN handler|NN is|VBZ entered|VBN .|. if|IN an|DT instruction|NN that|WDT performs|VBZ a|DT memory|NN load|NN causes|VBZ a|DT code|NN segment|NN limit|NN violation|NN .|. if|IN a|DT waiting|VBG x87|JJ floating-point|NN (|( fp|NN )|) instruction|NN or|CC mmx|NN technology|NN (|( mmx|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN has|VBZ a|DT floating-point|JJ exception|NN pending|VBG .|. if|IN an|DT mmx|NN or|CC sse/sse2/sse3/ssse3|JJ extensions|NNS (|( sse|NN )|) instruction|NN that|IN performs|VBZ a|DT memory|NN load|NN and|CC has|VBZ either|DT cr0.em=1|NN (|( emulation|JJ bit|NN set|VBN )|) ,|, or|CC a|DT floating-point|JJ top-|JJ of-stack|NN (|( fp|JJ tos|NN )|) not|RB equal|JJ to|TO 0|CD ,|, or|CC a|DT dna|JJ exception|NN pending|VBG .|.
implication	in|IN normal|JJ code|NN execution|NN where|WRB the|DT target|NN of|IN the|DT load|NN operation|NN is|VBZ to|TO write|VB back|RB memory|NN there|EX is|VBZ no|DT impact|NN from|IN the|DT load|NN being|VBG prematurely|RB executed|VBN ,|, or|CC from|IN the|DT restart|NN and|CC subsequent|JJ re-execution|NN of|IN that|DT instruction|NN by|IN the|DT exception|NN handler|NN .|. if|IN the|DT target|NN of|IN the|DT load|NN is|VBZ to|TO uncached|JJ memory|NN that|WDT has|VBZ a|DT system|NN side-effect|JJ ,|, restarting|VBG the|DT instruction|NN may|MD cause|VB unexpected|JJ system|NN behavior|NN due|JJ to|TO the|DT repetition|NN of|IN the|DT side-|JJ effect|NN .|. particularly|RB ,|, while|IN cr0.ts|JJ [|NNP bit|NN 3|CD ]|NN is|VBZ set|VBN ,|, a|DT movd/movq|NN with|IN mmx/xmm|JJ register|NN operands|NNS may|MD issue|VB a|DT memory|NN load|NN before|IN getting|VBG the|DT dna|NN exception|NN .|.
workaround	code|NN which|WDT performs|VBZ loads|NNS from|IN memory|NN that|WDT has|VBZ side-effects|NNS can|MD effectively|RB workaround|VB this|DT behavior|NN by|IN using|VBG simple|JJ integer-based|JJ load|NN instructions|NNS when|WRB accessing|VBG side-effect|JJ memory|NN and|CC by|IN ensuring|VBG that|IN all|DT code|NN is|VBZ written|VBN such|JJ that|IN a|DT code|NN segment|NN limit|NN violation|NN can|MD not|RB occur|VB as|IN a|DT part|NN of|IN reading|VBG from|IN side-effect|JJ memory|NN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN registers|NNS ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( i.e.|FW ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT 512-byte|JJ fxsave|JJ image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64|CD kb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4|CD gb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	values|NNS for|IN lbr/bts/btm|NN will|MD be|VB incorrect|JJ after|IN an|DT exit|NN from|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBD
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN will|MD be|VB incorrectly|RB handled|VBN as|IN follows|VBZ :|: #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN identified|VBN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( that|DT is|VBZ ,|, residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO ``|`` procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS ''|'' in|IN intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 1|CD :|: basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( for|IN example|NN ,|, page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	general|JJ protection|NN (|( #|# gp|NN )|) fault|NN may|MD not|RB be|VB signaled|VBN on|IN data|NNS segment|NN limit|NN violation|NN above|IN 4-g|JJ limit|NN
problem	in|IN 32-bit|JJ mode|NN ,|, memory|NN accesses|NNS to|TO flat|JJ data|NNS segments|NNS (|( base|NN =|NNP 00000000h|CD )|) that|WDT occur|VBP above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) may|MD not|RB signal|VB a|DT #|# gp|NN fault|NN .|.
implication	when|WRB such|JJ memory|NN accesses|NNS occur|VBP in|IN 32-bit|JJ mode|NN ,|, the|DT system|NN may|MD not|RB issue|VB a|DT #|# gp|NN fault|NN .|.
workaround	software|NN should|MD ensure|VB that|IN memory|NN accesses|NNS in|IN 32-bit|JJ mode|NNS do|VBP not|RB occur|VB above|IN the|DT 4g|CD limit|NN (|( 0ffffffffh|CD )|) .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1|CD 's|POS .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NN exception|NN flags|VBZ dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ for|IN disabled|JJ breakpoints|NNS
problem	when|WRB a|DT debug|NN exception|NN is|VBZ signaled|VBN on|IN a|DT load|NN that|WDT crosses|VBZ cache|NN lines|NNS with|IN data|NNS forwarded|VBN from|IN a|DT store|NN and|CC whose|WP$ corresponding|VBG breakpoint|NN enable|JJ flags|NNS are|VBP disabled|JJ (|( dr7.g0-g3|JJ and|CC dr7.l0-l3|JJ )|) ,|, the|DT dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ .|.
implication	the|DT debug|JJ exception|NN dr6.b0-b3|NN flags|NNS may|MD be|VB incorrect|JJ for|IN the|DT load|NN if|IN the|DT corresponding|JJ breakpoint|NN enable|JJ flag|NN in|IN dr7|NN is|VBZ disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBN ``|`` switching|VBG to|TO protected|VBN mode|NN ''|'' recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT vm|JJ exit|NN on|IN mwait|NN may|MD incorrectly|VB report|VB the|DT monitoring|NN hardware|NN as|IN armed|JJ
problem	a|DT processor|NN write|NN to|TO the|DT address|NN range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN may|MD not|RB immediately|RB trigger|VB the|DT monitoring|NN hardware|NN .|. consequently|RB ,|, a|DT vm|JJ exit|NN on|IN a|DT later|JJ mwait|NN may|MD incorrectly|VB report|VB the|DT monitoring|NN hardware|NN as|IN armed|VBN ,|, when|WRB it|PRP should|MD be|VB reported|VBN as|IN unarmed|JJ due|JJ to|TO the|DT write|NN occurring|VBG prior|RB to|TO the|DT mwait|NN .|.
implication	if|IN a|DT write|NN to|TO the|DT range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN occurs|VBZ between|IN the|DT monitor|NN and|CC the|DT mwait|NN ,|, the|DT mwait|NN instruction|NN may|MD start|VB executing|VBG before|IN the|DT monitoring|NN hardware|NN is|VBZ triggered|VBN .|. if|IN the|DT mwait|NN instruction|NN causes|VBZ a|DT vm|JJ exit|NN ,|, this|DT could|MD cause|VB its|PRP$ exit|NN qualification|NN to|TO incorrectly|VB report|NN 0x1|CD .|. in|IN the|DT recommended|JJ usage|NN model|NN for|IN monitor/mwait|NN ,|, there|EX is|VBZ no|DT write|NN to|TO the|DT range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN between|IN the|DT monitor|NN and|CC the|DT mwait|NN .|.
workaround	software|NN should|MD never|RB write|VB to|TO the|DT address|NN range|NN armed|VBN by|IN the|DT monitor|NN instruction|NN between|IN the|DT monitor|NN and|CC the|DT subsequent|JJ mwait|NN .|.
title	performance|NN monitor|NN event|NN segment_reg_loads|VBZ counts|NNS inaccurately|RB
problem	the|DT performance|NN monitor|NN event|NN segment_reg_loads|NNS (|( event|NN 06h|CD )|) counts|NNS instructions|NNS that|IN load|VBP new|JJ values|NNS into|IN segment|NN registers|NNS .|. the|DT value|NN of|IN the|DT count|NN may|MD be|VB inaccurate|JJ .|.
implication	the|DT performance|NN monitor|NN event|NN segment_reg_loads|NNS may|MD reflect|VB a|DT count|NN higher|RBR or|CC lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	improper|JJ parity|NN error|NN signaled|VBN in|IN the|DT iq|NN following|VBG reset|NN when|WRB a|DT code|NN breakpoint|NN is|VBZ set|VBN on|IN a|DT #|# gp|NN instruction|NN
problem	while|IN coming|VBG out|IN of|IN cold|JJ reset|NN or|CC exiting|VBG from|IN c6|NN ,|, if|IN the|DT processor|NN encounters|VBZ an|DT instruction|NN longer|JJR than|IN 15|CD bytes|NNS (|( which|WDT causes|VBZ a|DT #|# gp|NN )|) and|CC a|DT code|NN breakpoint|NN is|VBZ enabled|VBN on|IN that|DT instruction|NN ,|, an|DT iq|NN (|( instruction|NN queue|NN )|) parity|NN error|NN may|MD be|VB incorrectly|RB logged|VBN resulting|VBG in|IN an|DT mce|NN (|( machine|NN check|VB exception|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT mce|NN may|MD be|VB incorrectly|RB signaled|VBN .|.
workaround	none|NN identified|VBN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT intel|NN 64|CD and|CC ia-32|JJ intel|NN architectures|NNS software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	ia32_mperf|NN counter|NN stops|VBZ counting|VBG during|IN on-demand|JJ tm1|NN
problem	according|VBG to|TO the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, the|DT ratio|NN of|IN ia32_mperf|NN (|( msr|JJ e7h|NN )|) to|TO ia32_aperf|VB (|( msr|VB e8h|NN )|) should|MD reflect|VB actual|JJ performance|NN while|IN tm1|NN or|CC on-demand|NN throttling|NN is|VBZ activated|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, ia32_mperf|JJ msr|NN stops|NNS counting|VBG while|IN tm1|NN or|CC on-demand|NN throttling|NN is|VBZ activated|VBN ,|, and|CC the|DT ratio|NN of|IN the|DT two|CD will|MD indicate|VB higher|JJR processor|NN performance|NN than|IN actual|JJ .|.
implication	the|DT incorrect|JJ ratio|NN of|IN ia32_aperf/ia32_mperf|NN can|MD mislead|VB software|NN p-state|JJ (|( performance|NN state|NN )|) management|NN algorithms|NN under|IN the|DT conditions|NNS described|VBN above|IN .|. it|PRP is|VBZ possible|JJ for|IN the|DT operating|NN system|NN to|TO observe|VB higher|JJR processor|NN utilization|NN than|IN actual|JJ ,|, which|WDT could|MD lead|VB the|DT os|NN into|IN raising|VBG the|DT p-state|JJ .|. during|IN tm1|JJ activation|NN ,|, the|DT os|JJ p-state|JJ request|NN is|VBZ irrelevant|JJ and|CC while|IN on-demand|JJ throttling|NN is|VBZ enabled|VBN ,|, it|PRP is|VBZ expected|VBN that|IN the|DT os|NN will|MD not|RB be|VB changing|VBG the|DT p-state|NN .|. this|DT erratum|NN should|MD result|VB in|IN no|DT practical|JJ implication|NN to|TO software|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN quickpath|NN memory|NN controller|NN may|MD hang|VB due|JJ to|TO uncorrectable|JJ ecc|JJ errors|NNS occurring|VBG on|IN both|DT channels|NNS in|IN mirror|NN channel|NN mode|NN
problem	if|IN an|DT uncorrectable|JJ ecc|NN error|NN or|CC parity|NN error|NN occurs|VBZ on|IN the|DT mirrored|JJ channel|NN before|IN an|DT uncorrectable|JJ ecc|NN error|NN or|CC parity|NN error|NN on|IN the|DT other|JJ channel|NN can|MD be|VB resolved|VBN ,|, the|DT intel|NN quickpath|NN memory|NN controller|NN will|MD hang|VB without|IN an|DT uncorrectable|JJ ecc|NN or|CC parity|NN error|NN being|VBG logged|VBN .|.
implication	the|DT processor|NN may|MD hang|VB and|CC not|RB report|VB the|DT error|NN when|WRB uncorrectable|JJ ecc|NN or|CC parity|NN errors|NNS occur|VBP in|IN close|JJ proximity|NN on|IN both|DT channels|NNS in|IN a|DT mirrored|JJ channel|NN pair|NN .|. no|DT uncorrectable|JJ ecc|NN or|CC parity|NN error|NN will|MD be|VB logged|VBN in|IN the|DT machine|NN check|NN banks|NNS .|.
workaround	none|NN identified|VBN .|.
title	simultaneous|JJ correctable|JJ ecc|JJ errors|NNS on|IN different|JJ memory|NN channels|NNS with|IN patrol|NN scrubbing|VBG enabled|VBD may|MD result|VB in|IN incorrect|JJ information|NN being|VBG logged|VBN
problem	when|WRB a|DT correctable|JJ patrol|NN scrub|NN ecc|NN error|NN occurs|VBZ simultaneously|RB with|IN a|DT correctable|JJ system|NN read|VBD ecc|JJ error|NN on|IN different|JJ memory|NN channels|NNS ,|, ia32_mci_status|NN and|CC ia32_mci_misc|NN should|MD log|VB the|DT system|NN read|JJ error|NN .|. due|JJ to|TO this|DT erratum|NN ia32_mci_misc|NN may|MD incorrectly|RB contain|VB the|DT patrol|NN scrub|VBZ error|JJ information|NN and|CC the|DT ia32_mci_addr|NN may|MD not|RB be|VB correct|JJ .|.
implication	ia32_mci_misc|NN and|CC ia32_mci_status|JJ information|NN may|MD be|VB inconsistent|JJ .|. ia32_mci_addr|NN may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|.
title	the|DT memory|NN controller|NN tthrot_opref|JJ timings|NNS may|MD be|VB violated|VBN during|IN self|PRP refresh|JJ entry|NN
problem	during|IN self|PRP refresh|JJ entry|NN ,|, the|DT memory|NN controller|NN may|MD issue|VB more|JJR refreshes|NNS than|IN permitted|VBN by|IN tthrot_opref|NN (|( bits|VBZ 29:19|CD in|IN mc_channel_|NN {|( 0,1,2|CD }|) _refresh_timing|VBG csr|NN )|) .|.
implication	the|DT intention|NN of|IN tthrot_opref|NN is|VBZ to|TO limit|VB current|JJ .|. since|IN current|JJ supply|NN conditions|NNS near|IN self|NN refresh|JJ entry|NN are|VBP not|RB critical|JJ ,|, there|EX is|VBZ no|DT measurable|JJ impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	synchronous|JJ reset|NN of|IN ia32_aperf/ia32_mperf|NN counters|NNS on|IN overflow|NN does|VBZ not|RB work|VB
problem	when|WRB either|CC the|DT ia32_mperf|NN or|CC ia32_aperf|NN msr|NN (|( e7h|JJ ,|, e8h|NN )|) increments|VBZ to|TO its|PRP$ maximum|JJ value|NN of|IN 0xffff_ffff_ffff_ffff|CD ,|, both|DT msrs|NNS are|VBP supposed|VBN to|TO synchronously|RB reset|VB to|TO 0x0|CD on|IN the|DT next|JJ clock|NN .|. this|DT synchronous|JJ reset|NN does|VBZ not|RB work|VB .|. instead|RB ,|, both|DT msrs|FW increment|NN and|CC overflow|JJ independently|RB .|.
implication	software|NN can|MD not|RB rely|VB on|IN synchronous|JJ reset|NN of|IN the|DT ia32_aperf/ia32_mperf|NN registers|NNS .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG the|DT local|JJ vector|NN table|NN (|( lvt|NN )|) when|WRB an|DT interrupt|NN is|VBZ pending|VBG may|MD cause|VB an|DT unexpected|JJ interrupt|NN
problem	if|IN a|DT local|JJ interrupt|NN is|VBZ pending|VBG when|WRB the|DT lvt|NN entry|NN is|VBZ written|VBN ,|, an|DT interrupt|NN may|MD be|VB taken|VBN on|IN the|DT new|JJ interrupt|JJ vector|NN even|RB if|IN the|DT mask|NN bit|NN is|VBZ set|VBN .|.
implication	an|DT interrupt|NN may|MD immediately|RB be|VB generated|VBN with|IN the|DT new|JJ vector|NN when|WRB a|DT lvt|JJ entry|NN is|VBZ written|VBN ,|, even|RB if|IN the|DT new|JJ lvt|NN entry|NN has|VBZ the|DT mask|JJ bit|NN set|VBN .|. if|IN there|EX is|VBZ no|DT interrupt|JJ service|NN routine|NN (|( isr|NN )|) set|VBD up|RP for|IN that|DT vector|NN the|DT system|NN will|MD gp|VB fault|NN .|. if|IN the|DT isr|NN does|VBZ not|RB do|VB an|DT end|NN of|IN interrupt|NN (|( eoi|NN )|) the|DT bit|NN for|IN the|DT vector|NN will|MD be|VB left|VBN set|VBN in|IN the|DT in-service|JJ register|NN and|CC mask|VB all|DT interrupts|NNS at|IN the|DT same|JJ or|CC lower|JJR priority|NN .|.
workaround	any|DT vector|NN programmed|VBD into|IN an|DT lvt|JJ entry|NN must|MD have|VB an|DT isr|NN associated|VBN with|IN it|PRP ,|, even|RB if|IN that|DT vector|NN was|VBD programmed|VBN as|IN masked|VBN .|. this|DT isr|JJ routine|NN must|MD do|VB an|DT eoi|NN to|TO clear|VB any|DT unexpected|JJ interrupts|NNS that|WDT may|MD occur|VB .|. the|DT isr|NN associated|VBN with|IN the|DT spurious|JJ vector|NN does|VBZ not|RB generate|VB an|DT eoi|NN ,|, therefore|IN the|DT spurious|JJ vector|NN should|MD not|RB be|VB used|VBN when|WRB writing|VBG the|DT lvt|NN .|.
title	faulting|VBG mmx|JJ instruction|NN may|MD incorrectly|RB update|VB x87|NNP fpu|JJ tag|NN word|NN
problem	under|IN a|DT specific|JJ set|NN of|IN conditions|NNS ,|, mmx|NN stores|NNS (|( movd|NN ,|, movq|NN ,|, movntq|NN ,|, maskmovq|NN )|) which|WDT cause|VBP memory|NN access|NN faults|NNS (|( #|# gp|NN ,|, #|# ss|NN ,|, #|# pf|NN ,|, or|CC #|# ac|NN )|) ,|, may|MD incorrectly|RB update|VB the|DT x87|NNP fpu|NN tag|NN word|NN register|NN .|. this|DT erratum|NN will|MD occur|VB when|WRB the|DT following|JJ additional|JJ conditions|NNS are|VBP also|RB met|VBN .|. the|DT mmx|NN store|NN instruction|NN must|MD be|VB the|DT first|JJ mmx|NN instruction|NN to|TO operate|VB on|IN x87|NN fpu|NN state|NN (|( that|WDT is|VBZ ,|, the|DT x87|NNP fp|NN tag|NN word|NN is|VBZ not|RB already|RB set|VBN to|TO 0x0000|CD )|) .|. for|IN movd|NN ,|, movq|NN ,|, movntq|NN stores|NNS ,|, the|DT instruction|NN must|MD use|VB an|DT addressing|NN mode|NN that|WDT uses|VBZ an|DT index|NN register|NN (|( this|DT condition|NN does|VBZ not|RB apply|VB to|TO maskmovq|VB )|) .|.
implication	if|IN the|DT erratum|NN conditions|NNS are|VBP met|VBN ,|, the|DT x87|NNP fpu|NN tag|NN word|NN register|NN may|MD be|VB incorrectly|RB set|VBN to|TO a|DT 0x0000|CD value|NN when|WRB it|PRP should|MD not|RB have|VB been|VBN modified|VBN .|.
workaround	none|NN identified|VBN .|.
title	xapic|NNS timer|NN may|MD decrement|VB too|RB quickly|RB following|VBG an|DT automatic|JJ reload|NN while|IN in|IN periodic|JJ mode|NN
problem	when|WRB the|DT xapic|NNP timer|NN is|VBZ automatically|RB reloaded|VBN by|IN counting|VBG down|RP to|TO zero|CD in|IN periodic|JJ mode|NN ,|, the|DT xapic|NNP timer|NN may|MD slip|VB in|IN its|PRP$ synchronization|NN with|IN the|DT external|JJ clock|NN .|. the|DT xapic|JJ timer|NN may|MD be|VB shortened|VBN by|IN up|IN to|TO one|CD xapic|NN timer|NN tick|NN .|.
implication	when|WRB the|DT xapic|NNP timer|NN is|VBZ automatically|RB reloaded|VBN by|IN counting|VBG down|RP to|TO zero|CD in|IN periodic|JJ mode|NN ,|, the|DT xapic|NNP timer|NN may|MD slip|VB in|IN its|PRP$ synchronization|NN with|IN the|DT external|JJ clock|NN .|. the|DT xapic|JJ timer|NN may|MD be|VB shortened|VBN by|IN up|IN to|TO one|CD xapic|NN timer|NN tick|NN .|.
workaround	none|NN identified|VBN .|.
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN for|IN non-enabled|JJ breakpoints|NNS may|MD be|VB incorrectly|RB set|VBN
problem	some|DT of|IN the|DT b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS when|WRB the|DT following|JJ sequence|NN happens|NNS :|: mov|NN or|CC pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN ;|: next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN another|DT instruction|NN after|IN the|DT fp|JJ instruction|NN completes|VBZ successfully|RB a|DT breakpoint|NN occurs|VBZ due|JJ to|TO either|DT a|DT data|NNS breakpoint|NN on|IN the|DT preceding|VBG instruction|NN or|CC a|DT code|NN breakpoint|NN on|IN the|DT next|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN a|DT non-enabled|JJ breakpoint|NN triggered|VBN on|IN step|NN 1|CD or|CC step|VB 2|CD may|MD be|VB reported|VBN in|IN b0-b3|NN after|IN the|DT breakpoint|NN occurs|VBZ in|IN step|NN 4|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, b0-b3|JJ bits|NNS in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS .|.
workaround	software|NN should|MD not|RB execute|VB a|DT floating|JJ point|NN instruction|NN directly|RB after|IN a|DT mov|NN ss|NN or|CC pop|NN ss|JJ instruction|NN .|.
title	core|NN c6|NN may|MD clear|VB previously|RB logged|VBN tlb|NN errors|NNS
problem	following|VBG an|DT exit|NN from|IN core|NN c6|NN ,|, previously|RB logged|VBN tlb|NN (|( translation|NN lookaside|RB buffer|NN )|) errors|NNS in|IN ia32_mci_status|NN may|MD be|VB cleared|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, tlb|JJ errors|NNS logged|VBD in|IN the|DT associated|JJ machine|NN check|NN bank|NN prior|RB to|TO core|VB c6|JJ entry|NN may|MD be|VB cleared|VBN .|. provided|VBN machine|NN check|NN exceptions|NNS are|VBP enabled|VBN ,|, the|DT machine|NN check|NN exception|NN handler|NN can|MD log|VB any|DT uncorrectable|JJ tlb|NN errors|NNS prior|RB to|TO core|VB c6|JJ entry|NN .|. the|DT tlb|NN marks|VBZ all|DT detected|JJ errors|NNS as|IN uncorrectable|JJ .|.
workaround	as|RB long|RB as|IN machine|NN check|NN exceptions|NNS are|VBP enabled|VBN ,|, the|DT machine|NN check|NN exception|NN handler|NN can|MD log|VB the|DT tlb|NN error|NN prior|RB to|TO core|VB c6|JJ entry|NN .|. this|DT will|MD ensure|VB the|DT error|NN is|VBZ logged|VBN before|IN it|PRP is|VBZ cleared|VBN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	a|DT string|NN instruction|NN that|IN re-maps|VBZ a|DT page|NN may|MD encounter|VB an|DT unexpected|JJ page|NN fault|NN an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP a|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ no|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN clearing|VBG to|TO 0|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. an|DT iteration|NN of|IN a|DT string|NN instruction|NN modifies|VBZ the|DT paging|NN structures|NNS so|IN that|IN the|DT translation|NN is|VBZ again|RB a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( e.g.|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT bit|NN that|WDT was|VBD cleared|VBN earlier|RB )|) .|. a|DT later|JJ iteration|NN of|IN the|DT same|JJ string|NN instruction|NN loads|VBZ from|IN a|DT linear|JJ address|NN on|IN the|DT page|NN .|.
problem	software|NN did|VBD not|RB invalidate|VB tlb|NN entries|NNS for|IN the|DT page|NN between|IN the|DT first|JJ modification|NN of|IN the|DT paging|NN structures|NNS and|CC the|DT string|NN instruction|NN .|. in|IN this|DT case|NN ,|, the|DT load|NN in|IN the|DT later|JJ iteration|NN may|MD cause|VB a|DT page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|.
implication	software|NN may|MD see|VB an|DT unexpected|JJ page|NN fault|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	software|NN should|MD not|RB update|VB the|DT paging|NN structures|VBZ with|IN a|DT string|NN instruction|NN that|WDT accesses|VBZ pages|NNS mapped|VBD the|DT modified|JJ paging|NN structures|NNS .|.
title	infinite|JJ stream|NN of|IN interrupts|NNS may|MD occur|VB if|IN an|DT extint|NN delivery|NN mode|NN interrupt|NN is|VBZ received|VBN while|IN all|DT cores|NNS in|IN c6|NN
problem	if|IN all|DT logical|JJ processors|NNS in|IN a|DT core|NN are|VBP in|IN c6|NN ,|, an|DT extint|NN delivery|NN mode|NN interrupt|NN is|VBZ pending|VBG in|IN the|DT xapic|NN and|CC interrupts|NNS are|VBP blocked|VBN with|IN eflags.if=0|NN ,|, the|DT interrupt|NN will|MD be|VB processed|VBN after|IN c6|NN wakeup|NN and|CC after|IN interrupts|NNS are|VBP re-enabled|JJ (|( eflags.if=1|NN )|) .|. however|RB ,|, the|DT pending|VBG interrupt|JJ event|NN will|MD not|RB be|VB cleared|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT infinite|JJ stream|NN of|IN interrupts|NNS will|MD occur|VB on|IN the|DT core|NN servicing|VBG the|DT external|JJ interrupt|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software/system|NN .|.
workaround	none|NN identified|VBN .|.
title	two|CD xapic|JJ timer|NN event|NN interrupts|NNS may|MD unexpectedly|RB occur|VB
problem	if|IN an|DT xapic|NN timer|NN event|NN is|VBZ enabled|VBN and|CC while|IN counting|VBG down|RP the|DT current|JJ count|NN reaches|VBZ 1|CD at|IN the|DT same|JJ time|NN that|IN the|DT processor|NN thread|NN begins|VBZ a|DT transition|NN to|TO a|DT low|JJ power|NN c-|NN state|NN ,|, the|DT xapic|NN may|MD generate|VB two|CD interrupts|NNS instead|RB of|IN the|DT expected|JJ one|CD when|WRB the|DT processor|NN returns|NNS to|TO c0|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, two|CD interrupts|NNS may|MD unexpectedly|RB be|VB generated|VBN by|IN an|DT xapic|JJ timer|NN event|NN .|.
workaround	none|NN identified|VBN .|.
title	eoi|JJ transaction|NN may|MD not|RB be|VB sent|VBN if|IN software|NN enters|NNS core|VBP c6|NN during|IN an|DT interrupt|JJ service|NN routine|NN
problem	if|IN core|NN c6|NN is|VBZ entered|VBN after|IN the|DT start|NN of|IN an|DT interrupt|JJ service|NN routine|NN but|CC before|IN a|DT write|NN to|TO the|DT apic|NN eoi|NN (|( end|NN of|IN interrupt|NN )|) register|NN ,|, and|CC the|DT core|NN is|VBZ woken|VBN up|RP by|IN an|DT event|NN other|JJ than|IN a|DT fixed|JJ interrupt|NN source|NN the|DT core|NN may|MD drop|VB the|DT eoi|JJ transaction|NN the|DT next|JJ time|NN apic|NN eoi|JJ register|NN is|VBZ written|VBN and|CC further|JJ interrupts|NNS from|IN the|DT same|JJ or|CC lower|JJR priority|NN level|NN will|MD be|VB blocked|VBN .|.
implication	eoi|JJ transactions|NNS and|CC interrupts|NNS may|MD be|VB blocked|VBN when|WRB core|NN c6|NN is|VBZ used|VBN during|IN interrupt|JJ service|NN routines|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NN may|MD contain|VB incorrect|JJ information|NN when|WRB the|DT first|JJ instruction|NN after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN is|VBZ a|DT store|NN
problem	normally|RB ,|, each|DT instruction|NN clears|VBZ the|DT changes|NNS in|IN dr6|NN (|( debug|JJ status|NN register|NN )|) caused|VBN by|IN the|DT previous|JJ instruction|NN .|. however|RB ,|, the|DT instruction|NN following|VBG a|DT mov|JJ ss|NN ,|, r/m|NN (|( mov|UH to|TO the|DT stack|NN segment|NN selector|NN )|) or|CC pop|JJ ss|NN (|( pop|JJ stack|NN segment|NN selector|NN )|) instruction|NN will|MD not|RB clear|VB the|DT changes|NNS in|IN dr6|NN because|IN data|NN breakpoints|NNS are|VBP not|RB taken|VBN immediately|RB after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, any|DT dr6|NN changes|NNS caused|VBN by|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN may|MD be|VB cleared|VBN if|IN the|DT following|JJ instruction|NN is|VBZ a|DT store|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, incorrect|JJ information|NN may|MD exist|VB in|IN dr6|NN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN normal|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP with|IN an|DT instruction|NN that|WDT writes|VBZ [|JJ e/r|NN ]|NNP sp|NN )|) .|. when|WRB debugging|VBG or|CC when|WRB developing|VBG debuggers|NNS ,|, this|DT behavior|NN should|MD be|VB noted|VBN .|.
workaround	none|NN identified|VBN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia32_perf_global_ctrl|JJ msr|NN may|MD be|VB incorrectly|RB initialized|VBN
problem	the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) bits|NNS [|$ 34:32|CD ]|NN may|MD be|VB incorrectly|RB set|VBN to|TO 7h|CD after|IN reset|NN ;|: the|DT correct|JJ value|NN should|MD be|VB 0h|CD .|.
implication	the|DT ia32_perf_global_ctrl|NN msr|NN bits|NNS [|VBP 34:32|CD ]|NN may|MD be|VB incorrect|JJ after|IN reset|NN (|( en_fixed_ctr|JJ {|( 0|CD ,|, 1|CD ,|, 2|CD }|) may|MD be|VB enabled|VBN )|) .|.
workaround	none|NN identified|VBN .|.
title	ecc|JJ errors|NNS can|MD not|RB be|VB injected|VBN on|IN back-to-back|NN writes|NNS
problem	ecc|JJ errors|NNS should|MD be|VB injected|VBN on|IN every|DT write|NN that|WDT matches|VBZ the|DT address|NN set|VBN in|IN the|DT mc_channel_|NN {|( 0,1,2|CD }|) _addr_match|NN csrs|NN .|. due|JJ to|TO this|DT erratum|NN if|IN there|EX are|VBP two|CD back-|JJ to-back|NN writes|NNS that|IN match|NN mc_channel_|NN {|( 0,1,2|CD }|) _addr_match|NN ,|, the|DT 2nd|CD write|NN will|MD not|RB have|VB the|DT error|NN injected|VBD .|.
implication	the|DT 2nd|CD back-to-back|NN write|NN that|WDT matches|VBZ mc_channel_|RBS {|( 0,1,2|CD }|) _addr_match|NN will|MD not|RB have|VB the|DT ecc|JJ error|NN properly|RB injected|VBN .|. setting|VBG mc_channel_|JJ {|( 0,1,2|CD }|) _addr_match|NN to|TO a|DT specific|JJ address|NN will|MD reduce|VB the|DT chance|NN of|IN being|VBG impacted|VBN by|IN this|DT erratum|NN .|.
workaround	only|RB injecting|VBG errors|NNS to|TO specific|JJ address|NN should|MD reduce|VB the|DT chance|NN on|IN being|VBG impacted|VBN by|IN this|DT erratum|NN .|.
title	performance|NN monitor|NN counter|NN mem_inst_retired.stores|NNS may|MD count|VB higher|JJR than|IN expected|VBN
problem	performance|NN monitoring|NN counter|NN mem_inst_retired.stores|NNS (|( event|NN :|: 0bh|CD ,|, umask|NN :|: 02h|CD )|) is|VBZ used|VBN to|TO track|VB retired|JJ instructions|NNS which|WDT contain|VBP a|DT store|NN operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD also|RB count|VB other|JJ types|NNS of|IN instructions|NNS including|VBG wrmsr|NN and|CC mfence|NN .|.
implication	performance|NN monitoring|NN counter|NN mem_inst_retired.stores|NNS may|MD report|VB counts|NNS higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	sleeping|VBG cores|NNS may|MD not|RB be|VB woken|VBN up|RP on|IN logical|JJ cluster|NN mode|NN broadcast|NN ipi|NN using|VBG destination|JJ field|NN instead|RB of|IN shorthand|NN
problem	if|IN software|NN sends|VBZ a|DT logical|JJ cluster|NN broadcast|NN ipi|NN using|VBG a|DT destination|NN shorthand|NN of|IN 00b|CD (|( no|DT shorthand|NN )|) and|CC writes|VBZ the|DT cluster|NN portion|NN of|IN the|DT destination|NN field|NN of|IN the|DT interrupt|JJ command|NN register|NN to|TO all|DT ones|NNS while|IN not|RB using|VBG all|DT 1s|CD in|IN the|DT mask|JJ portion|NN of|IN the|DT destination|NN field|NN ,|, target|NN cores|NNS in|IN a|DT sleep|JJ state|NN that|WDT are|VBP identified|VBN by|IN the|DT mask|JJ portion|NN of|IN the|DT destination|NN field|NN may|MD not|RB be|VB woken|VBN up|RP .|. this|DT erratum|NN does|VBZ not|RB occur|VB if|IN the|DT destination|NN shorthand|NN is|VBZ set|VBN to|TO 10b|CD (|( all|DT including|VBG self|NN )|) or|CC 11b|CD (|( all|DT excluding|VBG self|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cores|NNS which|WDT are|VBP in|IN a|DT sleep|JJ state|NN may|MD not|RB wake|VB up|RP to|TO handle|VB the|DT broadcast|NN ipi|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	use|NN destination|NN shorthand|NN of|IN 10b|CD or|CC 11b|CD to|TO send|VB broadcast|NN ipis|NN .|.
title	faulting|VBG executions|NNS of|IN fxrstor|NN may|MD update|VB state|NN inconsistently|RB
problem	the|DT state|NN updated|VBN by|IN a|DT faulting|NN fxrstor|NN instruction|NN may|MD vary|VB from|IN one|CD execution|NN to|TO another|DT .|.
implication	software|NN that|WDT relies|VBZ on|IN x87|JJ state|NN or|CC sse|NN state|NN following|VBG a|DT faulting|JJ execution|NN of|IN fxrstor|NN may|MD behave|VB inconsistently|RB .|.
workaround	software|NN handling|VBG a|DT fault|NN on|IN an|DT execution|NN of|IN fxrstor|NN can|MD compensate|VB for|IN execution|NN variability|NN by|IN correcting|VBG the|DT cause|NN of|IN the|DT fault|NN and|CC executing|VBG fxrstor|NN again|RB .|.
title	failing|VBG dimm|NN id|NN may|MD be|VB incorrect|JJ in|IN the|DT 2dpc|CD configuration|NN when|WRB mirroring|NN is|VBZ enabled|VBN
problem	when|WRB redundancy|NN is|VBZ lost|VBN in|IN the|DT 2dpc|CD (|( 2|CD dimms|NN per|IN channel|NN )|) configuration|NN ,|, mc_smi_spare_dimm_error_status|NN csr|NN bits|NNS [|VBP 13:12|CD ]|NNP (|( redundancy_loss_failing_dimm|NN )|) may|MD indicate|VB the|DT incorrect|NN failing|VBG dimm|JJ id|NN .|. the|DT 2dpc|CD configuration|NN is|VBZ indicated|VBN when|WRB mc_channel_|NN {|( 0,1|CD }|) _dimm_init_params|NNP csr|JJ bit|NN [|JJ 24|CD ]|NN (|( three_dimms_present|NN )|) is|VBZ 0|CD .|.
implication	the|DT failing|VBG dimm|NN id|NN may|MD be|VB reported|VBN incorrectly|RB in|IN the|DT 2dpc|CD configuration|NN when|WRB mirroring|NN is|VBZ enabled|VBN .|. the|DT 3dpc|CD configuration|NN is|VBZ not|RB affected|VBN .|.
workaround	only|RB use|VBP the|DT value|NN in|IN bit|NN [|JJ 13|CD ]|NN to|TO determine|VB the|DT failing|VBG dimm|NN id|NN in|IN the|DT non-3pdc|JJ configurations|NNS when|WRB mirroring|NN is|VBZ enabled|VBN .|. this|DT workaround|NN will|MD show|VB correct|JJ results|NNS for|IN both|DT the|DT 1dpc|CD and|CC 2dpc|CD configurations|NNS .|.
title	issueonce|NN bit|NN in|IN mc_scrub_control|NN register|NN does|VBZ not|RB work|VB correctly|RB
problem	when|WRB issueonce|NN (|( bit|NN [|VBZ 25|CD ]|NN )|) in|IN the|DT mc_scrub_control|NN register|NN (|( device|JJ 3|CD ,|, function|NN 2|CD ,|, offset|PRP 4ch|CD )|) is|VBZ set|VBN ,|, the|DT memory|NN controller|NN should|MD issue|VB one|CD patrol|NN scrub|NN .|. due|JJ to|TO this|DT erratum|NN ,|, scrubbing|VBG requests|NNS continue|VBP to|TO be|VB issued|VBN .|.
implication	issueonce|NN bit|NN in|IN mc_scrub_control|NN register|NN does|VBZ not|RB work|VB correctly|RB .|. workaround|IN none|NN identified|VBN .|.
title	memory|NN aliasing|NN of|IN code|NN pages|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	the|DT type|NN of|IN memory|NN aliasing|VBG contributing|VBG to|TO this|DT erratum|NN is|VBZ the|DT case|NN where|WRB two|CD different|JJ logical|JJ processors|NNS have|VBP the|DT same|JJ code|NN page|NN mapped|VBD with|IN two|CD different|JJ memory|NN types|NNS .|. specifically|RB ,|, if|IN one|CD code|NN page|NN is|VBZ mapped|VBN by|IN one|CD logical|JJ processor|NN as|IN write-back|NN and|CC by|IN another|DT as|IN uncacheable|JJ and|CC certain|JJ instruction|NN fetch|NN timing|NN conditions|NNS occur|VBP ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ behavior|NN .|.
implication	the|DT type|NN of|IN memory|NN aliasing|VBG contributing|VBG to|TO this|DT erratum|NN is|VBZ the|DT case|NN where|WRB two|CD different|JJ logical|JJ processors|NNS have|VBP the|DT same|JJ code|NN page|NN mapped|VBD with|IN two|CD different|JJ memory|NN types|NNS .|. specifically|RB ,|, if|IN one|CD code|NN page|NN is|VBZ mapped|VBN by|IN one|CD logical|JJ processor|NN as|IN write-back|NN and|CC by|IN another|DT as|IN uncacheable|JJ and|CC certain|JJ instruction|NN fetch|NN timing|NN conditions|NNS occur|VBP ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ behavior|NN .|.
workaround	code|NN pages|NNS should|MD not|RB be|VB mapped|VBN with|IN uncacheable|JJ and|CC cacheable|JJ memory|NN types|NNS at|IN the|DT same|JJ time|NN .|.
title	performance|NN monitor|NN counters|NNS may|MD count|VB incorrectly|RB
problem	under|IN certain|JJ circumstances|NNS ,|, a|DT general|JJ purpose|NN performance|NN counter|NN ,|, ia32_pmc0-4|JJ (|( c1h|JJ c4h|NN )|) ,|, may|MD count|VB at|IN core|NN frequency|NN or|CC not|RB count|VB at|IN all|DT instead|RB of|IN counting|VBG the|DT programmed|JJ event|NN .|.
implication	the|DT performance|NN monitor|NN counter|NN ia32_pmcx|NN may|MD not|RB properly|VB count|NN the|DT programmed|JJ event|NN .|. due|JJ to|TO the|DT requirements|NNS of|IN the|DT workaround|NN there|EX may|MD be|VB an|DT interruption|NN in|IN the|DT counting|NN of|IN a|DT previously|RB programmed|VBN event|NN during|IN the|DT programming|NN of|IN a|DT new|JJ event|NN .|.
workaround	before|IN programming|VBG the|DT performance|NN event|NN select|NN registers|NNS ,|, ia32_perfevtselx|JJ msr|NN (|( 186h|CD 189h|CD )|) ,|, the|DT internal|JJ monitoring|NN hardware|NN must|MD be|VB cleared|VBN .|. this|DT is|VBZ accomplished|VBN by|IN first|JJ disabling|NN ,|, saving|VBG valid|JJ events|NNS and|CC clearing|VBG from|IN the|DT select|NN registers|NNS ,|, then|RB programming|VBG three|CD event|NN values|NNS 0x4300d2|CD ,|, 0x4300b1|CD and|CC 0x4300b5|CD into|IN the|DT ia32_perfevtselx|NN msrs|NN ,|, and|CC finally|RB continuing|VBG with|IN new|JJ event|NN programming|NN and|CC restoring|VBG previous|JJ programming|VBG if|IN necessary|JJ .|. each|DT performance|NN counter|NN ,|, ia32_pmcx|NN ,|, must|MD have|VB its|PRP$ corresponding|VBG ia32_prefevtselx|JJ msr|NN programmed|VBN with|IN at|IN least|JJS one|CD of|IN the|DT event|NN values|NNS and|CC must|MD be|VB enabled|VBN in|IN ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) bits|NNS [|$ 3:0|CD ]|NNP .|. all|DT three|CD values|NNS must|MD be|VB written|VBN to|TO either|CC the|DT same|JJ or|CC different|JJ ia32_perfevtselx|NNS msrs|NN before|IN programming|VBG the|DT performance|NN counters|NNS .|. note|NN that|IN the|DT performance|NN counter|NN will|MD not|RB increment|VB when|WRB its|PRP$ ia32_perfevtselx|NN msr|NN has|VBZ a|DT value|NN of|IN 0x4300d2|CD ,|, 0x4300b1|CD or|CC 0x4300b5|CD because|IN those|DT values|NNS have|VBP a|DT zero|CD umask|JJ field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) .|.
title	memory|NN thermal|JJ throttling|NN may|MD not|RB work|VB as|RB expected|VBN in|IN lockstep|JJ channel|NNS mode|NN
problem	thermal|JJ throttling|VBG on|IN a|DT channel|NN that|WDT is|VBZ in|IN lockstep|NN mode|NN affects|VBZ all|DT channels|NNS in|IN order|NN to|TO maintain|VB lockstep|NN requirements|NNS .|. if|IN throttling|JJ parameters|NNS are|VBP modified|VBN at|IN different|JJ times|NNS during|IN runtime|NN ,|, throttling|VBG on|IN one|CD channel|NN is|VBZ likely|JJ to|TO be|VB out|IN of|IN phase|NN with|IN throttling|VBG on|IN other|JJ channels|NNS .|. throttling|VBG which|WDT is|VBZ out|IN of|IN phase|NN will|MD result|VB in|IN more|RBR throttling|JJ than|IN anticipated|VBN .|. if|IN the|DT throttling|VBG duty|NN cycle|NN exceeds|VBZ 50|CD %|NN ,|, certain|JJ phase|JJ relationships|NNS can|MD result|VB in|IN persistent|JJ memory|NN traffic|NN blockage|NN .|.
implication	runtime|JJ modification|NN of|IN throttling|VBG parameters|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|. workaround|NN since|IN thermal|JJ throttling|VBG on|IN one|CD channel|NN affects|VBZ all|DT channels|NNS while|IN in|IN lockstep|NN mode|NN ,|,
title	simultaneous|JJ accesses|NNS to|TO the|DT processor|NN via|IN jtag|NN and|CC peci|NN may|MD cause|VB unexpected|JJ behavior|NN
problem	jtag|NN commands|NNS that|WDT are|VBP executed|VBN at|IN the|DT same|JJ time|NN as|IN a|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) access|NN may|MD cause|VB unexpected|JJ behavior|NN .|. in|IN addition|NN the|DT peci|NN command|NN may|MD take|VB longer|JJR to|TO complete|VB or|CC may|MD not|RB complete|VB .|.
implication	the|DT processor|NN could|MD be|VB left|VBN in|IN an|DT unexpected|JJ state|NN and|CC any|DT software|NN or|CC firmware|NN doing|VBG peci|JJ writes|NNS may|MD time|NN out|RP .|.
workaround	ensure|VB that|IN peci|JJ commands|NNS are|VBP not|RB executed|VBN while|IN using|VBG jtag|NN .|.
title	performance|NN monitor|NN event|NN offcore_response_0|NN (|( b7h|NN )|) does|VBZ not|RB count|VB nt|RB stores|NNS to|TO local|JJ dram|NN correctly|RB
problem	when|WRB a|DT ia32_perfevtselx|NN msr|NN is|VBZ programmed|VBN to|TO count|VB the|DT offcore_response_0|JJ event|NN (|( event|NN :|: b7h|NN )|) ,|, selections|NNS in|IN the|DT offcore_rsp_0|NN msr|NN (|( 1a6h|CD )|) determine|VB what|WP is|VBZ counted|VBN .|. the|DT following|JJ two|CD selections|NNS do|VBP not|RB provide|VB accurate|NN counts|NNS when|WRB counting|VBG nt|RB (|( non-temporal|JJ )|) stores|NNS :|: offcore_rsp_0|NN msr|NN bit|NN [|JJ 14|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( local_dram|NN )|) and|CC bit|$ [|JJ 7|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( other|JJ )|) :|: nt|NN stores|NNS to|TO local|JJ dram|NN are|VBP not|RB counted|VBN when|WRB they|PRP should|MD have|VB been|VBN .|. offcore_rsp_0|JJ msr|JJ bit|NN [|JJ 9|CD ]|NN is|VBZ set|VBN to|TO (|( other_core_hit_snoop|NN )|) and|CC bit|$ [|JJ 7|CD ]|NN is|VBZ set|VBN to|TO 1|CD (|( other|JJ )|) :|: nt|NN stores|NNS to|TO local|JJ dram|NN are|VBP counted|VBN when|WRB they|PRP should|MD not|RB have|VB been|VBN .|.
implication	the|DT counter|NN for|IN the|DT offcore_response_0|JJ event|NN may|MD be|VB incorrect|JJ for|IN nt|JJ stores|NNS .|. workaround|IN none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	system|NN may|MD hang|VB if|IN mc_channel_|JJ {|( 0,1,2|CD }|) _mc_dimm_init_cmd.do_zqcl|JJR commands|NNS are|VBP not|RB issued|VBN in|IN increasing|VBG populated|JJ ddr3|NN rank|NN order|NN
problem	zqcl|NN commands|NNS are|VBP used|VBN during|IN initialization|NN to|TO calibrate|VB ddr3|JJ termination|NN .|. a|DT zqcl|JJ command|NN can|MD be|VB issued|VBN by|IN writing|VBG 1|CD to|TO the|DT mc_channel_|NN {|( 0,1,2|CD }|) _mc_dimm_init_cmd.do_zqcl|NNP (|( device|NN 4,5,6|CD ,|, function|NN 0|CD ,|, offset|VBD 15|CD ,|, bit|NN [|JJ 15|CD ]|NN )|) field|NN and|CC it|PRP targets|VBZ the|DT ddr3|NN rank|NN specified|VBN in|IN the|DT rank|NN field|NN (|( bits|NNS [|VBP 7:5|CD ]|NNP )|) of|IN the|DT same|JJ register|NN .|. if|IN the|DT zqcl|NN commands|NNS are|VBP not|RB issued|VBN in|IN increasing|VBG populated|JJ rank|NN order|NN then|RB zq|CD calibration|NN may|MD not|RB complete|VB ,|, causing|VBG the|DT system|NN to|TO hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN the|DT system|NN may|MD hang|VB if|IN writes|NNS to|TO the|DT mc_channel_|NN {|( 0,1,2|CD }|) _mc_dimm_init_cmd.do_zqcl|JJ field|NN are|VBP not|RB in|IN increasing|VBG populated|JJ ddr3|NN rank|NN order|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c3/c6|NN transitions|NNS when|WRB memory|NN 2x|CD refresh|NN is|VBZ enabled|VBN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	if|IN asr_present|JJ (|( mc_channel_|JJ {|( 0,1,2|CD }|) _refresh_throttle_sup|NNP port|NN csr|NN function|NN 0|CD ,|, offset|VBD 68h|CD ,|, bit|NN [|JJ 0|CD ]|NN ,|, auto|NN self|PRP refresh|JJ present|NN )|) is|VBZ clear|JJ which|WDT indicates|VBZ that|IN high|JJ temperature|NN operation|NN is|VBZ not|RB supported|VBN on|IN the|DT dram|NN ,|, the|DT memory|NN controller|NN will|MD not|RB enter|VB self-refresh|JJ if|IN software|NN has|VBZ ref_2x_now|VBN (|( bit|JJ 4|CD of|IN the|DT mc_closed_loop|NN csr|NN ,|, function|NN 3|CD ,|, offset|PRP 84h|CD )|) set|NN .|. this|DT scenario|NN may|MD cause|VB the|DT system|NN to|TO hang|VB during|IN c3/c6|JJ entry|NN .|.
implication	failure|NN to|TO enter|VB self-refresh|JJ can|MD delay|VB c3/c6|JJ power|NN state|NN transitions|NNS to|TO the|DT point|NN that|IN a|DT system|NN hang|NN may|MD result|VB with|IN caterr|NN being|VBG asserted|VBN .|. ref_2x_now|NN is|VBZ used|VBN to|TO double|VB the|DT refresh|NN rate|NN when|WRB the|DT dram|NN is|VBZ operating|VBG in|IN extended|JJ temperature|NN range|NN .|. the|DT asr_present|NN was|VBD intended|VBN to|TO allow|VB low|JJ power|NN self|NN refresh|NN with|IN dram|NN that|WDT does|VBZ not|RB support|VB automatic|JJ self|NN refresh|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN intel|NN provided|VBN bios|NNS reference|NN code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. please|VB refer|NN to|TO the|DT latest|JJS version|NN of|IN the|DT bios|NNS memory|NN reference|NN code|NN and|CC release|NN notes|NNS .|.
problem	when|WRB back-to-back|NN uncorrected|JJ machine|NN check|NN errors|NNS occur|VBP that|WDT would|MD both|DT be|VB logged|VBN in|IN the|DT ia32_mc3_status|NN msr|NN (|( 40ch|CD )|) ,|, the|DT ia32_mc3_status.mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NNS )|) field|NN may|MD reflect|VB the|DT status|NN of|IN the|DT most|RBS recent|JJ error|NN and|CC not|RB the|DT first|JJ error|NN .|. the|DT rest|NN of|IN the|DT ia32_mc3_status|NN msr|NN contains|VBZ the|DT information|NN from|IN the|DT first|JJ error|NN .|.
implication	software|NN should|MD not|RB rely|VB on|IN the|DT value|NN of|IN ia32_mc3_status.mscod|NN if|IN ia32_mc3_status.over|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	corrected|VBN errors|NNS with|IN a|DT yellow|JJ error|NN indication|NN may|MD be|VB overwritten|VBN by|IN other|JJ corrected|JJ errors|NNS
problem	a|DT corrected|VBN cache|NN hierarchy|NN data|NNS or|CC tag|NN error|NN that|WDT is|VBZ reported|VBN with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN value|NN of|IN 000x_0001_xxxx_xx01|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) and|CC a|DT yellow|JJ threshold-based|JJ error|NN status|NN indication|NN (|( bits|NNS [|VBP 54:53|CD ]|JJ equal|JJ to|TO 10b|CD )|) may|MD be|VB overwritten|VBN by|IN a|DT corrected|VBN error|NN with|IN a|DT no|DT tracking|JJ indication|NN (|( 00b|CD )|) or|CC green|JJ indication|NN (|( 01b|CD )|) .|.
implication	corrected|VBN errors|NNS with|IN a|DT yellow|JJ threshold-based|JJ error|NN status|NN indication|NN may|MD be|VB overwritten|VBN by|IN a|DT corrected|VBN error|NN without|IN a|DT yellow|JJ indication|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN events|NNS dcache_cache_ld|NN and|CC dcache_cache_st|NN may|MD overcount|VB
problem	the|DT performance|NN monitor|NN events|NNS dcache_cache_ld|NN (|( event|NN 40h|CD )|) and|CC dcache_cache_st|NN (|( event|NN 41h|CD )|) count|NN cacheable|JJ loads|NNS and|CC stores|NNS that|WDT hit|VBP the|DT l1|NN cache|NN .|. due|JJ to|TO this|DT erratum|NN ,|, in|IN addition|NN to|TO counting|VBG the|DT completed|VBN loads|NNS and|CC stores|NNS ,|, the|DT counter|NN will|MD incorrectly|RB count|VB speculative|JJ loads|NNS and|CC stores|NNS that|WDT were|VBD aborted|VBN prior|RB to|TO completion|NN .|.
implication	the|DT performance|NN monitor|NN events|NNS dcache_cache_ld|NN and|CC dcache_cache_st|NN may|MD reflect|VB a|DT count|NN higher|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN events|NNS instr_retired|VBN and|CC mem_inst_retired|VBN may|MD count|VB inaccurately|RB
problem	the|DT performance|NN monitor|NN event|NN instr_retired|VBN (|( event|NN c0h|NN )|) should|MD count|VB the|DT number|NN of|IN instructions|NNS retired|VBN ,|, and|CC mem_inst_|NN retired|VBN (|( event|NN 0bh|CD )|) should|MD count|VB the|DT number|NN of|IN load|NN or|CC store|NN instructions|NNS retired|VBD .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, they|PRP may|MD undercount|VB .|.
implication	the|DT performance|NN monitor|NN event|NN instr_retired|VBN and|CC mem_inst_retired|VBN may|MD reflect|VB a|DT count|NN lower|JJR than|IN the|DT actual|JJ number|NN of|IN events|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT page|NN fault|NN may|MD not|RB be|VB generated|VBN when|WRB the|DT ps|NN bit|NN is|VBZ set|VBN to|TO ``|`` 1|CD ''|'' in|IN a|DT pml4e|NN or|CC pdpte|NN
problem	on|IN processors|NNS supporting|VBG intel|NN 64|CD architecture|NN ,|, the|DT ps|NN bit|NN (|( page|JJ size|NN ,|, bit|RB 7|CD )|) is|VBZ reserved|VBN in|IN pml4es|NN and|CC pdptes|NNS .|. if|IN the|DT translation|NN of|IN the|DT linear|JJ address|NN of|IN a|DT memory|NN access|NN encounters|VBZ a|DT pml4e|NN or|CC a|DT pdpte|NN with|IN ps|NN set|VBN to|TO 1|CD ,|, a|DT page|NN fault|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, ps|NN of|IN such|JJ an|DT entry|NN is|VBZ ignored|VBN and|CC no|DT page|NN fault|NN will|MD occur|VB due|JJ to|TO its|PRP$ being|VBG set|VBN .|.
implication	software|NN may|MD not|RB operate|VB properly|RB if|IN it|PRP relies|VBZ on|IN the|DT processor|NN to|TO deliver|VB page|NN faults|NNS when|WRB reserved|VBN bits|NNS are|VBP set|VBN in|IN paging-structure|JJ entries|NNS .|.
workaround	software|NN should|MD not|RB set|VB bit|NN 7|CD in|IN any|DT pml4e|NN or|CC pdpte|NN that|WDT has|VBZ present|JJ bit|NN (|( bit|IN 0|CD )|) set|NN to|TO ``|`` 1|CD ''|'' .|.
title	uncacheable|JJ access|NN to|TO a|DT monitored|JJ address|NN range|NN may|MD prevent|VB future|JJ triggering|NN of|IN the|DT monitor|NN hardware|NN
problem	it|PRP is|VBZ possible|JJ that|IN an|DT address|NN range|NN which|WDT is|VBZ being|VBG monitored|VBN via|IN the|DT monitor|NN instruction|NN could|MD be|VB written|VBN without|IN triggering|VBG the|DT monitor|NN hardware|NN .|. a|DT read|NN from|IN the|DT monitored|JJ address|NN range|NN which|WDT is|VBZ issued|VBN as|IN uncacheable|JJ (|( for|IN example|NN having|VBG the|DT cr0.cd|JJ bit|NN set|VBN )|) may|MD prevent|VB subsequent|JJ writes|NNS from|IN triggering|VBG the|DT monitor|NN hardware|NN .|. a|DT write|NN to|TO the|DT monitored|JJ address|NN range|NN which|WDT is|VBZ issued|VBN as|IN uncacheable|JJ ,|, may|MD not|RB trigger|VB the|DT monitor|NN hardware|NN and|CC may|MD prevent|VB subsequent|JJ writes|NNS from|IN triggering|VBG the|DT monitor|NN hardware|NN .|.
implication	the|DT mwait|NN instruction|NN will|MD not|RB exit|VB the|DT optimized|JJ power|NN state|NN and|CC resume|NN program|NN flow|NN if|IN the|DT monitor|NN hardware|NN is|VBZ not|RB triggered|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN interconnect|JJ bist|NN (|( intel|JJ ibist|NN )|) results|NNS may|MD be|VB additionally|RB reported|VBN after|IN a|DT getsec|NN [|NNP wakeup|NN ]|NN or|CC init-sipi|JJ sequence|NN
problem	bist|NN results|NNS should|MD only|RB be|VB reported|VBN in|IN eax|NN the|DT first|JJ time|NN a|DT logical|JJ processor|NN wakes|VBZ up|RP from|IN the|DT wait-for-sipi|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, intel|NN interconnect|JJ bist|NN (|( intel|JJ ibist|NN )|) intel|NN results|NNS may|MD be|VB additionally|RB reported|VBN after|IN init-sipi|JJ sequences|NNS and|CC when|WRB waking|VBG up|RP rlps|NNS from|IN the|DT senter|NN sleep|NN state|NN using|VBG the|DT getsec|NN [|NNP wakeiup|NN ]|NNP command|NN .|.
implication	an|DT init-sipi|JJ sequence|NN may|MD show|VB a|DT non-zero|JJ value|NN in|IN eax|JJ upon|IN wakeup|NN when|WRB a|DT zero|NN value|NN is|VBZ expected|VBN .|. rlps|VB waking|VBG up|RP for|IN the|DT senter|NN sleep|NN state|NN using|VBG the|DT getsec|NN [|NNP wakeup|NN ]|NNP command|NN may|MD show|VB a|DT different|JJ value|NN in|IN eax|JJ upon|IN wakeup|NN than|IN before|IN going|VBG into|IN the|DT senter|NN sleep|JJ state|NN .|.
workaround	if|IN necessary|JJ software|NN may|MD save|VB the|DT value|NN in|IN eax|JJ prior|JJ to|TO launching|VBG into|IN the|DT secure|NN environment|NN and|CC restore|VB upon|JJ wakeup|NN and/or|NN clear|JJ eax|NN after|IN the|DT init-sipi|JJ sequence|NN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD be|VB observed|VBN #|# mf|JJ being-signaled|JJ before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|. workaround|IN none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN
problem	if|IN vm|JJ entry|NN is|VBZ executed|VBN with|IN the|DT nmi-window|JJ exiting|VBG vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB before|IN execution|NN of|IN any|DT instruction|NN if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN ,|, no|DT blocking|NN of|IN events|NNS by|IN mov|NN ss|NN ,|, and|CC not|RB blocking|VBG of|IN events|NNS by|IN str|NN .|. if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN no|DT virtual-nmi|JJ blocking|NN but|CC with|IN blocking|NN of|IN events|NNS by|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, such|PDT a|DT vm|JJ exit|NN should|MD occur|VB after|IN execution|NN of|IN one|CD instruction|NN in|IN vmx|JJ non-root|JJ operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT vm|JJ exit|NN may|MD be|VB delayed|VBN by|IN one|CD additional|JJ instruction|NN .|.
implication	vmm|NN software|NN using|VBG nmi-window|JJ exiting|NN for|IN nmi|JJ virutalization|NN should|MD generally|RB be|VB unaffected|JJ ,|, as|IN the|DT erratum|NN causes|VBZ at|IN most|JJS a|DT one-instruction|JJ delay|NN in|IN the|DT injection|NN of|IN a|DT virtual|JJ nmi|NN ,|, which|WDT is|VBZ virtually|RB asynchronous|JJ .|. the|DT erratum|NN may|MD affect|VB vmms|NN relying|VBG on|IN deterministic|JJ delivery|NN of|IN the|DT affected|JJ vm|NN exits|NNS .|.
workaround	none|NN identified|VBN .|.
title	multiple|JJ performance|NN monitor|NN interrupts|NNS are|VBP possible|JJ on|IN overflow|NN of|IN ia32_fixed_ctr2|NN
problem	when|WRB multiple|JJ performance|NN counters|NNS are|VBP set|VBN to|TO generate|VB interrupts|NNS on|IN an|DT overflow|NN and|CC more|JJR than|IN one|CD counter|NN overflows|VBZ at|IN the|DT same|JJ time|NN ,|, only|RB one|CD interrupt|NN should|MD be|VB generated|VBN .|. however|RB ,|, if|IN one|CD of|IN the|DT counters|NNS set|VBD to|TO generate|VB an|DT interrupt|NN on|IN overflow|NN is|VBZ the|DT ia32_fixed_ctr2|NN (|( msr|JJ 30bh|CD )|) counter|NN ,|, multiple|JJ interrupts|NNS may|MD be|VB generated|VBN when|WRB the|DT ia32_fixed_ctr2|NN overflows|VBZ at|IN the|DT same|JJ time|NN as|IN any|DT of|IN the|DT other|JJ performance|NN counters|NNS .|.
implication	multiple|JJ counter|NN overflow|IN interrupts|NNS may|MD be|VB unexpectedly|RB generated|VBN .|. workaround|IN none|NN identified|VBN .|.
title	c-state|JJ autodemotion|NN may|MD be|VB too|RB aggressive|JJ under|IN certain|JJ configurations|NNS and|CC workloads|NNS
problem	the|DT c-state|JJ autodemotion|NN feature|NN allows|VBZ the|DT processor|NN to|TO make|VB intelligent|JJ power|NN and|CC performance|NN tradeoffs|NNS regarding|VBG the|DT os-requested|JJ c-state|NN .|. under|IN certain|JJ operating|NN system|NN and|CC workload|NN specific|JJ conditions|NNS ,|, the|DT c-state|JJ auto-demotion|JJ feature|NN may|MD be|VB overly|RB aggressive|JJ in|IN demoting|VBG os|JJ c-sate|JJ requests|NNS to|TO a|DT c-sate|NN with|IN higher|JJR power|NN and|CC lower|JJR exit|NN latency|NN .|.
implication	this|DT aggressive|JJ demotion|NN can|MD result|VB in|IN higher|JJR platform|NN power|NN under|IN idle|JJ conditions|NNS .|.
workaround	none|NN identified|VBD
title	lbrs|NN may|MD not|RB be|VB initialized|VBN during|IN power-on|JJ reset|NN of|IN the|DT processor|NN
problem	if|IN a|DT second|JJ reset|NN is|VBZ initiated|VBN during|IN the|DT power-on|JJ processor|NN reset|NN cycle|NN ,|, the|DT lbrs|NN (|( last|JJ branch|NN records|NNS )|) may|MD not|RB be|VB properly|RB initialized|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, debug|EX software|NN may|MD not|RB be|VB able|JJ to|TO rely|VB on|IN the|DT lbrs|NN out|IN of|IN power-|NN on|IN reset|NN .|.
workaround	ensure|VB that|IN the|DT processor|NN has|VBZ completed|VBN its|PRP$ power-on|JJ reset|JJ cycle|NN prior|RB to|TO initiating|VBG a|DT second|JJ reset|NN .|.
title	multiple|JJ performance|NN monitor|NN interrupts|NNS are|VBP possible|JJ on|IN overflow|NN of|IN fixed|JJ counter|NN 0|CD
problem	the|DT processor|NN can|MD be|VB configured|VBN to|TO issue|VB a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) upon|IN overflow|NN of|IN the|DT ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) .|. a|DT single|JJ pmi|NN should|MD be|VB observed|VBN on|IN overflow|NN of|IN ia32_fixed_ctr0|NN ,|, however|RB multiple|JJ pmis|NNS are|VBP observed|VBN when|WRB this|DT erratum|NN occurs|VBZ .|. this|DT erratum|VBZ only|RB occurs|VBZ when|WRB ia32_fixed_ctr0|JJ overflows|NNS and|CC the|DT processor|NN and|CC counter|NN are|VBP configured|VBN as|IN follows|VBZ :|: intel|NN hyper-threading|JJ technology|NN is|VBZ enabled|VBN ia32_fixed_ctr0|JJ local|JJ and|CC global|JJ controls|NNS are|VBP enabled|VBN ia32_fixed_ctr0|NN is|VBZ set|VBN to|TO count|VB events|NNS only|RB on|IN its|PRP$ own|JJ thread|NN (|( ia32_fixed_ctr_ctrl|JJ msr|NN (|( 38dh|CD )|) bits|NNS [|$ 2|CD ]|NNP =|NNP 0|CD )|) pmis|NN are|VBP enabled|VBN on|IN ia32_fixed_ctr0|NN (|( ia32_fixed_ctr_ctrl|JJ msr|NN bit|NN [|JJ 3|CD ]|JJ =|NNP 1|CD )|) freeze_on_pmi|NN feature|NN is|VBZ enabled|VBN (|( ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 12|CD ]|JJ =|NNP 1|CD )|)
implication	when|WRB this|DT erratum|NN occurs|VBZ there|EX may|MD be|VB multiple|JJ pmis|NNS observed|VBD when|WRB ia32_fixed_ctr0|NN overflows|VBZ .|.
workaround	disable|JJ the|DT freeze_perfmon_on_pmi|JJ feature|NN in|IN ia32_debugctl|JJ msr|NN (|( 1d9h|CD )|) bit|NN [|JJ 12|CD ]|NN .|.
title	vm|NN exits|NNS due|JJ to|TO lidr/lgdt/sidt/sgdt|VB do|VB not|RB report|VB correct|JJ operand|CD size|NN
problem	when|WRB a|DT vm|NN exit|NN occurs|VBZ due|JJ to|TO a|DT lidt|NN ,|, lgdt|NN ,|, sidt|NN ,|, or|CC sgdt|JJ instruction|NN with|IN a|DT 32-bit|JJ operand|NN ,|, bit|RB 11|CD of|IN the|DT vm-exit|JJ instruction|NN information|NN field|NN should|MD be|VB set|VBN to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, this|DT bit|NN is|VBZ instead|RB cleared|VBN to|TO 0|CD (|( indicating|VBG a|DT 16-bit|JJ operand|NN )|) .|.
implication	virtual-machine|JJ monitors|NNS can|MD not|RB rely|VB on|IN bit|NN 11|CD of|IN the|DT vm-exit|JJ instruction|NN information|NN field|NN to|TO determine|VB the|DT operand|NN size|NN of|IN the|DT instruction|NN causing|VBG the|DT vm|NN exit|NN .|.
workaround	virtual-machine|JJ monitor|NN software|NN may|MD decode|VB the|DT instruction|NN to|TO determine|VB operand|NN size|NN .|.
title	performance|NN monitoring|NN events|NNS store_blocks.not_sta|JJ and|CC store_blocks.sta|NN may|MD not|RB count|VB events|NNS correctly|RB
problem	performance|NN monitor|NN events|NNS store_blocks.not_sta|NN and|CC store_blocks.sta|NN should|MD only|RB increment|VB the|DT count|NN when|WRB a|DT load|NN is|VBZ blocked|VBN by|IN a|DT store|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT count|NN will|MD be|VB incremented|VBN whenever|WRB a|DT load|NN hits|VBZ a|DT store|NN ,|, whether|IN it|PRP is|VBZ blocked|VBN or|CC can|MD forward|VB .|. in|IN addition|NN this|DT event|NN does|VBZ not|RB count|VB for|IN specific|JJ threads|NNS correctly|RB .|.
implication	if|IN intel|JJ hyper-threading|JJ technology|NN is|VBZ disabled|VBN ,|, the|DT performance|NN monitor|NN events|NNS store_blocks.not_sta|NN and|CC store_blocks.sta|NN may|MD indicate|VB a|DT higher|JJR occurrence|NN of|IN loads|NNS blocked|VBN by|IN stores|NNS than|IN have|VBP actually|RB occurred|VBN .|. if|IN intel|JJ hyper-threading|JJ technology|NN is|VBZ enabled|VBN ,|, the|DT counts|NNS of|IN loads|NNS blocked|VBN by|IN stores|NNS may|MD be|VB unpredictable|JJ and|CC they|PRP could|MD be|VB higher|JJR or|CC lower|JJR than|IN the|DT correct|JJ count|NN .|.
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD not|RB count|VB some|DT transitions|NNS
problem	performance|NN monitor|NN event|NN fp_mmx_trans_to_mms|NN (|( event|NN cch|NN ,|, umask|JJ 01h|CD )|) counts|NNS transitions|NNS from|IN x87|JJ floating|VBG point|NN (|( fp|NN )|) to|TO mmxtm|VB instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN only|RB a|DT small|JJ number|NN of|IN mmx|JJ instructions|NNS (|( including|VBG emms|NN )|) are|VBP executed|VBN immediately|RB after|IN the|DT last|JJ fp|JJ instruction|NN ,|, a|DT fp|NN to|TO mmx|VB transition|NN may|MD not|RB be|VB counted|VBN .|.
implication	the|DT count|NN value|NN for|IN performance|NN monitoring|NN event|NN fp_mmx_trans_to_mmx|NN may|MD be|VB lower|JJR than|IN expected|VBN .|. the|DT degree|NN of|IN undercounting|NN is|VBZ dependent|JJ on|IN the|DT occurrences|NNS of|IN the|DT erratum|JJ condition|NN while|IN the|DT counter|NN is|VBZ active|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT peci|NN bus|NN may|MD be|VB tri-stated|JJ after|IN system|NN reset|NN
problem	during|IN power-up|NN ,|, the|DT processor|NN may|MD improperly|RB assert|VB the|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) pin|NN .|. this|DT condition|NN is|VBZ cleared|VBN as|RB soon|RB as|IN bus|NN clock|NN starts|VBZ toggling|VBG .|. however|RB ,|, if|IN the|DT peci|NN host|NN (|( also|RB referred|VBN to|TO as|IN the|DT master|NN or|CC originator|NN )|) incorrectly|RB determines|VBZ this|DT asserted|JJ state|NN as|IN another|DT peci|NN host|NN initiating|VBG a|DT transaction|NN ,|, it|PRP may|MD release|VB control|NN of|IN the|DT bus|NN resulting|VBG in|IN a|DT permanent|JJ tri-state|JJ condition|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT peci|NN host|NN may|MD incorrectly|RB determine|VB that|IN it|PRP is|VBZ not|RB the|DT bus|NN master|NN and|CC consequently|RB peci|JJ commands|NNS initiated|VBN by|IN the|DT peci|NN software|NN layer|NN may|MD receive|VB incorrect/invalid|JJ responses|NNS .|.
workaround	to|TO workaround|VB this|DT erratum|VBZ the|DT peci|NN host|NN should|MD pull|VB the|DT peci|NN bus|NN low|JJ to|TO initiate|VB a|DT peci|JJ transaction|NN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	apic|NN timer|NN ccr|NN may|MD report|VB 0|CD in|IN periodic|JJ mode|NN
problem	in|IN periodic|JJ mode|NN the|DT apic|NN timer|NN ccr|NN (|( current-count|JJ register|NN )|) is|VBZ supposed|VBN to|TO be|VB automatically|RB reloaded|VBN from|IN the|DT initial-count|JJ register|NN when|WRB the|DT count|NN reaches|VBZ 0|CD ,|, consequently|RB software|NN would|MD never|RB be|VB able|JJ to|TO observe|VB a|DT value|NN of|IN 0.|CD due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD read|VB 0|CD from|IN the|DT ccr|NN when|WRB the|DT timer|NN has|VBZ counted|VBN down|RB and|CC is|VBZ in|IN the|DT process|NN of|IN re-arming|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT unexpected|JJ value|NN of|IN 0|CD may|MD be|VB read|VBN from|IN the|DT apic|NN timer|NN ccr|NN when|WRB in|IN periodic|JJ mode|NN .|.
workaround	none|NN identified|VBN .|.
title	lbr|NN ,|, btm|NN or|CC bts|NNS records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN information|NN after|IN an|DT intel|NN enhanced|VBD speedstep|JJ technology|NN transition|NN ,|, t-states|NNS ,|, c1e|NN ,|, or|CC adaptive|JJ thermal|NN throttling|NN
problem	the|DT form|NN address|NN associated|VBN with|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) may|MD be|VB incorrect|JJ for|IN the|DT first|JJ branch|NN after|IN an|DT enchanced|JJ intel|NN speedstep|NN technology|NN transition|NN ,|, t-states|NNS ,|, c1e|NN (|( c1|VB enhanced|VBN )|) ,|, or|CC adaptive|JJ thermal|JJ throttling|NN .|.
implication	when|WRB the|DT lbrs|NN ,|, btm|NN or|CC bts|NNS are|VBP enabled|VBN ,|, some|DT records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN addresses|NNS for|IN the|DT first|JJ branch|NN after|IN an|DT enchanced|JJ intel|NN speedstep|NN technology|NN transition|NN ,|, t-states|NNS ,|, c1e|NN ,|, or|CC adaptive|JJ thermal|JJ throttling|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN records|NNS not|RB created|VBN for|IN fp-assists|JJ events|NNS
problem	when|WRB a|DT performance|NN monitor|NN counter|NN is|VBZ configured|VBN to|TO count|VB fp_assists|NNS (|( event|NN :|: f7h|NN )|) and|CC to|TO trigger|VB pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, the|DT processor|NN does|VBZ not|RB create|VB a|DT pebs|NN record|NN when|WRB the|DT counter|NN overflows|VBZ .|.
implication	fp_assists|NNS events|NNS can|MD not|RB be|VB used|VBN for|IN pebs|NN .|.
workaround	none|NN identified|VBN .|.
title	msr_turbo_ratio_limit|NN msr|NN may|MD return|VB intel|NN turbo|IN boost|NN technology|NN core|NN ratio|NN multipliers|NNS for|IN non-existent|JJ core|NN configurations|NNS
problem	msr_turbo_ratio_limit|NN msr|NN (|( 1adh|CD )|) is|VBZ designed|VBN to|TO describe|VB the|DT maximum|JJ intel|NN turbo|NN boost|NN technology|NN potential|NN of|IN the|DT processor|NN .|. on|IN some|DT processors|NNS ,|, a|DT non-zero|JJ intel|NN turbo|NN boost|NN technology|NN value|NN will|MD be|VB returned|VBN for|IN non-existent|JJ core|NN configurations|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN using|VBG the|DT msr_turbo_ratio_limit|NN msr|NN to|TO report|VB intel|NN turbo|IN boost|NN technology|NN processor|NN capabilities|NNS may|MD report|VB erroneous|JJ results|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	l1|NN cache|NN uncorrected|JJ errors|NNS may|MD be|VB recorded|VBN as|IN correctable|JJ in|IN 16k|CD mode|NN
problem	when|WRB the|DT l1|NN cache|NN is|VBZ operating|VBG in|IN 16k|CD redundant|JJ parity|NN mode|NN and|CC a|DT parity|NN error|NN occurs|VBZ on|IN both|DT halves|NNS of|IN the|DT duplicated|JJ cache|NN on|IN the|DT same|JJ cacheline|NN ,|, an|DT uncorrectable|JJ error|NN should|MD be|VB logged|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT uncorrectable|JJ error|NN will|MD be|VB recorded|VBN as|IN correctable|JJ ,|, however|RB a|DT machine|NN check|NN exception|NN will|MD be|VB appropriately|RB taken|VBN in|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mci_status.uc|JJ bit|NN will|MD incorrectly|RB contain|VB a|DT value|NN of|IN 0|CD indicating|VBG a|DT correctable|JJ error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	extra|JJ apic|NN timer|NN interrupt|NN may|MD occur|VB during|IN a|DT write|NN to|TO the|DT divide|NN configuration|NN register|NN
problem	if|IN the|DT apic|NN timer|NN divide|NN configuration|NN register|NN (|( offset|VB 03e0h|CD )|) is|VBZ written|VBN at|IN the|DT same|JJ time|NN that|IN the|DT apic|NN timer|NN current|JJ count|NN register|NN (|( offset|VB 0390h|CD )|) reads|VBZ 1h|CD ,|, it|PRP is|VBZ possible|JJ that|IN the|DT apic|NN timer|NN will|MD deliver|VB two|CD interrupts|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, two|CD interrupts|NNS may|MD unexpectedly|RB be|VB generated|VBN by|IN an|DT apic|JJ timer|NN event|NN .|.
workaround	software|NN should|MD reprogram|VB the|DT divide|NN configuration|NN register|NN only|RB when|WRB the|DT apic|NN timer|NN interrupt|NN is|VBZ disarmed|VBN .|.
title	peci|JJ reads|NNS of|IN machine|NN check|NN msrs|NN in|IN the|DT processor|NN core|NN may|MD not|RB function|VB correctly|RB
problem	peci|NN reads|NNS which|WDT target|VBP machine|NN check|NN msrs|NN in|IN the|DT processor|NN core|NN may|MD either|RB be|VB directed|VBN to|TO a|DT different|JJ core|NN than|IN intended|VBD or|CC report|NN that|IN the|DT data|NN is|VBZ not|RB available|JJ .|.
implication	peci|JJ reads|NNS of|IN machine|NN check|NN msrs|NN in|IN the|DT processor|NN core|NN may|MD return|VB incorrect|JJ data|NNS or|CC incorrectly|RB report|VBP that|IN data|NNS is|VBZ not|RB available|JJ for|IN the|DT requested|VBN core|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT combination|NN of|IN a|DT page-split|JJ lock|NN access|NN and|CC data|NN accesses|NNS that|WDT are|VBP split|VBN across|IN cacheline|JJ boundaries|NNS may|MD lead|VB to|TO processor|VB livelock|NN
problem	under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT simultaneous|JJ occurrence|NN of|IN a|DT page-split|JJ lock|NN and|CC several|JJ data|NNS accesses|NNS that|WDT are|VBP split|JJ cacheline|JJ boundaries|NNS may|MD lead|VB to|TO processor|VB livelock|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT livelock|NN may|MD occur|VB that|IN can|MD only|RB be|VB terminated|VBN by|IN a|DT processor|NN reset|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	package|NN c6|JJ transitions|NNS may|MD cause|VB memory|NN bit|NN errors|NNS to|TO be|VB observed|VBN
problem	during|IN package|NN c6|JJ transitions|NNS ,|, internal|JJ signaling|VBG noise|NN may|MD cause|VB the|DT ddrx_cke|JJ signal|NN to|TO become|VB asserted|JJ during|IN self-refresh|JJ .|. these|DT assertions|NNS may|MD result|VB in|IN memory|NN bit|NN errors|NNS upon|IN exiting|VBG from|IN the|DT package|NN c6|NN state|NN .|. due|JJ to|TO this|DT erratum|NN the|DT ddrx_cke|NN signals|NNS can|MD be|VB driven|VBN during|IN times|NNS in|IN which|WDT the|DT ddr3|NN jedec|NN specification|NN requires|VBZ that|IN they|PRP are|VBP idle|JJ .|.
implication	ddrx_cke|NN signals|NNS can|MD be|VB driven|VBN during|IN package|NN c6|JJ memory|NN self-refresh|JJ creating|VBG an|DT invalid|JJ memory|NN dram|NN state|NN .|. a|DT system|NN hang|NN ,|, memory|NN ecc|JJ errors|NNS or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB when|WRB exiting|VBG the|DT package|NN c6|NN state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 4-gbyte|JJ boundary|NN in|IN code|NN that|IN uses|VBZ 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-|JJ bit|NN fp|JJ access|NN (|( load|NN or|CC store|NN )|) uses|VBZ a|DT 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN and|CC the|DT memory|NN access|NN wraps|VBZ a|DT 4-gbyte|JJ boundary|NN and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-bit|JJ fp|NN load|NN around|IN a|DT 4-gbyte|JJ boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN a|DT 64-bit|JJ operating|NN system|NN which|WDT may|MD run|VB code|NN accessing|VBG 32-bit|JJ addresses|NNS ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 4-gbyte|JJ boundary|NN .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 64-kbyte|JJ boundary|NN in|IN 16-bit|JJ code|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-|JJ bit|NN fp|JJ access|NN (|( load|NN or|CC store|NN )|) occurs|VBZ in|IN a|DT 16-bit|JJ mode|NN other|JJ than|IN protected|VBN mode|NN (|( in|IN which|WDT case|NN the|DT access|NN will|MD produce|VB a|DT segment|NN limit|NN violation|NN )|) ,|, the|DT memory|NN access|NN wrap|VBD a|DT 64-kbyte|JJ boundary|NN ,|, and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-bit|JJ fp|NN load|NN around|IN a|DT segment|NN boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN an|DT operating|NN system|NN which|WDT may|MD run|VB 16-bit|JJ fp|NN code|NN ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN access|NN are|VBP wrapped|VBN around|IN a|DT 64-|JJ kbyte|NN boundary|NN .|.
title	spurious|JJ prochot|JJ #|# assertion|NN during|IN warm|JJ reset|NN may|MD hang|VB the|DT processor|NN
problem	the|DT processor|NN may|MD hang|VB if|IN there|EX is|VBZ a|DT spurious|JJ prochot|JJ #|# pin|JJ assertion|NN during|IN a|DT warm|JJ reset|NN .|. the|DT hang|NN may|MD occur|VB even|RB if|IN the|DT minimum|NN hold|JJ time|NN specification|NN for|IN prochot|JJ #|# is|VBZ not|RB met|VBN or|CC voltage|VB regulator|NN based|VBN throttling|NN is|VBZ not|RB enabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN the|DT processor|NN may|MD hang|VB if|IN there|EX is|VBZ any|DT spurious|JJ assertion|NN of|IN the|DT prochot|JJ #|# pin|NN during|IN a|DT warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ of|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN ,|, to|TO be|VB used|VBN in|IN conjunction|NN with|IN a|DT bios|JJ modification|NN .|.
title	tsc|NN values|NNS when|WRB observed|VBN cross-socket|NN may|MD be|VB out|IN of|IN sync|NN after|IN a|DT warm|JJ reset|NN
problem	in|IN a|DT two|CD socket|NN platform|NN with|IN package|NN c6|NN enabled|VBD ,|, the|DT tsc|NN (|( time|NN stamp|VB counter|NN )|) cross-socket|NN values|NNS should|MD remain|VB synchronous|JJ if|IN the|DT conditions|NNS specified|VBN in|IN the|DT processor|NN ac|NN timing|NN waveforms|NNS section|NN of|IN the|DT intel|NN xeon|NN 5600|CD series|NN emts|NN (|( electrical|JJ mechanical|NN and|CC thermal|JJ specifications|NNS )|) are|VBP met|VBN .|. due|JJ to|TO this|DT erratum|NN the|DT tsc|NN may|MD become|VB out|IN of|IN sync|NN between|IN the|DT processor|NN packages|NNS after|IN a|DT warm|JJ reset|NN even|RB if|IN the|DT reset|NN #|# de-assertion|NN requirements|NNS are|VBP met|VBN .|.
implication	certain|JJ software|NN applications|NNS that|WDT rely|VBP on|IN hardware|NN based|VBN tsc|JJ cross-socket|JJ synchronization|NN may|MD not|RB function|VB correctly|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	changes|NNS to|TO reserved|VB bits|NNS for|IN some|DT non-architectural|JJ msrs|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN normal|JJ circumstances|NNS ,|, an|DT operation|NN fails|VBZ if|IN it|PRP attempts|VBZ to|TO modify|VB a|DT reserved|JJ bit|NN of|IN a|DT model-specific|JJ register|NN (|( msr|NN )|) .|. due|JJ to|TO this|DT erratum|NN and|CC for|IN some|DT non-architectural|JJ msrs|NN ,|, such|PDT an|DT attempt|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	unpredictable|JJ system|NN behavior|NN may|MD occur|VB if|IN software|NN attempts|NNS to|TO modify|VB reserved|JJ bits|NNS of|IN some|DT non-architectural|JJ msrs|NN .|. (|( note|NN that|IN documentation|NN of|IN the|DT wrmsr|JJ instruction|NN states|NNS that|WDT undefined|VBD or|CC reserved|VBD bits|NNS in|IN an|DT msr|NN should|MD be|VB set|VBN to|TO values|NNS previously|RB read|VBP .|. )|)
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	persistent|JJ stream|NN of|IN correctable|JJ memory|NN ecc|JJ errors|NNS may|MD result|VB in|IN unexpected|JJ behavior|NN
problem	when|WRB demand|NN and/or|VBZ patrol|JJ scrub|NN are|VBP enabled|VBN along|IN with|IN write|JJ major|JJ mode|NN ,|, and|CC a|DT persistent|JJ stream|NN of|IN correctable|JJ memory|NN ecc|JJ errors|NNS occurs|VBZ ,|, the|DT processor|NN may|MD exhibit|VB unexpected|JJ behavior|NN .|.
implication	a|DT system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN might|MD be|VB observed|VBN due|JJ to|TO this|DT erratum|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT intel|NN provided|VBD memory|NN reference|NN code|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. the|DT workaround|NN disables|VBZ write|RB major|JJ mode|NN when|WRB demand|NN and/or|VBZ patrol|JJ scrub|NN are|VBP enabled|VBN ,|, which|WDT eliminates|VBZ the|DT potential|NN for|IN this|DT erratum|NN to|TO occur|VB .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB lost|VBN
problem	the|DT io_smi|JJ bit|NN (|( bit|IN 0|CD )|) in|IN the|DT io|JJ state|NN field|NN at|IN smram|JJ offset|NN 7fa4h|CD is|VBZ set|VBN to|TO 1|CD by|IN the|DT processor|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) is|VBZ either|DT taken|VBN immediately|RB after|IN a|DT successful|JJ i/o|NN instruction|NN or|CC is|VBZ taken|VBN after|IN a|DT successful|JJ iteration|NN of|IN a|DT rep|NN i/o|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT setting|NN of|IN the|DT io_smi|JJ bit|NN may|MD be|VB lost|VBN .|. this|DT may|MD happen|VB under|IN a|DT complex|JJ set|NN of|IN internal|JJ conditions|NNS with|IN intel|NN hyper-|JJ threading|VBG technology|NN enabled|VBN and|CC has|VBZ not|RB been|VBN observed|VBN with|IN commercially|RB available|JJ software|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, smi|JJ handlers|NNS may|MD not|RB be|VB able|JJ to|TO identify|VB the|DT occurrence|NN of|IN i/o|JJ smis|NN .|.
workaround	none|NN identified|VBN .|.
title	failing|VBG dimm|NN id|NN may|MD be|VB incorrect|JJ when|WRB mirroring|NN is|VBZ enabled|VBN
problem	when|WRB redundancy|NN is|VBZ lost|VBN in|IN mirroring|VBG mode|NN ,|, the|DT failing|VBG dimms|NN can|MD not|RB be|VB identified|VBN correctly|RB if|IN mc_smi_spare_dimm_error_status|VBN csr|NN bits|NNS [|VBP 13:12|CD ]|NNP (|( redundancy_loss_failing_dimm|NN )|) are|VBP 00b|CD .|.
implication	when|WRB the|DT bits|NNS [|VBP 13:12|CD ]|NN in|IN the|DT mc_smi_spare_dimm_error_status|NN csr|NN are|VBP 00b|CD ,|, the|DT failing|VBG dimm|NN may|MD not|RB be|VB correctly|RB identified|VBN .|.
workaround	none|NN identified|VBN .|.
title	peci|NN reads|VBZ to|TO machine|NN check|NN registers|NNS may|MD return|VB unexpected|JJ data|NNS
problem	if|IN bios|NNS disables|VBP one|CD or|CC more|JJR cores|NNS by|IN writing|VBG to|TO the|DT csr_desired_cores|NNS (|( device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VB 80h|CD )|) ,|, peci|FW (|( platform|VB environment|NN control|NN interface|NN )|) reads|VBZ to|TO machine|NN check|NN registers|NNS may|MD receive|VB data|NNS from|IN a|DT core|NN which|WDT was|VBD not|RB the|DT intended|JJ target|NN of|IN the|DT read|NN or|CC may|MD receive|VB unexpected|JJ data|NNS .|.
implication	when|WRB one|CD or|CC more|JJR cores|NNS are|VBP disabled|VBN by|IN the|DT bios|NNS ,|, peci|VB commands|NNS to|TO read|VB machine|NN check|NN registers|NNS may|MD return|VB incorrect|JJ data|NNS and/or|NNS behave|VBP in|IN an|DT unpredictable|JJ manner|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	fsw|NN may|MD be|VB corrupted|VBN if|IN an|DT x87|NN store|NN instruction|NN causes|VBZ a|DT page|NN fault|NN in|IN vmx|JJ non-root|JJ operation|NN
problem	the|DT x87|NN fsw|NN (|( fpu|JJ status|NN word|NN )|) may|MD be|VB corrupted|VBN if|IN execution|NN of|IN a|DT floating-point|JJ store|NN instruction|NN (|( fst|JJ ,|, fstp|JJ ,|, fist|JJ ,|, fistp|JJ ,|, fisttp|NN )|) causes|VBZ a|DT page|NN fault|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ behavior|NN of|IN software|NN that|WDT uses|VBZ x87|NNP fpu|NN instructions|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sensitivity|NN in|IN clocking|VBG circuitry|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	on|IN a|DT subset|NN of|IN processors|NNS the|DT clocking|VBG circuitry|NN may|MD be|VB sensitive|JJ to|TO fluctuations|NNS in|IN vtt|JJ voltage|NN during|IN stressful|JJ testing|VBG and/or|JJ operating|NN conditions|NNS and|CC may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	accesses|NNS to|TO a|DT vmcs|NN may|MD not|RB operate|VB correctly|RB if|IN cr0.cd|NN is|VBZ set|VBN on|IN any|DT logical|JJ processor|NN of|IN a|DT core|NN
problem	the|DT vmx|NN (|( virtual-machine|JJ extensions|NNS )|) are|VBP controlled|VBN by|IN the|DT vmcs|NN (|( virtual-machine|JJ control|NN structure|NN )|) .|. if|IN cr0.cd|NN is|VBZ set|VBN on|IN any|DT logical|JJ processor|NN of|IN a|DT core|NN ,|, operations|NNS using|VBG the|DT vmcs|NN may|MD not|RB function|VB correctly|RB .|. such|JJ operations|NNS include|VBP the|DT vmread|NN and|CC vmwrite|JJ instructions|NNS as|RB well|RB as|IN vm|NN entries|NNS and|CC vm|JJ exits|NNS .|.
implication	if|IN cr0.cd|NN is|VBZ set|VBN on|IN either|DT logical|JJ processor|NN in|IN a|DT core|NN ,|, the|DT vmwrite|JJ instruction|NN may|MD not|RB correctly|VB update|IN the|DT vmcs|NN and|CC the|DT vmread|JJ instruction|NN may|MD not|RB return|VB correct|JJ data|NNS .|. vm|JJ entries|NNS may|MD not|RB load|VB state|NN properly|RB and|CC may|MD not|RB establish|VB vmx|NN controls|NNS properly|RB .|. vm|JJ exits|NNS may|MD not|RB save|VB or|CC load|VB state|NN properly|RB .|.
workaround	vmms|NN (|( virtual-machine|JJ monitors|NNS )|) should|MD ensure|VB that|IN cr0.cd|NN is|VBZ clear|JJ on|IN all|DT logical|JJ processors|NNS of|IN a|DT core|NN before|IN entering|VBG vmx|JJ operation|NN on|IN any|DT logical|JJ processor|NN .|. software|NN should|MD not|RB set|VB cr0.cd|NN on|IN a|DT logical|JJ processor|NN if|IN any|DT logical|JJ processor|NN of|IN the|DT same|JJ core|NN is|VBZ in|IN vmx|JJ operation|NN .|. vmm|NN software|NN should|MD prevent|VB guest|JJS software|NN from|IN setting|VBG cr0.cd|NN by|IN setting|VBG bit|NN 30|CD in|IN the|DT cr0|NN guest/host|NN mask|NN field|NN in|IN every|DT vmcs|NN .|.
problem	hardware|NN prefetches|NNS that|WDT miss|VBP the|DT l1|NN data|NNS cache|NN but|CC can|MD not|RB be|VB processed|VBN immediately|RB due|JJ to|TO resource|VB conflicts|NNS will|MD count|VB and|CC then|RB retry|NN .|. this|DT may|MD lead|VB to|TO incorrectly|RB incrementing|VBG the|DT l1d_prefetch.miss|NN (|( event|NN 4eh|CD ,|, umask|JJ 02h|CD )|) event|NN multiple|JJ times|NNS for|IN a|DT single|JJ miss|NN .|.
implication	the|DT count|NN reported|VBN by|IN the|DT l1d_prefetch.miss|JJ event|NN may|MD be|VB higher|JJR than|IN expected|VBN .|. workaround|VB none|NN identified|VBN .|.
title	parallel|JJ vmx|NN entries|NNS and|CC exits|VBZ the|DT dtlb|NN is|VBZ not|RB flushed|VBN
problem	the|DT dtlb|NN physicals|NNS are|VBP left|VBN intact|JJ ,|, however|RB ,|, the|DT physicals|NNS needs|VBZ to|TO be|VB flushed|VBN to|TO ensure|VB proper|JJ smrr|NN operation|NN .|.
implication	the|DT dtlb|NN physicals|NNS may|MD contain|VB smm|NN addresses|NNS even|RB after|IN exiting|VBG smm|NN .|.
workaround	software|NN using|VBG smm|JJ transfer|NN monitor|NN should|MD insure|VB that|IN the|DT dtlb|NN is|VBZ flushed|VBN prior|RB to|TO parallel|VB entries|NNS and|CC exits|NNS .|.
title	vm|JJ exit|NN may|MD incorrectly|RB clear|JJ ia32_perf_global_ctrl|NN [|VBD 34:32|CD ]|NN
problem	if|IN the|DT load|NN ia32_perf_global_ctrl|JJ vm-exit|NN control|NN is|VBZ 1|CD ,|, a|DT vm|JJ exit|NN should|MD load|VB the|DT ia32_perf_global_ctrl|NN msr|NN (|( 38fh|CD )|) from|IN the|DT ia32_perf_global_ctrl|JJ field|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ exit|NN may|MD instead|RB clear|VB bits|NNS 34:32|CD of|IN the|DT msr|NN ,|, loading|VBG only|RB bits|VBZ 31:0|CD from|IN the|DT vmcs|NN .|.
implication	all|DT fixed-function|JJ performance|NN counters|NNS will|MD be|VB disabled|VBN after|IN an|DT affected|JJ vm|NN exit|NN ,|, even|RB if|IN the|DT vm|NN exit|NN should|MD have|VB enabled|VBN them|PRP based|VBN on|IN the|DT ia32_perf_global_ctrl|JJ field|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN .|.
workaround	a|DT vm|NN monitor|NN that|WDT wants|VBZ the|DT fixed-function|JJ performance|NN counters|NNS to|TO be|VB enabled|VBN after|IN a|DT vm|JJ exit|NN may|MD do|VB one|CD of|IN two|CD things|NNS :|: (|( 1|CD )|) clear|VBP the|DT load|NN ia32_perf_global_ctrl|JJ vm-|JJ exit|NN control|NN ;|: or|CC (|( 2|CD )|) include|VBP an|DT entry|NN for|IN the|DT ia32_perf_global_ctrl|NN msr|NN in|IN the|DT vm-|JJ exit|NN msr-load|JJ list|NN .|.
problem	section|NN checks|NNS on|IN guest|JJS non-register|JJ state|NN of|IN volume|NN 3b|CD specifies|NNS consistency|NN checks|NNS that|WDT vm|VBP entry|NN should|MD perform|VB for|IN bit|NN 14|CD (|( bs|NN ,|, indicating|VBG a|DT pending|VBG single-step|JJ exception|NN )|) of|IN the|DT pending|VBG debug|JJ exception|NN field|NN in|IN guest-state|JJ area|NN of|IN the|DT vmcs|NN .|. these|DT checks|NNS enforce|VBP the|DT consistency|NN of|IN that|DT bit|NN with|IN other|JJ fields|NNS in|IN the|DT guest-state|JJ area|NN .|. due|JJ to|TO this|DT erratum|NN ,|, vm|JJ entry|NN may|MD fail|VB to|TO perform|VB these|DT checks|NNS .|.
implication	a|DT logical|JJ processor|NN may|MD enter|VB vmx|JJ non-root|JJ operation|NN with|IN a|DT pending|VBG single-step|NN debug|NN exception|NN that|IN not|RB consistent|JJ other|JJ register|NN state|NN ;|: this|DT may|MD result|VB in|IN unexpected|JJ behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	when|WRB using|VBG vmwrite|NN to|TO write|VB to|TO a|DT field|NN in|IN the|DT guest-state|JJ area|NN ,|, software|NN should|MD ensure|VB that|IN the|DT value|NN written|VBN is|VBZ consistent|JJ with|IN the|DT state|NN of|IN other|JJ guest-state|JJ fields|NNS .|.
title	package|NN c6|JJ transitions|NNS may|MD result|VB in|IN single|JJ and|CC multi-bit|JJ memory|NN errors|NNS
problem	on|IN a|DT subset|NN of|IN processors|NNS ,|, during|IN package|NN c6|JJ transitions|NNS ,|, internal|JJ circuit|NN marginality|NN may|MD cause|VB ddr3|NN jedec|NN specification|NN violations|NNS .|. these|DT violations|NNS may|MD result|VB in|IN control|NN and|CC data|NNS signal|JJ errors|NNS upon|IN exiting|VBG from|IN package|NN c6|NN state|NN .|.
implication	certain|JJ memory|NN control|NN signals|NNS may|MD be|VB incorrectly|RB driven|VBN during|IN package|NN c6|JJ memory|NN self-refresh|JJ .|. this|DT can|MD create|VB an|DT invalid|JJ memory|NN dram|NN state|NN ,|, system|NN hang|NN ,|, reboot|NN ,|, memory|NN ecc|JJ errors|NNS or|CC unpredictable|JJ system|NN behavior|NN .|. for|IN systems|NNS with|IN ecc|JJ memory|NN ,|, correctable/uncorrectable|JJ ecc|JJ errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc8_status|NN msr|NN (|( 421h|CD )|) with|IN the|DT uncorrectable|JJ errors|NNS resulting|VBG in|IN a|DT machine|NN check|NN exception|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. please|VB refer|NN to|TO ,|, intel|NN xeon|NN processor|NN 5600|CD series|NN microcode|NN update|JJ guide|NN for|IN further|JJ details|NNS .|.
title	execution|NN of|IN vmptrld|NN may|MD corrupt|VB memory|NN if|IN current-vmcs|JJ pointer|NN is|VBZ invalid|JJ
problem	if|IN the|DT vmclear|JJ instruction|NN is|VBZ executed|VBN with|IN a|DT pointer|NN to|TO the|DT current-vmcs|JJ (|( virtual-|JJ machine|NN control|NN structure|NN )|) ,|, the|DT current-vmcs|JJ pointer|NN becomes|VBZ invalid|JJ as|IN expected|VBN .|. a|DT subsequent|JJ execution|NN of|IN the|DT vmptrld|NN (|( load|JJ pointer|NN to|TO virtual-machine|JJ control|NN structure|NN )|) instruction|NN may|MD erroneously|RB overwrite|VB the|DT four|CD bytes|NNS at|IN physical|JJ address|NN 0000008fh|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT four|CD bytes|NNS in|IN system|NN memory|NN at|IN physical|JJ address|NN 0000008fh|CD may|MD be|VB corrupted|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	perfmon|NN overflow|IN status|NN can|MD not|RB be|VB cleared|VBN after|IN certain|JJ conditions|NNS have|VBP occurred|VBN
problem	under|IN very|RB specific|JJ timing|NN conditions|NNS ,|, if|IN software|NN tries|NNS to|TO disable|VB a|DT perfmon|NN counter|NN through|IN msr|NN ia32_perf_global_ctrl|NN (|( 0x38f|CD )|) or|CC through|IN the|DT per-counter|JJ event-|JJ select|NN (|( e.g|JJ .|. msr|VB 0x186|CD )|) and|CC the|DT counter|NN reached|VBD its|PRP$ overflow|JJ state|NN very|RB close|RB to|TO that|DT time|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT overflow|JJ status|NN indication|NN in|IN msr|NN ia32_perf_global_stat|NN (|( 0x38e|CD )|) may|MD be|VB left|VBN set|VBN with|IN no|DT way|NN for|IN software|NN to|TO clear|VB it|PRP .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD be|VB unable|JJ to|TO clear|VB the|DT perfmon|NN counter|NN overflow|IN status|NN indication|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN clearing|VBG the|DT perfmon|NN counter|NN value|NN prior|RB to|TO disabling|VBG it|PRP and|CC then|RB clearing|VBG the|DT overflow|JJ status|NN indication|NN bit|NN .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN anotherlogical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB thatthere|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( e.g.|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bitin|NN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( e.g.|JJ ,|, byaccessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|JJ paging|NN structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|NNS astore|VBP to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( e.g.|JJ ,|, with|IN bit|NN 0|CD clear|JJ in|IN thepage-fault|JJ error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-|JJ present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	l1|NN data|NNS cache|NN errors|NNS may|MD be|VB logged|VBN with|IN level|NN set|VBN to|TO 1|CD instead|RB of|IN 0|CD
problem	when|WRB an|DT l1|NN data|NNS cache|NN error|NN is|VBZ logged|VBN in|IN ia32_mci_status|NN [|$ 15:0|CD ]|NNP ,|, which|WDT is|VBZ the|DT mca|JJ error|NN code|NN field|NN ,|, with|IN a|DT cache|NN error|NN type|NN of|IN the|DT format|NN 0000|CD 0001|CD rrrr|NN ttll|NN ,|, the|DT ll|JJ field|NN may|MD be|VB incorrectly|RB encoded|VBN as|IN 01b|CD instead|RB of|IN 00b|CD .|.
implication	an|DT error|NN in|IN the|DT l1|NN data|NNS cache|NN may|MD report|VB the|DT same|JJ ll|JJ value|NN as|IN the|DT l2|NN cache|NN .|. software|NN should|MD not|RB assume|VB that|IN an|DT ll|JJ value|NN of|IN 01b|CD is|VBZ the|DT l2|JJ cache|NN .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG the|DT getsec|JJ instruction|NN while|IN throttling|VBG may|MD result|VB in|IN a|DT processor|NN hang|NN
problem	if|IN the|DT processor|NN throttles|NNS due|JJ to|TO either|DT high|JJ temperature|NN thermal|JJ conditions|NNS or|CC due|JJ to|TO an|DT explicit|NN operating|NN system|NN throttling|VBG request|NN (|( tt1|NN )|) while|IN executing|VBG getsec|JJ [|JJ senter|NN ]|NN or|CC getsec|NN [|JJ sexit|NN ]|NN instructions|NNS ,|, then|RB under|IN certain|JJ circumstances|NNS ,|, the|DT processor|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB been|VBN observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	possible|JJ hang|NN during|IN execution|NN of|IN getsec|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	perfmon|JJ event|NN load_hit_pre.sw_prefetch|NN may|MD overcount|VB
problem	perfmon|JJ event|NN load_hit_pre.sw_prefetch|NN (|( event|NN 4ch|CD ,|, umask|JJ 01h|CD )|) should|MD count|VB load|NN instructions|NNS hitting|VBG an|DT ongoing|JJ software|NN cache|NN fill|NN request|NN initiated|VBN by|IN a|DT preceding|VBG software|NN prefetch|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT event|NN may|MD also|RB count|VB when|WRB there|EX is|VBZ a|DT preceding|VBG ongoing|JJ cache|NN fill|NN request|NN initiated|VBN by|IN a|DT locking|JJ instruction|NN .|.
implication	perfmon|JJ event|NN load_hit_pre.sw_prefetch|NN may|MD overcount|VB .|.
workaround	none|NN identified|VBN .|.
title	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, when|WRB using|VBG freeze|NN perfmon|NN on|IN pmi|JJ feature|NN (|( bit|NN 12|CD in|IN ia32_debugctl.freeze_perfmon_on_pmi|NN ,|, msr|RB 1d9h|CD )|) ,|, if|IN two|CD or|CC more|JJR perfmon|JJ fixed|VBN counters|NNS overflow|VBP very|RB closely|RB to|TO each|DT other|JJ ,|, the|DT overflow|NN may|MD be|VB mishandled|VBN for|IN some|DT of|IN them|PRP .|. this|DT means|VBZ that|IN the|DT counter|NN 's|POS overflow|JJ status|NN bit|NN (|( in|IN msr_perf_global_status|NN ,|, msr|RB 38eh|CD )|) may|MD not|RB be|VB updated|VBN properly|RB ;|: additionally|RB ,|, pmi|JJ interrupt|NN may|MD be|VB missed|VBN if|IN software|NN programs|NNS a|DT counter|NN in|IN sampling-mode|NN (|( pmi|JJ bit|NN is|VBZ set|VBN on|IN counter|NN configuration|NN )|) .|.
implication	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN when|WRB freeze|NN perfmon|NN on|IN pmi|NN is|VBZ used|VBN .|.
title	#|# gp|NN may|MD be|VB signaled|VBN when|WRB invalid|JJ vex|NN prefix|NN precedes|VBZ conditional|JJ branch|NN instructions|NNS
problem	when|WRB a|DT 2-byte|JJ opcode|NN of|IN a|DT conditional|JJ branch|NN (|( opcodes|IN 0f8xh|CD ,|, for|IN any|DT value|NN of|IN x|NNP )|) instruction|NN resides|NNS in|IN 16-bit|JJ code-segment|NN and|CC is|VBZ associated|VBN with|IN invalid|JJ vex|NN prefix|NN ,|, it|PRP may|MD sometimes|RB signal|VB a|DT #|# gp|NN fault|NN (|( illegal|JJ instruction|NN length|NN >|NNP 15-bytes|NNS )|) instead|RB of|IN a|DT #|# ud|JJ (|( illegal|JJ opcode|NN )|) fault|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, #|# gp|NNS fault|VBP instead|RB of|IN a|DT #|# ud|NN may|MD be|VB signaled|VBN on|IN an|DT illegal|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT logical|JJ processor|NN may|MD wake|VB from|IN shutdown|JJ state|NN when|WRB branch-|NN trace|NN messages|NNS or|CC branch-trace|NN stores|NNS are|VBP enabled|VBN
problem	normally|RB ,|, a|DT logical|JJ processor|NN that|WDT entered|VBD the|DT shutdown|JJ state|NN will|MD remain|VB in|IN that|DT state|NN until|IN a|DT break|JJ event|NN (|( nmi|JJ ,|, smi|JJ ,|, init|NN )|) occurs|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr4.mce|NN (|( machine|NN check|NN enable|NN )|) is|VBZ 0|CD and|CC a|DT branch-trace|JJ message|NN or|CC branch-trace|NN store|NN is|VBZ pending|VBG at|IN the|DT time|NN of|IN a|DT machine|NN check|NN ,|, the|DT processor|NN may|MD not|RB remain|VB in|IN shutdown|JJ state|NN .|. in|IN addition|NN ,|, if|IN the|DT processor|NN was|VBD in|IN vmx|JJ non-root|JJ operation|NN when|WRB it|PRP improperly|RB woke|VBD from|IN shutdown|JJ state|NN ,|, a|DT subsequent|JJ vm|NN exit|NN may|MD save|VB a|DT value|NN of|IN 2|CD into|IN the|DT activity-state|JJ field|NN in|IN the|DT vmcs|NN (|( indicating|VBG shutdown|VBN )|) even|RB though|IN the|DT vm|NN exit|NN did|VBD not|RB occur|VB while|IN in|IN shutdown|JJ state|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ system|NN behavior|NN .|. if|IN a|DT vm|NN exit|NN saved|VBD a|DT value|NN of|IN 2|CD into|IN the|DT activity-state|JJ field|NN in|IN the|DT vmcs|NN ,|, the|DT next|JJ vm|NN entry|NN will|MD take|VB the|DT processor|NN to|TO shutdown|VB state|NN .|.
workaround	software|NN should|MD ensure|VB that|IN cr4.mce|NN is|VBZ set|VBN whenever|WRB ia32_debugctl|JJ msr|NN (|( 60eh|CD )|) tr|NN bit|NN [|JJ 6|CD ]|NN is|VBZ set|VBN .|.
title	task|NN switch|NN to|TO a|DT tss|NN with|IN an|DT inaccessible|JJ ldtr|NN descriptor|NN may|MD cause|VB unexpected|JJ faults|NNS
problem	a|DT task|NN switch|NN may|MD load|VB the|DT ldtr|NN (|( local|JJ descriptor|NN table|JJ register|NN )|) with|IN an|DT incorrect|JJ segment|NN descriptor|NN if|IN the|DT ldt|NN (|( local|JJ descriptor|NN table|NN )|) segment|NN selector|NN in|IN the|DT new|JJ tss|NN specifies|NNS an|DT inaccessible|JJ location|NN in|IN the|DT gdt|NN (|( global|JJ descriptor|NN table|NN )|) .|.
implication	future|JJ accesses|VBZ to|TO the|DT ldt|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	operating|NN system|NN code|NN should|MD ensure|VB that|IN segment|NN selectors|NNS used|VBD during|IN task|NN switches|NNS to|TO the|DT gdt|NN specify|NN offsets|NNS within|IN the|DT limit|NN of|IN the|DT gdt|NN and|CC that|IN the|DT gdt|NN is|VBZ fully|RB paged|VBN into|IN memory|NN .|.
title	package|NN c6|NN exit|NN with|IN memory|NN in|IN self-refresh|JJ when|WRB using|VBG ddr3|JJ rdimm|JJ memory|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	when|WRB using|VBG ddr3|JJ rdimm|JJ memory|NN and|CC exiting|VBG from|IN the|DT c6|NN low|JJ power|NN state|NN with|IN memory|NN in|IN self-refresh|JJ the|DT cs|NN (|( chip|NN select|NN )|) signals|NNS may|MD remain|VB in|IN tri-state|JJ during|IN tstab|NN (|( clk|JJ stabilization|NN time|NN )|) thus|RB violating|VBG the|DT jedec|JJ standard|NN :|: definition|NN of|IN the|DT sste32882|NN registering|VBG clock|NN driver|NN with|IN parity|NN and|CC quad|NN chip|NN selects|VBZ for|IN ddr3|NN rdimm|NN applications|NNS .|. as|IN detailed|VBN in|IN the|DT jedec|NN specification|NN the|DT cs|NN signals|NNS should|MD transition|VB from|IN tri-state|NN to|TO high|VB to|TO exit|VB the|DT clock|NN stopped|VBD power|NN down|RP mode|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ the|DT processor|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|.
title	.mcip|JJ bit|NN not|RB checked|VBN on|IN senter|NN or|CC enteraccs|NN
problem	when|WRB an|DT ilp|NN (|( initiating|VBG logical|JJ processor|NN )|) executes|VBZ getsec|JJ with|IN either|CC the|DT senter|NN or|CC enteraccs|VB leaf|JJ function|NN ,|, the|DT processor|NN should|MD check|VB the|DT mcip|NN (|( machine|NN check|NN in|IN progress|NN )|) bit|NN in|IN the|DT ia32_mcg_status|NN msr|NN (|( 17ah|CD )|) to|TO determine|VB if|IN any|DT machine|NN check|NN exception|NN is|VBZ being|VBG processed|VBN .|. if|IN a|DT machine|NN check|NN is|VBZ in|IN progress|NN the|DT ilp|NN should|MD generate|VB a|DT general|JJ protection|NN exception|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT general|JJ protection|NN exception|NN is|VBZ not|RB generated|VBN .|.
implication	if|IN getsec|VBN is|VBZ executed|VBN with|IN either|CC the|DT senter|NN or|CC enteraccs|VB leaf|JJ function|NN ,|, and|CC a|DT machine|NN check|NN exception|NN is|VBZ being|VBG processed|VBN ,|, ilp|NN will|MD enter|VB an|DT authenticated|JJ execution|NN mode|NN instead|RB of|IN generating|VBG a|DT general|JJ protection|NN exception|NN .|.
workaround	none|NN identified|VBN .|.
title	unexpected|JJ load|NN may|MD occur|VB on|IN execution|NN of|IN certain|JJ opcodes|NNS
problem	if|IN software|NN executes|VBZ an|DT instruction|NN with|IN an|DT opcode|NN of|IN the|DT form|NN 66|CD 0f|CD 38|CD 8x|CD (|( where|WRB x|NN is|VBZ in|IN the|DT range|NN 0|CD to|TO 6|CD )|) ,|, the|DT processor|NN may|MD unexpectedly|RB perform|VB a|DT load|NN operation|NN (|( the|DT data|NN loaded|VBD is|VBZ not|RB used|VBN )|) .|. the|DT load|NN occurs|VBZ even|RB if|IN the|DT instruction|NN causes|VBZ a|DT vm|JJ exit|NN or|CC a|DT fault|NN (|( including|VBG an|DT invalid-opcode|JJ exception|NN )|) .|. if|IN the|DT vmxon|NN instruction|NN has|VBZ been|VBN executed|VBN successfully|RB ,|, the|DT load|NN is|VBZ from|IN the|DT physical|JJ address|NN in|IN the|DT vmxon|NN pointer|NN plus|CC 408h|CD ;|: otherwise|RB ,|, it|PRP is|VBZ from|IN physical|JJ address|NN 407h|CD .|. the|DT affected|JJ opcodes|NNS include|VBP the|DT invept|NN and|CC invvpid|JJ instructions|NNS as|RB well|RB as|IN five|CD invalid|JJ opcodes|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB incorrect|JJ side|NN effects|NNS if|IN the|DT load|NN accesses|VBZ a|DT memory-mapped|JJ i/o|NN device|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, when|WRB using|VBG freeze|NN perfmon|NN on|IN pmi|JJ feature|NN (|( bit|NN 12|CD in|IN ia32_debugctl.freeze_perfmon_on_pmi|NN ,|, msr|RB 1d9h|CD )|) ,|, if|IN two|CD or|CC more|JJR perfmon|JJ fixed|VBN counters|NNS overflow|VBP very|RB closely|RB to|TO each|DT other|JJ ,|, the|DT overflow|NN may|MD be|VB mishandled|VBN for|IN some|DT of|IN them|PRP .|. this|DT means|VBZ that|IN the|DT counter|NN 's|POS overflow|JJ status|NN bit|NN (|( in|IN msr_perf_global_status|NN ,|, msr|RB 38eh|CD )|) may|MD not|RB be|VB updated|VBN properly|RB ;|: additionally|RB ,|, pmi|JJ interrupt|NN may|MD be|VB missed|VBN if|IN software|NN programs|NNS a|DT counter|NN in|IN sampling-mode|NN (|( pmi|JJ bit|NN is|VBZ set|VBN on|IN counter|NN configuration|NN )|) .|.
implication	successive|JJ fixed|VBN counter|NN overflows|NNS may|MD be|VB discarded|VBN when|WRB freeze|NN perfmon|NN on|IN pmi|NN is|VBZ used|VBN .|.
workaround	software|NN can|MD avoid|VB this|DT by|IN :|:
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD not|RB occur|VB following|VBG a|DT vm|JJ entry|NN to|TO the|DT shutdown|JJ state|NN
problem	if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|NN ,|, vm-execution|NN controls|NNS set|VBD to|TO 1|CD ,|, and|CC if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN after|IN vm|JJ entry|NN ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB immediately|RB after|IN vm|JJ entry|NN unless|IN the|DT vm|NN entry|NN put|VBD the|DT logical|JJ processor|NN in|IN the|DT wait-for|JJ sipi|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS do|VBP not|RB occur|VB if|IN the|DT vm|NN entry|NN put|VBD the|DT processor|NN in|IN the|DT shutdown|JJ state|NN .|.
implication	a|DT vmm|NN may|MD fail|VB to|TO deliver|VB a|DT virtual|JJ nmi|NN to|TO a|DT virtual|JJ machine|NN in|IN the|DT shutdown|JJ state|NN .|.
workaround	before|IN performing|VBG a|DT vm|JJ entry|NN to|TO the|DT shutdown|JJ state|NN ,|, software|NN should|MD check|VB whether|IN the|DT virtual|JJ nmis|NN and|CC nmi-window|JJ exiting|VBG vm-execution|NN controls|NNS are|VBP both|DT 1.|CD if|IN they|PRP are|VBP ,|, software|NN should|MD clear|VB nmi-window|JJ exiting|NN and|CC inject|VB an|DT nmi|NN as|IN part|NN of|IN vm|JJ entry|NN .|.
title	execution|NN of|IN invvpid|JJ outside|IN 64-bit|JJ mode|NN can|MD not|RB invalidate|VB translations|NNS for|IN 64-bit|JJ linear|JJ addresses|NNS
problem	executions|NNS of|IN the|DT invvpid|JJ instruction|NN outside|IN 64-bit|JJ mode|NN with|IN the|DT invvpid|JJ type|NN individual-address|JJ invalidation|NN ignore|NN bits|VBZ 63:32|CD of|IN the|DT linear|JJ address|NN in|IN the|DT invvpid|JJ descriptor|NN and|CC invalidate|JJ translations|NNS for|IN bits|NNS 31:0|CD of|IN the|DT linear|JJ address|NN .|.
implication	the|DT invvpid|JJ instruction|NN may|MD fail|VB to|TO invalidate|VB translations|NNS for|IN linear|JJ addresses|NNS that|WDT set|VBP bits|NNS in|IN the|DT range|NN 63:32.|CD because|IN this|DT erratum|NN applies|VBZ only|RB to|TO executions|NNS outside|IN 64-bit|JJ mode|NN ,|, it|PRP applies|VBZ only|RB to|TO attempts|NNS by|IN a|DT 32-bit|JJ virtual-machine|JJ monitor|NN (|( vmm|NN )|) to|TO invalidate|VB translations|NNS for|IN a|DT 64-bit|JJ guest|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT combination|NN of|IN data|NNS accesses|NNS that|WDT are|VBP split|VBN across|IN cacheline|JJ boundaries|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN
problem	under|IN certain|JJ complex|JJ micro-architectural|JJ conditions|NNS ,|, closely|RB spaced|VBN data|NN accesses|NNS that|WDT are|VBP split|VBN across|IN cacheline|JJ boundaries|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|. this|DT erratum|NN has|VBZ not|RB been|VBN observed|VBN with|IN any|DT general|JJ purpose|NN operating|VBG systems|NNS .|.
workaround	none|NN identified|VBN .|.
title	perfmon|NN overflow|IN status|NN can|MD not|RB be|VB cleared|VBN after|IN certain|JJ conditions|NNS have|VBP occurred|VBN
problem	under|IN very|RB specific|JJ timing|NN conditions|NNS ,|, if|IN software|NN tries|NNS to|TO disable|VB a|DT perfmon|NN counter|NN through|IN msr|NN ia32_perf_global_ctrl|NN (|( 0x38f|CD )|) or|CC through|IN the|DT per-counter|JJ event-|JJ select|NN (|( e.g|JJ .|. msr|VB 0x186|CD )|) and|CC the|DT counter|NN reached|VBD its|PRP$ overflow|JJ state|NN very|RB close|RB to|TO that|DT time|NN ,|, then|RB due|JJ to|TO this|DT erratum|NN the|DT overflow|JJ status|NN indication|NN in|IN msr|NN ia32_perf_gloal_stat|NN (|( 0x38e|CD )|) may|MD be|VB left|VBN set|VBN with|IN no|DT way|NN for|IN software|NN to|TO clear|VB it|PRP .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD be|VB unable|JJ to|TO clear|VB the|DT perfmon|NN counter|NN overflow|IN status|NN indication|NN .|.
workaround	software|NN may|MD avoid|VB this|DT erratum|NN by|IN clearing|VBG the|DT perfmon|NN counter|NN value|NN prior|RB to|TO disabling|VBG it|PRP and|CC then|RB clearing|VBG the|DT overflow|JJ status|NN indication|NN bit|NN .|.
title	package|NN c6|VBZ c-state|JJ exit|NN may|MD result|VB in|IN uncorrectable|JJ memory|NN errors|NNS
problem	on|IN a|DT subset|NN of|IN processors|NNS ,|, during|IN package|NN c6|JJ c-state|JJ transitions|NNS ,|, internal|JJ circuit|NN marginality|NN may|MD cause|VB uncorrectable|JJ memory|NN errors|NNS to|TO occur|VB on|IN exiting|VBG package|NN c6|VBD c-|JJ state|NN .|. the|DT errors|NNS will|MD be|VB logged|VBN in|IN ia32_mci_status|NN msr|NN with|IN mcacod|JJ =|$ 0x009f|CD .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vmresume|NN may|MD omit|VB check|NN of|IN revision|NN identifier|NN of|IN linked|VBN vmcs|NN
problem	if|IN the|DT vmcs|NN link|NN pointer|NN is|VBZ valid|JJ in|IN the|DT vmcs|NN ,|, vm|JJ entry|NN instructions|NNS should|MD check|VB that|IN the|DT 32|CD bits|NNS referenced|VBN by|IN that|DT pointer|NN contains|VBZ the|DT processor|NN 's|POS vmcs|JJ revision|NN identifier|NN and|CC fail|VB if|IN it|PRP does|VBZ not|RB .|. due|JJ to|TO this|DT erratum|NN ,|, vmresume|NN may|MD omit|VB this|DT check|NN and|CC thus|RB not|RB cause|VB vm|JJ entry|NN to|TO fail|VB in|IN some|DT cases|NNS .|.
implication	the|DT revision|NN identifier|NN of|IN the|DT linked|VBN vmcs|NN may|MD not|RB be|VB checked|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT init|JJ signal|NN may|MD cause|VB unpredictable|JJ behavior|NN after|IN a|DT vmxoff|NN
problem	if|IN software|NN has|VBZ used|VBN vmx-preemption|NN timer|NN and|CC subsequently|RB leaves|VBZ vmx|JJ operation|NN this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ behavior|NN ,|, including|VBG a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software.using|VBG vmxoff|NN ,|, then|RB an|DT init|JJ signal|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ behavior|NN ,|, including|VBG a|DT system|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	apic|NN timer|NN interrupts|NNS may|MD be|VB lost|VBN during|IN core|NN c3|NN
problem	apic|NN timer|NN interrupts|NNS intended|VBN to|TO awaken|VB from|IN core|NN c3|NN may|MD be|VB lost|VBN under|IN certain|JJ timing|JJ conditions|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT lost|JJ timer|NN interrupt|NN may|MD cause|VB the|DT system|NN to|TO hang|VB .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mci_addr|NN may|MD be|VB incorrect|JJ for|IN cache|NN parity|NN errors|NNS
problem	in|IN cases|NNS when|WRB a|DT wbinvd|NN instruction|NN evicts|VBZ a|DT line|NN containing|VBG an|DT address|NN or|CC data|NN parity|NN error|NN (|( mcacod|NN of|IN 0x124|CD ,|, and|CC mscod|NN of|IN 0x10|CD )|) ,|, the|DT address|NN of|IN this|DT error|NN should|MD be|VB logged|VBN in|IN the|DT mci_addr|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT logged|JJ address|NN may|MD be|VB incorrect|JJ ,|, even|RB though|IN mci_status.addrv|NN (|( bit|IN 63|CD )|) is|VBZ set|VBN .|.
implication	the|DT address|NN reported|VBD in|IN mci_addr|NN may|MD not|RB be|VB correct|JJ for|IN cases|NNS of|IN a|DT parity|NN error|NN found|VBD during|IN wbinvd|JJ execution|NN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN timer|NN interrupt|NN may|MD be|VB lost|VBN
problem	an|DT apic|JJ timer|NN interrupt|NN can|MD be|VB lost|VBN when|WRB it|PRP aligns|VBZ precisely|RB with|IN an|DT internal|JJ cpu|NN counter|NN overflow|JJ condition|NN (|( the|DT overflow|NN condition|NN occurs|VBZ once|RB about|IN every|DT 90|CD minutes|NNS )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, for|IN certain|JJ programmed|JJ values|NNS of|IN the|DT apic|NN timer|NN ,|, the|DT processor|NN may|MD not|RB recognize|VB and|CC service|VB the|DT interrupt|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	cr0.cd|NN is|VBZ ignored|VBN in|IN vmx|NN operation|NN
problem	if|IN cr0.cd=1|VBN ,|, the|DT mtrrs|NN and|CC pat|NN should|MD be|VB ignored|VBN and|CC the|DT uc|JJ memory|NN type|NN should|MD be|VB used|VBN for|IN all|DT memory|NN accesses|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN in|IN vmx|NN operation|NN will|MD operate|VB as|IN if|IN cr0.cd=0|NN even|RB if|IN that|DT bit|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN may|MD not|RB function|VB properly|RB in|IN vmx|JJ operation|NN .|.
workaround	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN should|MD not|RB be|VB executed|VBN in|IN vmx|JJ root|NN operation|NN .|.
title	sensitivity|NN in|IN execution|NN unit|NN clock|NN circuitry|NN on|IN a|DT small|JJ subset|NN of|IN intel|NN xeon|NN processor|NN x5675|NNP ,|, x5690|NNP and|CC x5687|NNP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ and|CC platform|JJ conditions|NNS ,|, the|DT execution|NN unit|NN on|IN a|DT small|JJ subset|NN of|IN intel|NN xeon|NN processor|NN x5675|NNP ,|, x5690|NNP and|CC x5687|NNP may|MD not|RB complete|VB some|DT instructions|NNS correctly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT execution|NN unit|NN may|MD not|RB complete|VB some|DT instructions|NNS correctly|RB ,|, leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hypervisor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN
problem	when|WRB a|DT uc|NN (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO update|VB the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN after|IN a|DT uc|JJ error|NN is|VBZ logged|VBN .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	eoi-broadcast|JJ suppression|NN may|MD not|RB function|VB properly|RB if|IN enabled|VBN or|CC disabled|VBN while|IN an|DT interrupt|NN is|VBZ in|IN service|NN
problem	if|IN a|DT processor|NN supports|VBZ eoi-broadcast|JJ suppression|NN ,|, a|DT write|NN to|TO the|DT local|JJ apic|NN 's|POS eoi|JJ register|NN does|VBZ not|RB generate|VB a|DT broadcast|NN eoi|NN (|( even|RB if|IN the|DT interrupt|NN is|VBZ level-triggered|JJ )|) if|IN bit|$ 12|CD of|IN the|DT local|JJ apic|NN 's|POS svr|NN (|( spurious-interrupt|JJ vector|NN register|NN )|) is|VBZ set|VBN at|IN the|DT time|NN of|IN the|DT write|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT local|JJ apic|NN decides|VBZ whether|IN to|TO generate|VB a|DT broadcast|NN eoi|NN based|VBN on|IN the|DT value|NN that|WDT bit|VBZ 12|CD of|IN the|DT svr|NN had|VBD at|IN the|DT time|NN at|IN which|WDT the|DT most|RBS recent|JJ interrupt|NN was|VBD delivered|VBN or|CC the|DT time|NN of|IN the|DT most|RBS recent|JJ write|NN to|TO the|DT eoi|NN register|NN (|( whichever|WDT is|VBZ later|RB )|) .|.
implication	if|IN software|NN modifies|NNS bit|VBP 12|CD of|IN svr|NN while|IN servicing|VBG an|DT interrupt|NN ,|, the|DT next|JJ write|NN to|TO the|DT eoi|JJ register|NN may|MD not|RB use|VB the|DT new|JJ bit|NN value|NN .|.
workaround	software|NN should|MD not|RB modify|VB bit|RB 12|CD of|IN svr|NN while|IN servicing|VBG a|DT level-triggered|JJ interrupt|NN .|.
title	an|DT event|NN may|MD intervene|VB before|IN a|DT system|NN management|NN interrupt|NN that|WDT results|NNS from|IN in|IN or|CC ins|NNS
problem	if|IN an|DT i/o|JJ instruction|NN (|( in|IN ,|, ins|NNS ,|, out|RP ,|, or|CC outs|NNS )|) results|NNS in|IN an|DT smi|NN (|( system-management|JJ interrupt|NN )|) ,|, the|DT processor|NN will|MD set|VB the|DT io_smi|JJ bit|NN at|IN offset|$ 7fa4h|CD in|IN smram|NN .|. this|DT interrupt|NN should|MD be|VB delivered|VBN immediately|RB after|IN execution|NN of|IN the|DT i/o|JJ instruction|NN so|IN that|IN the|DT software|NN handling|VBG the|DT smi|NN can|MD cause|VB the|DT i/o|JJ instruction|NN to|TO be|VB re-executed|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ for|IN another|DT event|NN (|( e.g.|NN ,|, a|DT nonmaskable|JJ interrupt|NN )|) to|TO be|VB delivered|VBN before|IN the|DT smi|NN that|WDT follows|VBZ the|DT execution|NN of|IN an|DT in|IN or|CC ins|NNS instruction|NN
implication	if|IN software|NN handling|VBG an|DT affected|JJ smi|NN uses|VBZ i/o|JJ instruction|NN restart|NN ,|, the|DT handler|NN for|IN the|DT intervening|JJ event|NN will|MD not|RB be|VB executed|VBN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB ``|`` xd|JJ bit|NN disable|JJ ''|'' in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT ``|`` execute|NN disable|JJ ''|'' feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT ``|`` load|NN ia32_efer|NN ''|'' vm-exit|NN control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT ``|`` execute|NN disable|JJ ''|'' feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	bios|NNS acm|VBP may|MD report|VB an|DT incorrect|JJ txt.errorcode|NN in|IN multiprocessor|NN configurations|NNS
problem	in|IN multiprocessor|NN configurations|NNS ,|, txt.errorcode|EX error|NN information|NN may|MD be|VB lost|VBN across|IN bios|NNS acm|VBP calls|NNS due|JJ to|TO a|DT synchronization|NN problem|NN .|.
implication	in|IN multiprocessor|NN configurations|NNS ,|, sinit|NN acm|JJ errors|NNS may|MD not|RB be|VB correctly|RB reported|VBN in|IN txt.errorcode|NN .|.
workaround	uniprocessor|JJ configurations|NNS are|VBP unaffected|VBN by|IN this|DT erratum|NN .|. if|IN the|DT platform|NN is|VBZ changed|VBN to|TO a|DT uniprocessor|JJ configuration|NN ,|, txt.errorcode|NN will|MD be|VB reported|VBN accurately|RB .|.
title	bios|NNS acm|VBP reset|VB tpm|JJ auxiliary|JJ indices|NNS function|NN not|RB available|JJ
problem	early|RB server|NN bios|NNS acm|VBP releases|NNS do|VBP not|RB support|VB the|DT new|JJ reset|NN tpm|NN auxiliary|JJ indices|NNS function|NN (|( esi|JJ =|NNP 0x02|CD )|) .|.
implication	calls|NNS to|TO the|DT bios|NNS acm|VBP reset|VB auxiliary|JJ indices|NNS function|NN on|IN affected|JJ acm|NN releases|NNS will|MD return|VB control|VB back|RB to|TO the|DT caller|NN without|IN performing|VBG the|DT function|NN .|.
workaround	none|NN identified|VBN .|.
title	if|IN processor|NN is|VBZ reset|VBN without|IN resetting|VBG the|DT ioh|NN with|IN secrets|NNS in|IN memory|NN ,|, the|DT bios|NNS acm|VBP will|MD hand-off|VB to|TO bios|VB with|IN memory|NN locked|VBN
problem	the|DT platform|NN may|MD assert|VB reset|VB only|RB to|TO the|DT processor|NN to|TO change|VB ddr|JJ speed|NN or|CC make|VB another|DT configuration|NN change|NN .|. if|IN cold|JJ reset|NN or|CC warm|JJ reset|NN is|VBZ asserted|VBN to|TO the|DT processor|NN with|IN secrets|NNS in|IN memory|NN without|IN resetting|VBG the|DT ioh|NN ,|, the|DT bios|NNS acm|VBP will|MD hand|NN off|RB to|TO bios|NNS with|IN memory|NN locked|VBN .|.
implication	with|IN memory|NN locked|VBN ,|, bios|NNS will|MD be|VB unable|JJ to|TO initialize|VB memory|NN ,|, resulting|VBG in|IN boot|NN failure|NN .|.
workaround	if|IN reset|VBN #|# is|VBZ asserted|VBN to|TO both|DT the|DT processor|NN and|CC the|DT ioh|NN ,|, exposure|NN to|TO this|DT erratum|NN does|VBZ not|RB exist|VB .|.
title	bios|NNS acm|VBP scheck|NN may|MD set|VB tpm|NN locality|NN 0|CD to|TO inactive|VB status|NN
problem	if|IN bios|NNS has|VBZ set|VBN tpm|JJ locality|NN 0|CD to|TO be|VB active|JJ ,|, bios|JJ acm|NN scheck|NN may|MD reset|VB tpm|JJ locality|NN 0|CD to|TO inactive|VB .|.
implication	bios|NNS implementations|NNS that|WDT depend|VBP upon|IN locality|NN 0|CD active|JJ status|NN to|TO be|VB preserved|VBN across|IN scheck|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	bios|NNS can|MD set|VB tpm|JJ locality|NN 0|CD to|TO active|JJ after|IN scheck|NN if|IN necessary|JJ .|.
title	if|IN bios|JJ policy|NN autopromotion|NN fails|VBZ ,|, txt.acmcrashcode|NN and|CC txt.acmstatus|NN may|MD have|VB incorrect|NN values|NNS
problem	if|IN bios|JJ policy|NN autopromotion|NN fails|VBZ ,|, txt.acmcrashcode|NN and|CC txt.spad|NN may|MD have|VB incorrect|JJ values|NNS .|.
implication	bios|NNS implementations|NNS depending|VBG upon|IN txt.acmcrashcode|NN or|CC txt.spad|NN may|MD not|RB identify|VB bios|NNS policy|NN autopromotion|NN failure|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT bios|NNS acm|NN may|MD write|VB error|NN codes|NNS to|TO the|DT wrong|JJ register|NN
problem	the|DT bios|NNS acm|VBP may|MD incorrectly|RB write|VB error|NN codes|NNS to|TO txt.errorcode|VB (|( offset|VB 0030h|CD )|) instead|RB of|IN txt.biosacm.errorcode|NN (|( offset|VB 0328h|CD )|) .|.
implication	txt.errorcode|NN may|MD be|VB overwritten|VBN with|IN bios|NNS acm|VBP error|NN codes|NNS .|.
workaround	none|NN identified|VBN .|.
title	npw|JJ bios|NNS acms|VBP may|MD allow|VB launch|NN of|IN an|DT mle|NN when|WRB the|DT launch|NN control|NN policy|NN disallows|VBZ npw|JJ launch|NN
problem	with|IN the|DT affected|JJ npw|NN (|( non-production|JJ worthy|NN )|) bios|NNS acms|UH ,|, the|DT measured|VBN launch|NN environment|NN (|( e.g.|NN ,|, virtual|JJ machine|NN monitor|NN or|CC operating|NN system|NN )|) may|MD boot|VB when|WRB the|DT mle|NN launch|NN control|NN policy|NN disallows|VBZ npw|JJ boot|NN .|.
implication	measured|VBN launch|JJ environments|NNS may|MD boot|VB with|IN npw|JJ bios|NNS acms|RB even|RB if|IN the|DT mle|NN launch|NN control|NN policy|NN disallows|VBZ npw|JJ boot|NN .|.
workaround	none|NN identified|VBN .|.
title	tpm|NN pcr17|NN not|RB extended|VBN with|IN bios|NNS acm|VBP values|NNS
problem	with|IN the|DT affected|JJ bios|NNS acms|VBP ,|, tpm|NN (|( trusted|JJ platform|NN module|NN )|) platform|NN configuration|NN register|NN pcr17|NN may|MD not|RB be|VB extended|VBN with|IN the|DT bios|NNS acm|VBP version|NN or|CC non-production|NN worthy|JJ bit|NN .|.
implication	on|IN platforms|NNS using|VBG the|DT affected|JJ bios|NNS acms|VBP ,|, software|NN depending|VBG upon|IN pcr17|JJ attestation|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	bios|NNS acm|VBP may|MD exit|VB to|TO bios|VB with|IN tpm|JJ locality|NN 3|CD activated|VBD
problem	in|IN multiprocessor|NN configurations|NNS ,|, under|IN certain|JJ race|NN conditions|NNS the|DT bios|NNS acm|VBP may|MD exit|VB to|TO bios|VB with|IN tpm|JJ locality|NN 3|CD activated|VBN .|.
implication	if|IN tpm|JJ locality|NN 3|CD is|VBZ left|VBN activated|JJ ,|, bios|NNS will|MD be|VB unable|JJ to|TO activate|VB locality|NN and|CC trusted|VBD boot|NN will|MD fail|VB .|.
workaround	uniprocessor|JJ configurations|NNS are|VBP unaffected|VBN by|IN this|DT erratum|NN .|. if|IN the|DT platform|NN is|VBZ changed|VBN to|TO a|DT uniprocessor|JJ configuration|NN ,|, tpm|JJ locality|NN 3|CD will|MD not|RB be|VB activated|VBN on|IN exit|NN to|TO bios|NNS .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBD
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN
title	smram|JJ state-save|JJ area|NN above|IN the|DT 4|CD gb|NNS boundary|JJ may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	x87|JJ fpu|NN exception|NN (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executing|VBG when|WRB an|DT enhanced|JJ intel|NN speedstep|NN technology|NN transitions|NNS ,|, an|DT intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC a|DT thermal|JJ monitor|NN events|NNS occurs|VBZ ,|, the|DT #|# mf|NN may|MD be|VB taken|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NNS register|NN may|MD contain|VB an|DT incorrect|JJ value|NN when|WRB a|DT mov|NN to|TO ss|VB or|CC pop|VB ss|JJ instruction|NN is|VBZ followed|VBN by|IN an|DT xbegin|NN instruction|NN
problem	if|IN xbegin|VBN is|VBZ executed|VBN immediately|RB after|IN an|DT execution|NN of|IN mov|NN to|TO ss|VB or|CC pop|VB ss|NN ,|, a|DT transactional|JJ abort|NN occurs|NNS and|CC the|DT logical|JJ processor|NN restarts|NNS execution|NN from|IN the|DT fallback|NN instruction|NN address|NN .|. if|IN execution|NN of|IN the|DT instruction|NN at|IN that|DT address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, bits|VBZ [|$ 3:0|CD ]|NN of|IN the|DT dr6|JJ register|NN may|MD contain|VB an|DT incorrect|JJ value|NN .|.
implication	when|WRB the|DT instruction|NN at|IN the|DT fallback|NN instruction|NN address|NN causes|VBZ a|DT debug|JJ exception|NN ,|, dr6|NN may|MD report|VB a|DT breakpoint|NN that|WDT was|VBD not|RB triggered|VBN by|IN that|DT instruction|NN ,|, or|CC it|PRP may|MD fail|VB to|TO report|VB a|DT breakpoint|NN that|WDT was|VBD triggered|VBN by|IN the|DT instruction|NN .|.
workaround	avoid|NN following|VBG a|DT mov|JJ ss|NN or|CC pop|NN ss|JJ instruction|NN immediately|RB with|IN an|DT xbegin|JJ instruction|NN .|.
problem	if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD then|RB opcode|VB bytes|NNS f3|VBP 0f|CD bc|NN should|MD be|VB interpreted|VBN as|IN tzcnt|JJ otherwise|IN they|PRP will|MD be|VB interpreted|VBN as|IN rep|NN bsf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, opcode|NN bytes|NNS f3|VBP 0f|CD bc|NN may|MD execute|VB as|IN tzcnt|NN even|RB if|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 0|CD .|.
implication	software|NN that|WDT expects|VBZ rep|JJ prefix|NN before|IN a|DT bsf|NN instruction|NN to|TO be|VB ignored|VBN may|MD not|RB operate|VB correctly|RB since|IN there|EX are|VBP cases|NNS in|IN which|WDT bsf|NN and|CC tzcnt|NN differ|NN with|IN regard|NN to|TO the|DT flags|NNS that|WDT are|VBP set|VBN and|CC how|WRB the|DT destination|NN operand|NN is|VBZ established|VBN .|.
workaround	software|NN should|MD use|VB the|DT opcode|NN bytes|VBZ f3|RB 0f|CD bc|NNS only|RB if|IN cpuid|VBN .|. (|( eax=07h|JJ ,|, ecx=0|JJ )|) :|: ebx.bmi1|NN (|( bit|IN 3|CD )|) is|VBZ 1|CD and|CC only|RB if|IN the|DT functionality|NN of|IN tzcnt|NN (|( and|CC not|RB bsf|VB )|) is|VBZ desired|VBN .|.
title	pcie*|JJ root-port|NN initiated|VBD compliance|NN state|NN transmitter|NN equalization|NN settings|NNS may|MD be|VB incorrect|JJ
problem	if|IN the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB pcie|JJ polling.compliance|NN at|IN 5.0|CD gt/s|NN or|CC 8.0|CD gt/s|NN transfer|NN rates|NNS ,|, it|PRP should|MD use|VB the|DT link|NN control|NN 2|CD compliance|NN preset/de-emphasis|JJ field|NN (|( bits|NNS [|VBP 15:12|CD ]|NN )|) to|TO determine|VB the|DT correct|JJ de-emphasis|JJ level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT processor|NN is|VBZ directed|VBN to|TO enter|VB polling.compliance|NN from|IN 2.5|CD gt/s|NNS transfer|NN rate|NN ,|, it|PRP retains|VBZ 2.5|CD gt/s|JJ de-emphasis|NN values|NNS .|.
implication	the|DT processor|NN may|MD operate|VB in|IN polling.compliance|NN mode|NN with|IN an|DT incorrect|JJ transmitter|NN de-emphasis|NN level|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT smsw|JJ instruction|NN may|MD execute|VB within|IN an|DT enclave|NN
problem	the|DT smsw|JJ instruction|NN is|VBZ illegal|JJ within|IN an|DT intel|NN software|NN guard|NN extensions|NNS (|( intel|NN sgx|NN )|) enclave|NN ,|, and|CC an|DT attempt|NN to|TO execute|VB it|PRP within|IN an|DT enclave|NN should|MD result|VB in|IN a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN executes|VBZ normally|RB within|IN an|DT enclave|NN and|CC does|VBZ not|RB cause|VB a|DT #|# ud|NN .|.
implication	the|DT smsw|JJ instruction|NN provides|VBZ access|NN to|TO cr0|VB bits|NNS 15:0|CD and|CC will|MD provide|VB that|DT information|NN inside|IN an|DT enclave|NN .|. these|DT bits|NNS include|VBP ne|JJ ,|, et|FW ,|, ts|NN ,|, em|NN ,|, mp|NN and|CC pe|NN .|.
workaround	none|NN identified|VBN .|. if|IN smsw|JJ execution|NN inside|IN an|DT enclave|NN is|VBZ unacceptable|JJ ,|, system|NN software|NN should|MD not|RB enable|VB intel|NN sgx|NN .|.
title	pebs|NN record|NN after|IN a|DT wrmsr|NN to|TO ia32_bios_updt_trig|VB may|MD be|VB incorrect|JJ
problem	a|DT pebs|NN record|NN generated|VBN by|IN a|DT wrmsr|NN to|TO ia32_bios_updt_trig|VB msr|NN (|( 79h|CD )|) may|MD have|VB an|DT incorrect|JJ value|NN in|IN the|DT eventing|VBG eip|JJ field|NN if|IN an|DT instruction|NN prefix|NN was|VBD used|VBN on|IN the|DT wrmsr|NN .|.
implication	the|DT eventing|VBG eip|JJ field|NN of|IN the|DT generated|JJ pebs|NN record|NN may|MD be|VB incorrect|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	instruction|NN prefixes|NNS have|VBP no|DT architecturally-defined|JJ function|NN for|IN the|DT wrmsr|JJ instruction|NN ;|: instruction|NN prefixes|NNS should|MD not|RB be|VB used|VBN with|IN the|DT wrmsr|JJ instruction|NN .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) tip.pgd|NN may|MD not|RB have|VB target|NN ip|NNS payload|NN
problem	when|WRB intel|NN pt|NN is|VBZ enabled|VBN and|CC a|DT direct|JJ unconditional|JJ branch|NN clears|NNS ia32_rtit_status.filteren|VBP (|( msr|JJ 571h|CD ,|, bit|RB 0|CD )|) ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT resulting|VBG tip.pgd|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN disable|JJ )|) may|MD not|RB have|VB an|DT ip|JJ payload|NN with|IN the|DT target|NN ip|NN .|.
implication	it|PRP may|MD not|RB be|VB possible|JJ to|TO tell|VB which|WDT instruction|NN in|IN the|DT flow|NN caused|VBD the|DT tip.pgd|NN using|VBG only|RB the|DT information|NN in|IN trace|NN packets|NNS when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	the|DT intel|NN pt|NN trace|NN decoder|NN can|MD compare|VB direct|JJ unconditional|JJ branch|NN targets|NNS in|IN the|DT source|NN with|IN the|DT filteren|NN address|NN range|NN (|( s|PRP )|) to|TO determine|VB which|WDT branch|NN cleared|VBD filteren|NNS .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT #|# ud|NN
problem	execution|NN of|IN a|DT 64|CD bit|NN operand|JJ movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|JJ exceptions|NNS may|MD be|VB lost|VBN or|CC misreported|VBN following|VBG wrmsr|NN to|TO ia32_bios_updt_trig|VB
problem	if|IN the|DT wrmsr|NN instruction|NN writes|VBZ to|TO the|DT ia32_bios_updt_trig|NN msr|NN (|( 79h|CD )|) immediately|RB after|IN an|DT execution|NN of|IN mov|JJ ss|NN or|CC pop|NN ss|NN that|WDT generated|VBD a|DT debug|JJ exception|NN ,|, the|DT processor|NN may|MD fail|VB to|TO deliver|VB the|DT debug|NN exception|NN or|CC ,|, if|IN it|PRP does|VBZ ,|, the|DT dr6|NN register|NN contents|NNS may|MD not|RB correctly|VB reflect|VBP the|DT causes|NNS of|IN the|DT debug|NN exception|NN .|.
implication	debugging|VBG software|NN may|MD fail|VB to|TO operate|VB properly|RB if|IN a|DT debug|NN exception|NN is|VBZ lost|VBN or|CC does|VBZ not|RB report|VB complete|JJ information|NN .|.
workaround	software|NN should|MD avoid|VB using|VBG wrmsr|JJ instruction|NN immediately|RB after|IN executing|VBG mov|JJ ss|NN or|CC pop|NN ss|NN
title	attempts|NNS to|TO retrain|VB a|DT pcie*|JJ link|NN may|MD be|VB ignored|VBN
problem	a|DT pcie|JJ link|NN should|MD retrain|VB when|WRB retrain|NN link|NN (|( bit|IN 5|CD )|) in|IN the|DT link|NN control|NN register|NN (|( bus|JJ 0|CD ;|: device|NN 1|CD ;|: functions|NNS 0,1,2|CD ;|: offset|VB 0xb0|CD )|) is|VBZ set|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT link|NN is|VBZ in|IN the|DT l1|NN state|NN ,|, it|PRP may|MD ignore|VB the|DT retrain|NN request|NN .|.
implication	the|DT pcie|NN link|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN psb+|JJ packets|NNS may|MD contain|VB unexpected|JJ packets|NNS
problem	some|DT intel|NN processor|NN trace|NN packets|NNS should|MD be|VB issued|VBN only|RB between|IN tip.pge|NN (|( target|VB ip|NN packet.packet|NN generation|NN enable|NN )|) and|CC tip.pgd|$ (|( target|VB ip|NN packet.packet|NN generation|NN disable|NN )|) packets|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB a|DT tip.pge|NN packet|NN is|VBZ generated|VBN it|PRP may|MD be|VB preceded|VBN by|IN a|DT psb+|NN (|( packet|NN stream|RB boundary|JJ )|) that|WDT incorrectly|RB includes|VBZ fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC mode.exec|JJ packets|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, fup|NN and|CC mode.exec|NN may|MD be|VB generated|VBN unexpectedly|RB .|.
workaround	decoders|NNS should|MD ignore|VB fup|NN and|CC mode.exec|NN packets|NNS that|WDT are|VBP not|RB between|IN tip.pge|NNS and|CC
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	placing|VBG an|DT intel|NN pt|NN topa|NN in|IN non-wb|JJ memory|NN or|CC writing|VBG it|PRP within|IN a|DT transactional|JJ region|NN may|MD lead|VB to|TO system|NN instability|NN
problem	if|IN an|DT intel|NN pt|NN topa|NN (|( table|NN of|IN physical|JJ addresses|NNS )|) is|VBZ not|RB placed|VBN in|IN wb|NN (|( writeback|NN )|) memory|NN or|CC is|VBZ written|VBN by|IN software|NN executing|VBG within|IN an|DT intel|JJ transactional|JJ synchronization|NN extension|NN (|( intel|JJ tsx|NN )|) transactional|JJ region|NN ,|, the|DT system|NN may|MD become|VB unstable|JJ .|.
implication	unusual|JJ treatment|NN of|IN the|DT topa|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	none|NN identified|VBN .|. intel|NN pt|NN topa|NN should|MD reside|VB in|IN wb|JJ memory|NN and|CC should|MD not|RB be|VB written|VBN within|IN a|DT transactional|JJ region|NN .|.
title	vm|NN entry|NN that|WDT clears|VBZ traceen|JJ may|MD generate|VB a|DT fup|NN
problem	if|IN vm|JJ entry|NN clears|VBZ intel|JJ pt|NN (|( intel|NN processor|NN trace|NN )|) ia32_rtit_ctl.traceen|NN (|( msr|JJ 570h|CD ,|, bit|RB 0|CD )|) while|IN packeten|NN is|VBZ 1|CD then|RB a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) will|MD precede|VB the|DT tip.pgd|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN disable|NN )|) .|. vm|JJ entry|NN can|MD clear|VB traceen|JJ if|IN the|DT vm-entry|NN msr-load|JJ area|NN includes|VBZ an|DT entry|NN for|IN the|DT ia32_rtit_ctl|NN msr|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unexpected|JJ fup|NN may|MD be|VB generated|VBN that|IN creates|VBZ the|DT appearance|NN of|IN an|DT asynchronous|JJ event|NN taking|VBG place|NN immediately|RB before|IN or|CC during|IN the|DT vm|JJ entry|NN .|.
workaround	the|DT intel|NN pt|NN trace|NN decoder|NN may|MD opt|VB to|TO ignore|VB any|DT fup|NN whose|WP$ ip|NN matches|VBZ that|IN of|IN a|DT vm|JJ entry|NN instruction|NN .|.
title	edram|RB corrected|VBN error|NN events|NNS may|MD not|RB be|VB properly|RB logged|VBN after|IN a|DT warm|JJ reset|NN
problem	after|IN a|DT warm|JJ reset|NN ,|, an|DT edram|NN corrected|VBN error|NN may|MD not|RB be|VB logged|VBN correctly|RB until|IN the|DT associated|JJ machine|NN check|NN register|NN is|VBZ initialized|VBN .|. this|DT erratum|NN may|MD affect|VB ia32_mc8_status|NN or|CC ia32_mc10_status|NN .|.
implication	the|DT edram|NN corrected|VBD error|NN information|NN may|MD be|VB lost|VBN when|WRB this|DT erratum|NN occurs|VBZ .|.
workaround	data|NNS from|IN the|DT affected|JJ machine|NN check|NN registers|NNS should|MD be|VB read|VBN and|CC the|DT registers|NNS initialized|VBD as|RB soon|RB as|IN practical|JJ after|IN a|DT warm|JJ reset|NN .|.
title	processor|NN instability|NN may|MD occur|VB when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN
problem	under|IN certain|JJ circumstances|NNS ,|, reading|VBG a|DT machine|NN check|NN register|NN using|VBG the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) rdiamsr|NN command|NN may|MD result|VB in|IN a|DT machine|NN check|NN ,|, processor|NN hang|NN or|CC shutdown|NN .|.
implication	machine|NN check|NN ,|, hang|NN or|CC shutdown|NN may|MD be|VB observed|VBN when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enclu|NN [|NNP egetkey|NN ]|NNP ignores|VBZ keyrequest.miscmask|VB
problem	the|DT intel|NN software|NN guard|NN extensions|NNS (|( intel|NN sgx|NN )|) enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN ignores|VBZ the|DT miscmask|NN field|NN in|IN keyrequest|JJS structure|NN when|WRB computing|VBG a|DT provisioning|NN key|NN ,|, a|DT provisioning|VBG seal|NN key|NN ,|, or|CC a|DT seal|JJ key|NN .|.
implication	enclu|NN [|NNP egetkey|NN ]|NNP will|MD return|VB the|DT same|JJ key|NN in|IN response|NN to|TO two|CD requests|NNS that|WDT differ|VBP only|RB in|IN the|DT value|NN of|IN keyrequest.miscmask|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	when|WRB executing|VBG the|DT enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN ,|, software|NN should|MD ensure|VB the|DT bits|NNS set|VBN in|IN keyrequest.miscmask|NN are|VBP a|DT subset|NN of|IN the|DT bits|NNS set|VBN in|IN the|DT current|JJ secs|NN miscselect|JJ field|NN .|.
title	popcnt|JJ instruction|NN may|MD take|VB longer|JJR to|TO execute|VB than|IN expected|VBN
problem	popcnt|JJ instruction|NN execution|NN with|IN a|DT 32|CD or|CC 64|CD bit|NN operand|NN may|MD be|VB delayed|VBN until|IN previous|JJ non-dependent|JJ instructions|NNS have|VBP executed|VBN .|.
implication	software|NN using|VBG the|DT popcnt|JJ instruction|NN may|MD experience|VB lower|JJR performance|NN than|IN expected|VBN .|.
workaround	none|NN identified|VBD
title	enclu|NN [|NNP ereport|NN ]|NN may|MD cause|VB a|DT #|# gp|NN when|WRB targetinfo.miscselect|NN is|VBZ non-zero|JJ
problem	the|DT intel|NN sgx|NN (|( intel|NN software|NN guard|JJ extensions|NNS )|) enclu|VBP [|JJ ereport|NN ]|NNP instruction|NN may|MD cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) if|IN any|DT bit|NN is|VBZ set|VBN in|IN targetinfo|JJ structures|NNS miscselect|JJ field|NN .|.
implication	this|DT erratum|NN may|MD cause|VB unexpected|JJ general-protection|JJ exceptions|NNS inside|IN enclaves|NNS .|.
workaround	when|WRB executing|VBG the|DT enclu|NN [|NNP ereport|NN ]|NNP instruction|NN ,|, software|NN should|MD ensure|VB the|DT bits|NNS set|VBN in|IN targetinfo.miscselect|NN are|VBP a|DT subset|NN of|IN the|DT bits|NNS set|VBN in|IN the|DT current|JJ secs|NN miscselect|JJ field|NN .|.
title	a|DT vmx|JJ transition|NN attempting|VBG to|TO load|VB a|DT non-existent|JJ msr|NN may|MD result|VB in|IN a|DT shutdown|NN
problem	a|DT vmx|JJ transition|NN may|MD result|VB in|IN a|DT shutdown|NN (|( without|IN generating|VBG a|DT machine-check|JJ event|NN )|) if|IN a|DT non-existent|JJ msr|NN is|VBZ included|VBN in|IN the|DT associated|JJ msr-load|JJ area|NN .|. when|WRB such|JJ a|DT shutdown|JJ occurs|NN ,|, a|DT machine|NN check|NN error|NN will|MD be|VB logged|VBN with|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 406h|CD ,|, but|CC the|DT processor|NN does|VBZ not|RB issue|VB the|DT special|JJ shutdown|JJ cycle|NN .|. a|DT hardware|JJ reset|NN must|MD be|VB used|VBN to|TO restart|VB the|DT processor|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT hyper-visor|NN may|MD experience|VB an|DT unexpected|JJ shutdown|NN .|.
workaround	software|NN should|MD not|RB configure|VB vmx|JJ transitions|NNS to|TO load|VB non-existent|JJ msrs|NN .|.
title	transitions|NNS out|IN of|IN 64-bit|JJ mode|NN may|MD corrupt|VB the|DT x87|NNP fpu|NN instruction|NN and|CC data|NNS pointer|NN registers|NNS
problem	a|DT transition|NN from|IN 64-bit|JJ mode|NN to|TO compatibility|NN mode|NN may|MD zero|VB bits|NNS [|$ 63:32|CD ]|NN of|IN the|DT x87|NNP fpu|NN instruction|NN pointer|NN offset|NN (|( fip|JJ )|) and|CC the|DT x87|NNP fpu|NN data|NNS pointer|NN offset|NN (|( fdp|JJ )|) .|.
implication	a|DT later|JJ instruction|NN that|WDT saves|VBZ x87|JJ fpu|NN state|NN will|MD not|RB save|VB bits|NNS [|$ 63:32|CD ]|NN of|IN the|DT instruction|NN and|CC data|NN pointers|NNS of|IN the|DT last|JJ non-control|JJ instruction|NN executed|VBN .|.
workaround	64-bit|JJ software|NN should|MD save|VB x87|NNP fpu|JJ state|NN before|IN leaving|VBG 64-bit|JJ mode|NN .|.
title	intel|NN pt|NNS fup|VBP may|MD be|VB dropped|VBN after|IN ovf|NN
problem	some|DT intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) ovf|NN (|( overflow|IN )|) packets|NNS may|MD not|RB be|VB followed|VBN by|IN a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) or|CC tip.pge|NN (|( target|VB ip|NN packet|NN ,|, packet|NN generation|NN enable|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT unexpected|JJ packet|NN sequence|NN is|VBZ generated|VBN .|.
workaround	when|WRB it|PRP encounters|VBZ an|DT ovf|NN without|IN a|DT following|JJ fup|NN or|CC tip.pge|NN ,|, the|DT intel|NN pt|NN trace|NN decoder|NN should|MD scan|VB for|IN the|DT next|JJ tip|NN ,|, tip.pge|NN ,|, or|CC psb+|NN to|TO resume|VB operation|NN .|.
title	encls|NN [|NN ecreate|NN ]|NNP causes|VBZ #|# gp|NN if|IN enclave|JJ base|NN address|NN is|VBZ not|RB canonical|JJ
problem	the|DT encls|NN [|NNP ecreate|NN ]|NNP instruction|NN uses|VBZ an|DT secs|NN (|( intel|JJ sgx|NN enclave|VBP control|NN structure|NN )|) referenced|VBN by|IN the|DT srcpage|NN pointer|NN in|IN the|DT pageinfo|NN structure|NN ,|, which|WDT is|VBZ referenced|VBN by|IN the|DT rbx|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN causes|VBZ a|DT #|# gp|NN (|( general-protection|JJ fault|NN )|) if|IN the|DT secs|NN attributes|VBZ indicate|VBP that|IN the|DT enclave|NN should|MD operate|VB in|IN 64-bit|JJ mode|NN and|CC the|DT enclave|JJ base|NN linear|JJ address|NN in|IN the|DT secs|NN is|VBZ not|RB canonical|JJ .|.
implication	system|NN software|NN will|MD incur|VB a|DT general-protection|NN fault|NN if|IN it|PRP mistakenly|RB programs|NNS the|DT secs|NN with|IN a|DT non-canonical|JJ address|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	system|NN software|NN should|MD always|RB specify|VB a|DT canonical|JJ address|NN as|IN the|DT base|NN address|NN of|IN the|DT 64-bit|JJ mode|NN enclave|NN .|.
title	data|NNS breakpoint|NN may|MD not|RB be|VB detected|VBN on|IN a|DT rep|NN movs|NN
problem	a|DT rep|NN movs|NN instruction|NN that|WDT causes|VBZ an|DT exception|NN or|CC a|DT vm|JJ exit|NN may|MD not|RB detect|VB a|DT data|NN breakpoint|NN that|WDT occurred|VBD on|IN an|DT earlier|JJR memory|NN access|NN of|IN that|DT rep|NN movs|NN instruction|NN .|.
implication	a|DT debugger|NN may|MD miss|VB a|DT data|NN read/write|NN access|NN if|IN it|PRP is|VBZ done|VBN by|IN a|DT rep|NN movs|NN instruction|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD report|VB spurious|JJ faults|NNS
problem	the|DT iommu|JJ unit|NN for|IN processor|NN graphics|NNS pre-fetches|NNS context|NN (|( or|CC extended-context|NN )|) entries|VBZ to|TO improve|VB performance|NN .|. due|JJ to|TO the|DT erratum|NN ,|, the|DT iommu|JJ unit|NN may|MD report|VB spurious|JJ dma|NNS remapping|VBG faults|NNS if|IN prefetching|VBG encounters|NNS a|DT context|NN (|( or|CC extended-|VB context|NN )|) entry|NN which|WDT is|VBZ not|RB marked|JJ present|NN .|.
implication	software|NN may|MD observe|VB spurious|JJ dma|NNS remapping|VBG faults|NNS when|WRB the|DT present|JJ bit|NN for|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN corresponding|VBG to|TO the|DT processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) is|VBZ cleared|VBN .|. these|DT faults|NNS may|MD be|VB reported|VBN when|WRB the|DT processor|NN graphics|NNS device|NN is|VBZ quiescent|JJ .|.
workaround	none|NN identified|VBN .|. instead|RB of|IN marking|VBG a|DT context|NN not|RB present|JJ ,|, software|NN should|MD mark|VB the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN present|NN while|IN using|VBG the|DT page|NN table|NN to|TO indicate|VB all|PDT the|DT memory|NN pages|NNS referenced|VBN by|IN the|DT context|NN entry|NN is|VBZ not|RB present|JJ .|.
title	pcie*|NN and|CC dmi|JJ links|NNS with|IN lane|JJ polarity|NN inversion|NN may|MD result|VB in|IN link|NN failure|NN
problem	the|DT processors|NNS pcie|VBP and|CC dmi|VBP links|NNS may|MD fail|VB after|IN exiting|VBG package|NN c7|NN or|CC deeper|JJR if|IN the|DT platform|NN requires|VBZ the|DT link|NN to|TO utilize|VB lane|JJ polarity|NN inversion|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN can|MD not|RB support|VB lane|NN polarity|NN inversion|NN on|IN the|DT pcie|NN or|CC dmi|JJ links|NNS when|WRB package|NN c7|NN or|CC deeper|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ expansion|NN rom|NN base|NN address|NN register|NN may|MD be|VB incorrect|JJ
problem	after|IN pcie|$ 8.0|CD gt/s|NN link|NN equalization|NN on|IN a|DT root|NN port|NN (|( bus|JJ 0|CD ;|: device|NN 1|CD ;|: function|NN 0|CD ,|, 1|CD ,|, 2|CD )|) has|VBZ completed|VBN ,|, the|DT expansion|NN rom|NN base|NN address|NN register|NN (|( offset|VB 38h|CD )|) may|MD be|VB incorrect|JJ .|.
implication	software|NN that|WDT uses|VBZ this|DT bar|NN may|MD behave|VB unexpectedly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT partial|JJ workaround|NN for|IN this|DT erratum|NN .|. software|NN should|MD wait|VB at|IN least|JJS 5ms|CD following|VBG link|NN equalization|NN before|IN accessing|VBG these|DT expansion|NN rom|NN base|NN address|NN register|NN .|.
title	pcie*|NN perform|NN equalization|NN may|MD lead|VB to|TO link|VB failure|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB a|DT processor|NN pcie|NN port|NN operating|VBG at|IN 8.0|CD gt/s|NN is|VBZ directed|VBN to|TO redo|VB equalization|NN ,|, either|CC via|IN software|NN or|CC from|IN the|DT link|NN partner|NN ,|, incorrect|JJ coefficients|NNS may|MD be|VB conveyed|VBN during|IN equalization|NN phase|NN 3|CD .|.
implication	if|IN the|DT link|NN partner|NN accepts|VBZ the|DT incorrect|JJ coefficients|NNS ,|, the|DT link|NN may|MD become|VB unstable|JJ .|. note|NN this|DT affects|VBZ 8.0|CD gt/s|NN only|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	when|WRB ,|, on|IN a|DT single|JJ memory|NN channel|NN with|IN 2133|CD mhz|NN ddr4|NN sodimms|NN ,|, mixing|VBG different|JJ vendors|NNS or|CC mixing|VBG single|JJ rank|NN and|CC dual|JJ rank|NN dimms|NN ,|, may|MD lead|VB to|TO a|DT higher|JJR rate|NN of|IN correctable|JJ errors|NNS or|CC system|NN hangs|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, reported|VBD correctable|JJ error|NN counts|NNS may|MD increase|VB or|CC system|NN may|MD hang|VB .|.
workaround	use|VB a|DT single|JJ vendor|NN for|IN and|CC do|VB not|RB mix|VB single|JJ rank|NN and|CC dual|JJ rank|NN 2133|CD mhz|NN ddr4|NN sodimm|NN .|.
title	encls|NN [|NNP einit|NN ]|NNP instruction|NN may|MD unexpectedly|RB #|# gp|NN
problem	when|WRB using|VBG intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) ,|, the|DT encls|NN [|NNP einit|NN ]|NNP instruction|NN will|MD incorrectly|RB cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN fault|NN )|) if|IN the|DT miscselect|JJ field|NN of|IN the|DT sigstruct|NN structure|NN is|VBZ not|RB zero|CD .|.
implication	this|DT erratum|NN may|MD cause|VB an|DT unexpected|JJ #|# gp|NN ,|, but|CC only|RB if|IN software|NN has|VBZ set|VBN bits|NNS in|IN the|DT miscselect|JJ field|NN in|IN sigstruct|NN structure|NN that|WDT do|VBP not|RB correspond|VB to|TO extended|VB features|NNS that|WDT can|MD be|VB written|VBN to|TO the|DT misc|JJ region|NN of|IN the|DT ssa|NN (|( state|NN save|VB area|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	when|WRB executing|VBG the|DT encls|NN [|NNP einit|NN ]|NNP instruction|NN ,|, software|NN should|MD only|RB set|VB bits|NNS in|IN the|DT miscselect|JJ field|NN in|IN the|DT sigstruct|NN structure|NN that|WDT are|VBP enumerated|VBN as|IN 1|CD by|IN cpuid|NN .|. (|( eax=12h|JJ ,|, ecx=0|JJ )|) :|: ebx|NN (|( the|DT bit|NN vector|NN of|IN extended|JJ features|NNS that|WDT can|MD be|VB written|VBN to|TO the|DT misc|JJ region|NN of|IN the|DT ssa|NN )|) .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) ovf|VBP packet|NN may|MD be|VB lost|VBN if|IN immediately|RB preceding|VBG a|DT tracestop|NN
problem	if|IN an|DT intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) internal|JJ buffer|NN overflow|JJ occurs|VBZ immediately|RB before|IN software|NN executes|VBZ a|DT taken|VBN branch|NN or|CC event|NN that|IN enters|VBZ an|DT intel|NN pt|NN tracestop|JJ region|NN ,|, the|DT ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB lost|VBN .|.
implication	the|DT trace|NN decoder|NN will|MD not|RB see|VB the|DT ovf|NN packet|NN ,|, nor|CC any|DT subsequent|JJ packets|NNS (|( e.g.|NN ,|, tracestop|NN )|) that|WDT were|VBD lost|VBN due|JJ to|TO overflow|VB .|.
workaround	none|NN identified|VBN .|.
title	detecting|VBG an|DT intel|NN pt|NN stopped|VBD or|CC error|JJ condition|NN within|IN an|DT intel|NN tsx|JJ region|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	while|IN executing|VBG within|IN an|DT intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) transactional|JJ region|NN with|IN intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) enabled|VBD and|CC an|DT event|NN occurs|VBZ that|IN causes|VBZ either|CC the|DT error|NN bit|NN (|( bit|IN 4|CD )|) or|CC stopped|VBN bit|NN (|( bit|IN 5|CD )|) in|IN the|DT ia32_rtit_status|NN msr|NN (|( 0571h|CD )|) to|TO be|VB set|VBN then|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	a|DT system|NN hang|NN may|MD occur|VB when|WRB intel|NN pt|NN and|CC intel|NN tsx|NN are|VBP used|VBN together|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	wrmsr|NN to|TO ia32_bios_updt_trig|VB may|MD be|VB counted|VBN as|IN multiple|JJ instructions|NNS
problem	when|WRB software|NN loads|VBZ a|DT microcode|NN update|NN by|IN writing|VBG to|TO msr|VB ia32_bios_updt_trig|NN (|( 79h|CD )|) on|IN multiple|JJ logical|JJ processors|NNS in|IN parallel|NN ,|, a|DT logical|JJ processor|NN may|MD ,|, due|JJ to|TO this|DT erratum|NN ,|, count|VBP the|DT wrmsr|JJ instruction|NN as|IN multiple|JJ instruction-retired|JJ events|NNS .|.
implication	performance|NN monitoring|NN with|IN the|DT instruction-retired|JJ event|NN may|MD over|VB count|NN by|IN up|IN to|TO four|CD extra|JJ events|NNS per|IN instance|NN of|IN wrmsr|NN which|WDT targets|VBZ the|DT ia32_bios_updt_trig|JJ register|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT x87|NNP fip|NN may|MD be|VB incorrect|JJ
problem	the|DT x87|NNP fpu|NN should|MD update|VB the|DT x87|NNP fip|NN (|( fpu|JJ instruction|NN pointer|NN )|) for|IN every|DT non-control|JJ x87|NN instruction|NN executed|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT fip|NN is|VBZ valid|JJ only|RB if|IN the|DT last|JJ non-|JJ control|NN fp|JJ instruction|NN had|VBD an|DT unmasked|JJ exception|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT instruction|NN that|WDT saves|VBZ fip|NN (|( for|IN example|NN ,|, fstenv|NN )|) may|MD save|VB an|DT incorrect|JJ value|NN .|. software|NN that|WDT depends|VBZ on|IN the|DT fip|NN value|NN for|IN x87|JJ non-control|JJ instructions|NNS without|IN unmasked|JJ exceptions|NNS may|MD not|RB operate|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	branch|NN instructions|NNS may|MD initialize|VB intel|JJ memory|NN protection|NN extensions|NNS (|( intel|NN mpx|NN )|) bound|NN registers|NNS incorrectly|RB .|.
problem	depending|VBG on|IN the|DT current|JJ intel|NN mpx|NN (|( intel|JJ memory|NN protection|NN extensions|NNS )|) configuration|NN ,|, execution|NN of|IN certain|JJ branch|NN instructions|NNS (|( near|IN call|NN ,|, near|IN ret|NN ,|, near|IN jmp|NN ,|, and|CC jcc|JJ instructions|NNS )|) without|IN a|DT bnd|NN prefix|NN (|( f2h|NN )|) initialize|VB the|DT intel|NN mpx|NN bound|NN registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, execution|NN of|IN such|JJ a|DT branch|NN instruction|NN on|IN a|DT user-mode|JJ page|NN may|MD not|RB use|VB the|DT intel|NN mpx|NN configuration|NN register|NN appropriate|NN to|TO the|DT current|JJ privilege|NN level|NN (|( bndcfgu|NN for|IN cpl|NN 3|CD or|CC bndcfgs|VB otherwise|RB )|) for|IN determining|VBG whether|IN to|TO initialize|VB the|DT bound|NN registers|NNS ;|: it|PRP may|MD thus|RB initialize|VB the|DT bound|NN registers|NNS when|WRB it|PRP should|MD not|RB ,|, or|CC fail|VB to|TO initialize|VB them|PRP when|WRB it|PRP should|MD .|.
implication	after|IN a|DT branch|NN instruction|NN on|IN a|DT user-mode|JJ page|NN has|VBZ executed|VBN ,|, a|DT #|# br|NN (|( bound-range|NN )|) exception|NN may|MD occur|VB when|WRB it|PRP should|MD not|RB have|VB or|CC a|DT #|# br|NN may|MD not|RB occur|VB when|WRB one|NN should|MD have|VB .|.
workaround	if|IN supervisor|VBN software|NN is|VBZ not|RB expected|VBN to|TO execute|VB instructions|NNS on|IN user-mode|JJ pages|NNS ,|, software|NN can|MD avoid|VB this|DT erratum|NN by|IN setting|VBG cr4.smep|NN [|NNP bit|NN 20|CD ]|NN to|TO enable|VB supervisor-|JJ mode|NN execution|NN prevention|NN (|( smep|NN )|) .|. if|IN smep|NN is|VBZ not|RB available|JJ or|CC if|IN supervisor|JJ software|NN is|VBZ expected|VBN to|TO execute|VB instructions|NNS on|IN user-mode|JJ pages|NNS ,|, no|DT workaround|NN is|VBZ identified|VBN .|.
title	writing|VBG a|DT non-canonical|JJ value|NN to|TO an|DT lbr|JJ msr|NN does|VBZ not|RB signal|VB a|DT #|# gp|NN when|WRB intel|NN pt|NN is|VBZ enabled|VBN
problem	if|IN intel|VBN pt|NN (|( intel|NN processor|NN trace|NN )|) is|VBZ enabled|VBN ,|, wrmsr|WP will|MD not|RB cause|VB a|DT general-|JJ protection|NN exception|NN (|( #|# gp|NN )|) on|IN an|DT attempt|NN to|TO write|VB a|DT non-canonical|JJ value|NN to|TO any|DT of|IN the|DT following|JJ msrs|NN :|: msr_lastbranch_|NN {|( 0|CD -|: 31|CD }|) _from_ip|NNP (|( 680h|CD 69fh|CD )|) msr_lastbranch|NN {|( 0|CD -|: 31|CD }|) _to_ip|NNP (|( 6c0h|CD 6dfh|CD )|) msr_lastbranch_from_ip|NN (|( 1dbh|CD )|) msr_lastbranch_to_ip|NN (|( 1dch|CD )|) msr_lastint_from_ip|NN (|( 1ddh|CD )|) msr_lastint_to_ip|NN (|( 1deh|CD )|) instead|RB the|DT same|JJ behavior|NN will|MD occur|VB as|IN if|IN a|DT canonical|JJ value|NN had|VBD been|VBN written|VBN .|. specifically|RB ,|, the|DT wrmsr|NN will|MD be|VB dropped|VBN and|CC the|DT msr|NN value|NN will|MD not|RB be|VB changed|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT expected|JJ #|# gp|NN may|MD not|RB be|VB signaled|VBN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD run|VB intel|NN advanced|JJ vector|NN extensions|NNS (|( intel|NN avx|NN )|) code|NN much|RB slower|JJR than|IN expected|VBN
problem	after|IN a|DT c6|NN state|NN exit|NN ,|, the|DT execution|NN rate|NN of|IN intel|NN avx|JJ instructions|NNS may|MD be|VB reduced|VBN .|.
implication	applications|NNS using|VBG intel|NN avx|JJ instructions|NNS may|MD run|VB slower|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	intel|NN pt|NN buffer|VBP overflow|NN may|MD result|VB in|IN incorrect|JJ packets|NNS
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, an|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB issued|VBN after|IN the|DT first|JJ byte|NN of|IN a|DT multi-byte|JJ cyc|NN (|( cycle|NN count|NN )|) packet|NN ,|, instead|RB of|IN any|DT remaining|VBG bytes|NNS of|IN the|DT cyc|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT splicing|NN of|IN the|DT cyc|NN and|CC ovf|JJ packets|NNS may|MD prevent|VB the|DT intel|NN pt|NN decoder|NN from|IN recognizing|VBG the|DT overflow|NN .|. the|DT intel|NN pt|NN decoder|NN may|MD then|RB encounter|VB subsequent|JJ packets|NNS that|WDT are|VBP not|RB consistent|JJ with|IN expected|VBN behavior|NN .|.
workaround	none|NN identified|VBN .|. the|DT decoder|NN may|MD be|VB able|JJ to|TO recognize|VB that|IN this|DT erratum|NN has|VBZ occurred|VBN when|WRB a|DT two-byte|JJ cyc|NN packet|NN is|VBZ followed|VBN by|IN a|DT single|JJ byte|NN cyc|NN ,|, where|WRB the|DT latter|JJ 2|CD bytes|NNS are|VBP 0xf302|CD ,|, and|CC where|WRB the|DT cyc|NN packets|NNS are|VBP followed|VBN by|IN a|DT fup|NN (|( flow|JJ update|NN packet|NN )|) and|CC a|DT psb+|NN (|( packet|NN stream|NN boundary+|NN )|) .|. it|PRP should|MD then|RB treat|VB the|DT two|CD cyc|NN packets|NNS as|IN indicating|VBG an|DT overflow|NN .|.
title	intel|NN pt|NN psb+|JJ packets|NNS may|MD be|VB omitted|VBN on|IN a|DT c6|NN transition|NN
problem	an|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) psb+|NN (|( packet|NN stream|NN boundary+|NN )|) set|NN of|IN packets|NNS may|MD not|RB be|VB generated|VBN as|IN expected|VBN when|WRB ia32_rtit_status.packetbytecnt|JJ [|VBP 48:32|CD ]|NNP (|( msr|FW 0x571|CD )|) reaches|VBZ the|DT psb|NN threshold|NN and|CC a|DT logical|JJ processor|NN c6|NN entry|NN occurs|VBZ within|IN the|DT following|VBG one|CD kbyte|NN of|IN trace|NN output|NN .|.
implication	after|IN a|DT logical|JJ processor|NN enters|NNS c6|VBP ,|, intel|JJ pt|NN output|NN may|MD be|VB missing|VBG psb+|JJ sets|NNS of|IN packets|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_perf_global_status.trace_topa_pmi|JJ bit|NN can|MD not|RB be|VB set|VBN by|IN software|NN
problem	a|DT wrmsr|NN that|WDT attempts|VBZ to|TO set|VB trace_topa_pmi|NN (|( bit|IN 55|CD )|) in|IN the|DT ia32_perf_global_status|NN msr|NN (|( 38eh|CD )|) by|IN writing|VBG a|DT 1|CD to|TO bit|VB 55|CD in|IN the|DT ia32_perf_global_status_set|NN (|( msr|NN (|( 391h|CD )|) will|MD cause|VB a|DT #|# gp|NN fault|NN .|.
implication	software|NN can|MD not|RB set|VB the|DT trace_topa_pmi|JJ bit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG vmx-preemption|NN timer|NN blocks|NNS hdc|VBP operation|NN
problem	hdc|NN (|( hardware|JJ duty|NN cycling|NN )|) will|MD not|RB put|VB the|DT physical|JJ package|NN into|IN the|DT forced|VBN idle|JJ state|NN while|IN any|DT logical|JJ processor|NN is|VBZ in|IN vmx|JJ non-root|JJ operation|NN and|CC the|DT activate|JJ vmx-|JJ preemption|NN timer|IN vm-execution|NN control|NN is|VBZ 1|CD .|.
implication	hdc|NN will|MD not|RB provide|VB the|DT desired|JJ power|NN reduction|NN when|WRB the|DT vmx-preemption|NN timer|NN is|VBZ active|JJ in|IN vmx|JJ non-root|JJ operation|NN .|.
workaround	none|NN identified|VBD
title	enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN ignores|NNS miscmask|VBP value|NN
problem	the|DT enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN always|RB generates|VBZ seal|JJ ,|, provision|NN ,|, and|CC provision_seal|JJ keys|NNS as|IN if|IN the|DT miscmask|NN field|NN in|IN the|DT keyrequest|NN structure|NN is|VBZ 0|CD .|.
implication	the|DT enclu|NN [|NNP egetkey|NN ]|NNP instruction|NN will|MD generate|VB the|DT same|JJ keys|NN for|IN different|JJ miscmask|NN values|NNS .|.
workaround	software|NN should|MD not|RB rely|VB on|IN enclu|JJ [|NNP egetkey|NN ]|NN to|TO produce|VB different|JJ keys|NNS by|IN supplying|VBG different|JJ miscmask|NN values|NNS .|. software|NN should|MD use|VB other|JJ keyrequest|NN fields|NNS to|TO produce|VB separation|NN of|IN the|DT keys|NNS .|.
title	intel|NN tsx|NNS abort|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	certain|JJ microarchitectural|JJ conditions|NNS during|IN an|DT intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) abort|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	software|NN using|VBG intel|NN tsx|NN may|MD be|VB unreliable|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	use|NN of|IN prefetch|NN instructions|NNS may|MD lead|VB to|TO a|DT violation|NN of|IN memory|NN ordering|VBG
problem	under|IN certain|JJ micro|JJ architectural|JJ conditions|NNS ,|, execution|NN of|IN a|DT prefetchh|JJ instruction|NN or|CC a|DT prefetchw|JJ instruction|NN may|MD cause|VB a|DT load|NN from|IN the|DT prefetched|VBN cache|NN line|NN to|TO appear|VB to|TO execute|VB before|IN an|DT earlier|JJR load|NN from|IN another|DT cache|NN line|NN .|.
implication	software|NN that|WDT relies|VBZ on|IN loads|NNS executing|VBG in|IN program|NN order|NN may|MD not|RB operate|VB correctly|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cs|NN limit|NN violation|NN may|MD not|RB be|VB detected|VBN
problem	a|DT cs|NN (|( code|VB segment|NN )|) limit|NN reduction|NN may|MD not|RB be|VB properly|RB applied|VBN .|.
implication	instructions|NNS may|MD be|VB executed|VBN beyond|IN the|DT cs|JJ limit|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	last|JJ level|NN cache|NN performance|NN monitoring|VBG events|NNS may|MD be|VB inaccurate|JJ
problem	the|DT performance|NN monitoring|NN events|NNS longest_lat_cache.reference|NN (|( event|NN 2eh|CD ;|: umask|JJ 4fh|CD )|) and|CC longest_lat_cache.miss|JJ (|( event|NN 2eh|CD ;|: umask|JJ 41h|CD )|) count|NN requests|NNS that|WDT reference|NN or|CC miss|NN in|IN the|DT last|JJ level|NN cache|NN .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT count|NN may|MD be|VB incorrect|JJ .|.
implication	longest_lat_cache|NN events|NNS may|MD be|VB incorrect|JJ .|.
workaround	none|NN identified|VBN .|. software|NN may|MD use|VB the|DT following|JJ offcore_requests|NNS model-specific|JJ sub|JJ events|NNS that|WDT provide|VBP related|VBN performance|NN monitoring|NN data|NNS :|: demand_data_rd|NN ,|, demand_code_rd|NN ,|, demand_rfo|NN ,|, all_data_rd|NN ,|, l3_miss_demand_data_rd|NN ,|, all_requests|NNS .|.
title	#|# gp|NN occurs|VBZ rather|RB than|IN #|# db|NN on|IN code|NN page|NN split|VBD inside|IN an|DT intel|NN sgx|NN enclave|VBP
problem	when|WRB executing|VBG within|IN an|DT intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclave|VBP ,|, a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) may|MD be|VB delivered|VBN instead|RB of|IN a|DT #|# db|NN (|( debug|JJ exception|NN )|) when|WRB an|DT instruction|NN breakpoint|NN is|VBZ detected|VBN .|. this|DT occurs|VBZ when|WRB the|DT instruction|NN to|TO be|VB executed|VBN spans|NNS two|CD pages|NNS ,|, the|DT second|NN of|IN which|WDT has|VBZ an|DT entry|NN in|IN the|DT epcm|NN (|( enclave|JJ page|NN cache|NN map|NN )|) that|WDT is|VBZ not|RB valid|JJ .|.
implication	debugging|VBG software|NN may|MD not|RB be|VB invoked|VBN when|WRB an|DT instruction|NN breakpoint|NN is|VBZ detected|VBN .|.
workaround	software|NN should|MD ensure|VB that|IN all|DT pages|NNS containing|VBG enclave|VBP instructions|NNS have|VBP valid|JJ epcm|NN entries|NNS .|.
title	execution|NN of|IN vaesenclast|JJ instruction|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN instead|RB of|IN a|DT #|# ud|JJ exception|NN
problem	execution|NN of|IN vaesenclast|NN with|IN vex.l=|JJ 1|CD should|MD signal|VB a|DT #|# ud|NN (|( invalid|JJ opcode|NN )|) exception|NN ,|, however|RB ,|, due|JJ to|TO the|DT erratum|NN ,|, a|DT #|# nm|NN (|( device|NN not|RB available|JJ )|) exception|NN may|MD be|VB signaled|VBN .|.
implication	as|IN a|DT result|NN of|IN this|DT erratum|NN ,|, an|DT operating|NN system|NN may|MD restore|VB intel|NN avx|NN and|CC other|JJ state|NN unnecessarily|RB .|.
workaround	none|NN identified|VBN .|.
title	intel|NN sgx|NN enclave|VBP accesses|NNS to|TO the|DT apic-access|JJ page|NN may|MD cause|VB apic-access|JJ vm|NN exits|NNS
problem	in|IN vmx|JJ non-root|JJ operation|NN ,|, intel|NN sgx|NN (|( software|NN guard|NN extensions|NNS )|) enclave|VBP accesses|NNS to|TO the|DT apic-access|JJ page|NN may|MD cause|VB apic-access|JJ vm|NN exits|NNS instead|RB of|IN page|NN faults|NNS .|.
implication	a|DT vmm|NN (|( virtual-machine|JJ monitor|NN )|) may|MD receive|VB a|DT vm|NN exit|NN due|JJ to|TO an|DT access|NN that|WDT should|MD have|VB caused|VBN a|DT page|NN fault|NN ,|, which|WDT would|MD be|VB handled|VBN by|IN the|DT guest|NN os|NN (|( operating|VBG system|NN )|) .|.
workaround	a|DT vmm|JJ avoids|NNS this|DT erratum|NN if|IN it|PRP does|VBZ not|RB map|VB any|DT part|NN of|IN the|DT epc|NN (|( enclave|JJ page|NN cache|NN )|) to|TO the|DT guests|NNS apic-access|JJ address|NN ;|: an|DT operating|NN system|NN avoids|VBZ this|DT erratum|NN if|IN it|PRP does|VBZ not|RB attempt|VB indirect|JJ enclave|NN accesses|NNS to|TO the|DT apic|NN .|.
title	cr3|NN filtering|NN does|VBZ not|RB compare|VB bits|NNS [|$ 11:5|CD ]|NN of|IN cr3|NN and|CC ia32_rtit_cr3_match|NN in|IN pae|NN paging|NN mode|NN
problem	in|IN pae|NN paging|NN mode|NN ,|, the|DT cr3|NN [|VBZ 11:5|CD ]|NN are|VBP used|VBN to|TO locate|VB the|DT page-directory-pointer|NN table|NN .|. due|JJ to|TO this|DT erratum|NN ,|, those|DT bits|NNS of|IN cr3|NNS are|VBP not|RB compared|VBN to|TO ia32_rtit_cr3_match|VB (|( msr|VB 572h|CD )|) when|WRB ia32_rtit_ctl.cr3filter|NN (|( msr|JJ 570h|CD ,|, bit|RB 7|CD )|) is|VBZ set|VBN .|.
implication	if|IN multiple|JJ page-directory-pointer|JJ tables|NNS are|VBP co-located|JJ within|IN a|DT 4kb|CD region|NN ,|, cr3|NN filtering|NN will|MD not|RB be|VB able|JJ to|TO distinguish|VB between|IN them|PRP so|RB additional|JJ processes|NNS may|MD be|VB traced|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN packeten|VBP change|NN on|IN c-state|JJ wake|NN may|MD not|RB generate|VB a|DT tip|NN packet|NN
problem	a|DT tip.pge|NN (|( target|NN ip|NN ,|, packet|NN generation|NN enabled|VBD )|) or|CC tip.pgd|NN (|( target|NN ip|NN ,|, packet|NN generation|NN disabled|VBD )|) packet|NN may|MD not|RB be|VB generated|VBN if|IN intel|JJ pt|NN (|( processor|JJ trace|NN )|) packeten|NN changes|NNS after|IN ia32_rtit_status.filteren|NN (|( msr|JJ 571h|CD ,|, bit|RB 0|CD )|) is|VBZ re-evaluated|JJ on|IN wakeup|NN from|IN c6|NN or|CC deeper|JJR sleep|NN state|NN .|.
implication	when|WRB code|NN enters|NNS or|CC exits|VBZ an|DT ip|JJ filter|NN region|NN without|IN a|DT taken|VBN branch|NN ,|, tracing|VBG may|MD begin|VB or|CC cease|VB without|IN proper|JJ indication|NN in|IN the|DT trace|NN output|NN .|. this|DT may|MD affect|VB trace|NN decoder|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	graphics|NNS configuration|NN may|MD not|RB be|VB correctly|RB restored|VBN after|IN a|DT package|NN c8|NN exit|NN
problem	the|DT processor|NN should|MD ensure|VB internal|JJ graphics|NNS configuration|NN is|VBZ restored|VBN during|IN a|DT package|NN c8|NN or|CC deeper|JJR exit|NN event|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT internal|JJ graphics|NNS configurations|NNS may|MD not|RB be|VB correctly|RB restored|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT graphics|NNS driver|IN restart|NN may|MD lead|VB to|TO system|NN instability|NN .|. such|PDT a|DT restart|NN may|MD occur|VB when|WRB upgrading|VBG the|DT graphics|NNS driver|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	x87|NN fdp|VBZ value|NN may|MD be|VB saved|VBN incorrectly|RB
problem	execution|NN of|IN the|DT fsave|NN ,|, fnsave|VBP ,|, fstenv|JJ ,|, or|CC fnstenv|JJ instructions|NNS in|IN real-address|JJ mode|NN or|CC virtual-8086|JJ mode|NN may|MD save|VB an|DT incorrect|JJ value|NN for|IN the|DT x87|NNP fdp|NN (|( fpu|JJ data|NNS pointer|NN )|) .|. this|DT erratum|NN does|VBZ not|RB apply|VB if|IN the|DT last|JJ non-control|JJ x87|NN instruction|NN had|VBD an|DT unmasked|JJ exception|NN .|.
implication	software|NN operating|VBG in|IN real-address|JJ mode|NN or|CC virtual-8086|JJ mode|NN that|WDT depends|VBZ on|IN the|DT fdp|NN value|NN for|IN non-control|JJ x87|JJ instructions|NNS without|IN unmasked|JJ exceptions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN should|MD use|VB the|DT fdp|NN value|NN saved|VBN by|IN the|DT listed|VBN instructions|NNS only|RB when|WRB the|DT most|RBS recent|JJ non-control|JJ x87|NNP instruction|NN incurred|VBD an|DT unmasked|JJ exception|NN .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) 3.1|CD specifications|NNS operating|VBG frequency|NN range|NN is|VBZ 0.2|CD mhz|NN to|TO 2|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD be|VB unreliable|JJ when|WRB operated|VBN above|IN 1|CD mhz|NN .|.
implication	platforms|NNS attempting|VBG to|TO run|VB peci|RB above|IN 1|CD mhz|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. platforms|NNS should|MD limit|VB peci|NN operating|VBG frequency|NN to|TO 1|CD mhz|NNS .|.
title	processor|NN graphics|NNS iommu|VBP unit|NN may|MD not|RB mask|VB dma|NN remapping|VBG faults|NNS
problem	intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|JJ specification|NN specifies|NNS setting|VBG the|DT fpd|NN (|( fault|NN processing|VBG disable|JJ )|) field|NN in|IN the|DT context|NN (|( or|CC extended-context|NN )|) entry|NN of|IN iommu|NN to|TO mask|VB recording|NN of|IN qualified|JJ dma|NN remapping|VBG faults|NNS for|IN dma|NN requests|NNS processed|VBD through|IN that|DT context|JJ entry|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT iommu|NN unit|NN for|IN processor|NN graphics|NNS device|NN may|MD record|VB dma|NN remapping|VBG faults|NNS from|IN processor|NN graphics|NNS device|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 2|CD ;|: function|NN :|: 0|CD )|) even|RB when|WRB the|DT fpd|JJ field|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	software|NN may|MD continue|VB to|TO observe|VB dma|NN remapping|VBG faults|NNS recorded|VBN in|IN the|DT iommu|NN fault|NN recording|VBG register|NN even|RB after|IN setting|VBG the|DT fpd|JJ field|NN .|.
workaround	none|NN identified|VBN .|. software|NN may|MD mask|VB the|DT fault|NN reporting|VBG event|NN by|IN setting|VBG the|DT im|NN (|( interrupt|JJ mask|NN )|) field|NN in|IN the|DT iommu|NN fault|NN event|NN control|NN register|NN (|( offset|VB 038h|CD in|IN gfxvtbar|NN )|) .|.
title	processor|NN with|IN intel|NN sgx|NNS support|NN may|MD hang|VB during|IN s3|JJ wake|NN or|CC power-on|JJ reset|NN
problem	processors|NNS that|WDT support|VBP intel|NN sgx|NN (|( intel|NN software|NN guard|JJ extensions|NNS )|) may|MD experience|VB hangs|NNS when|WRB waking|VBG from|IN s3|NN (|( standby|NN )|) system|NN sleep|JJ state|NN or|CC during|IN a|DT power-on|JJ reset|NN .|. this|DT erratum|NN may|MD occur|VB even|RB if|IN the|DT intel|NN sgx|JJ feature|NN is|VBZ not|RB enabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD not|RB wake|VB after|IN entering|VBG standby|JJ sleep|JJ state|NN or|CC may|MD not|RB start|VB up|RP after|IN a|DT power-on|JJ reset|NN
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. for|IN systems|NNS that|WDT do|VBP not|RB power|NN gate|NN vcc|NN sustain|NN ,|, if|IN the|DT workaround|NN detects|VBZ this|DT erratum|NN ,|, support|NN for|IN intel|NN sgx|NN will|MD be|VB removed|VBN until|IN platform|JJ power|NN is|VBZ disconnected|VBN and|CC reapplied|VBN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia|NN core|NN ratio|NN change|NN coincident|NN with|IN outstanding|JJ read|NN to|TO the|DT de|NN may|MD cause|VB a|DT system|NN hang|NN
problem	an|DT outstanding|JJ read|NN from|IN an|DT ia|NN core|NN to|TO the|DT de|FW (|( display|VB engine|NN )|) that|WDT is|VBZ coincident|JJ with|IN an|DT ia|NN core|NN ratio|NN change|NN may.result|NN in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN
problem	the|DT tsc|NN (|( ia32_time_stamp_counter|JJ msr|RB 10h|CD )|) should|MD be|VB cleared|VBN on|IN reset|NN .|. due|JJ to|TO this|DT erratum|NN the|DT tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN .|.
implication	the|DT tsc|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN .|. the|DT tsc|NN is|VBZ cleared|VBN by|IN power-on|JJ reset|NN as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN buffer|VBP overflow|IN indication|NN may|MD be|VB lost|VBN if|IN it|PRP immediately|RB precedes|VBZ a|DT tracestop|NN
problem	if|IN an|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) internal|JJ buffer|NN overflow|JJ occurs|VBZ just|RB before|RB software|NN executes|VBZ a|DT taken|VBN branch|NN or|CC event|NN that|IN enters|VBZ an|DT intel|NN pt|NN tracestop|JJ region|NN ,|, the|DT ovf|NN (|( overflow|IN )|) packet|NN may|MD be|VB lost|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT decoder|NN will|MD not|RB see|VB the|DT ovf|JJ packet|NN or|CC any|DT tip.pgd|NN (|( target|VB ip|NN packet|NN generation|NN disabled|VBD )|) and|CC may|MD not|RB see|VB the|DT tracestop|NN packet|NN at|IN the|DT end|NN of|IN the|DT trace|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN pt|NN cycthresh|JJ value|NN of|IN 13|CD is|VBZ not|RB supported|VBN
problem	intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) cyc|NN (|( cycle|NN count|NN )|) threshold|NN is|VBZ configured|VBN through|IN cycthresh|JJ field|NN in|IN bits|NNS [|VBP 22:19|CD ]|NN of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) .|. a|DT value|NN of|IN 13|CD is|VBZ advertised|VBN as|IN supported|VBN by|IN cpuid|NN (|( leaf|JJ 14h|CD ,|, sub-lead|JJ 1h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cycthresh|JJ is|VBZ set|VBN to|TO 13|CD then|RB the|DT cyc|NN threshold|NN will|MD be|VB 0|CD cycles|NNS instead|RB of|IN 4096|CD (|( 213-1|CD )|) cycles|NNS .|.
implication	cyc|JJ packets|NNS may|MD be|VB issued|VBN in|IN higher|JJR rate|NN than|IN expected|VBN if|IN threshold|JJ value|NN of|IN 13|CD is|VBZ used|VBN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD not|RB use|VB value|NN of|IN 13|CD for|IN cyc|NN threshold|NN .|.
title	intel|NN pt|NN may|MD drop|VB some|DT timing|NN packets|NNS after|IN entering|VBG thread|JJ c3|NN
problem	intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) may|MD temporarily|RB stop|VB sending|VBG mtc|NN (|( mini|JJ time|NN counter|NN )|) and|CC cyc|NN (|( cycle|NN )|) packets|NNS after|IN entering|VBG thread|JJ c3|NN state|NN .|. mtc|NN and|CC cyc|JJ packets|NNS may|MD be|VB missing|VBG in|IN up|IN to|TO 1kb|CD of|IN trace|NN output|NN after|IN entering|VBG thread|JJ c3|NN .|.
implication	some|DT intel|NN pt|NN timing|VBG packets|NNS may|MD temporarily|RB not|RB be|VB sent|VBN after|IN thread|JJ c3|NN is|VBZ entered|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	underflow|JJ and|CC denormal|JJ conditions|NNS during|IN a|DT vdpps|JJ instruction|NN with|IN ymm|JJ operands|NNS may|MD not|RB produce|VB the|DT expected|JJ results|NNS
problem	a|DT vdpps|NN (|( vector|JJ dot|NN product|NN of|IN packed|JJ single|JJ precision|NN floating-point|NN values|NNS )|) instruction|NN operating|VBG on|IN ymm|NN registers|NNS with|IN denormal|JJ operand|NN (|( s|JJ )|) or|CC experiencing|VBG an|DT underflow|NN may|MD not|RB produce|VB the|DT expected|VBN result|NN if|IN the|DT exception|NN is|VBZ masked|VBN in|IN the|DT mxcsr|NN .|. this|DT may|MD also|RB happen|VB when|WRB intermediate|JJ multiply|NN results|NNS have|VBP underflow|JJ conditions|NNS .|.
implication	vdpps|NN with|IN ymm|JJ registers|NNS may|MD not|RB produce|VB the|DT expected|JJ result|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	apic|NN timer|NN interrupt|NN may|MD be|VB delivered|VBN early|JJ
problem	when|WRB the|DT apic|NN timer|NN is|VBZ configured|VBN to|TO tsc|VB deadline|NN mode|NN ,|, a|DT timer|NN interrupt|NN may|MD occur|VB before|IN the|DT expected|VBN deadline|NN if|IN any|DT of|IN ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) bits|NNS [|$ 63:56|CD ]|NN are|VBP set|VBN .|.
implication	a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN earlier|JJR than|IN specified|VBN by|IN the|DT ia32_tsc_deadline|NN msr|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB when|WRB using|VBG intel|NN trusted|VBD execution|NN technology|NN (|( intel|JJ txt|NN )|) and|CC memory|NN that|WDT supports|VBZ address|NN mirroring|NN
problem	within|IN platforms|NNS that|WDT utilize|VBP memory|NN that|WDT supports|VBZ address|NN mirroring|NN ,|, processors|NNS that|IN utilize|JJ intel|NN txt|NN (|( intel|NN trusted|VBN execution|NN technology|NN )|) measured|VBD launch|JJ environment|NN may|MD fail|VB to|TO boot|VB and|CC hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, system|NN may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	display|NN flicker|NN may|MD occur|VB when|WRB both|DT intel|VBP virtualization|NN technology|NN for|IN directed|VBN i/o|NN (|( intel|JJ vt-d|NN )|) and|CC fbc|$ are|VBP enabled|VBN
problem	display|NN flickering|NN may|MD occur|VB when|WRB both|DT fbc|NN (|( frame|JJ buffer|NN compression|NN )|) and|CC intel|JJ vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) are|VBP enabled|VBN and|CC in|IN use|NN by|IN the|DT display|NN controller|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, display|NN flickering|NN may|MD be|VB observed|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT graphics|NNS driver|NN to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. this|DT workaround|NN will|MD disable|VB fbc|NN .|.
title	certain|JJ processors|NNS may|MD be|VB configured|VBN with|IN an|DT incorrect|JJ tdp|NN
problem	certain|JJ processors|NNS should|MD be|VB configured|VBN with|IN a|DT tdp|NN (|( thermal|JJ design|NN power|NN )|) limit|NN of|IN 54|CD or|CC 51|CD watts|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT processors|NNS may|MD be|VB incorrectly|RB configured|VBN at|IN 65|CD w|NN tdp|NN .|. the|DT following|JJ processors|NNS are|VBP affected|VBN by|IN this|DT erratum|NN :|: intel|NN core|NN i3|NN processor|NN series|NN ,|, celeron|NN and|CC pentium|NN (|( dual-core|NN with|IN gt1/gt2|NN )|) .|. a|DT processor|NN that|WDT reports|VBZ a|DT value|NN of|IN 0x208|CD in|IN tdp_power_of_sku|JJ field|NN in|IN msr|JJ package_power_sku|NN (|( msr|JJ 614h|CD [|JJ 14:0|CD ]|NN )|) are|VBP affected|VBN by|IN this|DT erratum|NN .|.
implication	processors|NNS affected|VBN by|IN this|DT erratum|NN may|MD spend|VB more|JJR time|NN in|IN turbo|NN and|CC thus|RB may|MD experience|VB unexpected|JJ thermal|JJ throttling|VBG events|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR mfence|NN instructions|NNS
problem	an|DT execution|NN of|IN movntdqa|NN or|CC vmovntdqa|NN that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR execution|NN of|IN the|DT mfence|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, an|DT execution|NN of|IN movntdqa|NN or|CC vmovntdqa|NN may|MD appear|VB to|TO execute|VB before|IN memory|NN operations|NNS that|WDT precede|VBP the|DT earlier|JJR mfence|NN instruction|NN .|. software|NN that|IN uses|VBZ mfence|NN to|TO order|NN subsequent|JJ executions|NNS of|IN the|DT movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	integrated|VBN audio|JJ codec|NN may|MD not|RB be|VB detected|VBN
problem	integrated|VBN audio|JJ codec|NN may|MD lose|VB power|NN when|WRB lpsp|NN (|( low-power|JJ single|JJ pipe|NN )|) mode|NN is|VBZ enabled|VBN for|IN an|DT edp*|NN (|( embedded|VBN display|NN port|NN )|) or|CC hdmi|JJ ports|NNS .|. platforms|NNS with|IN intel|JJ smart|JJ sound|NN technology|NN (|( intel|JJ sst|NN )|) enabled|VBD are|VBP not|RB affected|VBN .|.
implication	the|DT audio|JJ bus|NN driver|NN may|MD attempt|VB to|TO do|VB enumeration|NN of|IN codecs|NN when|WRB edp|NN or|CC hdmi|NN port|NN enters|NNS lpsp|VBP mode|NN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ audio|NN codec|NN will|MD not|RB be|VB detected|VBN and|CC audio|JJ maybe|RB be|VB lost|VBN .|.
workaround	intel|NN graphics|NNS driver|VBP 15.40.11.4308|CD or|CC later|RB will|MD prevent|VB the|DT integrated|JJ audio|JJ codec|NN from|IN losing|VBG power|NN when|WRB lpsp|NN mode|NN is|VBZ enabled|VBN .|.
title	processor|NN may|MD hang|VB or|CC cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN complex|JJ microarchitecture|NN conditions|NNS ,|, processor|NN may|MD hang|VB with|IN an|DT internal|JJ timeout|NN error|NN (|( mcacod|JJ 0400h|CD )|) logged|VBD into|IN ia32_mci_status|NN or|CC cause|NN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT issue|NN occurs|VBZ ,|, the|DT system|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	rep|NNS movs|NNS may|MD not|RB operate|VB correctly|RB with|IN ept|NN enabled|VBD
problem	execution|NN of|IN rep|JJ movs|NN may|MD incorrectly|RB change|VB [|NNP r/e|NN ]|NNP cx|NN ,|, [|NNP r/e|VBZ ]|NNP si|NN ,|, and/or|JJ [|NNP r/e|NN ]|NNP di|VBZ register|NN values|NNS during|IN instruction|NN execution|NN .|. this|DT erratum|NN occurs|VBZ only|RB if|IN the|DT execution|NN would|MD set|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging|NN structure|NN to|TO which|WDT ept|NN does|VBZ not|RB allow|VB writes|NNS .|.
implication	incorrect|JJ changes|NNS to|TO rcx|VB ,|, rsi|VB ,|, and/or|VB rdi|NN may|MD lead|VB to|TO a|DT block-copy|JJ operation|NN with|IN an|DT unexpected|JJ length|NN ,|, an|DT unexpected|JJ source|NN location|NN ,|, and/or|VBP an|DT unexpected|JJ destination|NN location|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ring|VBG frequency|NN changes|NNS may|MD cause|VB a|DT machine|NN check|NN and|CC system|NN hang|NN
problem	ring|VBG frequency|NN changes|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN with|IN the|DT processor|NN logging|VBG a|DT machine|NN check|NN in|IN ia32_mci_status|NN where|WRB the|DT mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN is|VBZ 0x0402|CD and|CC the|DT mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NN )|) value|NN is|VBZ 0x77yy|CD (|( yy|NN is|VBZ any|DT 8-bit|JJ value|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD log|VB a|DT machine|NN check|NN and|CC hang|NN .|. power|NN management|NN activity|NN ,|, including|VBG system|NN power|NN state|NN changes|NNS ,|, can|MD result|VB in|IN ring|VBG frequency|NN changes|NNS that|WDT may|MD trigger|VB this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	x87|JJ fpu|NN data|NNS pointer|NN updated|VBD only|RB for|IN instructions|NNS that|WDT incur|VBP unmasked|JJ exceptions|NNS
problem	the|DT x87|NNP fpu|NN data|NNS pointer|NN points|NNS to|TO the|DT data|NNS (|( operand|NN )|) for|IN the|DT last|JJ x87|JJ non-control|JJ instruction|NN executed|VBN ,|, unless|IN cpuid|NN .|. (|( eax=07h|JJ ,|, ecx=0h|JJ )|) :|: ebx.fdp_excptn_only|RB [|VBZ bit|NN 6|CD ]|NN is|VBZ 1|CD ,|, in|IN which|WDT case|NN it|PRP points|VBZ to|TO the|DT operand|NN for|IN the|DT last|JJ x87|JJ non-control|JJ instruction|NN that|WDT incurred|VBD an|DT unmasked|JJ x87|NN exception|NN .|. due|JJ to|TO this|DT erratum|NN ,|, x87|NNP fpu|VBZ data|NNS pointer|NN behaves|NNS as|IN if|IN the|DT fdp_excptn_only|JJ flag|NN is|VBZ 1|CD even|RB when|WRB that|DT bit|NN is|VBZ 0|CD .|.
implication	if|IN the|DT most|RBS recent|JJ x87|JJ non-control|JJ instruction|NN did|VBD not|RB incur|VB an|DT unmasked|JJ x87|NN exception|NN ,|, software|NN that|IN then|RB examines|VBZ the|DT x87|JJ fpu|NN data|NNS pointer|NN will|MD see|VB an|DT incorrect|JJ value|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	wrmsr|NN to|TO ia32_bios_updt_trig|VB concurrent|NN with|IN an|DT smx|NN senter/|NN sexit|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	performing|VBG wrmsr|NN to|TO ia32_bios_updt_trig|VB (|( msr|VB 79h|CD )|) on|IN a|DT logical|JJ processor|NN while|IN another|DT logical|JJ processor|NN is|VBZ executing|VBG an|DT smx|NN (|( safer|VB mode|NN extensions|NNS )|) senter/sexit|NN operation|NN (|( getsec|JJ [|NNP senter|NN ]|NN or|CC getsec|NN [|JJ sexit|NN ]|NNP instruction|NN )|) may|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD hang|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ branch|NN predicted|VBD bit|NN in|IN bts/btm|NN branch|NN records|NNS
problem	bts|NNS (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) send|VBP branch|NN records|NNS to|TO the|DT debug|NN store|NN management|NN area|NN and|CC system|NN bus|NN respectively|RB .|. the|DT branch|NN predicted|VBD bit|NN (|( bit|JJ 4|CD of|IN eighth|JJ byte|NN in|IN bts/btm|NN records|NNS )|) should|MD report|VB whether|IN the|DT most|RBS recent|JJ branch|NN was|VBD predicted|VBN correctly|RB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT branch|NN predicted|VBD bit|NN may|MD be|VB incorrect|JJ .|.
implication	bts|NNS and|CC btm|NNS can|MD not|RB be|VB used|VBN to|TO determine|VB the|DT accuracy|NN of|IN branch|NN prediction|NN .|.
workaround	none|NN identified|VBN .|.
title	machine_clears.memory_ordering|VBG performance|NN monitoring|NN event|NN may|MD undercount|VB
problem	the|DT performance|NN monitoring|NN event|NN machine_clears.memory_ordering|NN (|( event|NN c3h|NN ;|: umask|JJ 02h|CD )|) counts|VBZ the|DT number|NN of|IN machine|NN clears|NNS caused|VBN by|IN memory|NN ordering|VBG conflicts|NNS .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, this|DT event|NN may|MD undercount|VB for|IN vgather*/|NN vpgather*|NN instructions|NNS with|IN four|CD or|CC more|JJR elements|NNS .|.
implication	machine_clears.memory_ordering|VBG performance|NN monitoring|NN event|NN may|MD undercount|VB .|.
workaround	none|NN identified|VBN .|.
title	ctr_frz|NN may|MD not|RB freeze|VB some|DT counters|NNS
problem	ia32_perf_global_status.ctr_frz|NN (|( msr|JJ 38eh|CD ,|, bit|RB 59|CD )|) is|VBZ set|VBN when|WRB either|DT (|( 1|CD )|) ia32_debugctl.freeze_perfmon_on_pmi|NN (|( msr|JJ 1d9h|CD ,|, bit|RB 12|CD )|) is|VBZ set|VBN and|CC a|DT pmi|NN is|VBZ triggered|VBN ,|, or|CC (|( 2|CD )|) software|NN sets|VBZ bit|RB 59|CD of|IN ia32_perf_global_status_set|NN (|( msr|JJ 391h|CD )|) .|. when|WRB set|NN ,|, ctr_frz|NN should|MD stop|VB all|DT core|NN performance|NN monitoring|NN counters|NNS from|IN counting|VBG .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, ia32_pmc4-7|JJ (|( msr|JJ c5-c8h|NN )|) may|MD not|RB stop|VB counting|NN .|. ia32_pmc4-7|NN are|VBP only|RB available|JJ when|WRB a|DT processor|NN core|NN is|VBZ not|RB shared|VBN by|IN two|CD logical|JJ processors|NNS .|.
implication	general|JJ performance|NN monitoring|NN counters|NNS 4-7|JJ may|MD not|RB freeze|VB when|WRB ia32_perf_global_status.ctr_frz|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
problem	the|DT performance|NN monitoring|NN events|NNS inst_retired|VBN (|( event|NN c0h|NN ;|: any|DT umask|JJ value|NN )|) and|CC br_inst_retired|VBN (|( event|NN c4h|NN ;|: any|DT umask|JJ value|NN )|) count|NN instructions|NNS retired|VBD and|CC branches|NNS retired|VBD ,|, respectively|RB .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD overcount|VB in|IN certain|JJ conditions|NNS when|WRB :|: executing|VBG vmaskmov*|NN instructions|NNS with|IN at|IN least|JJS one|CD masked|VBD vector|NN element|NN executing|VBG rep|JJ movs|NN or|CC rep|VB stos|NNS with|IN fast|JJ strings|NNS enabled|VBN (|( ia32_misc_enables|NNS msr|RB (|( 1a0h|CD )|) ,|, bit|RB 0|CD set|NN )|) an|DT intel|NN mpx|NN #|# br|NN exception|NN occurs|VBZ on|IN bndldx/bndstx|NN instructions|NNS and|CC the|DT br_inst_retired|VBN (|( event|NN c4h|NN ;|: umask|NN is|VBZ 00h|CD or|CC 04h|CD )|) is|VBZ used|VBN .|.
implication	inst_retired|VBN and|CC br_inst_retired|VBN performance|NN monitoring|VBG events|NNS may|MD overcount|VB .|.
workaround	none|NN identified|VBN .|.
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB off-core|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsp_0|NN and|CC msr_offcore_rsp_1|NN (|( 1a6h|CD and|CC 1a7h|CD ,|, respectively|RB )|) for|IN core-originated|JJ requests|NNS .|. however|RB ,|, due|JJ to|TO this|DT erratum|NN ,|, dmnd_rfo|NN (|( bit|IN 1|CD )|) ,|, dmnd_ifetch|NN (|( bit|IN 2|CD )|) and|CC other|JJ (|( bit|IN 15|CD )|) request|NN types|NNS may|MD overcount|VB .|.
implication	some|DT offcore_response|JJ events|NNS may|MD overcount|VB .|.
workaround	none|NN identified|VBN .|. software|NN may|MD use|VB the|DT following|JJ model-specific|JJ events|NNS that|WDT provide|VBP related|VBN performance|NN monitoring|NN data|NNS :|: offcore_requests|NNS (|( all|DT sub-events|NNS )|) ,|, l2_trans.l2_wb|JJ and|CC l2_rqsts.pf_miss|JJ .|.
title	using|VBG bios|NNS to|TO disable|JJ cores|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	using|VBG the|DT bios|NNS hardware|NN core|NN disable|JJ facility|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB when|WRB it|PRP attempts|VBZ to|TO enter|VB or|CC exit|VB package|NN c6|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, attempting|VBG to|TO enter|VB or|CC exit|VB package|NN c6|NN state|NN will|MD hang|VB the|DT system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	#|# gp|NN after|IN rsm|NN may|MD push|VB incorrect|NN rflags|NNS value|NN when|WRB intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) is|VBZ enabled|VBN
problem	if|IN intel|JJ pt|NN is|VBZ enabled|VBN ,|, a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) caused|VBN by|IN the|DT instruction|NN fetch|NN immediately|RB following|VBG execution|NN of|IN an|DT rsm|JJ instruction|NN may|MD push|VB an|DT incorrect|JJ value|NN for|IN rflags|NNS onto|IN the|DT stack|NN .|.
implication	software|NN that|WDT relies|VBZ on|IN the|DT rflags|JJ value|NN pushed|VBN on|IN the|DT stack|NN under|IN the|DT conditions|NNS described|VBD may|MD not|RB work|VB properly|RB .|.
workaround	none|NN identified|VBN .|.
title	display|NN flickering|NN may|MD be|VB observed|VBN with|IN specific|JJ edp|NN panels|NNS
problem	the|DT processor|NN may|MD incorrectly|RB configure|VB transmitter|NN buffer|NN characteristics|NNS if|IN the|DT associated|VBN edp|NN panel|NN requests|NNS vesa|VBP equalization|NN preset|NN 3|CD ,|, 5|CD ,|, 6|CD ,|, or|CC 8|CD .|.
implication	display|NN flickering|NN or|CC display|NN loss|NN maybe|RB observed|VBD .|.
workaround	intel|NN graphics|NNS driver|VBP version|NN 15.40.12.4326|CD or|CC later|RB contains|VBZ a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	access|NN to|TO intel|VB sgx|JJ epc|JJ page|NN in|IN blocked|JJ state|NN is|VBZ not|RB reported|VBN as|IN an|DT intel|NN sgx-induced|JJ page|NN fault|NN
problem	if|IN a|DT page|NN fault|NN results|NNS from|IN an|DT attempt|NN to|TO access|NN a|DT page|NN in|IN the|DT intel|NN sgx|NN (|( intel|NN software|NN guard|JJ extensions|NNS )|) epc|VBP (|( enclave|JJ page|NN cache|NN )|) that|WDT is|VBZ in|IN the|DT blocked|JJ state|NN ,|, the|DT processor|NN does|VBZ not|RB indicate|VB that|IN the|DT page|NN fault|NN was|VBD intel|JJ sgx-induced|JJ by|IN setting|VBG bit|NN 15|CD of|IN the|DT error|NN code|NN pushed|VBN on|IN the|DT stack|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD not|RB recognize|VB these|DT page|NN faults|NNS as|IN being|VBG intel|JJ sgx-|NN induced|VBD .|.
workaround	before|IN using|VBG the|DT eblock|NN instruction|NN to|TO marking|VBG a|DT page|NN as|IN blocked|VBN ,|, software|NN should|MD mark|VB the|DT page|NN not|RB present|JJ .|.
title	software|NN using|VBG intel|NN tsx|NN may|MD behave|VB unpredictably|RB
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ timing|NN conditions|NNS and|CC system|NN events|NNS ,|, software|NN using|VBG the|DT intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS may|MD behave|VB unpredictably|RB .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN of|IN the|DT software|NN using|VBG intel|NN tsx|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dts2.0|JJ fan|NN control|NN regulation|NN is|VBZ incorrect|JJ
problem	the|DT dts2.0|NN (|( digital|JJ thermal|NN sensor|NN ,|, version|NN 2.0|CD )|) fan|NN control|NN temperature|NN is|VBZ incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT incorrect|JJ fan|NN control|NN temperature|NN may|MD lead|VB to|TO the|DT processor|NN running|VBG hot|JJ enough|RB to|TO reach|VB its|PRP$ thermal|JJ throttling|NN point|NN ,|, unnecessarily|RB reducing|VBG processor|NN performance|NN .|. other|JJ thermal|JJ control|NN methods|NNS are|VBP not|RB impacted|VBN by|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package-c6|JJ exit|NN latency|NN may|MD be|VB higher|JJR than|IN expected|VBN leading|VBG to|TO display|VB flicker|NN
problem	package-c6|JJ exit|NN latency|NN may|MD be|VB higher|JJR than|IN expected|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT display|NN may|MD flicker|VB or|CC other|JJ isochronous|JJ devices|NNS may|MD be|VB affected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ every|DT downstream|NN port|NN that|WDT supports|VBZ link|NN speeds|NNS greater|JJR than|IN 5.0|CD gt/s|NN to|TO support|VB dll|NN (|( data|NNS link|VBP layer|NN )|) link|VBP active|JJ reporting|NN ,|, however|RB ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|. this|DT may|MD be|VB reported|VBN by|IN a|DT pcie|NN compliance|NN test|NN .|.
workaround	none|NN identified|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	system|NN may|MD hang|VB when|WRB edram|NN is|VBZ enabled|VBN and|CC ddr|NN is|VBZ operating|VBG at|IN 1600|CD mhz|NN
problem	when|WRB edram|NN is|VBZ enabled|VBN and|CC the|DT ddr|NN operating|NN frequency|NN is|VBZ 1600|CD mhz|NN ,|, a|DT system|NN hang|NN may|MD occur|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	package|NN c3|NN exit|NN latency|NN may|MD be|VB longer|JJR than|IN expected|VBN leading|VBG to|TO display|VB flicker|NN
problem	package|NN c3|NN exit|NN latency|NN may|MD be|VB longer|JJR than|IN expected|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ on|IN a|DT system|NN with|IN multiple|JJ high|JJ resolution|NN displays|NNS ,|, the|DT displays|NNS may|MD flicker|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN ddr|NN vref|NN signals|NNS may|MD briefly|VB exceed|VB jedec|NNS spec|VB when|WRB entering|VBG s3|NN state|NN
problem	voltage|NN glitch|NN of|IN up|IN to|TO 200|CD mv|NN on|IN the|DT vref|JJ signal|NN lasting|NN for|IN about|IN 1|CD ms|NNS may|MD be|VB observed|VBN when|WRB entering|VBG system|NN s3|JJ state|NN .|. this|DT violates|VBZ the|DT jedec|NN ddr|NN specifications|NNS
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	uncore|JJ performance|NN monitoring|NN counters|NNS may|MD be|VB disabled|VBN or|CC cleared|VBN after|IN package|NN c7|NN
problem	after|IN entering|VBG into|IN package|NN c7|NN ,|, the|DT following|VBG uncore|JJ performance|NN monitoring|NN msrs|NN may|MD be|VB cleared|VBN to|TO zero|CD :|: msr_|NN unc|JJ _perf_global_ctrl|NNP (|( e01h|NN )|) ,|, msr_|JJ unc|JJ _perf_global_status|NN (|( e02h|NN )|) ,|, msr_|JJ unc|JJ _perf_fixed_ctrl|NN (|( 394h|CD )|) ,|, msr_|JJ unc|JJ _perf_fixed_ctr|NN (|( 395h|CD )|) .|.
implication	uncore|JJ performance|NN monitoring|NN counters|NNS may|MD be|VB disabled|VBN and|CC some|DT counter|NN state|NN may|MD be|VB cleared|VBN after|IN package|NN c7|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	complex|JJ interactions|NNS with|IN internal|JJ graphics|NNS may|MD impact|VB processor|NN responsiveness|NN
problem	under|IN complex|JJ conditions|NNS associated|VBN with|IN the|DT use|NN of|IN internal|JJ graphics|NNS ,|, the|DT processor|NN may|MD exceed|VB the|DT max_lat|JJ csr|NN values|NNS (|( pci|JJ configuration|NN space|NN ,|, offset|VB 03fh|CD ,|, bits|NNS [|VBP 7:0|CD ]|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN responsiveness|NN is|VBZ affected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	(|( management|NN component|NN transport|NN protocol|NN )|) header|NN packets|NNS with|IN tag|JJ 0x5|CD may|MD be|VB dropped|VBN
problem	downstream|NN mctp|NN packets|NNS from|IN the|DT processor|NN to|TO the|DT pch|NN will|MD be|VB incorrectly|RB routed|VBN during|IN mctp|JJ device|NN enumeration|NN if|IN the|DT tag|JJ field|NN of|IN the|DT mctp|JJ message|NN header|NN has|VBZ a|DT value|NN of|IN 0x5|CD and|CC the|DT routing|NN type|NN is|VBZ route|JJ to|TO root|VB complex|JJ (|( type=0|NN )|) .|.
implication	the|DT device|NN will|MD function|VB but|CC can|MD not|RB be|VB mctp|RB managed|VBN .|. note|NN :|: this|DT issue|NN has|VBZ only|RB been|VBN observed|VBN with|IN a|DT synthetic|JJ test|NN device|NN where|WRB the|DT mctp|NN header|NN field|NN was|VBD set|VBN to|TO 0x5|CD .|.
workaround	mctp|NNS devices|NNS should|MD not|RB use|VB a|DT tag|NN of|IN 0x5|CD when|WRB performing|VBG mctp|NN enumeration|NN .|.
title	intel|NN pt|NN topa|JJ pmi|NN does|VBZ not|RB freeze|VB performance|NN monitoring|NN counters|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN ia32_debugctl.freeze_perfmon_on_pmi|VBN (|( msr|JJ 1d9h|CD ,|, bit|NN is|VBZ set|VBN to|TO 1|CD when|WRB intel|NN pt|NN (|( processor|JJ trace|NN )|) triggers|VBZ a|DT topa|NN (|( table|NN of|IN physical|JJ addresses|NNS )|) pmi|NN (|( perfmon|JJ interrupt|NN )|) ,|, performance|NN monitoring|NN counters|NNS are|VBP not|RB frozen|JJ as|IN expected|VBN .|.
implication	performance|NN monitoring|NN counters|NNS will|MD continue|VB to|TO count|VB for|IN events|NNS that|WDT occur|VBP during|IN pmi|JJ handler|NN execution|NN .|.
workaround	pmi|NN handler|NN software|NN can|MD programmatically|RB stop|VB performance|NN monitoring|NN counters|NNS upon|IN entry|NN .|.
title	use|NN of|IN vmaskmov|NN to|TO store|VB when|WRB using|VBG ept|NN may|MD fail|VB
problem	use|NN of|IN vmaskmov|NN instructions|NNS to|TO store|VB data|NNS that|WDT splits|VBZ over|IN two|CD pages|NNS ,|, when|WRB the|DT instruction|NN resides|VBZ on|IN the|DT first|JJ page|NN may|MD cause|VB a|DT hang|NN if|IN ept|FW (|( extended|VBN page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, and|CC the|DT store|NN to|TO the|DT second|JJ page|NN requires|VBZ setting|VBG the|DT a/d|NN bits|NNS in|IN the|DT ept|JJ entry|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT cpu|NN may|MD hang|VB on|IN the|DT execution|NN of|IN vmaskmov|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	hwps|NN maximum_performance|NN value|NN is|VBZ reset|VBN to|TO 0xff|CD
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT reset|NN value|NN of|IN the|DT maximum_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN ia32_hwp_request|NN msr|NN (|( 774h|CD )|) should|MD be|VB set|VBN to|TO the|DT value|NN of|IN ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) highest_performance|NN field|NN (|( bits|NNS [|VBP 7:0|CD ]|NN )|) after|IN reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT reset|NN value|NN of|IN maximum_performance|NN is|VBZ always|RB set|VBN to|TO 0xff|CD .|.
implication	software|NN may|MD see|VB an|DT unexpected|JJ value|NN in|IN maximum|JJ performance|NN field|NN .|. hardware|NN clipping|VBG will|MD prevent|VB invalid|JJ performance|NN states|NNS .|.
workaround	none|NN identified|VBN .|.
title	hwps|NN guaranteed_performance|NN updated|VBD only|RB on|IN configurable|JJ tdp|NN changes|NNS
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT guaranteed_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN the|DT ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) should|MD be|VB updated|VBN as|IN a|DT result|NN of|IN changes|NNS in|IN the|DT configuration|NN of|IN tdp|NN ,|, rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) ,|, ratl|NN and|CC other|JJ platform|NN tuning|VBG options|NNS that|WDT may|MD have|VB dynamic|JJ effects|NNS on|IN the|DT actual|JJ guaranteed|NN performance|NN support|NN level|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD update|VB the|DT guaranteed_performance|NN field|NN only|RB as|IN a|DT result|NN of|IN configurable|JJ tdp|JJ dynamic|JJ changes|NNS .|.
implication	software|NN may|MD read|VB a|DT stale|JJ value|NN of|IN the|DT guaranteed|JJ _performance|NN field|NN .|.
workaround	none|NN identified|VBD
title	hwps|NN guaranteed_performance|NN and|CC relevant|JJ status/interrupt|NN may|MD be|VB updated|VBN more|JJR than|IN once|RB per|IN second|NN
problem	according|VBG to|TO hwp|NN (|( hardware|JJ p-states|NNS )|) specification|NN ,|, the|DT guaranteed_performance|NN field|NN (|( bits|NNS [|VBP 15:8|CD ]|NN )|) in|IN the|DT ia32_hwp_capabilities|NNS msr|VBP (|( 771h|CD )|) and|CC the|DT guaranteed_performance_change|NN (|( bit|IN 0|CD )|) bit|NN in|IN ia32_hwp_status|NN msr|NN (|( 777h|CD )|) should|MD not|RB be|VB changed|VBN more|JJR than|IN once|RB per|IN second|JJ nor|CC should|MD the|DT thermal|JJ interrupt|NN associated|VBN with|IN the|DT change|NN to|TO these|DT fields|NNS be|VB signaled|VBN more|JJR than|IN once|RB per|IN second|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD change|VB these|DT fields|NNS and|CC generate|VB the|DT associated|JJ interrupt|NN more|RBR than|IN once|RB per|IN second|NN .|.
implication	hwp|JJ interrupt|JJ rate|NN due|JJ to|TO guaranteed_performance|VB field|NN change|NN can|MD be|VB higher|JJR than|IN specified|VBN .|.
workaround	clearing|VBG the|DT guaranteed_performance_change|NN status|NN bit|NN no|RB more|RBR than|IN once|RB per|IN second|NN will|MD ensure|VB that|IN interrupts|NNS are|VBP not|RB generated|VBN at|IN too|RB fast|RB a|DT rate|NN .|.
title	core|NN and/or|NN ring|VBG frequency|NN may|MD be|VB briefly|JJR lower|JJR than|IN expected|VBN after|IN bios|NNS completes|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT core|NN and|CC ring|VBG frequencies|NNS may|MD be|VB lower|JJR than|IN expected|VBN for|IN up|RB to|TO several|JJ seconds|NNS after|IN bios|NNS completes|NNS
implication	processing|VBG immediately|RB after|IN bios|NNS completes|NNS may|MD take|VB longer|JJR than|IN expected|VBN .|. the|DT erratum|NN does|VBZ not|RB cause|VB any|DT functional|JJ failures|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	some|DT memory|NN performance|NN monitoring|VBG events|NNS may|MD produce|VB incorrect|JJ results|NNS when|WRB filtering|VBG on|IN either|CC os|JJ or|CC usr|JJ modes|NNS
problem	the|DT memory|NN at-retirement|JJ performance|NN monitoring|NN events|NNS (|( listed|VBN below|IN )|) may|MD produce|VB incorrect|JJ results|NNS when|WRB a|DT performance|NN counter|NN is|VBZ configured|VBN in|IN os-only|JJ or|CC usr-only|JJ modes|NNS (|( bits|NNS 17|CD or|CC 16|CD in|IN ia32_perfevtselx|JJ msr|NN )|) .|. counters|NNS with|IN both|DT os|NNS and|CC usr|JJ bits|NNS set|VBN are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|. the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_inst_retired.stlb_miss_loads|NNS event|NN d0h|NN ,|, umask|JJ 11h|CD mem_inst_retired.stlb_miss_stores|NNS event|NN d0h|NN ,|, umask|JJ 12h|CD mem_inst_retired.lock_loads|NNS event|NN d0h|NN ,|, umask|JJ 21h|CD mem_inst_retired.split_loads|NNS event|NN d0h|NN ,|, umask|JJ 41h|CD mem_inst_retired.split_stores|NNS event|NN d0h|NN ,|, umask|JJ 42h|CD mem_load_retired.l2_hit|JJ event|NN d1h|NN ,|, umask|JJ 02h|CD mem_load_retired.l3_hit|JJ event|NN d1h|NN ,|, umask|JJ 04h|CD mem_load_retired.l4_hit|JJ event|NN d1h|NN ,|, umask|JJ 80h|CD mem_load_retired.l1_miss|JJ event|NN d1h|NN ,|, umask|JJ 08h|CD mem_load_retired.l2_miss|JJ event|NN d1h|NN ,|, umask|JJ 10h|CD mem_load_retired.l3_miss|JJ event|NN d1h|NN ,|, umask|JJ 20h|CD mem_load_retired.fb_hit|JJ event|NN d1h|NN ,|, umask|JJ 40h|CD mem_load_l3_hit_retired.xsnp_miss|JJ event|NN d2h|NN ,|, umask|JJ 01h|CD mem_load_l3_hit_retired.xsnp_hit|JJ event|NN d2h|NN ,|, umask|JJ 02h|CD mem_load_l3_hit_retired.xsnp_hitm|JJ event|NN d2h|NN ,|, umask|JJ 04h|CD mem_load_l3_hit_retired.xsnp_none|NN event|NN d2h|NN ,|, umask|JJ 08h|CD
implication	the|DT listed|JJ performance|NN monitoring|NN events|NNS may|MD produce|VB incorrect|JJ results|NNS including|VBG pebs|NN records|NNS generated|VBD at|IN an|DT incorrect|JJ point|NN .|.
workaround	none|NN identified|VBN .|.
title	ring_perf_limit_reasons|NNS may|MD be|VB incorrect|JJ
problem	under|IN certain|JJ conditions|NNS ,|, ring_perf_limit_reasons|NNS (|( msr|VB 6b1h|CD )|) may|MD incorrectly|RB assert|VB the|DT other|JJ status|NN bit|NN (|( bit|IN 8|CD )|) as|RB well|RB as|IN the|DT other|JJ log|NN bit|NN (|( bit|IN 24|CD )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN using|VBG this|DT register|NN will|MD incorrectly|VB report|VB clipping|VBG because|IN of|IN the|DT other|JJ reason|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	hwp|NN may|MD generate|VB thermal|JJ interrupt|NNS while|IN not|RB enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT conditions|NNS for|IN hwp|NN (|( hardware|JJ p-states|NNS )|) to|TO generate|VB a|DT thermal|JJ interrupt|NN on|IN a|DT logical|JJ processor|NN may|MD generate|VB thermal|JJ interrupts|NNS on|IN both|DT logical|JJ processors|NNS of|IN that|DT core|NN .|.
implication	if|IN two|CD logical|JJ processors|NNS of|IN a|DT core|NN have|VBP different|JJ configurations|NNS of|IN hwp|NN (|( e.g|NN .|. only|RB enabled|VBD on|IN one|CD )|) ,|, an|DT unexpected|JJ thermal|JJ interrupt|NN may|MD occur|VB on|IN one|CD logical|JJ processor|NN due|JJ to|TO the|DT hwp|JJ settings|NNS of|IN the|DT other|JJ logical|JJ processor|NN .|.
workaround	software|NN should|MD configure|VB hwp|VB consistently|RB on|IN all|DT logical|JJ processors|NNS of|IN a|DT core|NN .|.
title	camera|NN device|NN does|VBZ not|RB issue|VB an|DT msi|NN when|WRB intx|NN is|VBZ enabled|VBN
problem	when|WRB both|DT msi|FW (|( message|NN signaled|VBN interrupts|NNS )|) and|CC legacy|NN intx|NNS are|VBP enabled|VBN by|IN the|DT camera|NN device|NN ,|, intx|NN is|VBZ asserted|VBN rather|RB than|IN issuing|VBG the|DT msi|NN ,|, in|IN violation|NN of|IN the|DT pci|JJ local|JJ bus|NN specification|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, camera|NN device|NN interrupts|NNS can|MD be|VB lost|VBN leading|VBG to|TO device|VB failure|NN .|.
workaround	the|DT camera|NN device|NN must|MD disable|VB legacy|NN intx|NN by|IN setting|VBG bit|NN 10|CD of|IN pcicmd|NN (|( bus|JJ 0|CD ;|:
title	violations|NNS of|IN intel|NN sgx|NN access-control|NN requirements|NNS produce|VBP #|# gp|JJ instead|RB of|IN #|# pf|NN
problem	intel|NN software|NN guard|NN extensions|NNS (|( intel|NN sgx|NN )|) define|VB new|JJ access-control|JJ requirements|NNS on|IN memory|NN accesses|NNS .|. a|DT violation|NN of|IN any|DT of|IN these|DT requirements|NNS causes|VBZ a|DT page|NN fault|NN (|( #|# pf|NN )|) that|WDT sets|VBZ bit|RB 15|CD (|( sgx|NN )|) in|IN the|DT page-fault|NN error|NN code|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT violations|NNS instead|RB cause|VBP general-protection|JJ exceptions|NNS (|( #|# gp|NN )|) .|.
implication	software|NN resuming|VBG from|IN system|NN sleep|JJ states|NNS s3|VBP or|CC s4|NN and|CC relying|VBG on|IN receiving|VBG a|DT page|NN fault|NN from|IN the|DT above|NN enclave|VBP accesses|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN can|MD monitor|VB #|# gp|NN faults|NNS to|TO detect|VB that|IN an|DT enclave|NN has|VBZ been|VBN destroyed|VBN and|CC needs|NNS to|TO be|VB rebuilt|VBN after|IN resuming|VBG from|IN s3|NN or|CC s4|NN .|.
title	pcie*|NN and|CC peg|NN aer|NN is|VBZ not|RB enabled|VBN
problem	the|DT pcie|NN and|CC peg|NN (|( pcie*|JJ express|NN graphics|NNS )|) aer|NN (|( advanced|JJ error|NN reporting|NN )|) capability|NN is|VBZ not|RB enabled|VBN for|IN server/workstation|NN skus|NN .|.
implication	software|NN can|MD not|RB use|VB aer|JJ capabilities|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN counters|NNS may|MD undercount|VB when|WRB using|VBG cpl|NN filtering|NN
problem	performance|NN monitoring|NN counters|NNS configured|VBD to|TO count|VB only|RB os|NN or|CC only|RB usr|JJ events|NNS by|IN setting|VBG exactly|RB one|CD of|IN bits|NNS 16|CD or|CC 17|CD in|IN ia32_perfevtselx|NN msrs|NN (|( 186h-18dh|JJ )|) may|MD not|RB count|VB for|IN a|DT brief|JJ period|NN during|IN the|DT transition|NN to|TO a|DT new|JJ cpl|NN .|.
implication	a|DT measurement|NN of|IN ring|VBG transitions|NNS (|( using|VBG the|DT edge-detect|JJ bit|NN 18|CD in|IN ia32_perfevtselx|NN )|) may|MD undercount|VB ,|, such|JJ as|IN cpl_cycles.ring0_trans|NNS (|( event|NN 5ch|CD ,|, umask|JJ 01h|CD )|) .|. additionally|RB ,|, the|DT sum|NN of|IN an|DT os-only|JJ event|NN and|CC a|DT usr-only|JJ event|NN may|MD not|RB exactly|RB equal|VBP an|DT event|NN counting|VBG both|DT os|NN and|CC usr|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT other|JJ software-visible|JJ impact|NN .|.
workaround	none|NN identified|VBN .|.
problem	if|IN bios|JJ uses|VBZ the|DT rsm|NN instruction|NN to|TO load|VB the|DT smbase|NN register|NN with|IN a|DT value|NN that|WDT would|MD cause|VB any|DT part|NN of|IN the|DT smram|JJ state-save|JJ area|NN to|TO have|VB an|DT address|NN above|IN 4-gbytes|NNS ,|, subsequent|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN (|( system-management|JJ mode|NN )|) might|MD save|VB and|CC restore|VB processor|NN state|NN from|IN incorrect|JJ addresses|NNS .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	ensure|VB that|IN the|DT smram|JJ state-save|JJ area|NN is|VBZ located|VBN entirely|RB below|IN the|DT 4gb|CD address|NN boundary|NN .|.
title	certain|JJ non-canonical|JJ ia32_bndcfgs|NN values|NNS will|MD not|RB cause|VB vm-|JJ entry|NN failures|NNS
problem	if|IN the|DT vm-entry|NN controls|NNS load|JJ ia32_bndcfgs|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ 1|CD ,|, vm-entry|NN should|MD fail|VB when|WRB the|DT value|NN of|IN the|DT guest|JJS ia32_bndcfgs|JJ field|NN in|IN the|DT vmcs|NN is|VBZ not|RB canonical|JJ (|( that|WDT is|VBZ ,|, when|WRB bits|NNS 63:47|CD are|VBP not|RB identical|JJ )|) .|. due|JJ to|TO this|DT erratum|NN ,|, vm-entry|NN does|VBZ not|RB fail|VB if|IN bits|NNS 63:48|CD are|VBP identical|JJ but|CC differ|VBP from|IN bit|NN 47.|CD in|IN this|DT case|NN ,|, vm-entry|NN loads|VBZ the|DT ia32_bndcfgs|NN msr|NN with|IN a|DT value|NN in|IN which|WDT bits|VBZ 63:48|CD are|VBP identical|JJ to|TO the|DT value|NN of|IN bit|NN 47|CD in|IN the|DT vmcs|JJ field|NN .|.
implication	if|IN the|DT value|NN of|IN the|DT guest|JJS ia32_bndcfgs|JJ field|NN in|IN the|DT vmcs|NN is|VBZ not|RB canonical|JJ ,|, vm-entry|NN may|MD load|VB the|DT ia32_bndcfgs|NN msr|NN with|IN a|DT value|NN different|JJ from|IN that|DT of|IN the|DT vmcs|JJ field|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN monitoring|NN software|NN may|MD not|RB attribute|VB the|DT pebs|NN events|NNS to|TO the|DT correct|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG a|DT 256|CD bit|NN intel|JJ avx|JJ instruction|NN may|MD cause|VB unpredictable|JJ behavior|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, executing|VBG a|DT 256|CD intel|NN avx|JJ bit|NN instruction|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD behave|VB unpredictably|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN may|MD lead|VB to|TO unexpected|JJ behavior|NN when|WRB ept|NN a/d|NN is|VBZ enabled|VBN .|.
problem	an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC updates|VBZ an|DT ept|NN (|( extended|JJ page|NN tables|NNS )|) a/d|VBP bit|NN and|CC causes|VBZ a|DT vm|JJ exit|NN (|( such|JJ as|IN ept|JJ violation|NN or|CC #|# pf|JJ vm|NN exit|NN )|) may|MD lead|VB to|TO unexpected|JJ behavior|NN .|.
implication	the|DT vmm|NN may|MD experience|VB unexpected|JJ x87|NNP fault|NN or|CC a|DT machine|NN check|NN exception|NN with|IN the|DT value|NN of|IN 0x150|CD in|IN ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN in|IN msr|$ 401h|CD )|)
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN may|MD not|RB be|VB functional|JJ after|IN power|NN on|IN or|CC s3/s4/s5|JJ resume|NN
problem	when|WRB resuming|VBG from|IN s3/s4/s5|NN or|CC following|VBG a|DT power|NN on|IN ,|, peci|NN may|MD fail|VB to|TO function|VB properly|RB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT peci|NN does|VBZ not|RB respond|VB to|TO any|DT command|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT system|NN hang|NN or|CC machine|NN check|NN may|MD occur|VB when|WRB edram|NN is|VBZ enabled|VBN
problem	when|WRB edram|NN is|VBZ enabled|VBN ,|, the|DT processor|NN may|MD experience|VB a|DT hang|NN or|CC a|DT machine|NN check|NN exception|NN with|IN an|DT error|NN reported|VBD in|IN ia32_mc10_status|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD generate|VB a|DT machine|NN check|NN error|NN or|CC hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	load|NN latency|NN performance|NN monitoring|NN facility|NN may|MD stop|VB counting|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( pebs|JJ extension|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, load|NN latency|NN facility|NN may|MD stop|VB counting|VBG load|JJ instructions|NNS when|WRB intel|NN hyper-threading|NN technology|NN is|VBZ enabled|VBN .|.
implication	counters|NNS programmed|VBD with|IN the|DT affected|JJ events|NNS stop|VB incrementing|NN and|CC do|VBP not|RB generate|VB pebs|NN records|NNS .|.
workaround	none|NN identified|VBN .|.
title	bndldx|NN and|CC bndstx|NN may|MD not|RB signal|VB #|# gp|NN on|IN non-canonical|JJ bound|NN directory|NN access|NN
problem	bndldx|NN and|CC bndstx|NN instructions|NNS access|NN the|DT bounds|NNS directory|NN and|CC table|NN to|TO load|NN or|CC store|NN bounds|NNS .|. these|DT accesses|NNS should|MD signal|VB #|# gp|NN (|( general|JJ protection|NN exception|NN )|) when|WRB the|DT address|NN is|VBZ not|RB canonical|JJ (|( i.e.|FW ,|, bits|VBZ 48|CD to|TO 63|CD are|VBP not|RB the|DT sign|NN extension|NN of|IN bit|NN 47|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, #|# gp|NN may|MD not|RB be|VB generated|VBN by|IN the|DT processor|NN when|WRB a|DT non-canonical|JJ address|NN is|VBZ used|VBN by|IN bndldx|NN or|CC bndstx|NN for|IN their|PRP$ bound|NN directory|NN memory|NN access|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD use|VB canonical|JJ addresses|NNS for|IN bound|NN directory|NN accesses|NNS .|.
title	dts|JJ temperature|NN reading|NN may|MD be|VB inaccurate|VB on|IN ddr4|NN systems|NNS
problem	the|DT temperature|NN reported|VBN by|IN the|DT dts|NN (|( digital|JJ thermal|NN sensor|NN )|) on|IN ddr4|NN systems|NNS may|MD vary|VB from|IN the|DT actual|JJ temperature|NN by|IN +5c|NN to|TO -15c|VB rather|RB than|IN the|DT specified|JJ 5c|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cpu|JJ throttling|NN may|MD occur|VB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO have|VB any|DT impact|NN on|IN system|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN load|NN latency|NN events|NNS may|MD be|VB inaccurate|JJ for|IN gather|NN instructions|NNS
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( an|DT extension|NN of|IN pebs|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD count|VB incorrectly|RB for|IN vgather*/vpgather*|JJ instructions|NNS .|.
implication	the|DT load|NN latency|NN performance|NN monitoring|VBG events|NNS may|MD be|VB inaccurate|JJ for|IN gather|NN instructions|NNS .|.
workaround	none|NN identified|VBN .|.
title	ia32_rtit_cr3_match|NN msr|NN bits|NNS [|VBP 11:5|CD ]|NNS are|VBP treated|VBN as|IN reserved|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, bits|VBZ [|$ 11:5|CD ]|NN in|IN ia32_rtit_cr3_match|NN (|( msr|JJ 572h|CD )|) are|VBP reserved|VBN ;|: an|DT msr|NN write|NN that|WDT attempts|VBZ to|TO set|VB that|DT field|NN to|TO a|DT non-zero|JJ value|NN will|MD result|VB in|IN a|DT #|# gp|NN fault|NN .|.
implication	the|DT inability|NN to|TO write|VB the|DT identified|JJ bit|NN field|NN does|VBZ not|RB affect|VB the|DT functioning|NN of|IN intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) operation|NN because|RB ,|, as|IN described|VBN in|IN erratum|NN skl061|NN ,|, the|DT bit|NN field|NN that|WDT is|VBZ the|DT subject|NN of|IN this|DT erratum|NN is|VBZ not|RB used|VBN during|IN intel|NN pt|NN cr3|NN filtering|NN .|.
workaround	ensure|VB that|IN bits|VBZ 11:5|CD of|IN the|DT value|NN written|VBN to|TO ia32_rtit_cr3_match|VB are|VBP zero|CD ,|, including|VBG cases|NNS where|WRB the|DT selected|VBN page-directory-pointer-table|JJ base|NN address|NN has|VBZ non-|JJ zero|NN bits|NNS in|IN this|DT range|NN .|.
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT bits|NNS in|IN msr_misc_pwr_mgmt|NN may|MD be|VB updated|VBN on|IN writing|VBG illegal|JJ values|NNS to|TO this|DT msr|NN
problem	attempts|NNS to|TO write|VB illegal|JJ values|NNS to|TO msr_misc_pwr_mgmt|VB (|( msr|VB 0x1aa|CD )|) result|NN in|IN #|# gp|NN (|( general|JJ protection|NN fault|NN )|) and|CC should|MD not|RB change|VB the|DT msr|NN value|NN .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT bits|NNS in|IN the|DT msr|NN may|MD be|VB updated|VBN on|IN writing|VBG an|DT illegal|JJ value|NN .|.
implication	certain|JJ fields|NNS may|MD be|VB updated|VBN with|IN allowed|VBN values|NNS when|WRB writing|VBG illegal|JJ values|NNS to|TO msr_misc_pwr_mgmt|VB .|. such|JJ writes|NNS will|MD always|RB result|VB in|IN #|# gp|NN as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD not|RB attempt|VB to|TO write|VB illegal|JJ values|NNS to|TO this|DT msr|NN .|.
title	unpredictable|JJ system|NN behavior|NN may|MD occur|VB when|WRB system|NN agent|NN enhanced|VBD intel|JJ speedstep|NN technology|NN is|VBZ enabled|VBN
problem	under|IN complex|JJ system|NN conditions|NNS ,|, system|NN agent|NN enhanced|VBD intel|JJ speedstep|NN technology|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD behave|VB unpredictably|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB under|IN complex|JJ scenarios|NNS
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, the|DT processor|NN may|MD hang|VB with|IN an|DT internal|JJ timeout|NN error|NN (|( mcacod|JJ 0400h|CD )|) logged|VBD into|IN ia32_mci_status|NN .|.
implication	this|DT erratum|NN results|NNS in|IN a|DT processor|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT intel|NN pt|NN cr3|NN filter|NN is|VBZ not|RB re-evaluated|VBN on|IN vm|NNS entry|NN
problem	on|IN a|DT vmresume|NN or|CC vmlaunch|NN with|IN both|DT traceen|JJ [|NN 0|CD ]|NN and|CC cr3filter|NN [|VBP 7|CD ]|NN in|IN ia32_rtit_ctl|NN (|( msr|JJ 0570h|CD )|) set|VBN to|TO 1|CD both|DT before|IN the|DT vm|NN entry|NN and|CC after|IN ,|, the|DT new|JJ value|NN of|IN cr3|NN is|VBZ not|RB compared|VBN with|IN ia32_rtit_cr3_match|NN (|( msr|JJ 0572h|CD )|) .|.
implication	the|DT intel|NN pt|NN (|( processor|JJ trace|NN )|) cr3|NN filtering|VBG mechanism|NN may|MD continue|VB to|TO generate|VB packets|NNS despite|IN a|DT mismatching|NN cr3|NN value|NN ,|, or|CC may|MD fail|VB to|TO generate|VB packets|NNS despite|IN a|DT matching|JJ cr3|NN ,|, as|IN a|DT result|NN of|IN an|DT incorrect|JJ value|NN of|IN ia32_rtit_status.contexten|JJ [|JJ 1|CD ]|NN (|( msr|JJ 0571h|CD )|) that|WDT results|NNS from|IN the|DT failure|NN to|TO re-evaluate|VB the|DT cr3|NN match|NN on|IN vm|JJ entry|NN .|.
workaround	none|NN identified|VBN .|.
title	display|NN slowness|NN may|MD be|VB observed|VBN under|IN certain|JJ display|NN commands|VBZ scenario|NN
problem	back-to-back|NN accesses|NNS to|TO the|DT vga|NN register|NN ports|NNS (|( i/o|JJ addresses|VBZ 0x3c2|CD ,|, 0x3ce|CD ,|, 0x3cf|CD )|) will|MD experience|VB higher|JJR than|IN expected|VBN latency|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD redraw|VB the|DT screen|NN slowly|RB when|WRB in|IN vga|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	cpuid|NN tlb|NN associativity|NN information|NN is|VBZ inaccurate|JJ
problem	cpuid|NN leaf|NN 2|CD (|( eax=02h|NN )|) tlb|NN information|NN inaccurately|RB reports|VBZ that|IN the|DT shared|VBN 2nd-|JJ level|NN tlb|NN is|VBZ 6-way|JJ set|NN associative|NN (|( value|NN c3h|NN )|) ,|, although|IN it|PRP is|VBZ 12-way|JJ set|NN associative|NN .|. other|JJ information|NN reported|VBN by|IN cpuid|NN leaf|NN 2|CD is|VBZ accurate|JJ .|.
implication	software|NN that|WDT uses|VBZ cpuid|NN shared|VBD 2nd-level|JJ tlb|JJ associativity|NN information|NN for|IN value|NN c3h|NN may|MD operate|VB incorrectly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN should|MD ignore|VB the|DT shared|VBN 2nd-level|JJ tlb|NN associativity|NN information|NN reported|VBN by|IN cpuid|NN for|IN the|DT affected|JJ processors|NNS .|.
title	short|JJ loops|NNS which|WDT use|VBP ah/bh/ch/dh|JJ registers|NNS may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, short|JJ loops|NNS of|IN less|JJR than|IN 64|CD instructions|NNS that|WDT use|VBP ah|NN ,|, bh|NN ,|, ch|NN or|CC dh|NN registers|NNS as|RB well|RB as|IN their|PRP$ corresponding|NN wider|NN register|NN (|( for|IN example|NN ,|, rax|NN ,|, eax|NN or|CC ax|NN for|IN ah|NN )|) may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|. this|DT can|MD only|RB happen|VB when|WRB both|DT logical|JJ processors|NNS on|IN the|DT same|JJ physical|JJ processor|NN are|VBP active|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN graphics|NNS may|MD render|VB incorrectly|RB or|CC may|MD hang|VB following|VBG warm|JJ reset|NN with|IN package|NN c8|NN disabled|VBD
problem	processor|NN graphics|NNS may|MD not|RB properly|VB restore|RBR internal|JJ configuration|NN after|IN warm|JJ reset|NN when|WRB package|NN c8|NN is|VBZ disabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN processor|NN graphics|NNS may|MD render|VB incorrectly|RB or|CC hang|VB on|IN warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unpredictable|JJ system|NN behavior|NN may|MD occur|VB in|IN ddr4|JJ multi-rank|NN system|NN
problem	due|JJ to|TO incorrect|VB configuration|NN of|IN ddr4|NN odt|NN by|IN bios|NNS ,|, it|PRP is|VBZ possible|JJ for|IN a|DT multi-rank|JJ system|NN to|TO violate|VB section|NN 4.27|CD of|IN the|DT ddr4|NN jedec|NN spec|JJ revision|NN jesed79-4a|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, complex|JJ microarchitectural|JJ conditions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB on|IN complex|JJ sequence|NN of|IN conditions|NNS
problem	a|DT complex|JJ set|NN of|IN architectural|JJ and|CC micro-architectural|JJ conditions|NNS may|MD lead|VB to|TO a|DT processor|NN hang|NN with|IN an|DT internal|JJ timeout|NN error|NN (|( mcacod|JJ 0400h|CD )|) logged|VBD into|IN ia32_mci_status|NN .|. when|WRB both|DT logical|JJ processors|NNS in|IN a|DT core|NN are|VBP active|JJ ,|, this|DT erratum|NN will|MD not|RB occur|VB unless|IN there|EX is|VBZ no|DT store|NN on|IN one|CD of|IN the|DT logical|JJ processors|NNS for|IN more|JJR than|IN 10|CD seconds|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN a|DT processor|NN hang|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	display|NN artifacts|NNS may|MD be|VB seen|VBN with|IN high|JJ bandwidth|NN ,|, multiple|JJ display|NN configurations|NNS
problem	with|IN high|JJ bandwidth|NN ,|, multiple|JJ display|NN configurations|NNS ,|, display|NN engine|NN underruns|NNS may|MD occur|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT display|NN engine|NN may|MD generate|VB display|NN artifacts|NNS .|.
workaround	this|DT erratum|NN can|MD be|VB worked|VBN around|IN by|IN intel|NN graphics|NNS driver|JJ revisions|NNS of|IN 15.46.4.64.4749|CD or|CC later|RB .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN bit|NN (|( bit|IN 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x0001|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB an|DT unusually|RB high|JJ rate|NN of|IN reported|VBN corrected|JJ errors|NNS .|. as|IN it|PRP is|VBZ not|RB possible|JJ to|TO distinguish|VB between|IN spurious|JJ and|CC non-spurious|JJ errors|NNS ,|, this|DT erratum|NN may|MD interfere|VB with|IN reporting|VBG non-spurious|JJ corrected|JJ errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	masked|VBN bytes|NNS in|IN a|DT vector|NN masked|VBD store|NN instructions|NNS may|MD cause|VB write|VB back|RB of|IN a|DT cache|NN line|NN
problem	vector|NN masked|VBD store|NN instructions|NNS to|TO wb|VB (|( write-back|NN )|) memory-type|NN that|IN cross|NN cache|NN lines|NNS may|MD lead|VB to|TO cpu|VB writing|VBG back|RB cached|VBN data|NNS even|RB for|IN cache|NN lines|NNS where|WRB all|DT of|IN the|DT bytes|NNS are|VBP masked|VBN .|.
implication	the|DT processor|NN may|MD generate|VB writes|NNS of|IN un-modified|JJ data|NNS .|. this|DT can|MD affect|VB mmio|NN (|( memory|NN mapped|VBN io|NN )|) or|CC non-coherent|JJ agents|NNS in|IN the|DT following|JJ ways|NNS :|: for|IN mmio|NN range|NN that|WDT is|VBZ mapped|VBN as|IN wb|JJ memory|NN type|NN ,|, this|DT erratum|NN may|MD lead|VB to|TO mce|VB (|( machine|NN check|VB exception|NN )|) due|JJ to|TO writing|VBG back|RP data|NNS into|IN the|DT mmio|JJ space|NN .|. this|DT applies|VBZ only|RB to|TO cross|VB page|NN vector|NN masked|VBD stores|NNS where|WRB one|CD of|IN the|DT pages|NNS is|VBZ in|IN mmio|NN range|NN .|. if|IN the|DT cpu|NN cached|VBN data|NN is|VBZ stale|JJ ,|, for|IN example|NN in|IN the|DT case|NN of|IN memory|NN written|VBN directly|RB by|IN a|DT non-coherent|JJ agent|NN (|( agent|NN that|WDT uses|VBZ non-coherent|JJ writes|NNS )|) ,|, this|DT erratum|NN may|MD lead|VB to|TO writing|VBG back|RP stale|JJ cached|VBN data|NNS even|RB if|IN these|DT bytes|NNS are|VBP masked|VBN .|.
workaround	platforms|NNS should|MD not|RB map|VB mmio|JJ memory|NN space|NN or|CC non-coherent|JJ device|NN memory|NN space|NN as|IN wb|JJ memory|NN .|. if|IN wb|NN is|VBZ used|VBN for|IN mmio|NN range|NN ,|, software|NN or|CC vmm|NN should|MD not|RB map|VB such|JJ
title	processor|NN may|MD incorrectly|RB assert|VB prochot|NN during|IN pkgc10|NN
problem	if|IN the|DT prochot|JJ #|# pin|NN is|VBZ configured|VBN as|IN an|DT output-only|JJ signal|NN ,|, prochot|JJ #|# may|MD incorrectly|RB be|VB asserted|VBN during|IN pkgc10|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, prochot|JJ #|# may|MD be|VB incorrectly|RB asserted|VBN .|. this|DT can|MD lead|VB to|TO the|DT system|NN fan|NN unnecessarily|RB turning|VBG on|IN during|IN pkgc10|NN or|CC other|JJ unexpected|JJ platform|NN behaviors|NNS .|.
workaround	none|NN identified|VBN .|.
title	an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN instruction|NN if|IN it|PRP is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN
problem	a|DT mov|JJ ss/pop|NN ss|JJ instruction|NN should|MD inhibit|VB all|DT interrupts|NNS including|VBG debug|JJ breakpoints|NNS until|IN after|IN execution|NN of|IN the|DT following|JJ instruction|NN .|. this|DT is|VBZ intended|VBN to|TO allow|VB the|DT sequential|JJ execution|NN of|IN mov|JJ ss/pop|NN ss|NN and|CC mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instructions|NNS without|IN having|VBG an|DT invalid|JJ stack|NN during|IN interrupt|JJ handling|NN .|. however|RB ,|, an|DT enabled|JJ debug|NN breakpoint|NN or|CC single|JJ step|NN trap|NN may|MD be|VB taken|VBN after|IN mov|JJ ss/pop|NN ss|NN if|IN this|DT instruction|NN is|VBZ followed|VBN by|IN an|DT instruction|NN that|WDT signals|VBZ a|DT floating|JJ point|NN exception|NN rather|RB than|IN a|DT mov|JJ [|NN r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN instruction|NN .|. this|DT results|NNS in|IN a|DT debug|NN exception|NN being|VBG signaled|VBN on|IN an|DT unexpected|JJ instruction|NN boundary|NN since|IN the|DT mov|NN ss/pop|NN ss|NN and|CC the|DT following|JJ instruction|NN should|MD be|VB executed|VBN atomically|RB .|.
implication	this|DT can|MD result|VB in|IN incorrect|JJ signaling|NN of|IN a|DT debug|JJ exception|NN and|CC possibly|RB a|DT mismatched|VBN stack|NN segment|NN and|CC stack|NN pointer|NN .|. if|IN mov|JJ ss/pop|NN ss|NN is|VBZ not|RB followed|VBN by|IN a|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN ,|, there|EX may|MD be|VB a|DT mismatched|JJ stack|NN segment|NN and|CC stack|NN pointer|NN on|IN any|DT exception|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN or|CC system|NN .|.
workaround	as|IN recommended|VBN in|IN the|DT ia32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, the|DT use|NN of|IN mov|NNS ss/pop|VBP ss|NN in|IN conjunction|NN with|IN mov|JJ [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD avoid|VB the|DT failure|NN since|IN the|DT mov|NN [|NNP r/e|NN ]|NNP sp|NN ,|, [|NNP r/e|VBZ ]|NNP bp|NN will|MD not|RB generate|VB a|DT floating|JJ point|NN exception|NN .|. developers|NNS of|IN debug|NN tools|NNS should|MD be|VB aware|JJ of|IN the|DT potential|JJ incorrect|NN debug|NN event|NN signaling|VBG created|VBN by|IN this|DT erratum|NN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT uncorrectable|JJ error|NN logged|VBN in|IN ia32_cr_mc2_status|NN may|MD also|RB result|VB in|IN a|DT system|NN hang|NN
problem	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN msr|NN (|( 409h|CD )|) may|MD also|RB result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( mcacod|JJ =|NNP 0x0400h|CD )|) to|TO be|VB logged|VBN in|IN another|DT machine|NN check|NN bank|NN (|( ia32_mci_status|NN )|) .|.
implication	uncorrectable|JJ errors|NNS logged|VBD in|IN ia32_cr_mc2_status|NN can|MD further|RB cause|VB a|DT system|NN hang|NN and|CC an|DT internal|JJ timer|NN error|NN to|TO be|VB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	b0-b3|JJ bits|NNS in|IN dr6|NN for|IN non-enabled|JJ breakpoints|NNS may|MD be|VB incorrectly|RB set|VBN
problem	some|DT of|IN the|DT b0-b3|JJ bits|NNS (|( breakpoint|NN conditions|NNS detect|VBP flags|NNS ,|, bits|NNS [|VBP 3:0|CD ]|NN )|) in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS when|WRB the|DT following|JJ sequence|NN happens|NNS :|: mov|NN or|CC pop|NN instruction|NN to|TO ss|VB (|( stack|VB segment|NN )|) selector|NN ;|: next|JJ instruction|NN is|VBZ fp|JJ (|( floating|VBG point|NN )|) that|WDT gets|VBZ fp|JJ assist|NN another|DT instruction|NN after|IN the|DT fp|JJ instruction|NN completes|VBZ successfully|RB a|DT breakpoint|NN occurs|VBZ due|JJ to|TO either|DT a|DT data|NNS breakpoint|NN on|IN the|DT preceding|VBG instruction|NN or|CC a|DT code|NN breakpoint|NN on|IN the|DT next|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN a|DT non-enabled|JJ breakpoint|NN triggered|VBN on|IN step|NN 1|CD or|CC step|VB 2|CD may|MD be|VB reported|VBN in|IN b0-b3|NN after|IN the|DT breakpoint|NN occurs|VBZ in|IN step|NN 4|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, b0-b3|JJ bits|NNS in|IN dr6|NN may|MD be|VB incorrectly|RB set|VBN for|IN non-enabled|JJ breakpoints|NNS .|.
workaround	software|NN should|MD not|RB execute|VB a|DT floating|JJ point|NN instruction|NN directly|RB after|IN a|DT mov|NN ss|NN or|CC pop|NN ss|JJ instruction|NN .|.
title	changing|VBG the|DT memory|NN type|NN for|IN an|DT in-use|JJ page|NN translation|NN may|MD lead|VB to|TO memory-ordering|JJ violations|NNS
problem	under|IN complex|JJ microarchitectural|JJ conditions|NNS ,|, if|IN software|NN changes|VBZ the|DT memory|NN type|NN for|IN data|NNS being|VBG actively|RB used|VBN and|CC shared|VBN by|IN multiple|JJ threads|NNS without|IN the|DT use|NN of|IN semaphores|NNS or|CC barriers|NNS ,|, software|NN may|MD see|VB load|JJ operations|NNS execute|VBP out|IN of|IN order|NN .|.
implication	memory|NN ordering|NN may|MD be|VB violated|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ensure|VB pages|NNS are|VBP not|RB being|VBG actively|RB used|VBN before|IN requesting|VBG their|PRP$ memory|NN type|NN be|VB changed|VBN .|.
title	code|NN segment|NN limit/canonical|JJ faults|NNS on|IN rsm|NN may|MD be|VB serviced|VBN before|IN higher|JJR priority|NN interrupts/exceptions|NNS and|CC may|MD push|VB the|DT wrong|JJ address|NN onto|IN the|DT stack|NN
problem	normally|RB ,|, when|WRB the|DT processor|NN encounters|VBZ a|DT segment|NN limit|NN or|CC canonical|JJ fault|NN due|JJ to|TO code|VB execution|NN ,|, a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) fault|NN is|VBZ generated|VBN after|IN all|DT higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS are|VBP serviced|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN rsm|VBN (|( resume|VB from|IN system|NN management|NN mode|NN )|) returns|VBZ to|TO execution|VB flow|NN that|WDT results|NNS in|IN a|DT code|NN segment|NN limit|NN or|CC canonical|JJ fault|NN ,|, the|DT #|# gp|NN fault|NN may|MD be|VB serviced|VBN before|IN a|DT higher|JJR priority|NN interrupt|VBP or|CC exception|NN (|( for|IN example|NN ,|, nmi|FW (|( non-maskable|JJ interrupt|NN )|) ,|, debug|JJ break|NN (|( #|# db|NN )|) ,|, machine|NN check|NN (|( #|# mc|NN )|) ,|, and|CC so|RB forth|JJ )|) .|. if|IN the|DT rsm|NN attempts|VBZ to|TO return|VB to|TO a|DT non-canonical|JJ address|NN ,|, the|DT address|NN pushed|VBD onto|IN the|DT stack|NN for|IN this|DT #|# gp|NN fault|NN may|MD not|RB match|VB the|DT non-canonical|JJ address|NN that|WDT caused|VBD the|DT fault|NN .|.
implication	operating|VBG systems|NNS may|MD observe|VB a|DT #|# gp|NN fault|NN being|VBG serviced|VBN before|IN higher|JJR priority|NN interrupts|NNS and|CC exceptions|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	corruption|NN of|IN cs|NN segment|NN register|NN during|IN rsm|NN while|IN transitioning|VBG from|IN real|JJ mode|NN to|TO protected|VBN mode|NN
problem	during|IN the|DT transition|NN from|IN real|JJ mode|NN to|TO protected|VBN mode|NN ,|, if|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) occurs|VBZ between|IN the|DT mov|NN to|TO cr0|VB that|DT sets|NNS pe|VBP (|( protection|NN enable|RB ,|, bit|RB 0|CD )|) and|CC the|DT first|JJ far|RB jmp|NN ,|, the|DT subsequent|JJ rsm|NN (|( resume|VB from|IN system|NN management|NN mode|NN )|) may|MD cause|VB the|DT lower|JJR two|CD bits|NNS of|IN cs|NN segment|NN register|NN to|TO be|VB corrupted|VBN .|.
implication	the|DT corruption|NN of|IN the|DT bottom|JJ two|CD bits|NNS of|IN the|DT cs|NN segment|NN register|NN will|MD have|VB no|DT impact|NN unless|IN software|NN explicitly|RB examines|VBZ the|DT cs|NN segment|NN register|NN between|IN enabling|VBG protected|VBN mode|NN and|CC the|DT first|JJ far|RB jmp|NN .|. intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ volume|NN 3a|CD :|: system|NN programming|VBG guide|NN ,|, part|NN 1|CD ,|, in|IN the|DT section|NN titled|VBD switching|VBG to|TO protected|VBN mode|NN recommends|VBZ the|DT far|RB jmp|NN immediately|RB follows|VBZ the|DT write|NN to|TO cr0|VB to|TO enable|VB protected|JJ mode|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	debug|NN exception|NN flags|VBZ dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ for|IN disabled|JJ breakpoints|NNS
problem	when|WRB a|DT debug|NN exception|NN is|VBZ signaled|VBN on|IN a|DT load|NN that|WDT crosses|VBZ cache|NN lines|NNS with|IN data|NNS forwarded|VBN from|IN a|DT store|NN and|CC whose|WP$ corresponding|VBG breakpoint|NN enable|JJ flags|NNS are|VBP disabled|JJ (|( dr7.g0-g3|JJ and|CC dr7.l0-l3|JJ )|) ,|, the|DT dr6.b0-b3|JJ flags|NNS may|MD be|VB incorrect|JJ .|.
implication	the|DT debug|JJ exception|NN dr6.b0-b3|NN flags|NNS may|MD be|VB incorrect|JJ for|IN the|DT load|NN if|IN the|DT corresponding|JJ breakpoint|NN enable|JJ flag|NN in|IN dr7|NN is|VBZ disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6|NN may|MD contain|VB incorrect|JJ information|NN when|WRB the|DT first|JJ instruction|NN after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN is|VBZ a|DT store|NN
problem	normally|RB ,|, each|DT instruction|NN clears|VBZ the|DT changes|NNS in|IN dr6|NN (|( debug|JJ status|NN register|NN )|) caused|VBN by|IN the|DT previous|JJ instruction|NN .|. however|RB ,|, the|DT instruction|NN following|VBG a|DT mov|JJ ss|NN ,|, r/m|NN (|( mov|UH to|TO the|DT stack|NN segment|NN selector|NN )|) or|CC pop|JJ ss|NN (|( pop|JJ stack|NN segment|NN selector|NN )|) instruction|NN will|MD not|RB clear|VB the|DT changes|NNS in|IN dr6|NN because|IN data|NN breakpoints|NNS are|VBP not|RB taken|VBN immediately|RB after|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, any|DT dr6|NN changes|NNS caused|VBN by|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instruction|NN may|MD be|VB cleared|VBN if|IN the|DT following|JJ instruction|NN is|VBZ a|DT store|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, incorrect|JJ information|NN may|MD exist|VB in|IN dr6|NN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN normal|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP with|IN an|DT instruction|NN that|WDT writes|VBZ [|JJ e/r|NN ]|NNP sp|NN )|) .|. when|WRB debugging|VBG or|CC when|WRB developing|VBG debuggers|NNS ,|, this|DT behavior|NN should|MD be|VB noted|VBN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	fault|NN on|IN enter|JJ instruction|NN may|MD result|VB in|IN unexpected|JJ values|NNS on|IN stack|NN frame|NN
problem	the|DT enter|NN instruction|NN is|VBZ used|VBN to|TO create|VB a|DT procedure|NN stack|NN frame|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN execution|NN of|IN the|DT enter|NN instruction|NN results|NNS in|IN a|DT fault|NN ,|, the|DT dynamic|JJ storage|JJ area|NN of|IN the|DT resultant|JJ stack|NN frame|NN may|MD contain|VB unexpected|JJ values|NNS (|( that|DT is|VBZ ,|, residual|JJ stack|NN data|NNS as|IN a|DT result|NN of|IN processing|VBG the|DT fault|NN )|) .|.
implication	data|NNS in|IN the|DT created|JJ stack|NN frame|NN may|MD be|VB altered|VBN following|VBG a|DT fault|NN on|IN the|DT enter|NN instruction|NN .|. please|VB refer|NN to|TO procedure|VB calls|NNS for|IN block-structured|JJ languages|NNS in|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, vol|NN .|. 1|CD ,|, basic|JJ architecture|NN ,|, for|IN information|NN on|IN the|DT usage|NN of|IN the|DT enter|NN instructions|NNS .|. this|DT erratum|NN is|VBZ not|RB expected|VBN to|TO occur|VB in|IN ring|VBG 3.|CD faults|NNS are|VBP usually|RB processed|VBN in|IN ring|VBG 0|CD and|CC stack|VB switch|NN occurs|NNS when|WRB transferring|VBG to|TO ring|VBG 0.|CD intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	faulting|VBG mmx|JJ instruction|NN may|MD incorrectly|RB update|VB x87|NNP fpu|JJ tag|NN word|NN
problem	under|IN a|DT specific|JJ set|NN of|IN conditions|NNS ,|, mmx|NN stores|NNS (|( movd|NN ,|, movq|NN ,|, movntq|NN ,|, maskmovq|NN )|) which|WDT cause|VBP memory|NN access|NN faults|NNS (|( #|# gp|NN ,|, #|# ss|NN ,|, #|# pf|NN ,|, or|CC #|# ac|NN )|) ,|, may|MD incorrectly|RB update|VB the|DT x87|NNP fpu|NN tag|NN word|NN register|NN .|. this|DT erratum|NN will|MD occur|VB when|WRB the|DT following|JJ additional|JJ conditions|NNS are|VBP also|RB met|VBN .|. the|DT mmx|NN store|NN instruction|NN must|MD be|VB the|DT first|JJ mmx|NN instruction|NN to|TO operate|VB on|IN x87|NN fpu|NN state|NN (|( that|WDT is|VBZ ,|, the|DT x87|NNP fp|NN tag|NN word|NN is|VBZ not|RB already|RB set|VBN to|TO 0x0000|CD )|) .|. for|IN movd|NN ,|, movq|NN ,|, movntq|NN stores|NNS ,|, the|DT instruction|NN must|MD use|VB an|DT addressing|NN mode|NN that|WDT uses|VBZ an|DT index|NN register|NN (|( this|DT condition|NN does|VBZ not|RB apply|VB to|TO maskmovq|VB )|) .|.
implication	if|IN the|DT erratum|NN conditions|NNS are|VBP met|VBN ,|, the|DT x87|NNP fpu|NN tag|NN word|NN register|NN may|MD be|VB incorrectly|RB set|VBN to|TO a|DT 0x0000|CD value|NN when|WRB it|PRP should|MD not|RB have|VB been|VBN modified|VBN .|.
workaround	none|NN identified|VBN .|.
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN :|: a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	general|JJ protection|NN fault|NN (|( #|# gp|NN )|) for|IN instructions|NNS greater|JJR than|IN 15|CD bytes|NNS may|MD be|VB preempted|VBN
problem	when|WRB the|DT processor|NN encounters|VBZ an|DT instruction|NN that|WDT is|VBZ greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN ,|, a|DT #|# gp|NN is|VBZ signaled|VBN when|WRB the|DT instruction|NN is|VBZ decoded|VBN .|. under|IN some|DT circumstances|NNS ,|, the|DT #|# gp|NN fault|NN may|MD be|VB preempted|VBN by|IN another|DT lower|JJR priority|NN fault|NN (|( for|IN example|NN ,|, page|NN fault|NN (|( #|# pf|NN )|) )|) .|. however|RB ,|, if|IN the|DT preempting|VBG lower|JJR priority|NN faults|NNS are|VBP resolved|VBN by|IN the|DT operating|NN system|NN and|CC the|DT instruction|NN retried|VBD ,|, a|DT #|# gp|NN fault|NN will|MD occur|VB .|.
implication	software|NN may|MD observe|VB a|DT lower-priority|JJ fault|NN occurring|VBG before|IN or|CC in|IN lieu|NN of|IN a|DT #|# gp|NN fault|NN .|. instructions|NNS of|IN greater|JJR than|IN 15|CD bytes|NNS in|IN length|NN can|MD only|RB occur|VB if|IN redundant|JJ prefixes|NNS are|VBP placed|VBN before|IN the|DT instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	io_smi|JJ indication|NN in|IN smram|JJ state|NN save|JJ area|NN may|MD be|VB set|VBN incorrectly|RB
problem	the|DT io_smi|JJ bit|NN in|IN smrams|JJ location|NN 7fa4h|CD is|VBZ set|VBN to|TO 1|CD by|IN the|DT cpu|NN to|TO indicate|VB a|DT system|NN management|NN interrupt|NN (|( smi|NN )|) occurred|VBD as|IN the|DT result|NN of|IN executing|VBG an|DT instruction|NN that|WDT reads|VBZ from|IN an|DT i/o|JJ port|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT io_smi|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN by|IN :|: a|DT non-i/o|JJ instruction|NN smi|NN is|VBZ pending|VBG while|IN a|DT lower|JJR priority|NN event|NN interrupts|VBZ a|DT rep|JJ i/o|NN read|VBD a|DT i/o|JJ read|NN that|WDT redirects|VBZ to|TO mwait|VB
implication	smm|NN handlers|NNS may|MD get|VB false|JJ io_smi|NN indication|NN .|.
workaround	the|DT smm|NN handler|NN has|VBZ to|TO evaluate|VB the|DT saved|JJ context|NN to|TO determine|VB if|IN the|DT smi|NN was|VBD triggered|VBN by|IN an|DT instruction|NN that|WDT read|VBP from|IN an|DT i/o|JJ port|NN .|. the|DT smm|JJ handler|NN must|MD not|RB restart|VB an|DT i/o|JJ instruction|NN if|IN the|DT platform|NN has|VBZ not|RB been|VBN configured|VBN to|TO generate|VB a|DT synchronous|JJ smi|NN for|IN the|DT recorded|JJ i/o|NN port|NN address|NN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/|JJ interrupt|NN .|.
workaround	none|NN identified|VBN .|.
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	mov|NN to/from|NN debug|NN registers|NNS causes|VBZ debug|JJ exception|NN
problem	when|WRB in|IN v86|NN mode|NN ,|, if|IN a|DT mov|NN instruction|NN is|VBZ executed|VBN to/from|IN a|DT debug|NN registers|NNS ,|, a|DT general-protection|NN exception|NN (|( #|# gp|NN )|) should|MD be|VB generated|VBN .|. however|RB ,|, in|IN the|DT case|NN when|WRB the|DT general|JJ detect|NN enable|JJ flag|NN (|( gd|NN )|) bit|NN is|VBZ set|VBN ,|, the|DT observed|JJ behavior|NN is|VBZ that|IN a|DT debug|JJ exception|NN (|( #|# db|NN )|) is|VBZ generated|VBN instead|RB .|.
implication	with|IN debug-register|JJ protection|NN enabled|VBD (|( that|DT is|VBZ ,|, the|DT gd|JJ bit|NN set|VBN )|) ,|, when|WRB attempting|VBG to|TO execute|VB a|DT mov|NN on|IN debug|NN registers|NNS in|IN v86|NN mode|NN ,|, a|DT debug|NN exception|NN will|MD be|VB generated|VBN instead|RB of|IN the|DT expected|VBN general-protection|NN fault|NN .|.
workaround	in|IN general|JJ ,|, operating|VBG systems|NNS do|VBP not|RB set|VB the|DT gd|NN bit|NN when|WRB they|PRP are|VBP in|IN v86|JJ mode|NN .|. the|DT gd|JJ bit|NN is|VBZ generally|RB set|VBN and|CC used|VBN by|IN debuggers|NNS .|. the|DT debug|JJ exception|NN handler|NN should|MD check|VB that|IN the|DT exception|NN did|VBD not|RB occur|VB in|IN v86|JJ mode|NN before|IN continuing|VBG .|. if|IN the|DT exception|NN did|VBD occur|VB in|IN v86|JJ mode|NN ,|, the|DT exception|NN may|MD be|VB directed|VBN to|TO the|DT general-protection|NN exception|NN handler|NN .|.
title	pebs|NN record|NN not|RB updated|VBN when|WRB in|IN probe|NN mode|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflows|VBZ of|IN the|DT counter|NN can|MD result|VB in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT overflow|JJ occurs|NN during|IN probe|NN mode|NN ,|, it|PRP may|MD be|VB ignored|VBN and|CC a|DT new|JJ pebs|NN record|NN may|MD not|RB be|VB added|VBN to|TO the|DT pebs|NN buffer|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pebs|NNS buffer|VBP may|MD not|RB be|VB updated|VBN by|IN overflows|NNS that|WDT occur|VBP during|IN probe|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	rep|NN movs/stos|NNS executing|VBG with|IN fast|JJ strings|NNS enabled|VBN and|CC crossing|VBG page|NN boundaries|NNS with|IN inconsistent|JJ memory|NN types|NNS may|MD use|VB an|DT incorrect|NN data|NNS size|NN or|CC lead|NN to|TO memory-ordering|JJ violations|NNS .|.
problem	under|IN certain|JJ conditions|NNS as|IN described|VBN in|IN the|DT software|NN developers|VBZ manual|JJ section|NN out-|JJ of-order|NN stores|NNS for|IN string|VBG operations|NNS in|IN pentium|NN 4|CD ,|, intel|NN xeon|NN ,|, and|CC p6|JJ family|NN processors|NNS the|DT processor|NN performs|NNS rep|VBP movs|NN or|CC rep|VB stos|NNS as|IN fast|JJ strings|NNS .|. due|JJ to|TO this|DT erratum|NN fast|RB string|VBG rep|NN movs/rep|NN stos|NN instructions|NNS that|WDT cross|VBP page|NN boundaries|NNS from|IN wb/wc|JJ memory|NN types|NNS to|TO uc/wp/wt|VB memory|NN types|NNS ,|, may|MD start|VB using|VBG an|DT incorrect|JJ data|NN size|NN or|CC may|MD observe|VB memory|NN ordering|VBG violations|NNS .|.
implication	upon|IN crossing|VBG the|DT page|NN boundary|VBD the|DT following|NN may|MD occur|VB ,|, dependent|NN on|IN the|DT new|JJ page|NN memory|NN type|NN :|: uc|JJ the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN .|. wp|VB the|DT data|NNS size|NN of|IN each|DT write|NN will|MD now|RB always|RB be|VB 8|CD bytes|NNS ,|, as|IN opposed|VBN to|TO the|DT original|JJ data|NNS size|NN and|CC there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|. wt|IN there|EX may|MD be|VB a|DT memory|NN ordering|VBG violation|NN .|.
workaround	software|NN should|MD avoid|VB crossing|VBG page|JJ boundaries|NNS from|IN wb|NN or|CC wc|JJ memory|NN type|NN to|TO uc|VB ,|, wp|NN or|CC wt|JJ memory|NN type|NN within|IN a|DT single|JJ rep|NN movs|NN or|CC rep|VB stos|JJ instruction|NN that|WDT will|MD execute|VB with|IN fast|JJ strings|NNS enabled|VBD .|.
title	reported|VBN memory|NN type|NN may|MD not|RB be|VB used|VBN to|TO access|NN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS
problem	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN the|DT memory|NN type|NN that|IN the|DT processor|NN uses|VBZ to|TO access|NN the|DT vmcs|NN and|CC data|NN structures|NNS referenced|VBN by|IN pointers|NNS in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vmx|JJ access|NN to|TO the|DT vmcs|NN or|CC referenced|VBN data|NNS structures|NNS will|MD instead|RB use|VB the|DT memory|NN type|NN that|IN the|DT mtrrs|NN (|( memory-type|JJ range|NN registers|NNS )|) specify|VBP for|IN the|DT physical|JJ address|NN of|IN the|DT access|NN .|.
implication	bits|NNS 53:50|CD of|IN the|DT ia32_vmx_basic|JJ msr|NN report|NN that|IN the|DT wb|NN (|( write-back|NN )|) memory|NN type|NN will|MD be|VB used|VBN but|CC the|DT processor|NN may|MD use|VB a|DT different|JJ memory|NN type|NN .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vmcs|NN and|CC referenced|VBD data|NNS structures|NNS are|VBP located|VBN at|IN physical|JJ addresses|NNS that|WDT are|VBP mapped|VBN to|TO wb|VB memory|NN type|NN by|IN the|DT mtrrs|NN .|.
title	single|JJ step|NN interrupts|NNS with|IN floating|VBG point|NN exception|NN pending|NN may|MD be|VB mishandled|VBN
problem	in|IN certain|JJ circumstances|NNS ,|, when|WRB a|DT floating|NN point|NN exception|NN (|( #|# mf|NN )|) is|VBZ pending|VBG during|IN single-step|JJ execution|NN ,|, processing|NN of|IN the|DT single-step|JJ debug|NN exception|NN (|( #|# db|NN )|) may|MD be|VB mishandled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, #|# db|NN will|MD be|VB incorrectly|RB handled|VBN as|IN follows|VBZ :|: #|# db|NN is|VBZ signaled|VBN before|IN the|DT pending|VBG higher|JJR priority|NN #|# mf|NN (|( interrupt|JJ 16|CD )|) #|# db|NN is|VBZ generated|VBN twice|RB on|IN the|DT same|JJ instruction|NN
workaround	none|NN identified|VBN .|.
title	storage|NN of|IN pebs|NN record|NN delayed|VBD following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN for|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|NN )|) ,|, overflow|IN of|IN the|DT counter|NN results|NNS in|IN storage|NN of|IN a|DT pebs|NN record|NN in|IN the|DT pebs|NN buffer|NN .|. the|DT information|NN in|IN the|DT pebs|NN record|NN represents|VBZ the|DT state|NN of|IN the|DT next|JJ instruction|NN to|TO be|VB executed|VBN following|VBG the|DT counter|NN overflow|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT counter|NN overflow|NN occurs|VBZ after|IN execution|NN of|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, storage|NN of|IN the|DT pebs|NN record|NN is|VBZ delayed|VBN by|IN one|CD instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD observe|VB storage|NN of|IN the|DT pebs|NN record|NN being|VBG delayed|VBN by|IN one|CD instruction|NN following|VBG execution|NN of|IN mov|JJ ss|NN or|CC sti|NN .|. the|DT state|NN information|NN in|IN the|DT pebs|NN record|NN will|MD also|RB reflect|VB the|DT one|CD instruction|NN delay|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN may|MD report|VB a|DT #|# ts|JJ instead|RB of|IN a|DT #|# gp|NN fault|NN
problem	a|DT jump|NN to|TO a|DT busy|JJ tss|NN (|( task-state|JJ segment|NN )|) may|MD cause|VB a|DT #|# ts|NN (|( invalid|JJ tss|NN exception|NN )|) instead|RB of|IN a|DT #|# gp|NN fault|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	operation|NN systems|NNS that|WDT access|NN a|DT busy|JJ tss|NN may|MD get|VB invalid|JJ tss|NN fault|NN instead|RB of|IN a|DT #|# gp|NN fault|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	vm|NN exits|NNS due|JJ to|TO nmi-window|JJ exiting|NN may|MD be|VB delayed|VBN by|IN one|CD instruction|NN
problem	if|IN vm|JJ entry|NN is|VBZ executed|VBN with|IN the|DT nmi-window|JJ exiting|VBG vm-execution|NN control|NN set|VBN to|TO 1|CD ,|, a|DT vm|JJ exit|NN with|IN exit|NN reason|NN nmi|IN window|NN should|MD occur|VB before|IN execution|NN of|IN any|DT instruction|NN if|IN there|EX is|VBZ no|DT virtual-nmi|JJ blocking|NN ,|, no|DT blocking|NN of|IN events|NNS by|IN mov|NN ss|NN ,|, and|CC no|DT blocking|NN of|IN events|NNS by|IN sti|NN .|. if|IN vm|JJ entry|NN is|VBZ made|VBN with|IN no|DT virtual-nmi|JJ blocking|NN but|CC with|IN blocking|NN of|IN events|NNS by|IN either|DT mov|JJ ss|NN or|CC sti|NN ,|, such|PDT a|DT vm|JJ exit|NN should|MD occur|VB after|IN execution|NN of|IN one|CD instruction|NN in|IN vmx|JJ non-root|JJ operation|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT vm|JJ exit|NN may|MD be|VB delayed|VBN by|IN one|CD additional|JJ instruction|NN .|.
implication	vmm|NN software|NN using|VBG nmi-window|JJ exiting|NN for|IN nmi|JJ virtualization|NN should|MD generally|RB be|VB unaffected|JJ ,|, as|IN the|DT erratum|NN causes|VBZ at|IN most|JJS a|DT one-instruction|JJ delay|NN in|IN the|DT injection|NN of|IN a|DT virtual|JJ nmi|NN ,|, which|WDT is|VBZ virtually|RB asynchronous|JJ .|. the|DT erratum|NN may|MD affect|VB vmms|NN relying|VBG on|IN deterministic|JJ delivery|NN of|IN the|DT affected|JJ vm|NN exits|NNS .|.
workaround	none|NN identified|VBN .|.
title	valuesfor|JJ lbr/bts/btmwillbe|NN incorrectafteran|NN exitfrom|IN smm|NN
problem	after|IN a|DT return|NN from|IN smm|NN (|( system|NN management|NN mode|NN )|) ,|, the|DT cpu|NN will|MD incorrectly|RB update|VB the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) and|CC the|DT bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, hence|RB rendering|VBG their|PRP$ data|NNS invalid|NN .|. the|DT corresponding|JJ data|NNS if|IN sent|VBN out|RP as|IN a|DT btm|NN on|IN the|DT system|NN bus|NN will|MD also|RB be|VB incorrect|JJ .|. note|NN :|: this|DT issue|NN would|MD only|RB occur|VB when|WRB one|CD of|IN the|DT 3|CD above|IN mentioned|VBN debug|NN support|NN facilities|NNS are|VBP used|VBN .|.
implication	the|DT value|NN of|IN the|DT lbr|NN ,|, bts|NNS ,|, and|CC btm|NN immediately|RB after|IN an|DT rsm|JJ operation|NN should|MD not|RB be|VB used|VBN .|.
workaround	none|NN identified|VBN .|.
title	vphminposuw|JJ instruction|NN in|IN vex|JJ format|NN does|VBZ not|RB signal|JJ #|# ud|JJ (|( invalid|JJ opcode|NN exception|NN )|) when|WRB vex.vvvv|NN !|. =1111|NN
problem	processor|NN does|VBZ not|RB signal|JJ #|# ud|JJ fault|NN when|WRB executing|VBG the|DT reserved|VBN instruction|NN vphminposuw|NN with|IN vex.vvvv|NN !|. =1111|NN .|. the|DT vphminposuw|JJ instruction|NN is|VBZ described|VBN in|IN greater|JJR detail|NN in|IN the|DT intel|NN advanced|VBD vector|JJ extensions|NNS programming|VBG reference|NN .|.
implication	executing|VBG vphminposuw|NN with|IN vex.vvvv|NN !|. =|JJ 1111|CD results|NNS in|IN same|JJ behavior|NN as|IN vex.vvvv=|NN 1111|CD .|.
workaround	sw|NN should|MD not|RB use|VB vphminposuw|NN with|IN vex.vvvv|NN !|. =|NN 1111|CD in|IN order|NN to|TO ensure|VB future|JJ compatibility|NN .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|. workaround|IN none|NN identified|VBN .|.
problem	the|DT intel|NN 64|CD and|CC ia-32|JJ architectures|NNS software|NN developers|NNS manual|JJ ,|, volume|NN 2b|CD states|NNS that|IN execution|NN of|IN vmread|NN or|CC vmwrite|NN should|MD fail|VB if|IN the|DT value|NN of|IN the|DT instructions|NNS register|VBP source|NN operand|NN corresponds|VBZ to|TO an|DT unsupported|JJ field|NN in|IN the|DT vmcs|NN (|( virtual|JJ machine|NN control|NN structure|NN )|) .|. the|DT correct|JJ operation|NN is|VBZ that|IN the|DT logical|JJ processor|NN will|MD set|VB the|DT zf|NN (|( zero|CD flag|NN )|) ,|, write|JJ 0ch|CD into|IN the|DT vm-instruction|JJ error|NN field|NN and|CC for|IN vmread|NN leave|VBP the|DT instructions|NNS destination|NN operand|NN unmodified|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT instruction|NN may|MD instead|RB clear|VB the|DT zf|NN ,|, leave|VBP the|DT vm-instruction|NN error|NN field|NN unmodified|JJ and|CC for|IN vmread|JJ modify|VB the|DT contents|NNS of|IN its|PRP$ destination|NN operand|NN .|.
implication	accessing|VBG an|DT unsupported|JJ field|NN in|IN vmcs|NN will|MD fail|VB to|TO properly|VB report|NN an|DT error|NN .|. in|IN addition|NN ,|, vmread|NN from|IN an|DT unsupported|JJ vmcs|NN field|NN may|MD unexpectedly|RB change|VB its|PRP$ destination|NN operand|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB accessing|VBG unsupported|JJ fields|NNS in|IN a|DT vmcs|NN .|.
title	unexpected|JJ #|# ud|NN on|IN vzeroall/vzeroupper|NN
problem	execution|NN of|IN the|DT vzeroall|NN or|CC vzeroupper|NN instructions|NNS in|IN 64-bit|JJ mode|NN with|IN vex.w|NN set|VBN to|TO 1|CD may|MD erroneously|RB cause|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|.
implication	the|DT affected|JJ instructions|NNS may|MD produce|VB unexpected|JJ invalid-opcode|JJ exceptions|NNS in|IN 64-bit|JJ mode|NN .|.
workaround	compilers|NNS should|MD encode|VB vex.w|NN =|$ 0|CD for|IN the|DT vzeroall|NN and|CC vzeroupper|JJ instructions|NNS .|.
title	execution|NN of|IN opcode|JJ 9bh|CD with|IN the|DT vex|NN opcode|JJ extension|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB opcode|JJ 9bh|CD with|IN a|DT vex|NN opcode|NN extension|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ )|) exception|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.mp|VBN and|CC cr0.ts|VBN are|VBP both|DT 1|CD ,|, the|DT processor|NN may|MD produce|VB a|DT #|# nm|NN (|( device-not-available|JJ )|) exception|NN if|IN one|CD of|IN the|DT following|JJ conditions|NNS exists|NNS :|: 66h|CD ,|, f2h|NN ,|, f3h|NN or|CC rex|NN as|IN a|DT preceding|VBG prefix|NN ;|: an|DT illegal|JJ map|NN specified|VBN in|IN the|DT vex.mmmmm|JJ field|NN ;|:
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD not|RB use|VB opcode|JJ 9bh|CD with|IN the|DT vex|NN opcode|NN extension|NN .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN another|DT logical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( for|IN example|NN ,|, by|IN accessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|VBN paging-structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|VBZ a|DT store|NN to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	unexpected|JJ #|# ud|NN on|IN vpextrd/vpinsrd|NN
problem	execution|NN of|IN the|DT vpextrd|NN or|CC vpinsrd|NN instructions|NNS outside|IN of|IN 64-bit|JJ mode|NN with|IN vex.w|NN set|VBN to|TO 1|CD may|MD erroneously|RB cause|VB a|DT #|# ud|JJ (|( invalid-opcode|JJ exception|NN )|) .|.
implication	the|DT affected|JJ instructions|NNS may|MD produce|VB unexpected|JJ invalid-opcode|JJ exceptions|NNS outside|IN 64-bit|JJ mode|NN .|.
workaround	software|NN should|MD encode|VB vex.w|NN =|$ 0|CD for|IN executions|NNS of|IN the|DT vpextrd|NN and|CC vpinsrd|NN instructions|NNS outside|IN 64-bit|JJ mode|NN .|.
problem	when|WRB a|DT 2-byte|JJ opcode|NN of|IN a|DT conditional|JJ branch|NN (|( opcodes|IN 0f8xh|CD ,|, for|IN any|DT value|NN of|IN x|NNP )|) instruction|NN resides|NNS in|IN 16-bit|JJ code-segment|NN and|CC is|VBZ associated|VBN with|IN invalid|JJ vex|NN prefix|NN ,|, it|PRP may|MD sometimes|RB signal|VB a|DT #|# gp|NN fault|NN (|( illegal|JJ instruction|NN length|NN >|NNP 15-bytes|NNS )|) instead|RB of|IN a|DT #|# ud|JJ (|( illegal|JJ opcode|NN )|) fault|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, #|# gp|NNS fault|VBP instead|RB of|IN a|DT #|# ud|NN may|MD be|VB signaled|VBN on|IN an|DT illegal|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
problem	the|DT from|IN address|NN associated|VBN with|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) may|MD be|VB incorrect|JJ for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN :|: enhanced|JJ intel|NN speedstep|NN technology|NN t-state|NN (|( thermal|JJ monitor|NN states|NNS )|) s1-state|NN (|( acpi|JJ package|NN sleep|JJ state|NN )|) c1e|NN (|( enhanced|JJ c1|NN low|JJ power|NN state|NN )|) adaptive|NN thermal|JJ throttling|NN
implication	when|WRB the|DT lbrs|NN ,|, btm|NN or|CC bts|NNS are|VBP enabled|VBN ,|, some|DT records|NNS may|MD have|VB incorrect|JJ branch|NN from|IN addresses|NNS for|IN the|DT first|JJ branch|NN after|IN a|DT transition|NN of|IN enhanced|JJ intel|NN speedstep|NN technology|NN ,|, t-states|NNS ,|, s-states|NNS ,|, c1e|NN ,|, or|CC adaptive|JJ thermal|JJ throttling|NN .|.
workaround	none|NN identified|VBN .|.
problem	under|IN specific|JJ internal|JJ conditions|NNS ,|, if|IN software|NN tries|NNS to|TO write|VB the|DT ia32_fixed_ctr1|NN msr|NN (|( 30ah|CD )|) a|DT value|NN that|WDT has|VBZ all|DT bits|NNS [|VBP 31:1|CD ]|NNS set|VBN while|IN the|DT counter|NN was|VBD just|RB about|IN to|TO overflow|VB when|WRB the|DT write|NN is|VBZ attempted|VBN (|( that|DT is|VBZ ,|, its|PRP$ value|NN was|VBD 0xffff|CD ffff|JJ ffff|NN )|) ,|, then|RB due|JJ to|TO this|DT erratum|VBZ the|DT new|JJ value|NN in|IN the|DT msr|NN may|MD be|VB corrupted|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_fixed_ctr1|JJ msr|NN may|MD be|VB written|VBN with|IN a|DT corrupted|JJ value|NN .|. workaround|IN software|NN may|MD avoid|VB this|DT erratum|NN by|IN writing|VBG zeros|NN to|TO the|DT ia32_fixed_ctr1|NN msr|NN ,|,
title	l1|NN data|NNS cache|NN errors|NNS may|MD be|VB logged|VBN with|IN level|NN set|VBN to|TO 1|CD instead|RB of|IN 0|CD
problem	when|WRB an|DT l1|NN data|NNS cache|NN error|NN is|VBZ logged|VBN in|IN ia32_mci_status|NN [|$ 15:0|CD ]|NNP ,|, which|WDT is|VBZ the|DT mca|JJ error|NN code|NN field|NN ,|, with|IN a|DT cache|NN error|NN type|NN of|IN the|DT format|NN 0000|CD 0001|CD rrrr|NN ttll|NN ,|, the|DT ll|JJ field|NN may|MD be|VB incorrectly|RB encoded|VBN as|IN 01b|CD instead|RB of|IN 00b|CD .|.
implication	an|DT error|NN in|IN the|DT l1|NN data|NNS cache|NN may|MD report|VB the|DT same|JJ ll|JJ value|NN as|IN the|DT l2|NN cache|NN .|. software|NN should|MD not|RB assume|VB that|IN an|DT ll|JJ value|NN of|IN 01b|CD is|VBZ the|DT l2|JJ cache|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ reset|NN may|MD leave|VB the|DT system|NN in|IN an|DT invalid|JJ poisoning|NN state|NN and|CC could|MD cause|VB the|DT feature|NN to|TO be|VB disabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN poison|NN forwarding|VBG enable|JJ and|CC intel|JJ quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) poison|NN enable|JJ bits|NNS are|VBP cleared|VBN by|IN warm|JJ reset|NN ,|, but|CC other|JJ bits|NNS related|VBN to|TO the|DT poisoning|NN feature|NN remain|VBP set|VBN .|. after|IN the|DT warm|JJ reset|VB the|DT system|NN may|MD be|VB in|IN an|DT invalid|JJ state|NN in|IN regards|NNS to|TO the|DT poisoning|VBG bits|NNS .|. this|DT invalid|JJ state|NN may|MD cause|VB the|DT feature|NN to|TO be|VB disabled|VBN .|.
implication	this|DT invalid|JJ state|NN may|MD prevent|VB the|DT propagation|NN of|IN the|DT poisoning|NN indication|NN ,|, effectively|RB disabling|VBG the|DT feature|NN .|.
workaround	if|IN poisoning|NN is|VBZ disabled|JJ ,|, program|NN the|DT following|VBG bits|NNS to|TO 0|CD after|IN reset|NN .|. if|IN poisoning|NN is|VBZ enabled|VBN ,|, program|NN the|DT following|VBG bits|NNS to|TO 1|CD after|IN reset|NN :|:
title	vm|NN entries|NNS that|WDT return|VBP from|IN smm|NN using|VBG vmlaunch|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN
problem	successful|JJ vm|NN entries|NNS using|VBG the|DT vmlaunch|JJ instruction|NN should|MD set|VB the|DT launch|JJ state|NN of|IN the|DT vmcs|NN to|TO launched|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT vm|JJ entry|NN may|MD not|RB update|VB the|DT launch|JJ state|NN of|IN the|DT current|JJ vmcs|NN if|IN the|DT vm|NN entry|NN is|VBZ returning|VBG from|IN smm|NN .|.
implication	subsequent|JJ vm|NN entries|NNS using|VBG the|DT vmresume|JJ instruction|NN with|IN this|DT vmcs|NN will|MD fail|VB .|. rflags.zf|NN is|VBZ set|VBN to|TO 1|CD and|CC the|DT value|NN 5|CD (|( indicating|VBG vmresume|NN with|IN non-launched|JJ vmcs|NN )|) is|VBZ stored|VBN in|IN the|DT vm-instruction|JJ error|NN field|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN dual|JJ monitor|NN treatment|NN of|IN smi|NN and|CC smm|NN is|VBZ active|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	poison|NN packets|NNS will|MD be|VB reported|VBN to|TO pcie|VB port|NN 1a|CD when|WRB forwarded|VBN to|TO port|VB 1b|CD
problem	with|IN respect|NN to|TO data|NNS poisoning|NN ,|, the|DT processor|NN iio|NN module|NN supports|VBZ forwarding|VBG poisoned|VBN information|NN between|IN the|DT coherent|NN interface|NN and|CC pcie|NN and|CC vice-versa|NN .|. also|RB the|DT processor|NN iio|NN module|NN supports|VBZ forwarding|VBG poisoned|VBN data|NNS between|IN peer|NN pcie|NN ports|NNS .|. when|WRB the|DT pcie|NN ports|VBZ 1a|CD and|CC 1b|CD are|VBP configured|VBN as|IN x4|NN ,|, the|DT outbound|NN poison|NN error|NN is|VBZ reported|VBN on|IN port|NN 1a|CD when|WRB a|DT poison|NN packet|NN is|VBZ forwarded|VBN to|TO port|VB 1b|CD .|.
implication	when|WRB ports|NNS 1a|CD and|CC 1b|CD are|VBP configured|VBN as|IN x4|NN ports|NNS ,|, poison|NN errors|NNS reported|VBD on|IN the|DT root|NN port|NN are|VBP unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	ia32_mci_addr|NN overwritten|NN in|IN the|DT case|NN of|IN multiple|JJ recoverable|JJ instruction|NN fetch|NN errors|NNS
problem	the|DT instruction|NN fetch|NN machine|NN check|NN error|NN (|( mcacod|JJ 0x150|CD )|) is|VBZ a|DT srar|NN (|( software|NN recoverable|JJ action|NN required|VBN )|) error|NN .|. the|DT address|NN of|IN the|DT location|NN with|IN the|DT error|NN is|VBZ provided|VBN in|IN the|DT corresponding|JJ ia32_mci_addr|NN msr|NN .|. when|WRB multiple|JJ instruction|NN fetch|NN errors|NNS are|VBP logged|VBN as|IN part|NN of|IN a|DT single|JJ machine|NN check|NN event|NN ,|, as|IN indicated|VBN by|IN setting|VBG of|IN the|DT overflow|NN (|( bit|IN 62|CD )|) in|IN the|DT ia32_mci_status|NN msr|NN ,|, then|RB recovery|NN is|VBZ not|RB possible|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB multiple|JJ instruction|NN fetch|NN errors|NNS are|VBP logged|VBN in|IN the|DT same|JJ bank|NN ,|, the|DT ia32_mci_misc|NN msr|NN contains|VBZ all|DT of|IN the|DT correct|JJ information|NN including|VBG the|DT proper|JJ setting|NN for|IN overflow|NN (|( bit|IN 62|CD )|) ;|: however|RB ,|, the|DT ia32_mci_addr|NN msr|NN is|VBZ overwritten|VBN with|IN a|DT value|NN that|WDT corresponds|VBZ to|TO neither|VB the|DT first|JJ or|CC second|JJ error|NN .|.
implication	when|WRB debugging|VBG failures|NNS associated|VBN with|IN the|DT instruction|NN fetch|NN machine|NN check|NN error|NN and|CC the|DT overflow|JJ bit|NN is|VBZ set|VBN ,|, the|DT value|NN in|IN ia32_mci_addr|NN will|MD not|RB be|VB valid|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	according|VBG to|TO the|DT intel|NN qpi|NN specification|NN ,|, if|IN a|DT target|NN agent|NN receives|VBZ a|DT packet|NN with|IN a|DT non-|JJ zero|NN rsvd_chk|NN field|NN ,|, it|PRP should|MD flag|VB it|PRP as|IN an|DT intel|NN qpi|NN link|VBP layer|NN detected|VBN unsupported/undefined|JJ packet|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB check|VB the|DT rsvd_chk|NN field|NN nor|CC report|VB the|DT expected|JJ error|NN .|.
implication	the|DT processor|NN will|MD not|RB flag|VB the|DT intel|NN qpi|NN link|VBP layer|NN detected|VBN unsupported/undefined|JJ packet|NN error|NN in|IN the|DT case|NN that|IN the|DT rsvd_chk|JJ field|NN is|VBZ non-zero|JJ .|.
workaround	none|NN identified|VBN .|.
title	the|DT intel|NN qpi|NN link|NN status|NN register|NN linkinitstatus|NN field|NN incorrectly|RB reports|VBZ internal|JJ stall|NN link|NN initialization|NN for|IN certain|JJ stall|JJ conditions|NNS
problem	the|DT intel|NN qpi|JJ link|NN control|NN register|NN (|( cpubus|NN (|( 1|CD )|) ,|, devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VB 0x44|CD )|) bits|NNS 17|CD and|CC 16|CD allow|NN for|IN the|DT control|NN of|IN the|DT link|NN layer|NN initialization|NN by|IN forcing|VBG the|DT link|NN to|TO stall|VB the|DT initialization|NN process|NN until|IN cleared|VBN .|. the|DT intel|NN qpi|NN link|NN status|NN register|NN (|( cpubus|NN (|( 1|CD )|) ,|, device|RB 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VB 0x48|CD )|) bits|NNS 27:24|CD report|NN the|DT link|NN initialization|NN status|NN (|( linkinitstatus|NN )|) .|. the|DT linkinitstatus|NN incorrectly|RB reports|VBZ internal|JJ stall|NN link|NN initialization|NN (|( 0001b|CD )|) for|IN non-intel|JJ qpi|JJ link|NN control|NN register|NN ,|, bit|NN [|JJ 17,16|CD ]|JJ stall|NN conditions|NNS .|. the|DT intel|NN qpi|JJ specification|NN does|VBZ not|RB intend|VB for|IN internal|JJ stall|NN conditions|NNS to|TO report|VB that|DT status|NN ,|, but|CC rather|RB report|VB the|DT normal|JJ waiting|NN for|IN physical|JJ layer|NN ready|NN (|( 0000b|CD )|) .|.
implication	there|EX is|VBZ no|DT known|JJ problem|NN with|IN this|DT behavior|NN since|IN there|EX is|VBZ no|DT usage|JJ model|NN that|WDT relies|VBZ on|IN polling|NN of|IN the|DT linkinitstatus|NN state|NN in|IN the|DT waiting|VBG for|IN physical|JJ layer|NN ready|JJ versus|NN internal|JJ stall|NN link|NN initialization|NN state|NN ,|, and|CC it|PRP only|RB advertises|VBZ the|DT internal|JJ stall|NN link|NN initialization|NN state|NN for|IN a|DT brief|JJ period|NN of|IN time|NN during|IN link|NN layer|NN initialization|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN tx|NN ac|JJ common|JJ mode|NN fails|VBZ specification|NN
problem	the|DT intel|NN qpi|NN interface|NN specification|NN requires|VBZ tx|JJ ac|JJ common|JJ mode|NN (|( accm|NN )|) to|TO be|VB between|IN -50|JJ mv|NN to|TO 50|CD mv|NNS at|IN 8.0|CD gt/s|NN .|. testing|VBG across|IN process|NN ,|, voltage|NN ,|, and|CC temperature|NN showed|VBD that|IN the|DT accm|NN exceeded|VBD the|DT upper|JJ end|NN of|IN the|DT specification|NN on|IN several|JJ lanes|NNS .|.
implication	those|DT performing|VBG an|DT electrical|JJ characterization|NN of|IN the|DT intel|NN qpi|JJ interface|NN may|MD notice|VB a|DT violation|NN of|IN the|DT upper|JJ end|NN of|IN the|DT accm|JJ specification|NN by|IN no|DT more|JJR than|IN 5|CD mv|NN .|.
workaround	none|NN identified|VBN .|.
title	prochot_n|JJ assertion|NN during|IN warm|JJ reset|NN may|MD disable|VB a|DT processor|NN via|IN the|DT frb|NN mechanism|NN
problem	frb|NN (|( fault|JJ resilient|NN booting|NN )|) is|VBZ defined|VBN as|IN the|DT ability|NN to|TO boot|VB even|RB when|WRB one|CD or|CC more|JJR processors|NNS in|IN the|DT system|NN fail|NN ,|, as|RB long|RB as|IN there|EX is|VBZ one|CD processor|NN functional|NN .|. if|IN a|DT warm|JJ reset|NN is|VBZ asserted|VBN during|IN the|DT boot|NN flow|NN before|IN the|DT intel|NN qpi|NN interface|NN is|VBZ enumerated|VBN and|CC while|IN a|DT processor|NN is|VBZ hot|JJ and|CC drives|VBZ prochot_n|NN ,|, the|DT processor|NN that|WDT is|VBZ driving|VBG prochot_n|NN will|MD mistakenly|RB observe|VB prochot_n|NN as|IN a|DT signal|NN to|TO transition|VB itself|PRP into|IN frb|JJ mode|NN .|.
implication	it|PRP is|VBZ possible|JJ that|IN a|DT processor|NN may|MD be|VB incorrectly|RB isolated|VBN via|IN the|DT frb|NN mechanism|NN if|IN the|DT same|JJ processor|NN asserts|NNS prochot_n|VBP during|IN a|DT warm|JJ reset|NN .|.
workaround	case|NN 1|CD :|: systems|NNS with|IN a|DT bmc|NN
title	the|DT pcie*|NN current|JJ compensation|NN value|NN default|NN is|VBZ incorrect|JJ
problem	the|DT default|NN current|JJ compensation|NN values|NNS for|IN pcie|NN buffers|NNS may|MD result|VB in|IN non-optimal|JJ performance|NN .|.
implication	the|DT pcie|NN buffers|NNS will|MD not|RB perform|VB as|RB well|RB as|IN possible|JJ and|CC performance|NN could|MD be|VB compromised|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT pcie*|NN link|NN at|IN 8.0|CD gt/s|NN is|VBZ transitioning|VBG too|RB soon|RB to|TO normal|JJ operation|NN while|IN training|VBG
problem	the|DT pcie|NN bus|NN uses|VBZ high|JJ speed|NN serial|JJ links|NNS that|WDT must|MD go|VB through|IN a|DT training|NN process|NN to|TO allow|VB both|DT transmitter|NN and|CC receiver|NN to|TO make|VB adjustments|NNS in|IN behavior|NN to|TO optimize|VB the|DT signaling|NN between|IN the|DT transmitter|NN and|CC receiver|NN .|. when|WRB a|DT pcie|NN compliant|JJ device|NN must|MD train|VB or|CC retrain|VB the|DT link|NN ,|, training|NN sequences|NNS are|VBP used|VBN .|. the|DT device|NN must|MD allow|VB enough|JJ time|NN for|IN the|DT training|NN to|TO complete|VB before|IN transitioning|VBG to|TO normal|JJ operation|NN .|. in|IN the|DT case|NN of|IN pcie|NN equalization|NN at|IN 8.0|CD gt/s|NN the|DT processor|NN is|VBZ not|RB allowing|VBG enough|JJ time|NN to|TO optimize|VB signaling|VBG before|IN attempting|VBG normal|JJ operation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unexpected|JJ system|NN behavior|NN may|MD be|VB observed|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	the|DT qpils|NNS register|NN (|( cpubus|NN (|( 1|CD )|) ;|: devices|NNS 8,9|CD ;|: function|NN 0|CD ;|: offset|VB 0x48|CD )|) ,|, according|VBG to|TO the|DT intel|NN quick|JJ path|NN interconnect|JJ specification|NN at|IN revisions|NNS 1.1|CD and|CC later|RB ,|, should|MD report|VB the|DT vna/vn0|JJ credits|NNS available|JJ for|IN the|DT processor|NN tx|NN (|( transmit|VB port|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT qpils|NNS register|NN reports|VBZ the|DT vna/vn0|NN credits|VBZ available|JJ for|IN the|DT processor|NN rx|NN (|( receive|JJ port|NN )|) .|.
implication	this|DT is|VBZ a|DT violation|NN of|IN the|DT specification|NN but|CC no|DT functional|JJ failures|NNS have|VBP been|VBN observed|VBN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT router|NN value|NN exchanged|VBD during|IN intel|NN qpi|NN link|VBP layer|NN initialization|NN is|VBZ set|VBN to|TO zero|VB
problem	during|IN the|DT intel|NN qpi|NN link|VBP layer|NN initialization|NN ,|, parameters|NNS are|VBP exchanged|VBN by|IN hardware|NN .|. the|DT parameters|NNS that|WDT are|VBP received|VBN are|VBP stored|VBN by|IN the|DT receiver|NN .|. the|DT information|NN is|VBZ used|VBN to|TO setup|VB link|NN operation|NN .|. one|CD of|IN those|DT parameters|NNS that|WDT is|VBZ exchanged|VBN is|VBZ the|DT router|NN value|NN .|. the|DT router|NN value|NN should|MD be|VB one|CD but|CC it|PRP is|VBZ zero|VBN in|IN the|DT processor|NN .|.
implication	given|VBN that|IN the|DT processor|NN is|VBZ designed|VBN to|TO only|RB go|VB into|IN 2|CD socket|NN platforms|NNS and|CC that|IN the|DT bios|NNS is|VBZ not|RB using|VBG this|DT value|NN ,|, there|EX is|VBZ no|DT known|JJ negative|JJ impact|NN from|IN the|DT router|NN value|NN being|VBG 0|CD .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB a|DT load|NN occurs|VBZ to|TO a|DT first|JJ level|NN data|NNS cache|NN line|NN resulting|VBG in|IN a|DT parity|NN error|NN in|IN close|JJ proximity|NN to|TO other|JJ software|NN accesses|NNS to|TO the|DT same|JJ cache|NN line|NN and|CC other|JJ locked|JJ accesses|VBZ the|DT processor|NN may|MD exhibit|VB unexpected|JJ behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT processor|NN incorrectly|RB indicates|VBZ that|IN 16-bit|JJ rolling|VBG crc|NN is|VBZ supported|VBN
problem	the|DT intel|NN qpi|NN specification|NN defines|VBZ two|CD methods|NNS of|IN computing|VBG crc|NN :|: 8-bit|JJ crc|NN or|CC 16-bit|JJ rolling|NN crc|NN .|. the|DT processor|NN implements|VBZ only|RB 8-bit|JJ crc|NN .|. the|DT crc|NN mode|NN supported|VBD bit|NN in|IN the|DT qpilcp|NN registers|NNS (|( devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VBN 40h|CD ,|, bit|RB 11|CD )|) is|VBZ set|VBN incorrectly|RB indicating|VBG that|IN both|DT 8-bit|JJ crc|NN and|CC 16-bit|JJ rolling|NN crc|NN are|VBP supported|VBN .|.
implication	the|DT crc|NN mode|NN supported|VBD bit|NN of|IN qpilcp|NN must|MD be|VB disregarded|VBN ;|: there|EX should|MD be|VB no|DT attempt|NN to|TO use|VB 16-bit|JJ rolling|VBG crc|NN mode|NN .|.
workaround	the|DT crc|NN mode|NN bits|NNS in|IN the|DT qpilcl|NN (|( devices|NNS 8|CD ,|, 9|CD ;|: function|NN 0|CD ;|: offset|VBN 44h|CD ,|, bits|NNS [|VBP 15:14|CD ]|NNS )|) should|MD be|VB left|VBN at|IN their|PRP$ reset|NN value|NN of|IN 00b|CD to|TO ensure|VB 8-bit|JJ crc|NN is|VBZ selected|VBN .|.
title	peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN will|MD always|RB time|NN out|RP
problem	peci|NN 3.0|CD introduces|NNS a|DT host|NN identification|NN field|NN as|IN a|DT way|NN for|IN the|DT peci|NN host|NN device|NN to|TO identify|VB itself|PRP to|TO the|DT peci|JJ client|NN .|. this|DT is|VBZ intended|VBN for|IN use|NN in|IN future|JJ peci|NN systems|NNS that|WDT may|MD support|VB more|JJR than|IN one|CD peci|NN originator|NN .|. since|IN peci|NN 3.0|CD systems|NNS do|VBP not|RB support|VB the|DT use|NN of|IN multiple|JJ originators|NNS ,|, peci|VBP 3.0|CD host|NN devices|NNS should|MD zero|VB out|RP the|DT unused|JJ host|NN id|JJ field|NN .|. peci|NN 3.0|CD also|RB introduces|VBZ a|DT retry|NN bit|NN as|IN a|DT way|NN for|IN the|DT peci|NN host|NN to|TO indicate|VB to|TO the|DT client|NN that|IN the|DT current|JJ request|NN is|VBZ a|DT retry|NN of|IN a|DT previous|JJ read|NN or|CC write|JJ operation|NN .|. unless|IN the|DT peci|NN 3.0|CD host|NN device|NN zeroes|VBZ out|RP the|DT byte|NN containing|VBG the|DT host|NN id|NN &|CC retry|NN bit|NN information|NN ,|, peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN will|MD never|RB complete|VB successfully|RB .|.
implication	peci|NN write|NN requests|NNS that|WDT require|VBP a|DT retry|NN may|MD never|RB complete|VB successfully|RB .|. instead|RB ,|, they|PRP will|MD return|VB a|DT timeout|NN completion|NN code|NN of|IN 81h|CD for|IN a|DT period|NN ranging|VBG from|IN 1|CD ms|NNS to|TO 30|CD ms|NN if|IN the|DT retry|NN bit|NN is|VBZ asserted|VBN .|.
workaround	peci|NN 3.0|CD host|NN devices|NNS should|MD zero|VB out|RP the|DT byte|NN that|WDT contains|VBZ the|DT host|NN id|NN and|CC retry|NN bit|NN information|NN for|IN all|DT peci|NN requests|NNS at|IN all|DT times|NNS including|VBG retries|NNS .|.
title	the|DT vswing|NN of|IN the|DT pcie*|NN transmitter|NN exceeds|VBZ the|DT specification|NN
problem	the|DT pcie|NN specification|NN defines|VBZ a|DT limit|NN for|IN the|DT vswing|NN (|( voltage|JJ swing|VBG )|) of|IN the|DT differential|JJ lines|NNS that|WDT make|VBP up|RP a|DT lane|NN to|TO be|VB 1200|CD mv|JJ peak-to-peak|NN when|WRB operating|NN at|IN 2.5|CD gt/s|NN and|CC 5|CD gt/s|NN .|. intel|NN has|VBZ found|VBN that|IN the|DT processors|NNS pcie|VBP transmitter|NN may|MD exceed|VB this|DT specification|NN .|. peak-to-peak|JJ swings|NNS on|IN a|DT limited|JJ number|NN of|IN samples|NNS have|VBP been|VBN observed|VBN up|IN to|TO 1450|CD mv|NN .|.
implication	for|IN those|DT taking|VBG direct|JJ measurements|NNS of|IN the|DT pcie|JJ transmit|NN traffic|NN coming|VBG from|IN the|DT processor|NN may|MD detect|VB that|IN the|DT vswing|NN exceeds|VBZ the|DT pcie|JJ specification|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN interface|NN calibration|NN may|MD log|VB spurious|JJ bus|NN and|CC interconnect|JJ error|NN machine|NN checks|NNS
problem	the|DT intel|NN qpi|JJ interface|NN physical|JJ layer|NN performs|NNS calibration|NN across|IN all|DT 20|CD of|IN the|DT lanes|NNS and|CC reports|NNS the|DT success|NN or|CC failure|NN of|IN the|DT calibration|NN process|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD detect|VB spurious|JJ errors|NNS during|IN the|DT calibration|NN of|IN the|DT intel|NN qpi|JJ interface|NN .|. the|DT bus|NN and|CC interconnect|JJ errors|NNS are|VBP reported|VBN with|IN the|DT ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_1xx0_0000_1111|CD (|( where|WRB x|NN is|VBZ zero|CD or|CC one|CD )|) .|.
implication	the|DT processor|NN may|MD log|VB spurious|JJ bus|NN and|CC interconnect|JJ error|NN machine|NN checks|NNS reports|NNS during|IN intel|NN qpi|JJ calibration|NN .|.
workaround	is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	when|WRB a|DT link|NN is|VBZ degraded|VBN on|IN a|DT port|NN due|JJ to|TO pcie*|VB signaling|VBG issues|NNS correctable|JJ receiver|JJ errors|NNS may|MD be|VB reported|VBN on|IN the|DT neighboring|JJ port|NN
problem	pci|NN express*|NN interface|NN incorporates|VBZ a|DT recovery|NN mechanism|NN when|WRB certain|JJ link|NN degradation|NN occurs|VBZ by|IN retraining|VBG the|DT link|NN without|IN impacting|VBG the|DT pending|VBG transactions|NNS .|. when|WRB a|DT link|NN is|VBZ degraded|VBN on|IN a|DT specific|JJ port|NN due|JJ to|TO pcie|VB signaling|VBG issues|NNS ,|, it|PRP is|VBZ possible|JJ that|IN correctable|JJ receiver|NN errors|NNS are|VBP reported|VBN on|IN the|DT neighboring|NN (|( logically|RB adjacent|JJ )|) port|NN .|. the|DT correctable|JJ receiver|NN errors|NNS are|VBP indicated|VBN by|IN the|DT pcie|NN aer|NN correctable|JJ error|NN bit|NN (|( xpglberrsts|NNS cpubus|VBP (|( 0|CD )|) ;|: device|JJ 0-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 230h|CD ;|: bit|RB 2|CD )|) .|.
implication	software|NN that|WDT logs|VBZ errors|NNS on|IN the|DT pcie|JJ interface|NN must|MD be|VB aware|JJ that|IN errors|NNS detected|VBD on|IN a|DT specific|JJ port|NN could|MD be|VB due|JJ to|TO either|DT an|DT error|NN on|IN that|DT specific|JJ port|NN or|CC on|IN a|DT neighboring|JJ port|NN .|.
workaround	none|NN identified|VBN .|.
problem	a|DT cmci|NN (|( corrected|VBN machine|NN check|NN error|NN interrupt|NN )|) should|MD be|VB generated|VBN when|WRB the|DT number|NN of|IN corrected|JJ errors|NNS for|IN a|DT bank|NN reaches|VBZ the|DT corrected|JJ error|NN threshold|NN programmed|VBD into|IN the|DT ia32_mci_ctl2|JJ bits|NNS [|VBP 14:0|CD ]|NN .|. for|IN memory|NN scrubbing|NN errors|NNS ,|, ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN value|NN of|IN 000x_0000_1100_xxxx|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) ,|, a|DT cmci|NN will|MD not|RB be|VB generated|VBN until|IN the|DT number|NN of|IN errors|NNS has|VBZ exceeded|VBN the|DT threshold|NN in|IN ia32_mci_ctl2|NN by|IN 1|CD .|.
implication	the|DT cmci|NN will|MD not|RB be|VB generated|VBN when|WRB expected|VBN but|CC rather|RB will|MD be|VB generated|VBN on|IN the|DT next|JJ corrected|JJ error|NN for|IN the|DT bank|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT issue|NN .|. it|PRP should|MD be|VB noted|VBN that|IN with|IN this|DT workaround|NN if|IN the|DT threshold|NN is|VBZ programmed|VBN to|TO a|DT value|NN of|IN 0|CD ,|, a|DT read|NN of|IN the|DT value|NN will|MD return|VB 1|CD and|CC the|DT threshold|NN will|MD be|VB 1.|CD all|DT other|JJ valid|JJ threshold|NN values|NNS for|IN the|DT bank|NN will|MD be|VB read|VBN back|RB correctly|RB and|CC function|NN as|IN expected|VBN .|.
title	pcie*|NN rx|NN dc|NN common|JJ mode|NN impedance|NN is|VBZ not|RB meeting|VBG the|DT specification|NN
problem	when|WRB the|DT pcie|NN rx|NN termination|NN is|VBZ not|RB powered|VBN ,|, the|DT dc|NN common|JJ mode|NN impedance|NN has|VBZ the|DT following|JJ requirement|NN :|: 10|CD k|NN over|IN 0-200|JJ mv|NNS range|VBP with|IN respect|NN to|TO ground|NN and|CC 20|CD k|NN for|IN voltages|NNS 200|CD mv|NN with|IN respect|NN to|TO ground|NN .|. the|DT processors|NNS pcie|VBP rx|NNS do|VBP not|RB meet|VB this|DT requirement|NN at|IN 85|CD degrees|NNS c|VBP or|CC greater|JJR .|. in|IN a|DT limited|JJ number|NN of|IN samples|NNS intel|NN has|VBZ measured|VBN an|DT impedance|NN as|RB low|JJ as|IN 9.85|CD k|NN at|IN 50|CD mv|NN .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT violation|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT modification|NN to|TO the|DT multiple|JJ message|NN enable|JJ field|NN does|VBZ not|RB affect|VB the|DT aer|NN interrupt|JJ message|NN number|NN field|NN
problem	the|DT (|( advanced|JJ error|NN interrupt|NN )|) message|NN number|NN field|NN (|( rperrsts|JJ devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: offset|VB 178h|CD ;|: bits|NNS [|VBP 31:27|CD ]|NNS )|) should|MD be|VB updated|VBN when|WRB the|DT number|NN of|IN messages|NNS allocated|VBN to|TO the|DT root|NN port|NN is|VBZ changed|VBN by|IN writing|VBG the|DT multiple|JJ message|NN enable|JJ field|NN (|( msimsgctl|JJ device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 62h|CD ;|: bits|NNS [|VBP 6:4|CD ]|NN )|) .|. however|RB ,|, writing|VBG the|DT multiple|JJ message|NN enable|NN in|IN the|DT root|NN port|NN does|VBZ not|RB update|VB the|DT advanced|JJ error|NN interrupt|JJ message|NN number|NN field|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN can|MD allocate|VB only|RB one|CD msi|NN (|( message|NN signaled|VBN interrupt|RB )|) to|TO the|DT root|NN port|NN .|.
workaround	none|NN identified|VBN .|.
title	unexpected|JJ pcie*|NN set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO lnkcon|VB
problem	the|DT processor|NN sends|VBZ the|DT pcie|JJ set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO the|DT slot|NN capabilities|NNS (|( sltcap|JJ devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: offset|VB a4h|NN )|) register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN also|RB sends|VBZ pcie|IN the|DT set_slot_power_limit|NN message|NN on|IN writes|NNS to|TO the|DT lnkcon|NN (|( cpubus|NN (|( 0|CD )|) ;|: devices|NNS 0-3|VBP ;|: functions|NNS 0-3|VBP ;|: offset|VB a0h|NN )|) register|NN .|.
implication	for|IN those|DT monitoring|VBG the|DT pcie|NN traffic|NN going|VBG across|IN the|DT link|NN ,|, the|DT unexpected|JJ pcie|NN set_slot_power_limit|NN message|NN will|MD be|VB detected|VBN whenever|WRB a|DT write|NN to|TO the|DT lnkcon|NN register|NN occurs|VBZ .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	enabling|VBG intel|NN qpi|NN l0s|JJ state|NN may|MD prevent|VB entry|NN into|IN l1|NN
problem	enabling|VBG intel|NN qpi|NN l0s|NN state|NN in|IN a|DT dual|JJ processor|NN system|NN with|IN both|DT processor|NN sockets|NNS populated|VBD may|MD not|RB allow|VB the|DT intel|NN qpi|NN link|NN between|IN the|DT processors|NNS to|TO enter|VB the|DT l1|NN state|NN .|.
implication	entry|NN into|IN the|DT package|NN c3|NN state|NN and|CC lower|JJR power|NN package|NN c-states|NNS can|MD not|RB occur|VB if|IN the|DT intel|NN qpi|NN link|NN can|MD not|RB enter|VB the|DT l1|NN state|NN .|. system|NN power|NN consumption|NN may|MD increase|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	locked|VBN accesses|NNS spanning|VBG cachelines|NNS that|WDT include|VBP pci|JJ space|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	a|DT locked|JJ memory|NN access|NN which|WDT splits|VBZ across|IN a|DT cacheline|NN boundary|NN that|WDT suffers|VBZ a|DT master|NN abort|NN on|IN a|DT pci|NN bus|NN may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	aborted|JJ split|NN lock|NN accesses|NNS may|MD cause|VB pci|NN devices|NNS to|TO become|VB inoperable|JJ until|IN a|DT platform|NN reset|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN training|VBG sensitivities|NNS related|VBN to|TO clock|VB detection|NN
problem	the|DT processor|NN is|VBZ demonstrating|VBG link|RBR training|VBG sensitivities|NNS related|VBN to|TO clock|VB detection|NN and|CC will|MD indicate|VB the|DT error|NN with|IN an|DT ia32_mci_status.mscod|NN (|( bits|NNS [|VBP 21:16|CD ]|NNP )|) of|IN 10011|CD and|CC with|IN an|DT ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0000_1000_0000_1111|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN qpi|JJ interface|NN may|MD train|VB intermittently|RB and|CC flag|VB a|DT machine|NN check|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cold|JJ boot|NN may|MD fail|VB due|JJ to|TO internal|JJ timer|NN error|NN
problem	the|DT processors|NNS may|MD not|RB complete|VB a|DT cold|JJ boot|NN (|( that|WDT is|VBZ ,|, a|DT boot|NN from|IN a|DT power-off|JJ state|NN )|) due|NN to|TO an|DT internal|JJ timer|NN error|NN machine|NN check|NN ,|, ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD .|. this|DT will|MD result|VB in|IN the|DT processor|NN asserting|VBG ierr|NN (|( internal|JJ error|NN )|) .|.
implication	the|DT processor|NN may|MD signal|VB ierr|NN during|IN a|DT cold|JJ boot|NN when|WRB the|DT system|NN is|VBZ initializing|VBG .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN rx|NN common|JJ mode|JJ return|NN loss|NN is|VBZ not|RB meeting|VBG the|DT specification|NN
problem	the|DT pcie|NN specification|NN requires|VBZ that|IN the|DT rx|NN common|JJ mode|JJ return|NN loss|NN in|IN the|DT range|NN of|IN to|TO 2.5|CD ghz|NNS must|MD be|VB limited|VBN to|TO -6|VB db|NN .|. the|DT processors|NNS pcie|VBP rx|NNS do|VBP not|RB meet|VB this|DT requirement|NN .|. the|DT pcie|NN rx|NN common|JJ mode|NN return|NN at|IN 500|CD mhz|NN has|VBZ been|VBN found|VBN to|TO be|VB between|IN -3.5|NNP and|CC -4|NNP db|VBP on|IN a|DT limited|JJ number|NN of|IN samples|NNS .|.
implication	intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	the|DT most|RBS significant|JJ bit|NN of|IN the|DT cec|NN can|MD not|RB be|VB cleared|VBN once|RB set|VBN
problem	the|DT most|RBS significant|JJ bit|NN of|IN the|DT cec|NN (|( corrected|VBN error|NN count|NN ia32_mci_status|NN (|( i=12-|JJ 19|CD )|) ,|, bit|RB 52|CD )|) can|MD not|RB be|VB cleared|VBN once|IN it|PRP has|VBZ been|VBN set|VBN .|.
implication	in|IN the|DT case|NN that|WDT software|NN attempts|VBZ to|TO clear|VB the|DT cec|NN and|CC the|DT count|NN exceeds|VBZ 3fffh|CD ,|, software|NN will|MD read|VB incorrect|JJ cec|NN values|NNS on|IN subsequent|JJ accesses|NNS and|CC additional|JJ cmcis|NN (|( corrected|VBN machine|NN check|NN error|NN interrupts|NN )|) will|MD not|RB be|VB generated|VBN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD avoid|VB this|DT erratum|NN by|IN setting|VBG corrected|VBN error|NN threshold|NN to|TO a|DT value|NN less|JJR than|IN 3fffh|CD ,|, enable|JJ cmci|NN and|CC clearing|VBG the|DT error|NN count|NN before|IN it|PRP exceeds|VBZ 3fffh|CD .|.
title	an|DT unexpected|JJ page|NN fault|NN or|CC ept|JJ violation|NN may|MD occur|VB after|IN another|DT logical|JJ processor|NN creates|VBZ a|DT valid|JJ translation|NN for|IN a|DT page|NN
problem	an|DT unexpected|JJ page|NN fault|NN (|( #|# pf|NN )|) or|CC ept|JJ violation|NN may|MD occur|VB for|IN a|DT page|NN under|IN the|DT following|JJ conditions|NNS :|: the|DT paging|VBG structures|NNS initially|RB specify|VBP no|DT valid|JJ translation|NN for|IN the|DT page|NN .|. software|NN on|IN one|CD logical|JJ processor|NN modifies|VBZ the|DT paging|NN structures|NNS so|RB that|IN there|EX is|VBZ a|DT valid|JJ translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, by|IN setting|VBG to|TO 1|CD the|DT present|JJ bit|NN in|IN one|CD of|IN the|DT paging-structure|JJ entries|NNS used|VBN to|TO translate|VB the|DT page|NN )|) .|. software|NN on|IN another|DT logical|JJ processor|NN observes|VBZ this|DT modification|NN (|( for|IN example|NN ,|, by|IN accessing|VBG a|DT linear|JJ address|NN on|IN the|DT page|NN or|CC by|IN reading|VBG the|DT modified|VBN paging-structure|NN entry|NN and|CC seeing|VBG value|NN 1|CD for|IN the|DT present|JJ bit|NN )|) .|. shortly|RB thereafter|RB ,|, software|NN on|IN that|DT other|JJ logical|JJ processor|NN performs|VBZ a|DT store|NN to|TO a|DT linear|JJ address|NN on|IN the|DT page|NN .|. in|IN this|DT case|NN ,|, the|DT store|NN may|MD cause|VB a|DT page|NN fault|NN or|CC ept|VB violation|NN that|WDT indicates|VBZ that|IN there|EX is|VBZ no|DT translation|NN for|IN the|DT page|NN (|( for|IN example|NN ,|, with|IN bit|NN 0|CD clear|JJ in|IN the|DT page-fault|NN error|NN code|NN ,|, indicating|VBG that|IN the|DT fault|NN was|VBD caused|VBN by|IN a|DT not-present|JJ page|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	an|DT unexpected|JJ page|NN fault|NN may|MD be|VB reported|VBN .|. there|EX are|VBP no|DT other|JJ side|NN effects|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	system|NN software|NN can|MD be|VB constructed|VBN to|TO tolerate|VB these|DT unexpected|JJ page|NN faults|NNS .|. see|VB section|JJ propagation|NN of|IN paging-structure|NN changes|NNS to|TO multiple|JJ processors|NNS of|IN volume|NN 3a|CD of|IN ia-32|JJ intel|NN architecture|NN software|NN developers|NNS manual|VBP ,|, for|IN recommendations|NNS for|IN software|NN treatment|NN of|IN asynchronous|JJ paging-structure|NN updates|NNS .|.
title	pcie*|NN adaptive|JJ equalization|NN may|MD not|RB train|VB to|TO the|DT optimal|JJ settings|NNS .|.
problem	in|IN the|DT case|NN of|IN the|DT pcie|NN equalization|NN procedure|NN for|IN 8|CD gt/s|NN ,|, the|DT downstream|NN ports|NNS (|( for|IN example|NN ,|, the|DT processors|NNS )|) txeq|NN (|( transmitter|JJ equalization|NN settings|NNS )|) can|MD be|VB fine|JJ tuned|VBN for|IN each|DT lane|NN during|IN a|DT process|NN called|VBN adaptive|JJ equalization|NN phase|NN 3.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB direct|VB the|DT end-agent|NN to|TO the|DT optimal|JJ txeq|NN settings|NNS .|.
implication	the|DT pcie|NN link|NN may|MD not|RB be|VB as|RB robust|JJ as|IN possible|JJ potentially|RB leading|VBG to|TO a|DT higher|JJR bit|NN error|RBR rate|NN than|IN expected|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT core|NN may|MD not|RB complete|VB transactions|NNS to|TO the|DT caching|NN agent|NN when|WRB c-|NN states|NNS are|VBP enabled|VBN leading|VBG to|TO an|DT internal|JJ timer|NN error|NN
problem	when|WRB multiple|JJ cores|NNS have|VBP outstanding|JJ transactions|NNS targeted|VBD to|TO a|DT single|JJ caching|NN agent|NN and|CC one|CD of|IN the|DT cores|NNS enters|VBZ a|DT core|NN c-state|NN before|IN completing|VBG the|DT transaction|NN with|IN the|DT targeted|JJ caching|NN agent|NN an|DT internal|JJ timer|NN machine|NN check|NN error|NN may|MD occur|VB (|( ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD experience|VB an|DT internal|JJ timer|NN error|NN .|. workaround|IN none|NN identified|VBN .|.
title	tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN
problem	the|DT tsc|NN (|( time|NN stamp|NN counter|NN msr|$ 10h|CD )|) should|MD be|VB cleared|VBN on|IN reset|NN .|. due|JJ to|TO this|DT erratum|NN the|DT tsc|NN is|VBZ not|RB affected|VBN by|IN warm|JJ reset|NN .|.
implication	the|DT tsc|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN .|. the|DT tsc|NN is|VBZ cleared|VBN by|IN power-on|JJ reset|NN as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ resets|NNS may|MD be|VB converted|VBN to|TO power-on|JJ resets|NNS when|WRB recovering|VBG from|IN an|DT ierr|NN
problem	when|WRB a|DT warm|JJ reset|NN is|VBZ attempted|VBN and|CC an|DT ierr|NN (|( internal|JJ error|NN )|) happens|VBZ as|IN indicated|VBN by|IN the|DT ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD ,|, a|DT power-on|JJ reset|NN occurs|NNS instead|RB .|.
implication	the|DT values|NNS in|IN the|DT machine|NN check|NN bank|NN will|MD be|VB lost|VBN as|IN a|DT result|NN of|IN the|DT power-on|JJ reset|NN .|. this|DT prevents|VBZ a|DT os|NN ,|, bios|NNS or|CC the|DT bmc|NN (|( baseboard|JJ management|NN controller|NN )|) from|IN logging|VBG the|DT content|NN of|IN the|DT error|NN registers|NNS or|CC taking|VBG any|DT post-reset|JJ actions|NNS that|WDT are|VBP dependent|JJ on|IN the|DT machine|NN check|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	using|VBG dma|JJ xor|NN with|IN dca|NN may|MD cause|VB a|DT machine|NN check|NN
problem	if|IN both|DT dca|FW (|( direct|JJ cache|NN access|NN )|) and|CC dma|JJ xor|NN operations|NNS are|VBP active|JJ at|IN the|DT same|JJ time|NN ,|, then|RB invalid|JJ prefetch|NN hints|NNS may|MD be|VB generated|VBN .|. these|DT prefetch|JJ transactions|NNS may|MD not|RB complete|VB and|CC could|MD result|VB in|IN a|DT timeout|NN machine|NN check|NN ,|, which|WDT will|MD cause|VB caterr|JJ #|# to|TO become|VB asserted|JJ .|.
implication	invalid|JJ prefetch|NN hints|NNS may|MD not|RB complete|VB resulting|VBG in|IN a|DT machine|NN check|NN .|.
workaround	if|IN using|VBG dma|NN xor|JJ operations|NNS ,|, disable|JJ dca|NN by|IN clearing|VBG chanctrl|NN .|. completion_write_dca_enable|JJ (|( offset|VB 80h|CD ;|: bit|RB 9|CD )|) in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( device|NN :|: 10|CD ;|: function|NN 0-7|NN ;|: 0ffset|CD 80h|CD )|) .|.
title	mixed|JJ dma|NN xor|NNP and|CC legacy|NN operations|NNS in|IN the|DT same|JJ channel|NN may|MD cause|VB data|NNS to|TO be|VB observed|VBN out|IN of|IN order|NN
problem	for|IN mixed|JJ channel|NNS dma|NN (|( xor|JJ and|CC legacy|JJ operations|NNS active|JJ on|IN the|DT same|JJ channel|NN )|) completion|NN writes|VBZ from|IN legacy|NN operations|NNS may|MD pass|VB completion|NN writes|NNS from|IN xor|JJ operations|NNS resulting|VBG in|IN out|NN of|IN order|NN descriptor|NN updates/completions|NNS .|.
implication	dma|NN descriptor|NN progress|NN may|MD appear|VB out|IN of|IN order|NN with|IN incorrect|JJ data|NNS .|.
workaround	in|IN the|DT dma|NN driver|NN each|DT dma|NN xor|NNP descriptor|NN must|MD be|VB followed|VBN by|IN an|DT additional|JJ legacy|NN descriptor|NN .|. the|DT legacy|NN descriptor|NN must|MD have|VB a|DT non-zero|JJ transfer|NN length|NN and|CC the|DT null|JJ transfer|NN bit|NN and|CC completion|NN interrupt|NN in|IN the|DT descriptor|NN control|NN field|NN set|VBN to|TO '1|VB '|'' .|. the|DT transfer|NN will|MD not|RB actually|RB occur|JJ ,|, but|CC a|DT completion|NN interrupt|NN will|MD be|VB generated|VBN that|IN indicates|VBZ that|IN the|DT xor|NN operation|NN has|VBZ completed|VBN .|. this|DT causes|VBZ all|DT completion|NN interrupts|NNS to|TO be|VB of|IN the|DT legacy|NN type|NN .|.
title	unexpected|JJ dma|NN xor|NNP halt|NN and|CC errors|NNS when|WRB using|VBG descriptors|NNS with|IN p|NN or|CC q|JJ operations|NNS disabled|VBD
problem	if|IN a|DT galois|JJ field|NN generate/validate|NN base|NN descriptor|NN has|VBZ either|CC the|DT p|NN operations|NNS disable|JJ or|CC q|JJ operation|NN disable|JJ bit|NN set|VBN and|CC the|DT corresponding|NN disabled|VBD p|JJ parity|NN address|NN or|CC q|JJ parity|NN address|JJ field|NN of|IN the|DT descriptor|NN does|VBZ not|RB contain|VB a|DT valid/aligned|JJ address|NN ,|, the|DT dma|JJ channel|NN may|MD halt|VB unexpectedly|RB with|IN destination|NN address|NN errors|NNS .|. the|DT destination|NN address|NN errors|NNS will|MD be|VB logged|VBN in|IN chanerr_int|NN .|. dma|NN transfer|NN destination|NN address|NN error|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 180h|CD ;|: bit|RB 1|CD )|) .|.
implication	the|DT dma|NN may|MD only|RB partially|RB process|VB a|DT dma|NN xor|NNP descriptor|NN when|WRB a|DT disabled|JJ p|NN or|CC q|JJ parity|NN address|JJ field|NN of|IN the|DT descriptor|NN does|VBZ not|RB contain|VB a|DT valid/aligned|JJ address|NN ,|, resulting|VBG in|IN incomplete|JJ data|NNS ,|, an|DT unexpected|JJ dma|NN channel|NN halt|NN and|CC destination|NN address|NN errors|NNS .|.
workaround	at|IN all|DT times|NNS ,|, software|NN must|MD place|VB a|DT valid/aligned|JJ address|NN in|IN both|CC the|DT p|NN parity|NN address|NN field|NN and|CC the|DT q|JJ parity|NN address|JJ field|NN of|IN a|DT dma|NN xor|NN with|IN galois|JJ field|NN generate/validate|NN base|NN descriptor|NN even|RB if|IN the|DT p|NN operations|NNS disable|JJ or|CC q|JJ operations|NNS disable|JJ descriptor|NN fields|NNS are|VBP set|VBN to|TO disable|VB either|DT p|NN or|CC q|JJ operations|NNS for|IN the|DT descriptor|NN .|.
problem	if|IN a|DT parity|NN error|NN occurs|VBZ of|IN source|NN read|JJ completion|NN data|NNS while|IN inside|IN the|DT dma|NN for|IN >|$ 8k|CD descriptor|NN transfer|NN lengths|NNS ,|, the|DT dma|NN channel|NN will|MD hang|VB until|IN the|DT next|JJ platform|NN reset.this|NN behavior|VBZ only|RB applies|NNS if|IN the|DT data|NN arrived|VBD at|IN the|DT dma|NN unit|NN error|NN free|JJ (|( from|IN dram|NN and|CC intel|NN qpi|NN )|) but|CC then|RB had|VBD a|DT parity|NN error|NN in|IN the|DT completion|NN data|NNS fifo|NN inside|IN the|DT dma|NN .|.
implication	the|DT effected|JJ dma|NN channel|NN will|MD hang|VB until|IN the|DT next|JJ platform|NN reset|NN .|. workaround|IN none|NN identified|VBN .|.
title	dma|NN cb_bar|NN decode|NN may|MD be|VB incorrect|JJ after|IN dma|NN flr|NN
problem	pcie*|NN flr|NN (|( function|JJ level|NN reset|NN )|) of|IN the|DT dma|NN function|NN ,|, may|MD result|VB in|IN an|DT incorrect|JJ cb_bar|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) decode|NN when|WRB a|DT memory|NN read|NN of|IN the|DT cb_bar|NN occurs|VBZ around|IN the|DT same|JJ time|NN as|IN the|DT flr|NN .|.
implication	a|DT flr|NN may|MD cause|VB a|DT pcie|JJ memory|NN read|NN to|TO decode|VB to|TO channel|VB 0|CD instead|RB of|IN the|DT intended|JJ channel|NN resulting|VBG in|IN incorrect|JJ read|NN data|NNS returned|VBD .|.
workaround	software|NN must|MD quiesce|VB the|DT dma|NN function|NN before|IN issuing|VBG flr|JJ including|VBG :|:
title	xor|JJ dma|NN restricted|VBD to|TO 8|CD kb|NN transfers|NNS when|WRB multiple|NN channels|NNS are|VBP in|IN use|NN
problem	incorrect|JJ data|NNS transfers|NNS can|MD occur|VB if|IN more|JJR than|IN one|CD dma|NN channel|NN is|VBZ in|IN operation|NN and|CC >|$ 8|CD kb|NN xor|NNP dma|NN transfer|NN sizes|NNS are|VBP being|VBG used|VBN .|. xor|JJ dma|NN transfer|NN size|NN is|VBZ set|VBN by|IN software|NN in|IN the|DT block|NN size|NN field|NN of|IN the|DT xor|NN with|IN galios|NNS field|NN generate/validate|NN base|NN descriptor|NN .|.
implication	xor|JJ dma|NN operation|NN is|VBZ restricted|VBN to|TO 8|CD kb|NNS transfer|NN sizes|VBZ when|WRB multiple|JJ dma|NN channels|NNS are|VBP in|IN use|NN .|. legacy|NN dma|JJ operations|NNS may|MD still|RB use|VB up|RP to|TO the|DT maximum|JJ 1|CD mb|NN transfer|NN length|NN .|.
workaround	software|NN may|MD either|VB :|:
title	unable|JJ to|TO restart|VB dma|NN after|IN poisoned|JJ error|NN during|IN an|DT xor|JJ operation|NN
problem	if|IN the|DT chanerr|JJ field|NN read|VBD data|NNS error|NN (|( offset|VBN a8h|RB ;|: bit|VB 8|CD )|) is|VBZ set|VBN due|JJ to|TO a|DT poisoned|VBN completion|NN error|NN during|IN a|DT dma|JJ xor|NN operation|NN ,|, the|DT dma|NN stays|VBZ in|IN the|DT halted|JJ state|NN and|CC the|DT read|NN data|NNS error|RB bit|NN does|VBZ not|RB clear|JJ
implication	the|DT xor|JJ operations|NNS on|IN the|DT dma|NN can|MD not|RB be|VB restarted|VBN after|IN a|DT read|JJ data|NN error|NN due|JJ to|TO a|DT poisoned|JJ xor|NN operation|NN .|.
workaround	at|IN least|JJS one|CD xor|NN descriptor|NN with|IN no|DT read|NN data|NNS errors|NNS has|VBZ to|TO be|VB processed|VBN for|IN a|DT new|JJ chain|NN of|IN xor|JJ descriptors|NNS to|TO work|VB correctly|RB with|IN the|DT corresponding|JJ chanerrmsk|NN (|( offset|VB ach|NN ;|: bit|CC 8|CD )|) bit|NN set|VBN .|. upon|IN detection|NN of|IN a|DT read|JJ data|NN error|NN ,|, software|NN must|MD clear|VB the|DT chanerr|NN and|CC chanerr_int|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 180h|CD )|) registers|NNS and|CC disable|VB the|DT corresponding|JJ error|NN mask|NN bit|NN by|IN setting|VBG chanerrmsk|NN .|. then|RB new|JJ descriptors|NNS can|MD be|VB added|VBN to|TO the|DT chain|NN and|CC the|DT dma|NN started|VBN by|IN writing|VBG the|DT dmacount|NN (|( offset|VB 86h|CD )|) .|. once|RB the|DT dma|NN channel|NN is|VBZ in|IN the|DT running|NN state|NN ,|, software|NN can|MD clear|VB the|DT chanerrmsk|NN .|. chanerr|NN ,|, chanerrmsk|NN ,|, and|CC dmacount|NN are|VBP offsets|NNS relative|JJ to|TO cb_bar|VB (|( device|NN 4|CD ;|: function|NN 0-7|NN ;|: 0ffset|CD 10h|CD )|) on|IN the|DT processors|NNS internal|JJ io|NN bus|NN (|( as|IN defined|VBN in|IN the|DT iiobusno|JJ register|NN )|) .|.
title	dma|JJ restart|NN hang|NN when|WRB first|JJ descriptor|NN is|VBZ a|DT legacy|NN type|NN following|VBG channel|NN halt|NN due|JJ to|TO an|DT extended|JJ descriptor|NN error|NN
problem	when|WRB using|VBG multiple|JJ dma|NN channels|NNS ,|, all|DT dma|VBP channels|NNS may|MD hang|VB if|IN a|DT dma|NN channel|NN restart|NN is|VBZ attempted|VBN with|IN a|DT legacy|NN descriptor|NN as|IN the|DT first|JJ descriptor|NN following|VBG an|DT error/|JJ halt|NN on|IN an|DT extended|JJ descriptor|NN on|IN channel|NN 0|CD or|CC 1|CD .|.
implication	following|VBG an|DT extended|JJ descriptor|NN error|NN on|IN channel|NN 0|CD or|CC 1|CD ,|, the|DT channel|NN must|MD be|VB not|RB be|VB restarted|VBN with|IN a|DT first|JJ descriptor|NN of|IN legacy|NN type|NN including|VBG null|JJ .|. does|VBZ not|RB apply|VB for|IN single|JJ channel|NN operation|NN .|.
workaround	software|NN must|MD guarantee|VB that|IN the|DT first|JJ descriptor|NN processed|VBN on|IN restart|NN is|VBZ an|DT xor|JJ gf|NN multiply|NN generation|NN (|( base|JJ type|NN )|) before|IN using|VBG legacy|NN descriptors|NNS with|IN interrupts|NNS and|CC completions|NNS .|.
problem	if|IN dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN on|IN channel|NNS 0|CD or|CC 1|CD concurrent|NN with|IN operation|NN on|IN channels|NNS 2-7|JJ ,|, incorrect|JJ data|NN transfers|NNS can|MD occur|VB on|IN dma|JJ channels|NNS 2-7.|JJ dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN by|IN setting|VBG bits|NNS 0|CD and|CC 3|CD of|IN descriptor|NN control|NN field|NN of|IN a|DT dma|NN xor|NN with|IN galios|NNS field|NN generate/validate|NN base|NN descriptor|NN .|.
implication	if|IN dma|JJ xor|NN interrupts|NNS and|CC completions|NNS are|VBP enabled|VBN ,|, only|RB one|CD interrupt/completion|NN type|NN may|MD be|VB used|VBN on|IN any|DT single|JJ channel|NN and|CC only|RB channels|NNS 0|CD and|CC 1|CD may|MD be|VB used|VBN .|.
workaround	software|NN must|MD either|VB :|:
title	suspending/resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN may|MD cause|VB an|DT incorrect|NN data|NNS transfer|NN on|IN other|JJ active|JJ channels|NNS
problem	suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN by|IN setting|VBG chancmd.suspend|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 2|CD )|) while|IN xor|JJ type|NN dma|NN channels|NNS are|VBP active|JJ may|MD cause|VB incorrect|NN data|NNS transfer|NN on|IN the|DT other|JJ active|JJ legacy|NN channels|NNS .|. this|DT erratum|NN may|MD also|RB occur|VB while|IN resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN chancmd.reset|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 5|CD )|) .|. chancmd|NN is|VBZ in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( device|JJ 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) on|IN the|DT processor|NN 's|POS internal|JJ io|NN bus|NN (|( as|IN defined|VBN in|IN the|DT iiobusno|JJ register|NN )|) .|.
implication	an|DT incorrect|NN data|NNS transfer|NN may|MD occur|VB on|IN the|DT active|JJ legacy|NN dma|NN channels|NNS .|.
workaround	software|NN must|MD suspend|VB all|DT legacy|NN dma|JJ channels|NNS before|IN suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN (|( channel|VB 0|CD or|CC 1|CD )|) .|.
title	dword-aligned|JJ dma|NN xor|NN descriptors|NNS with|IN fencing|NN and|CC multi-|JJ channel|NNS operation|NN may|MD cause|VB a|DT channel|NN hang|NN
problem	dma|NN xor|VBZ descriptors|NNS with|IN dword|NN aligned|VBN sources|NNS and|CC fencing|VBG enabled|VBN may|MD result|VB in|IN a|DT xor|JJ channel|NN hang|NN until|IN the|DT next|JJ platform|NN reset|NN .|. xor|CC dma|JJ fencing|NN is|VBZ set|VBN by|IN software|NN in|IN descriptor|NN control.fence|NN (|( xor|JJ base|NN descriptor|NN ,|, bit|RB 4|CD )|)
implication	an|DT xor|JJ dma|NN descriptor|NN with|IN non|JJ cacheline|NN aligned|VBN sources|NNS may|MD hang|VB until|IN the|DT next|JJ platform|NN reset|NN .|.
workaround	do|VB not|RB enable|VB fencing|VBG on|IN xor|JJ descriptors|NNS .|. fencing|NN can|MD be|VB enabled|VBN on|IN legacy|NN descriptors|NNS .|. it|PRP is|VBZ recommended|VBN that|IN a|DT null|JJ legacy|NN descriptor|NN must|MD be|VB paired|VBN with|IN each|DT xor|NN descriptor|NN .|. software|NN can|MD use|VB fencing|NN of|IN the|DT legacy|NN null|JJ descriptor|NN to|TO track|VB full|JJ completion|NN of|IN its|PRP$ associated|VBN xor|NNP descriptor|NN .|.
title	processor|NN may|MD not|RB restore|VB the|DT vr12|NN ddr3|NN voltage|NN regulator|NN phases|VBZ upon|IN pkg|NN c3|NN state|NN exit|NN
problem	during|IN the|DT pkg|NN (|( package|NN )|) c3|NN state|NN entry|NN ,|, the|DT processor|NN directs|VBZ the|DT vr12|NN ddr3|NN voltage|NN regulators|NNS to|TO shed|VB phases|NNS to|TO reduce|VB power|NN consumption|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB restore|VB all|DT vr12|FW ddr3|JJ voltage|NN regulator|NN phases|VBZ upon|IN pkg|NN c3|NN state|NN exit|NN .|. the|DT vr12|NN ddr3|NN voltage|NN regulators|NNS require|VBP all|DT phases|NNS to|TO keep|VB the|DT ddr3|NN voltage|NN plane|NN in|IN tolerance|NN for|IN proper|JJ memory|NN subsystem|NN functioning|VBG during|IN normal|JJ system|NN operation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN qpi|NN link|VBP layer|NN does|VBZ not|RB drop|VB unsupported|JJ or|CC undefined|JJ packets|NNS
problem	the|DT intel|NN qpi|NN should|MD detect|VB an|DT unsupported|JJ or|CC undefined|JJ packet|NN ,|, drop|VB the|DT offending|VBG packet|NN ,|, and|CC log|VBZ a|DT correctable|JJ error|NN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0000_1100_0000_1111|CD .|. when|WRB the|DT intel|NN qpi|NN detects|VBZ an|DT unsupported|JJ or|CC undefined|JJ packet|NN it|PRP does|VBZ not|RB drop|VB the|DT offending|VBG packet|NN but|CC it|PRP does|VBZ log|VB the|DT error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, intel|NN qpi|NN does|VBZ not|RB drop|VB unsupported|JJ packets|NNS .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN on|IN commercially|RB available|JJ systems|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBD
title	the|DT equalization|NN phase|NN successful|JJ bits|NNS are|VBP not|RB compliant|JJ to|TO the|DT pcie*|NN specification|NN
problem	pcie|JJ specification|NN states|NNS that|IN if|IN the|DT phase|NN 1|CD of|IN transmitter|NN equalization|NN completes|VBZ successfully|RB as|IN indicated|VBN by|IN the|DT lnksts2.equalization|NN phase|NN 1|CD successful|JJ (|( devices|NNS 0-|RB 3|CD ;|: functions|NNS 0-3|VBP ;|: bit|NN [|JJ 2|CD ]|NN )|) bit|NN being|VBG set|VBN to|TO one|CD and|CC if|IN the|DT phase|NN 2|CD and|CC 3|CD link|NN training|NN phases|NNS are|VBP bypassed|VBN ,|, the|DT lnksts2.equalization|NN phase|NN 3|CD successful|JJ (|( devices|NNS 0-3|RB ;|: functions|NNS 0-3|VBP ;|: bit|NN [|JJ 4|CD ]|NN )|) and|CC lnksts2.equalization|NN phase|NN 2|CD successful|JJ (|( bit|VB [|JJ 3|CD ]|NN )|) bits|NNS should|MD be|VB set|VBN to|TO one|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD only|RB set|VB the|DT equalization|NN phase|NN 2|CD or|CC 3|CD successful|JJ bits|NNS if|IN the|DT phases|NNS are|VBP completed|VBN successfully|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, equalization|NN phase|NN 2|CD and|CC 3|CD successful|JJ bits|NNS may|MD not|RB be|VB set|VBN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failure|NN with|IN commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	the|DT intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|NN (|( intel|JJ vt-d|NN )|) queued|VBD invalidation|NN status|NN write|NN may|MD fail|VB
problem	intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|NN (|( intel|JJ vt-d|NN )|) queued|VBD invalidation|JJ operations|NNS issue|VBP a|DT status|NN write|NN to|TO modify|VB a|DT semaphore|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT status|NN write|NN may|MD fail|VB .|.
implication	when|WRB using|VBG queued|VBN invalidation|NN operations|NNS ,|, a|DT failed|JJ status|NN write|NN can|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	if|IN operating|NN without|IN queued|JJ invalidations|NNS ,|, interrupt|JJ re-mapping|NN ,|, and|CC x2apic|NNP features|NNS is|VBZ feasible|JJ ,|, then|RB intel|VBZ vt-d|JJ invalidations|NNS should|MD be|VB performed|VBN using|VBG the|DT intel|NN vt-d|JJ register|NN facility|NN (|( c.f.|NN ,|, vtd0_ctxcmd|FW [|NNP offset|VBD 028h|CD ]|NNS ,|, vtd1_ctxcmd|FW [|NNP offset|VBD 1028h|CD ]|NNS ,|, vtd0_invaddrreg|FW [|NNP offset|VBD 0200h|CD ]|NNS and|CC vtd0_iotlbinv|NN [|NNP offset|VBD 0208h|CD ]|NNS ,|, vtd1_invaddrreg|FW [|NNP offset|VBD 1200h|CD ]|NNS and|CC vtd1_iotlbinv|NN [|NNP offset|VBD 1208h|CD ]|NNS in|IN the|DT intel|NN vt-|JJ d|NN register|NN region|NN with|IN a|DT base|NN address|NN specified|VBN through|IN the|DT vtbar|NN register|NN at|IN 0:5:0|CD ,|, offset|PRP 0180h|CD )|) .|.
title	executing|VBG the|DT getsec|JJ instruction|NN while|IN throttling|VBG may|MD result|VB in|IN a|DT processor|NN hang|NN
problem	if|IN the|DT processor|NN throttles|NNS ,|, due|JJ to|TO either|DT high|JJ temperature|NN thermal|JJ conditions|NNS or|CC due|JJ to|TO an|DT explicit|NN operating|NN system|NN throttling|VBG request|NN (|( tt1|NN )|) ,|, while|IN executing|VBG getsec|JJ [|JJ senter|NN ]|NN or|CC getsec|NN [|JJ sexit|NN ]|NN instructions|NNS ,|, then|RB under|IN certain|JJ circumstances|NNS ,|, the|DT processor|NN may|MD hang|VB .|. intel|NN has|VBZ not|RB been|VBN observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
implication	possible|JJ hang|NN during|IN execution|NN of|IN getsec|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ address|NN computed|VBN for|IN last|JJ byte|NN of|IN fxsave/fxrstor|NN or|CC xsave/xrstor|NN image|NN leads|VBZ to|TO partial|JJ memory|NN update|NN
problem	a|DT partial|JJ memory|NN state|NN save|NN of|IN the|DT fxsave|NN or|CC xsave|VB image|NN or|CC a|DT partial|JJ memory|NN state|NN restore|NN of|IN the|DT fxrstor|NN or|CC xrstor|NN image|NN may|MD occur|VB if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 64|CD kb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 16-bit|JJ mode|NN or|CC if|IN a|DT memory|NN address|NN exceeds|VBZ the|DT 4|CD gb|NNS limit|NN while|IN the|DT processor|NN is|VBZ operating|VBG in|IN 32-bit|JJ mode|NN .|.
implication	fxsave/fxrstor|NN or|CC xsave/xrstor|NN will|MD incur|VB a|DT #|# gp|NN fault|NN due|JJ to|TO the|DT memory|NN limit|NN violation|NN as|IN expected|VBN but|CC the|DT memory|NN state|NN may|MD be|VB only|RB partially|RB saved|VBD or|CC restored|VBN .|.
workaround	software|NN should|MD avoid|VB memory|NN accesses|NNS that|WDT wrap|VBP around|IN the|DT respective|JJ 16-bit|JJ and|CC 32-bit|JJ mode|NN memory|NN limits|NNS .|.
title	fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrectly|RB calculated|VBN after|IN an|DT fp|NN access|NN which|WDT wraps|VBZ a|DT 4-gbyte|JJ boundary|NN in|IN code|NN that|IN uses|VBZ 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN
problem	the|DT fp|NN (|( floating|VBG point|NN )|) data|NNS operand|VBP pointer|NN is|VBZ the|DT effective|JJ address|NN of|IN the|DT operand|NN associated|VBN with|IN the|DT last|JJ non-control|JJ fp|NN instruction|NN executed|VBN by|IN the|DT processor|NN .|. if|IN an|DT 80-|JJ bit|NN fp|JJ access|NN (|( load|NN or|CC store|NN )|) uses|VBZ a|DT 32-bit|JJ address|NN size|NN in|IN 64-bit|JJ mode|NN and|CC the|DT memory|NN access|NN wraps|VBZ a|DT 4-gbyte|JJ boundary|NN and|CC the|DT fp|NN environment|NN is|VBZ subsequently|RB saved|VBN ,|, the|DT value|NN contained|VBN in|IN the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT fp|NN data|NNS operand|VBP pointer|NN may|MD be|VB incorrect|JJ .|. wrapping|VBG an|DT 80-bit|JJ fp|NN load|NN around|IN a|DT 4-gbyte|JJ boundary|NN in|IN this|DT way|NN is|VBZ not|RB a|DT normal|JJ programming|NN practice|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	if|IN the|DT fp|NN data|NNS operand|VBP pointer|NN is|VBZ used|VBN in|IN a|DT 64-bit|JJ operating|NN system|NN which|WDT may|MD run|VB code|NN accessing|VBG 32-bit|JJ addresses|NNS ,|, care|NN must|MD be|VB taken|VBN to|TO ensure|VB that|IN no|DT 80-bit|JJ fp|NN accesses|NNS are|VBP wrapped|VBN around|IN a|DT 4-gbyte|JJ boundary|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	lbr|NN may|MD contain|VB incorrect|JJ information|NN when|WRB using|VBG freeze_lbrs_on_pmi|NN
problem	when|WRB freeze_lbrs_on_pmi|NN is|VBZ enabled|VBN (|( bit|JJ 11|CD of|IN ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) is|VBZ set|VBN )|) ,|, and|CC a|DT taken|VBN branch|NN retires|VBZ at|IN the|DT same|JJ time|NN that|IN a|DT pmi|NN (|( performance|NN monitor|NN interrupt|NN )|) occurs|VBZ ,|, then|RB under|IN certain|JJ internal|JJ conditions|NNS the|DT record|NN at|IN the|DT top|NN of|IN the|DT lbr|JJ stack|NN may|MD contain|VB an|DT incorrect|NN from|IN address|NN .|.
implication	when|WRB the|DT lbrs|NN are|VBP enabled|VBN with|IN freeze_lrbs_on_pmi|NN ,|, the|DT from|IN address|NN at|IN the|DT top|NN of|IN the|DT lbr|JJ stack|NN may|MD be|VB incorrect|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN may|MD overcount|VB some|DT events|NNS during|IN debugging|VBG
problem	if|IN the|DT debug-control|NN register|NN (|( dr7|NN )|) is|VBZ configured|VBN so|RB that|IN some|DT but|CC not|RB all|DT of|IN the|DT breakpoints|NNS in|IN the|DT debug-address|JJ registers|NNS (|( dr0-dr3|NN )|) are|VBP enabled|VBN and|CC one|CD or|CC more|JJR of|IN the|DT following|JJ performance-monitoring|NN counters|NNS are|VBP locally|RB enabled|VBN (|( via|IN ia32_cr_permon_evntsel_cntr|NN {|( 3:0|CD }|) )|) :|: br_inst_retired|VBN br_misp_retired|VBD fp_assist|JJ fp_assist|NN inst_retired|VBD machine_clears|NNS mem_load_uops_llc_hit_retired|VBD mem_load_uops_misc_retired.llc_miss|JJ mem_load_uops_retiredmem_trans_retiredmem_uops_retired|JJ other_assists|NNS rob_misc_events.lbr_inserts|NNS uops_retired|VBD any|DT of|IN the|DT globally|NN enabled|VBN (|( via|IN ia32_cr_emon_perf_global_ctrl|NN )|) counters|NNS may|MD overcount|VB certain|JJ events|NNS when|WRB a|DT disabled|JJ breakpoint|NN condition|NN is|VBZ met|VBN .|.
implication	performance-monitor|NN counters|NNS may|MD indicate|VB a|DT number|NN greater|JJR than|IN the|DT number|NN of|IN events|NNS that|WDT occurred|VBD .|.
workaround	software|NN can|MD disable|VB all|DT breakpoints|NNS by|IN clearing|VBG dr7|NN .|. alternatively|RB ,|, software|NN can|MD ensure|VB that|DT ,|, for|IN a|DT breakpoint|NN disabled|VBN in|IN dr7|NN ,|, the|DT corresponding|JJ debug-address|JJ register|NN contains|VBZ an|DT address|NN that|WDT prevents|VBZ the|DT breakpoint|NN condition|NN from|IN being|VBG met|VBN (|( for|IN example|NN ,|, a|DT non-canonical|JJ address|NN )|) .|.
title	hdrlog|NN registers|NNS do|VBP not|RB report|VB the|DT header|NN for|IN pcie*|NN port|NN 1|CD packets|NNS with|IN detected|JJ errors|NNS
problem	the|DT hdrlog|NN registers|NNS contain|VBP the|DT header|NN information|NN of|IN the|DT first|JJ pcie|NN packet|NN detected|VBD that|IN contains|VBZ errors|NNS .|. because|IN of|IN this|DT erratum|NN ,|, the|DT port|NN 1|CD (|( iou2|NN )|) hdrlog|NN registers|NNS (|( cpubus|NN (|( 0|CD )|) ,|, device|RB 1|CD ,|, function|NN 0|CD ;|: offsets|NNS 164h|CD ,|, 168h|CD ,|, 16ch|CD ,|, 170h|CD )|) do|VBP not|RB reflect|VB the|DT header|NN of|IN a|DT packet|NN with|IN a|DT detected|JJ error|NN .|.
implication	the|DT hdrlog|NN registers|NNS can|MD not|RB be|VB used|VBN to|TO debug|VB the|DT receipt|NN of|IN packets|NNS with|IN detected|JJ errors|NNS on|IN port|NN 1|CD .|.
workaround	none|NN identified|VBN .|.
title	peci|JJ temperature|NN data|NNS values|NNS returned|VBD during|IN reset|NN may|MD be|VB non-|JJ zero|NN
problem	the|DT processor|NN peci|IN power-up|JJ time|NN line|NN presented|VBN in|IN the|DT intel|NN xeon|NN processor|NN e5-|JJ 1600/e5-2600/e5-4600|JJ product|NN families|NNS datasheet|VBP -|: volume|NN one|CD or|CC intel|VB xeon|JJ e5-2400|JJ product|NN family|NN datasheet-|JJ volume|NN two|CD defines|VBZ the|DT value|NN returned|VBN by|IN the|DT peci|NN gettemp|NN (|( )|) command|NN as|IN 0x0000|CD -|: the|DT maximum|JJ value|NN -|: during|IN the|DT 'data|NNP not|RB ready|JJ '|'' (|( dnr|NN )|) phase|NN (|( starting|VBG approximately|RB 100|CD s|NNS after|IN pwrgood|NN assertion|NN and|CC lasting|NN until|IN approximately|RB 500|CD s|NNS after|IN reset|VB de-assertion|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT gettemp|NN (|( )|) command|NN returns|VBZ a|DT small|JJ negative|JJ number|NN during|IN the|DT dnr|JJ phase|NN .|.
implication	the|DT temperature|NN reported|VBD during|IN the|DT peci|NN dnr|JJ phase|NN may|MD be|VB below|IN the|DT maximum|NN and|CC therefore|NN may|MD not|RB have|VB the|DT intended|JJ effect|NN of|IN causing|VBG platform|NN fans|NNS to|TO operate|VB at|IN full|JJ speed|NN until|IN the|DT actual|JJ processor|NN temperature|NN becomes|VBZ available|JJ .|.
workaround	processor|NN thermal|JJ management|NN solutions|NNS utilizing|VBG peci|NN should|MD operate|VB platform|NN fans|NNS at|IN full|JJ speed|NN during|IN the|DT peci|NN dnr|NN phase|NN .|.
title	tsod|NN related|VBN smbus|JJ transactions|NNS may|MD not|RB complete|VB when|WRB package|NN c-states|NNS are|VBP enabled|VBN
problem	the|DT processor|NN may|MD not|RB complete|VB smbus|NN (|( system|NN management|NN bus|NN )|) transactions|NNS targeting|VBG the|DT tsod|NN (|( temperature|NN sensor|NN on|IN dimm|NN )|) when|WRB package|NN c-states|NNS are|VBP enabled|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT processor|NN transitions|NNS into|IN a|DT package|NN c-state|NN while|IN an|DT smbus|JJ transaction|NN with|IN the|DT tsod|NN is|VBZ in|IN process|NN ,|, the|DT processor|NN will|MD suspend|VB receipt|NN of|IN the|DT transaction|NN .|. the|DT transaction|NN completes|VBZ while|IN the|DT processor|NN is|VBZ in|IN a|DT package|NN c-state|NN .|. upon|IN exiting|VBG package|NN c-state|NN ,|, the|DT processor|NN will|MD attempt|VB to|TO resume|VB the|DT smbus|JJ transaction|NN ,|, detect|VB a|DT protocol|NN violation|NN ,|, and|CC log|VBZ an|DT error|NN .|.
implication	when|WRB package|NN c-states|NNS are|VBP enabled|VBN ,|, the|DT smbus|JJ communication|NN error|NN rate|NN between|IN the|DT processor|NN and|CC the|DT tsod|NN may|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dram|NN rapl|NN dynamic|JJ range|NN is|VBZ too|RB narrow|JJ on|IN the|DT low|JJ side|NN
problem	the|DT lower|JJR limit|NN for|IN the|DT dram|NN rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) dynamic|JJ range|NN is|VBZ specified|VBN to|TO be|VB about|RB 120|CD %|NN of|IN dram|NN minimum|JJ power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lower|JJR limit|NN is|VBZ enforced|VBN at|IN about|RB 170|CD %|NN of|IN dram|NN minimum|JJ power|NN .|. dram|NN minimum|JJ power|NN can|MD be|VB found|VBN in|IN the|DT minimal|JJ dram|JJ power|NN field|NN (|( dram_power_info|JJ csr|NN at|IN cpubus|NN (|( 1|CD )|) ,|, device|RB 10|CD ,|, function|NN 2|CD ,|, offset|VBD 90h|CD ;|: bits|NNS [|VBP 30:16|CD ]|NN )|) .|.
implication	dram|NN rapl|NN can|MD not|RB regulate|VB dram|JJ power|NN consumption|NN to|TO as|IN low|JJ a|DT level|NN as|IN expected|VBN .|. workaround|VB it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mcacod|NN 0119h|CD reported|VBN in|IN ia32_mc3_status|NN is|VBZ ambiguous|JJ
problem	the|DT machine|NN check|NN error|NN code|NN (|( mcacod|NN )|) in|IN the|DT ia32_mc3_status|NN (|( msr|JJ 040dh|CD )|) register|NN is|VBZ intended|VBN to|TO report|VB the|DT type|NN of|IN error|NN that|WDT has|VBZ been|VBN discovered|VBN .|. the|DT 0119h|CD mcacod|NN is|VBZ correctly|RB logged|VBN for|IN mlc|NN (|( mid-level|JJ cache|NN )|) generic|NN read|JJ errors|NNS and|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, also|RB logged|VBD for|IN errors|NNS detected|VBN as|IN a|DT result|NN of|IN monitor|NN instructions|NNS .|.
implication	it|PRP may|MD not|RB be|VB possible|JJ to|TO distinguish|VB the|DT precise|JJ operation|NN associated|VBN with|IN an|DT mlc|NN machine|NN check|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN incorrectly|RB transitions|NNS from|IN polling.active|JJ to|TO polling.compliance|VB after|IN receiving|VBG two|CD ts1|JJ ordered|VBD sets|NNS with|IN the|DT compliance|NN bit|NN set|VBN
problem	the|DT processor|NN pcie*|NN interface|NN incorrectly|RB transitions|NNS from|IN the|DT polling.active|JJ link|NN state|NN to|TO the|DT polling.compliance|NN link|NN state|NN after|IN receiving|VBG two|CD ts1|JJ ordered|VBD sets|NNS with|IN the|DT compliance|NN bit|NN set|VBN instead|RB of|IN the|DT eight|CD ts1|NNS ordered|VBN sets|NNS required|VBN by|IN the|DT specification|NN .|.
implication	it|PRP is|VBZ possible|JJ that|IN the|DT pcie|NN link|NN may|MD enter|VB polling.compliance|NN link|NN state|NN unexpectedly|RB .|. exposure|NN to|TO this|DT erratum|NN requires|VBZ bit|JJ errors|NNS on|IN the|DT compliance|NN receive|JJ bit|NN (|( byte|JJ 5|CD ,|, bit|RB 4|CD )|) on|IN sequential|JJ ts1|NN ordered|VBD sets|NNS .|.
workaround	none|NN identified|VBN .|.
title	patrol|NN scrubbing|VBG may|MD not|RB resume|VB properly|RB after|IN package|NN c3|NN and|CC package|VB c6|NN states|NNS
problem	patrol|NN scrubbing|NN is|VBZ disabled|VBN at|IN entry|NN into|IN package|NN c3|NN and|CC package|VB c6|JJ states|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT memory|NN subsystem|NN may|MD not|RB get|VB fully|RB scrubbed|VBN in|IN the|DT expected|JJ hour|NN timeframe|NN .|.
implication	memory|NN may|MD not|RB be|VB scrubbed|VBN as|IN expected|VBN when|WRB patrol|NN scrubbing|NN is|VBZ enabled|VBN while|IN package|NN c3|NN and/or|JJ package|NN c6|NN states|NNS are|VBP enabled|VBN .|. as|IN a|DT consequence|NN ,|, single|JJ bit|NN memory|JJ errors|NNS may|MD not|RB be|VB proactively|RB corrected|VBN and|CC could|MD increase|VB the|DT likelihood|NN of|IN uncorrectable|JJ memory|NN errors|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	shallow|JJ self-refresh|JJ mode|NN is|VBZ used|VBN during|IN s3|NN
problem	the|DT processor|NN should|MD be|VB instructing|VBG dram|JJ to|TO utilize|VB deep|JJ self-refresh|NN at|IN entry|NN into|IN the|DT s3|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN is|VBZ instructing|VBG the|DT dram|NN to|TO use|VB shallow|JJ self-refresh|JJ upon|IN entry|NN into|IN the|DT s3|JJ state|NN .|.
implication	the|DT power|NN dissipation|NN of|IN the|DT drams|NNS will|MD be|VB greater|JJR than|IN expected|VBN during|IN s3|JJ state|NN .|. workaround|NN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform|NN idle|JJ power|NN may|MD be|VB higher|JJR than|IN expected|VBN
problem	the|DT processor|NN may|MD not|RB place|VB the|DT associated|JJ dram|NN subsystem|NN in|IN the|DT lowest|JJS allowed|JJ power|NN state|NN during|IN package|NN c3|NN and|CC package|VB c6|JJ states|NNS .|. this|DT may|MD cause|VB the|DT platform|NN idle|JJ power|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	platform|NN average|JJ power|NN and|CC idle|JJ power|NN may|MD be|VB higher|JJR than|IN expected|VBN .|. workaround|VB it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|JJ transactions|NNS during|IN an|DT s-state|JJ transition|NN may|MD result|VB in|IN a|DT platform|NN cold|NN reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT peci|JJ transaction|NN during|IN an|DT s-state|JJ transition|NN may|MD result|VB in|IN an|DT unexpected|JJ platform|NN cold|JJ reset|NN rather|RB than|IN an|DT s-state|JJ transition|NN .|.
implication	use|NN of|IN peci|JJ transactions|NNS during|IN an|DT s-state|JJ transition|NN can|MD result|VB in|IN a|DT platform|NN reset|NN that|WDT terminates|VBZ transitioning|VBG to|TO the|DT desired|VBN s-state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	complex|JJ platform|NN conditions|NNS during|IN a|DT transition|NN to|TO s4|VB or|CC s5|VB state|NN may|MD result|VB in|IN an|DT internal|JJ timeout|NN error|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT bios|NNS sequencing|VBG associated|VBN with|IN s4|NN (|( sometimes|RB known|VBN as|IN hibernate|NN )|) and|CC s5|NN (|( also|RB known|VBN as|IN soft|JJ off|IN )|) ,|, when|WRB undertaken|VBN with|IN certain|JJ complex|JJ platform|NN conditions|NNS ,|, can|MD result|VB in|IN an|DT internal|JJ timeout|NN error|NN as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD and|CC ierr|JJ assertion|NN .|. this|DT internal|JJ timeout|NN error|NN stops|VBZ the|DT platform|NN s-state|JJ sequencing|NN before|IN platform|NN power|NN down|RP occurs|NNS .|. certain|JJ platforms|NNS may|MD have|VB logic|NN that|IN ,|, upon|IN detection|NN of|IN the|DT failure|NN to|TO reach|VB power|NN down|IN ,|, initiates|VBZ a|DT cold|JJ reset|NN sequence|NN .|.
implication	s4|JJ state|NN or|CC s5|NN state|NN may|MD not|RB be|VB reliably|RB entered|VBN ;|: the|DT platform|NN may|MD not|RB reach|VB the|DT very|RB low|JJ power|NN condition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writes|NNS to|TO sdoorbell|VB or|CC b2bdoorbell|VB in|IN conjunction|NN with|IN inbound|JJ access|NN to|TO ntb|VB mmio|JJ space|NN may|MD hang|VB system|NN
problem	a|DT posted|VBN write|NN targeting|VBG the|DT sdoorbell|NN (|( offset|VB 64h|CD )|) or|CC b2bdoorbell|NN (|( offset|VB 140h|CD )|) mmio|NN registers|NNS in|IN the|DT region|NN define|NN by|IN base|NN address|NN register|NN pb01base|NN (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD :|: offset|VB 10h|CD )|) or|CC sb01base|NN (|( bus|JJ m|NN ;|: device|CC 0|CD ;|: function|NN 0|CD ;|: offset|VB 10h|CD )|) may|MD hang|VB the|DT system|NN .|. this|DT system|NN hang|NN may|MD occur|VB if|IN the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) is|VBZ processing|VBG a|DT transaction|NN from|IN the|DT secondary|JJ side|NN of|IN the|DT ntb|NN that|WDT is|VBZ targeting|VBG the|DT ntb|NN shared|VBD mmio|JJ registers|NNS or|CC targeting|VBG the|DT secondary|JJ side|NN configuration|NN registers|NNS when|WRB the|DT write|NN arrives|VBZ .|.
implication	the|DT system|NN may|MD hang|VB if|IN the|DT processor|NN writes|VBZ to|TO the|DT local|JJ sdoorbell|NN or|CC b2bdoorbell|VB register|JJR at|IN the|DT same|JJ time|NN that|IN the|DT ntb|NN is|VBZ processing|VBG an|DT inbound|JJ transaction|NN .|.
workaround	in|IN ntb/ntb|JJ (|( back-to-back|NN )|) mode|NN ,|, do|VBP not|RB use|VB the|DT b2bdoorbell|NN to|TO send|VB interrupts|NNS from|IN the|DT local|JJ to|TO remote|VB host|NN .|. instead|RB ,|, configure|VBP one|CD of|IN the|DT following|JJ local|JJ register|NN pairs|NNS to|TO point|VB to|TO the|DT remote|JJ sb01base|JJ region|NN :|:
title	programming|VBG pdir|NN and|CC an|DT additional|JJ precise|NN perfmon|JJ event|NN may|MD cause|VB unexpected|JJ pmi|NN or|CC pebs|NN events|NNS
problem	pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN by|IN programming|VBG inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1.|CD when|WRB pdir|NN is|VBZ activated|VBN in|IN pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) mode|NN with|IN an|DT additional|JJ precise|NN perfmon|NN event|NN ,|, an|DT incorrect|JJ pmi|NN or|CC pebs|JJ event|NN may|MD occur|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB another|DT pebs|NN event|NN is|VBZ programmed|VBN along|IN with|IN pdir|NN ,|, an|DT incorrect|JJ pmi|NN or|CC pebs|JJ event|NN may|MD occur|VB .|.
workaround	software|NN should|MD not|RB program|NN another|DT pebs|NN event|NN in|IN conjunction|NN with|IN the|DT pdir|NN mechanism|NN .|.
title	a|DT peci|JJ rdiamsr|NN command|NN near|IN ierr|JJ assertion|NN may|MD cause|VB the|DT peci|NN interface|NN to|TO become|VB unresponsive|JJ
problem	when|WRB a|DT peci|NN rdiamsr|NN command|NN is|VBZ issued|VBN to|TO the|DT processor|NN near|IN the|DT time|NN that|IN the|DT processor|NN is|VBZ experiencing|VBG an|DT internal|JJ timeout|NN error|NN ,|, as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD and|CC ierr|JJ assertion|NN ,|, the|DT peci|JJ interface|NN may|MD issue|VB an|DT 81h|CD (|( timeout|NN )|) response|NN .|. after|IN a|DT timeout|NN response|NN ,|, the|DT processor|NN will|MD ignore|VB future|JJ peci|NN commands|NNS until|IN it|PRP is|VBZ reset|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, peci|VB commands|NNS typically|RB used|VBD to|TO debug|VB a|DT processor|NN that|WDT is|VBZ not|RB behaving|VBG normally|RB -|: rdpkgconfig|NN and|CC rdpciconfig|VB -|: may|MD not|RB be|VB available|JJ after|IN an|DT internal|JJ timeout|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	long|JJ latency|NN transactions|NNS may|MD cause|VB i/o|JJ devices|NNS on|IN the|DT same|JJ link|NN to|TO time|NN out|RP
problem	certain|JJ long|JJ latency|NN transactions|NNS -|: for|IN example|NN ,|, master|NN aborts|NNS on|IN inbound|NN traffic|NN ,|, locked|JJ transactions|NNS ,|, peer-to-peer|JJ transactions|NNS ,|, or|CC vendor|NN defined|VBN messages|NNS -|: conveyed|VBN over|IN the|DT pcie*|NN and|CC dmi2|NN interfaces|NNS can|MD block|VB the|DT progress|NN of|IN subsequent|JJ transactions|NNS for|IN extended|VBN periods|NNS .|. in|IN certain|JJ cases|NNS ,|, these|DT delays|NNS may|MD lead|VB to|TO i/o|VB device|NN timeout|IN that|DT can|MD result|VB in|IN device|NN error|NN reports|NNS and/or|IN device|JJ off-lining|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, devices|NNS that|WDT generate|VBP pcie|NN or|CC dmi2|NN traffic|NN characterized|VBN by|IN long|JJ latencies|NNS can|MD interfere|VB with|IN other|JJ traffic|NN types|NNS on|IN the|DT same|JJ link|NN .|. this|DT may|MD result|VB in|IN reduced|JJ i/o|JJ performance|NN and|CC device|NN timeout|NN errors|NNS .|. usb|JJ traffic|NN can|MD be|VB particularly|RB sensitive|JJ to|TO these|DT delays|NNS .|.
workaround	avoid|VB the|DT contributing|JJ conditions|NNS .|. this|DT can|MD be|VB accomplished|VBN by|IN separating|VBG traffic|NN types|NNS to|TO be|VB conveyed|VBN on|IN different|JJ links|NNS and/or|VBP reducing|VBG or|CC eliminating|VBG long|JJ latency|NN transactions|NNS .|.
title	the|DT coherent|NN interface|NN error|NN codes|VBZ c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN are|VBP incorrectly|RB flagged|VBN
problem	the|DT coherent|NN interface|NN error|NN status|NN registers|NNS (|( irpp0errst|JJ and|CC irpp1errst|JJ at|IN cpubus|NN (|( 0|CD )|) ,|, device|RB 5|CD ,|, function|NN 2|CD ,|, offsets|NNS 230h|CD and|CC 2b0h|CD respectively|RB )|) indicate|VBP that|IN an|DT error|NN has|VBZ been|VBN detected|VBN by|IN the|DT coherent|NN interface|NN .|. bit|NN 3|CD indicates|VBZ that|IN a|DT write|JJ cache|NN un-correctable|JJ ecc|NN (|( c2|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 4|CD indicates|VBZ that|IN a|DT csr|JJ access|NN crossing|VBG 32-bit|JJ boundary|NN (|( c3|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 13|CD indicates|VBZ that|IN a|DT protocol|NN queue/table|JJ overflow|NN or|CC underflow|JJ (|( da|NN )|) error|NN has|VBZ occurred|VBN .|. bit|NN 14|CD indicates|VBZ that|IN a|DT protocol|NN parity|NN error|NN (|( db|NN )|) error|NN has|VBZ occurred|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD incorrectly|RB log|VB the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS .|.
implication	the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS are|VBP indeterminate|JJ .|.
workaround	mask|VB off|RP the|DT c2|NN ,|, c3|NN ,|, da|NN and|CC db|NN error|NN flags|NNS (|( bit|NN 3|CD ,|, bit|RB 4|CD ,|, bit|NN 13|CD and|CC bit|RB 14|CD )|) of|IN the|DT irpp0errctl|NN and|CC irpp1errctl|NN registers|NNS at|IN cpubus|NN (|( 0|CD )|) ,|, device|RB 5|CD ,|, function|NN 2|CD ,|, offsets|NNS 234h|CD and|CC 2b4h|CD respectively|RB .|.
title	if|IN multiple|JJ poison|NN events|NNS are|VBP detected|VBN within|IN two|CD core|NN clocks|NNS ,|, the|DT overflow|JJ flag|NN may|MD not|RB be|VB set|VBN
problem	if|IN multiple|JJ poison|NN events|NNS are|VBP detected|VBN within|IN two|CD core|NN clocks|NNS ,|, the|DT error|NN is|VBZ logged|VBN with|IN an|DT ia32_mci_status.mcacod|NN of|IN 0000_0001_0011_0100|CD but|CC the|DT ia32_mci_status.over|NN (|( bit|NN [|VBZ 60|CD ]|NN )|) may|MD not|RB be|VB set|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, only|RB one|CD poison|NN event|NN may|MD be|VB reported|VBN by|IN a|DT logical|JJ processor|NN when|WRB more|JJR than|IN one|CD poison|NN event|NN was|VBD encountered|VBN .|.
workaround	none|NN identified|VBN .|.
title	pci|NN express*|JJ capability|NN structure|NN not|RB fully|RB implemented|VBN
problem	according|VBG to|TO the|DT pcie*|NN base|NN specification|NN ,|, the|DT pci|NN express|NN capability|NN structure|NN is|VBZ required|VBN for|IN all|DT pci|NN express|NN device|NN functions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, some|DT pci|NN express|NN capabilities|NNS fields|NNS were|VBD not|RB implemented|VBN (|( device|NN capability|NN ,|, device|NN status|NN and|CC device|NN control|NN )|) for|IN cpubus|NN [|CD 0|CD ]|NN ,|, device|NN 5|CD ,|, function|NN 2|CD ,|, reads|NNS to|TO these|DT fields|NNS will|MD return|VB zero|CD .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT pci|NN express|NN capability|NN structure|NN fields|NNS device|NN capability|NN ,|, device|NN status|NN and/or|JJ device|NN control|NN will|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|.
title	the|DT pcie*|NN receiver|NN lanes|NNS surge|NN protection|NN circuit|NN may|MD intermittently|RB cause|VB a|DT false|JJ receive|NN detection|NN on|IN some|DT pcie|NN devices|NNS
problem	the|DT processor|NN implements|VBZ a|DT surge|NN protection|NN circuit|NN on|IN the|DT pcie|NN receiver|NN lanes|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, during|IN platform|NN power-on|JJ some|DT pcie|JJ devices|NNS may|MD trigger|VB the|DT surge|NN protection|NN circuit|NN causing|VBG a|DT false|JJ receive|NN detect|NN .|. if|IN this|DT unexpected|JJ detection|NN occurs|VBZ before|IN the|DT processor|NN 's|POS pcie|NN lane|NN termination|NN impedances|NNS are|VBP enabled|VBN and|CC the|DT resulting|VBG pcie|JJ device|NN link|NN training|NN enters|VBZ the|DT link|NN training|NN polling.active|JJ state|NN ,|, the|DT pcie|JJ device|NN may|MD incorrectly|VB transition|NN into|IN the|DT polling.compliance|NN state|NN .|.
implication	after|IN platform|JJ power-on|NN ,|, some|DT pcie|JJ devices|NNS may|MD not|RB exit|VB from|IN the|DT compliance|NN state|NN causing|VBG the|DT link|NN to|TO fail|VB to|TO train|VB or|CC the|DT link|NN may|MD train|VB to|TO a|DT degraded|JJ width|NN .|.
workaround	a|DT bios|JJ change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	software|NN reads|VBZ from|IN lmmioh_limit|NN register|NN may|MD be|VB incorrect|JJ
problem	the|DT mmioh|NN is|VBZ a|DT memory-mapped|JJ i/o|JJ region|NN relocatable|JJ above|IN 4|CD gb|NN .|. due|JJ to|TO this|DT erratum|NN ,|, software|NN reads|NNS of|IN the|DT lmmioh_limit|NN register|NN (|( local|JJ mmio|NN high|JJ base|NN ,|, device|NN :|: 5|CD ,|, function|NN :|: 0|CD ,|, offset|PRP 118h|CD )|) may|MD yield|VB incorrect|JJ results|NNS ,|, although|IN software|NN writes|VBZ to|TO this|DT register|NN function|NN as|IN expected|VBN .|.
implication	software|NN depending|VBG on|IN lmmioh_limit|NN register|NN reads|NNS may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB identified|VBN any|DT commercially|RB available|JJ software|NN that|WDT is|VBZ affected|VBN by|IN the|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	patrol|NN scrub|NN is|VBZ incompatible|JJ with|IN rank|NN sparing|VBG on|IN more|JJR than|IN one|CD channel|NN
problem	the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) permits|VBZ independent|JJ sparing|NN of|IN one|CD rank|NN on|IN each|DT memory|NN channel|NN .|. due|JJ to|TO this|DT erratum|NN ,|, patrol|NN scrub|NN operation|NN is|VBZ impaired|VBN when|WRB more|JJR than|IN one|CD ranking|VBG sparing|VBG event|NN occurs|NNS .|.
implication	if|IN more|JJR than|IN one|CD channel|NN has|VBZ undergone|RP a|DT rank|NN sparing|VBG event|NN ,|, patrol|NN scrub|NN may|MD scrub|VB ranks|NNS that|WDT should|MD have|VB been|VBN taken|VBN out|IN of|IN service|NN and|CC may|MD skip|VB scrubbing|VBG ranks|NNS that|WDT are|VBP in|IN service|NN .|. in|IN the|DT former|JJ case|NN ,|, excessive|JJ errors|NNS will|MD be|VB reported|VBN while|IN in|IN the|DT latter|JJ case|NN ,|, memory|NN is|VBZ incompletely|RB scrubbed|VBN .|.
workaround	patrol|NN scrub|NN should|MD not|RB be|VB enabled|VBN when|WRB more|JJR than|IN one|CD channel|NN has|VBZ suffered|VBN a|DT rank|NN sparing|VBG event|NN .|. this|DT can|MD be|VB accomplished|VBN during|IN the|DT bios|NNS initialization|NN phase|NN by|IN either|DT
title	multi-socket|JJ intel|NN txt|NNS platform|NN may|MD enter|VB a|DT sequence|NN of|IN warm|JJ resets|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT platform|NN warm|JJ reset|NN issued|VBN while|IN a|DT processor|NN is|VBZ attempting|VBG an|DT authenticated|JJ boot|NN on|IN a|DT multi-socket|JJ intel|NN trusted|VBD execution|NN technology|NN (|( intel|JJ txt|NN )|) platform|NN may|MD initiate|VB a|DT series|NN of|IN repeating|VBG warm|JJ resets|NNS .|.
implication	a|DT warm|JJ reset|NN attempt|NN during|IN an|DT authenticated|JJ boot|NN on|IN a|DT multi-socket|JJ intel|NN txt|NNS platform|NN may|MD lead|VB to|TO platform|VB unavailability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ntb|NN may|MD incorrectly|RB set|VB msi|NN or|CC msi-x|JJ interrupt|JJ pending|VBG bits|NNS
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) may|MD incorrectly|RB set|VB msi|NN (|( message|NN signaled|VBN interrupt|NN )|) pending|VBG bits|NNS in|IN msipending|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 74h|CD )|) while|IN operating|VBG in|IN msi-x|JJ mode|NN or|CC set|VBN msi-x|JJ pending|VBG bits|NNS in|IN pmsixpba|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 03000h|CD )|) while|IN operating|NN in|IN msi|JJ mode|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ntb|RB incorrectly|RB sets|VBZ msi|JJ or|CC msi-x|JJ pending|VBG bits|NNS .|. the|DT correct|JJ pending|VBG bits|NNS are|VBP also|RB set|VBN and|CC it|PRP is|VBZ safe|JJ to|TO ignore|VB the|DT incorrectly|RB set|VBN bits|NNS .|.
workaround	none|NN identified|VBN .|.
title	dword|NN aligned|VBD xor|NNP dma|NN sources|NNS may|MD prevent|VB further|JJ dma|NN xor|NNP progress|NN
problem	xor|JJ dma|NN channels|NNS may|MD stop|VB further|JJR progress|NN in|IN the|DT presence|NN of|IN locks/pholds|NNS if|IN the|DT source|NN pointed|VBD to|TO by|IN a|DT dma|NN xor|NNP descriptor|NN is|VBZ not|RB cacheline|JJ aligned|VBN .|.
implication	non-cacheline|JJ aligned|VBD dma|JJ xor|NNP sources|NNS may|MD hang|VB both|DT channels|NNS 0|CD and|CC 1.|CD a|DT reset|NN is|VBZ required|VBN in|IN order|NN to|TO recover|VB from|IN the|DT hang|NN .|. legacy|NN dma|JJ descriptors|NNS on|IN any|DT channel|NNS have|VBP no|DT source|NN alignment|NN restrictions|NNS .|.
workaround	software|NN must|MD either|VB :|:
title	using|VBG i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN an|DT ntb|NN may|MD lead|VB to|TO a|DT hang|NN
problem	if|IN two|CD systems|NNS are|VBP connected|VBN via|IN an|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) ,|, either|CC the|DT internal|JJ ntb|NN or|CC an|DT external|JJ ntb|NN ,|, and|CC both|DT systems|NNS attempt|VBP to|TO send|VB i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN the|DT ntb|NN either|DT to|TO memory|NN or|CC an|DT i/o|JJ device|NN on|IN the|DT remote|JJ system|NN ,|, it|PRP is|VBZ possible|JJ for|IN both|DT systems|NNS to|TO deadlock|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG i/o|JJ peer-to-peer|JJ write|NN traffic|NN across|IN an|DT ntb|NN may|MD lead|VB to|TO a|DT hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unable|JJ to|TO clear|JJ received|VBN pme_to_ack|NN in|IN ntb|NN
problem	when|WRB the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) is|VBZ enabled|VBN ,|, the|DT received|JJ pme_to_ack|NN bit|NN in|IN miscctrlsts|NNS (|( device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 188h|CD ;|: bit|NN [|JJ 48|CD ]|NN )|) can|MD not|RB be|VB cleared|VBN if|IN the|DT timeout|NN for|IN receiving|VBG pme_to_ack|NN is|VBZ enabled|VBN (|( device|JJ 3|CD ;|: function|NN 0|CD ;|: offset|VBN 188h|CD ,|, bit|NN [|JJ 5|CD ]|NN is|VBZ 0|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, software|NN may|MD be|VB unable|JJ to|TO clear|JJ received|VBN pme_to_ack|NN .|. workaround|IN none|NN identified|VBN .|.
title	ntb|NN does|VBZ not|RB set|VB pme_to_ack|NN after|IN a|DT pme_turn_off|NN request|NN
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) does|VBZ not|RB set|VB pme_to_ack|NN in|IN miscctrlsts|NNS (|( device|NN 3|CD ;|: function|NN 0|CD :|: offset|NN 188h|CD ;|: bit|NN [|JJ 48|CD ]|NN )|) after|IN a|DT pme_turn_off|NN request|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT ntb|NN will|MD not|RB acknowledge|VB a|DT pme_turn_off|NN request|NN .|.
workaround	acpi|NN or|CC other|JJ software|NN must|MD have|VB a|DT time-out|NN to|TO proceed|VB with|IN the|DT power|NN management|NN event|NN and|CC should|MD not|RB wait|VB indefinitely|RB for|IN the|DT ntb|NN to|TO acknowledge|VB the|DT pme_turn_off|NN request|NN .|.
title	pcmpestri|NN ,|, pcmpestrm|NN ,|, vpcmpestri|NN and|CC vpcmpestrm|NN always|RB operate|VB with|IN 32-bit|JJ length|NN registers|NNS
problem	in|IN 64-bit|JJ mode|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN or|CC vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN should|MD support|VB a|DT 64-bit|JJ length|NN operation|NN with|IN rax/|JJ rdx|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT length|NN registers|NNS are|VBP incorrectly|RB interpreted|VBN as|IN 32-bit|JJ values|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG rex.w=1|NN with|IN pcmpestri|NN and|CC pcmpestrm|NN as|RB well|RB as|IN vex.w=1|NN with|IN vpcmpestri|NN and|CC vpcmpestrm|NN do|VBP not|RB result|VB in|IN promotion|NN to|TO 64-bit|JJ length|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN commands|VBZ differing|VBG only|RB in|IN length|JJ field|NN may|MD be|VB interpreted|VBN as|IN command|NN retries|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN interprets|VBZ any|DT peci|JJ read|NN or|CC write|JJ command|NN that|WDT accesses|VBZ the|DT processor|NN ,|, a|DT downstream|NN pci|NN device|NN ,|, or|CC package|VB configuration|NN space|NN and|CC differs|NNS from|IN the|DT preceding|VBG request|NN only|RB in|IN the|DT length|NN field|NN as|IN a|DT retry|NN request|NN .|. that|DT is|VBZ ,|, a|DT retry|NN will|MD be|VB inferred|VBN by|IN the|DT processor|NN even|RB if|IN the|DT read|NN length|NN and|CC write|JJ length|NN fields|NNS do|VBP n't|RB match|VB between|IN two|CD consecutive|JJ requests|NNS ,|, regardless|RB of|IN the|DT state|NN of|IN the|DT host|NN retry|NN bit|NN on|IN the|DT succeeding|VBG request|NN .|.
implication	back-to-back|NN peci|NN commands|VBZ that|WDT are|VBP identical|JJ with|IN the|DT exception|NN of|IN the|DT length|NN field|NN may|MD yield|VB incorrect|JJ results|NNS if|IN processor|JJ retry|NN completion|NN codes|NNS are|VBP ignored|VBN by|IN the|DT peci|NN host|NN .|.
workaround	peci|JJ hosts|NNS should|MD retry|VB timed-out|JJ commands|NNS until|IN they|PRP complete|VBP successfully|RB by|IN reissuing|VBG a|DT peci|NN command|NN sequence|NN identical|JJ to|TO the|DT originally|RB timed-out|JJ command|NN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	vm|NN exits|NNS from|IN real-address|JJ mode|NNS due|JJ to|TO machine|NN check|VB exceptions|NNS may|MD incorrectly|RB save|VB rflags.rf|NN as|IN 1|CD
problem	if|IN a|DT machine|NN check|NN is|VBZ encountered|VBN while|IN fetching|VBG an|DT instruction|NN ,|, and|CC if|IN the|DT resulting|VBG machine|NN check|NN exception|NN causes|VBZ a|DT vm|JJ exit|NN ,|, the|DT vm|NN exit|NN should|MD save|VB an|DT rflags|JJ value|NN in|IN the|DT guest-state|JJ area|NN of|IN the|DT vmcs|NN with|IN the|DT rf|NN value|NN that|WDT existed|VBD at|IN the|DT time|NN of|IN the|DT machine|NN check|NN .|. due|JJ to|TO this|DT erratum|NN ,|, such|JJ vm|NN exits|NNS that|WDT occur|VBP in|IN real-address|JJ mode|NN may|MD save|VB rflags.rf|NN as|IN 1|CD even|RB if|IN it|PRP had|VBD been|VBN 0|CD .|.
implication	the|DT processor|NN may|MD fail|VB to|TO report|VB an|DT instruction|NN breakpoint|NN following|VBG a|DT return|NN to|TO real-|JJ address|NN mode|NN via|IN vm|JJ entry|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT integrated|JJ memory|NN controller|NN does|VBZ not|RB enforce|VB cke|NN high|JJ for|IN txsdll|NN dclks|NNS after|IN self-refresh|JJ
problem	the|DT jedec|JJ standard|NN ddr3|NN sdram|JJ specification|NN (|( no|DT .|. 79-3e|NN )|) requires|VBZ that|IN the|DT cke|JJ signal|NN be|VB held|VBN high|JJ for|IN txsdll|NN dclks|NNS after|IN exiting|VBG self-refresh|JJ before|IN issuing|VBG commands|NNS that|WDT require|VBP a|DT locked|JJ dll|NN (|( delay-locked|JJ loop|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ memory|NN controller|NN may|MD not|RB meet|VB this|DT requirement|NN with|IN 512|CD mb|NNS ,|, 1|CD gb|NN ,|, and|CC 2gb|CD devices|NNS in|IN single|JJ rank|NN per|IN channel|NN configurations|NNS .|.
implication	violating|VBG txsdll|NN may|MD result|VB in|IN dimm|NN clocking|NN issues|NNS and|CC may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT default|NN value|NN of|IN the|DT i/o|JJ base|NN address|JJ field|NN does|VBZ not|RB comply|VB with|IN the|DT pci-to-pci|JJ bridge|NN architecture|NN specification|NN
problem	the|DT pci-to-pci|JJ bridge|NN architecture|NN specification|NN defines|VBZ the|DT default|NN value|NN of|IN the|DT i/o|JJ base|NN address|NN field|NN (|( iobas|JJ cpubus|NN (|( 0|CD )|) ;|: device|JJ 0-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 1ch|CD ;|: bits|NNS [|VBP 3:2|CD ]|NN )|) to|TO 0.|CD due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN 's|POS default|NN value|NN is|VBZ 3|CD .|.
implication	it|PRP is|VBZ possible|JJ that|IN system|NN software|NN will|MD generate|VB an|DT error|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT sustained|JJ series|NN of|IN pcie*|NN posted|VBN upstream|JJ writes|NNS can|MD lead|VB to|TO deadlock|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT sustained|JJ series|NN of|IN pcie|NN posted|VBN upstream|JJ writes|NNS to|TO the|DT same|JJ cache|NN line|NN ,|, with|IN no|DT other|JJ access|NN of|IN that|DT same|JJ cache|NN line|NN ,|, may|MD cause|VB a|DT deadlock|NN .|.
implication	under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, a|DT sustained|JJ series|NN of|IN pcie|NN posted|VBN upstream|JJ writes|NNS targeting|VBG the|DT same|JJ cache|NN line|NN can|MD lead|VB to|TO deadlock|VB .|. intel|NN has|VBZ not|RB been|VBN observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	extraneous|JJ characters|NNS are|VBP included|VBN in|IN the|DT processor|NN brand|NN string|NN
problem	the|DT processor|NN brand|NN string|NN is|VBZ provided|VBN by|IN the|DT cpuid|NN instruction|NN for|IN leaf|NN values|NNS eax=80000002h|VBP ,|, 80000003h|CD ,|, and|CC 80000004h|CD .|. each|DT execution|NN of|IN the|DT three|CD cpuid|NN leaf|NN value|NN returns|VBZ 16|CD ascii|NN bytes|NNS of|IN the|DT processor|NN brand|NN string|NN in|IN the|DT eax|NN ,|, ebx|NN ,|, ecx|NN ,|, and|CC edx|JJ registers|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT extra|JJ zero|NN character|NN (|( 0|CD ,|, 30h|CD ascii|NN code|NN )|) and|CC space|NN character|NN (|( ,|, 20h|CD ascii|NN code|NN )|) are|VBP inserted|VBN after|IN the|DT processor|NN number|NN in|IN the|DT brand|NN string|NN output|NN .|. in|IN the|DT following|JJ example|NN brand|NN string|NN ,|, the|DT extraneous|JJ characters|NNS are|VBP underlined|JJ :|: intel|NN xeon|NN cpu|VBD e5-2680|JJ 0|CD @|JJ 2.70|CD ghz|NN .|.
implication	an|DT extraneous|JJ 0|CD and|CC space|NN character|NN are|VBP included|VBN in|IN the|DT processor|NN brand|NN string|NN .|. workaround|IN the|DT extraneous|JJ characters|NNS may|MD be|VB ignored|VBN or|CC removed|VBN by|IN software|NN .|.
title	imc|NN controlled|VBD dynamic|JJ dram|JJ refresh|NN rate|NN can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	drams|NNS require|VBP a|DT 2x|CD refresh|NN rate|NN when|WRB operating|VBG above|IN 85c|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) logic|NN intended|VBN to|TO double|VB the|DT refresh|NN rate|NN when|WRB dram|NN temperature|NN exceeds|VBZ 85c|CD can|MD cause|VB dram|JJ access|NN failures|NNS ,|, leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	the|DT imc|NN is|VBZ not|RB able|JJ to|TO dynamically|RB adjust|VB the|DT dram|JJ refresh|NN rate|NN based|VBN on|IN dram|JJ temperature|NN .|. if|IN drams|NNS may|MD be|VB operated|VBN above|IN 85c|CD then|RB bios|NNS must|MD configure|VB the|DT imc|NN for|IN a|DT doubled|JJ refresh|NN rate|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	incorrect|JJ error|NN address|NN status|NN may|MD get|VB logged|VBN
problem	when|WRB a|DT correctable|JJ machine|NN check|NN event|NN with|IN a|DT valid|JJ address|NN precedes|IN an|DT uncorrectable|JJ machine|NN check|NN event|NN without|IN a|DT valid|JJ address|NN ,|, the|DT ia32_mci_status|NN over|IN flag|NN (|( bit|IN 62|CD )|) should|MD be|VB set|VBN and|CC addrv|JJ flag|NN (|( bit|IN 58|CD )|) should|MD be|VB cleared|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, both|DT flags|NNS may|MD be|VB set|VBN .|.
implication	the|DT machine|NN check|VB report|NN logged|VBD may|MD incorrectly|RB indicate|VB valid|JJ address|NN information|NN when|WRB the|DT over|NN flag|NN is|VBZ set|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT machine|NN check|VB threshold-based|JJ error|NN status|NN indication|NN may|MD be|VB incorrect|JJ
problem	a|DT corrected|VBN cache|NN hierarchy|NN data|NNS or|CC tag|NN error|NN is|VBZ reported|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN value|NN of|IN 000x_0001_xxxx_xx01|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) .|. an|DT error|NN status|NN indication|NN (|( bits|NNS [|VBP 54:53|CD ]|NN )|) value|NN of|IN 10b|CD indicates|NNS that|IN the|DT corrected|VBN error|NN count|NN has|VBZ exceeded|VBN the|DT yellow|JJ threshold|NN .|. due|JJ to|TO this|DT erratum|NN ,|, subsequent|JJ corrections|NNS after|IN the|DT yellow|JJ indication|NN has|VBZ been|VBN set|VBN may|MD change|VB the|DT error|NN status|NN indication|NN to|TO green|VB (|( bits|NNS [|VBP 54:53|CD ]|JJ equal|JJ to|TO 00b|CD )|) .|.
implication	the|DT threshold-based|JJ error|NN status|NN indication|NN is|VBZ unreliable|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mci_status|NN registers|NNS may|MD contain|VB undefined|JJ data|NNS after|IN reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT reset_n|JJ signal|NN is|VBZ asserted|VBN while|IN the|DT processor|NN is|VBZ in|IN a|DT package|NN c|NN state|NN the|DT ia32_mci_status|NN registers|NNS may|MD contain|VB undefined|JJ data|NNS after|IN the|DT processor|NN completes|VBZ the|DT reset|NN .|. in|IN particular|JJ ,|, the|DT ia32_mci_status.val|NN (|( bit|NN [|VBZ 63|CD ]|NN )|) may|MD be|VB set|VBN incorrectly|RB indicating|VBG a|DT valid|JJ machine|NN check|NN has|VBZ been|VBN logged|VBN .|.
implication	invalid|JJ errors|NNS may|MD be|VB reported|VBN in|IN the|DT ia32_mci_status|NN registers|NNS .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	refresh|JJ cycles|NNS for|IN high|JJ capacity|NN dimms|NNS are|VBP not|RB staggered|VBN
problem	certain|JJ high|JJ capacity|NN dimms|NN ,|, typically|RB quad|JJ rank|NN rdimms|NN and|CC lr-dimms|JJ ,|, may|MD exceed|VB instantaneous|JJ and|CC short-term|JJ power|NN limits|NNS if|IN refresh|JJ cycles|NNS are|VBP not|RB correctly|RB staggered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT integrated|JJ memory|NN controller|NN is|VBZ unable|JJ to|TO stagger|VB refresh|JJ cycles|NNS .|.
implication	some|DT dimms|NN may|MD exceed|VB power|NN limits|NNS during|IN refresh|JJ operations|NNS leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT stream|NN of|IN snoops|NNS can|MD lead|VB to|TO a|DT system|NN hang|NN or|CC machine|NN check|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT stream|NN of|IN snoop|NN requests|NNS to|TO a|DT single|JJ cache|NN slice|NN may|MD cause|VB the|DT processor|NN in|IN that|DT slice|NN to|TO livelock|VB ,|, resulting|VBG in|IN a|DT system|NN hang|NN or|CC internal|JJ timer|NN error|NN machine|NN check|NN indicated|VBN by|IN ia32_mci_status.mcacod|NN (|( bits|VBZ 15:0|CD ,|, 0000|CD 0100|CD 0000|CD 0000|CD )|) .|.
implication	a|DT system|NN hang|NN or|CC machine|NN check|NN may|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mci_status.en|NN may|MD not|RB be|VB set|VBN during|IN certain|JJ machine|NN check|NN exceptions|NNS
problem	due|JJ to|TO this|DT erratum|NN ,|, ia32_mci_status.en|NN may|MD not|RB be|VB set|VBN as|IN expected|VBN after|IN the|DT mlc|NN (|( mid-level|JJ cache|NN )|) has|VBZ logged|VBN a|DT fatal|JJ error|NN with|IN a|DT mcacod|JJ value|NN of|IN 000x_0001_xxxx_xx10|CD (|( where|WRB x|NN stands|VBZ for|IN zero|CD or|CC one|CD )|) and|CC signaled|VBD an|DT mce|NN (|( machine|NN check|VB error|NN )|) as|IN a|DT result|NN of|IN encountering|VBG poisoned|VBN data|NNS .|.
implication	the|DT value|NN of|IN ia32_mci_status.en|NN may|MD be|VB inconsistent|JJ with|IN signaling|VBG an|DT mce|NN while|IN logging|VBG a|DT fatal|JJ error|NN ,|, however|RB a|DT machine|NN check|NN exception|NN is|VBZ still|RB signaled|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN qpi|NN link|VBP physical|JJ layer|NN error|NN results|NNS in|IN mcerr|NN during|IN warm|JJ reset|NN
problem	a|DT warm|JJ reset|NN is|VBZ defined|VBN as|IN a|DT reset|NN that|WDT does|VBZ not|RB involve|VB the|DT shutdown|NN of|IN the|DT power|NN to|TO the|DT system|NN (|( that|DT is|VBZ ,|, only|RB reset_n|NN is|VBZ asserted|VBN while|IN pwrgood|NN remains|NNS asserted|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, during|IN warm|JJ reset|VB the|DT processor|NN may|MD incorrectly|RB apply|VB common-mode|JJ voltage|NN correction|NN on|IN the|DT intel|NN qpi|NN interface|NN ,|, resulting|VBG in|IN a|DT link|NN training|NN failure|NN .|.
implication	the|DT system|NN may|MD hang|VB when|WRB a|DT warm|JJ reset|NN is|VBZ attempted|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	llc|NN cache|NN correctable|JJ errors|NNS are|VBP not|RB counted|VBN and|CC logged|VBN
problem	llc|NN cache|NN correctable|JJ errors|NNS are|VBP logged|VBN in|IN the|DT corrected_error_count|NN field|NN bits|NNS [|VBP 53:38|CD ]|NN of|IN the|DT ia32_mc|NN [|VBZ 19:12|CD ]|NN _status|NN msr|NN .|. due|JJ to|TO this|DT erratum|NN ,|, llc|JJ cache|NN corrections|NNS are|VBP not|RB counted|VBN and|CC logged|VBN .|.
implication	software|NN using|VBG the|DT corrected|VBN error|NN count|NN may|MD not|RB function|VB correctly|RB .|. a|DT cmci|NN (|( corrected|VBN machine|NN check|NN error|NN interrupt|NN )|) may|MD not|RB be|VB generated|VBN when|WRB the|DT error|NN threshold|NN programmed|VBN in|IN ia32_cr_mc|JJ [|$ 19:12|CD ]|NNP _ctl2.error_threshold|NNP (|( bits|NNS [|VBP 14:0|CD ]|NN )|) would|MD otherwise|RB be|VB expected|VBN to|TO be|VB met|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT processor|NN incorrectly|RB transitions|NNS from|IN the|DT pcie*|NN recovery.rcvrlock|NN ltssm|NN state|NN to|TO the|DT configuration.linkwidth.start|NN ltssm|NN state|NN
problem	when|WRB a|DT pcie|NN link|NN is|VBZ operating|VBG at|IN 2.5|CD gt/s|NN and|CC the|DT processor|NN 's|POS ltssm|NN (|( link|JJ training|NN and|CC status|NN state|NN machine|NN )|) is|VBZ in|IN recovery.rcvrlock|NN state|NN ,|, the|DT processor|NN expects|VBZ to|TO receive|VB ts1|NN ordered|VBN sets|NNS within|IN 24|CD ms.|NN if|IN it|PRP does|VBZ not|RB receive|VB the|DT ts1s|NN in|IN the|DT allotted|JJ time|NN ,|, the|DT ltssm|NN should|MD transition|VB to|TO the|DT detect|JJ state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT processor|NN does|VBZ not|RB receive|VB ts1s|NN within|IN 24|CD ms|NN ,|, it|PRP will|MD transition|VB to|TO configuration.linkwidth.start|VB .|. in|IN that|DT state|NN ,|, if|IN it|PRP receives|VBZ no|DT ts1s|NN ,|, it|PRP will|MD transition|VB to|TO detect|VB .|. if|IN it|PRP receives|VBZ ts1s|RB ,|, it|PRP will|MD configure|VB the|DT link|NN appropriately|RB and|CC return|VB to|TO l0|VB .|.
implication	the|DT state|NN transition|NN sequence|NN from|IN the|DT recovery.rcvrlock|NN ltssm|NN state|NN to|TO the|DT configuration.linkwidth.start|NN ltssm|NN state|NN is|VBZ in|IN violation|NN of|IN the|DT pcie|JJ specification|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	writes|NNS to|TO b2bspad|VB [|JJ 15:0|CD ]|JJ registers|NNS may|MD transfer|VB corrupt|VB data|NNS between|IN ntb|NN connected|VBN systems|NNS
problem	writes|NNS to|TO the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) b2bspad|NN [|$ 15:0|CD ]|NN registers|NNS (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offsets|VBZ 100h|CD -|: 13fh|CD )|) may|MD result|VB in|IN corrupted|VBN data|NNS transfer|NN between|IN systems|NNS .|.
implication	using|VBG b2bspad|NN [|$ 15:0|CD ]|JJ registers|NNS to|TO transfer|VB data|NNS may|MD not|RB work|VB as|RB expected|VBN .|. workaround|VB do|VBP not|RB use|VB the|DT b2bspad|NN [|VBZ 15:0|CD ]|NN to|TO send|VB data|NNS from|IN the|DT local|JJ to|TO remote|VB host|NN .|. instead|RB ,|,
title	excessive|JJ dram|NN rapl|NN power|NN throttling|NN may|MD lead|VB to|TO a|DT system|NN hang|NN or|CC usb|JJ device|NN off-lining|NN
problem	dram|NN rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) is|VBZ a|DT facility|NN for|IN limiting|VBG the|DT maximum|JJ power|NN consumption|NN of|IN the|DT memory|NN subsystem|NN .|. dram|VB rapl|NN 's|POS control|NN mechanism|NN constrains|VBZ the|DT number|NN of|IN memory|JJ transactions|NNS during|IN a|DT particular|JJ time|NN period|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT very|RB low|JJ power|NN limit|NN can|MD throttle|VB certain|JJ memory|NN subsystem|NN configurations|NNS to|TO an|DT extent|NN that|WDT system|NN failure|NN ,|, ranging|VBG from|IN permanent|JJ loss|NN of|IN usb|JJ devices|NNS to|TO system|NN hangs|NNS ,|, may|MD result|VB .|.
implication	using|VBG dram|NN rapl|NN to|TO regulate|VB the|DT memory|NN subsystem|NN power|NN to|TO a|DT very|RB low|JJ level|NN may|MD cause|VB platform|NN instability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) operating|NN in|IN ntb/rp|NN (|( ntb|JJ to|TO root|VB port|NN mode|NN )|) using|VBG message|NN signaled|VBN interrupts|NNS (|( msi|NN or|CC msi-x|NN )|) in|IN the|DT presence|NN of|IN locks|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, system|NN may|MD hang|VB under|IN the|DT condition|NN described|VBN above|IN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	xsaveopt|NN may|MD fail|VB to|TO save|VB some|DT state|NN after|IN transitions|NNS into|IN or|CC out|IN of|IN stm|NN
problem	the|DT xsaveopt|JJ instruction|NN may|MD optimize|VB performance|NN by|IN not|RB saving|VBG state|NN that|WDT has|VBZ not|RB been|VBN modified|VBN since|IN the|DT last|JJ execution|NN of|IN xrstor|NN .|. this|DT optimization|NN should|MD occur|VB only|RB if|IN the|DT executions|NNS of|IN xsaveopt|NNP and|CC xrstor|NNP are|VBP either|DT both|DT or|CC neither|CC in|IN smm|NN (|( system-|JJ management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT optimization|NN may|MD be|VB performed|VBN by|IN the|DT first|JJ execution|NN of|IN xsaveopt|NN after|IN a|DT transition|NN into|IN or|CC out|IN of|IN the|DT stm|NN (|( smm-transfer|JJ monitor|NN )|) if|IN the|DT most|RBS recent|JJ execution|NN of|IN xrstor|NN occurred|VBD before|IN that|DT transition|NN .|. for|IN transitions|NNS into|IN the|DT stm|NN ,|, the|DT erratum|NN applies|VBZ only|RB to|TO transitions|NNS using|VBG the|DT vmcall|NN instruction|NN .|. this|DT erratum|NN can|MD occur|VB only|RB if|IN the|DT two|CD executions|NNS are|VBP at|IN the|DT same|JJ privilege|NN level|NN ,|, use|VBP the|DT same|JJ linear|JJ address|NN ,|, and|CC are|VBP either|DT both|DT or|CC neither|CC in|IN vmx|JJ non-root|JJ operation|NN .|. the|DT erratum|NN does|VBZ not|RB apply|VB if|IN software|NN in|IN smm|NN never|RB uses|VBZ xrstor|NN or|CC xsaveopt|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	stm|NNS software|NN should|MD execute|VB the|DT xrstor|NN instruction|NN with|IN the|DT value|NN 0|CD in|IN edx|NN :|: eax|NN after|IN each|DT transition|NN into|IN the|DT stm|NN (|( after|IN setting|VBG cr4.osxsave|NN )|) and|CC before|IN each|DT transition|NN out|IN of|IN the|DT stm|NN .|. bytes|VBZ 512|CD to|TO 575|CD of|IN the|DT save|JJ area|NN used|VBN by|IN xrstor|NN should|MD be|VB allocated|VBN in|IN memory|NN ,|, but|CC bytes|VBZ 0|CD to|TO 511|CD need|NN not|RB be|VB .|. bytes|VBZ 512|CD to|TO 535|CD should|MD all|RB be|VB 0|CD .|.
title	rank|NN sparing|NN may|MD cause|VB an|DT extended|JJ system|NN stall|NN
problem	the|DT integrated|JJ memory|NN controller|NN sequencing|VBG during|IN a|DT rank|NN sparing|VBG copy|NN operation|NN blocks|VBZ all|DT writes|NNS to|TO the|DT memory|NN region|NN associated|VBN with|IN the|DT rank|NN being|VBG taken|VBN out|IN of|IN service|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT block|NN can|MD result|VB in|IN a|DT system|NN stall|NN that|WDT persists|VBZ until|IN the|DT sparing|VBG copy|NN operation|NN completes|NNS .|.
implication	the|DT system|NN can|MD stall|VB at|IN unpredictable|JJ times|NNS which|WDT may|MD be|VB observed|VBN as|IN one|CD time|NN instance|NN of|IN system|NN unavailability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN hang|NN may|MD occur|VB when|WRB memory|NN sparing|NN is|VBZ enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG memory|NN sparing|NN can|MD result|VB in|IN an|DT internal|JJ timer|NN error|NN as|IN indicated|VBN by|IN the|DT ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD .|.
implication	enabling|VBG memory|NN sparing|NN may|MD result|VB in|IN a|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG opportunistic|JJ self-refresh|JJ and|CC pkg|JJ c2|NN state|NN can|MD severely|RB degrade|VB pcie*|NN bandwidth|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG opportunistic|JJ self-refresh|JJ can|MD lead|VB to|TO the|DT memory|NN controller|NN over-aggressively|RB transitioning|VBG dram|NN to|TO self-refresh|JJ mode|NN when|WRB the|DT processor|NN is|VBZ in|IN pkg|NN c2|NN state|NN .|.
implication	the|DT pcie|NN interface|NN peak|NN bandwidth|NN can|MD be|VB degraded|VBN by|IN as|RB much|JJ as|IN 90|CD %|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mirrored|VBN memory|NN writes|NNS may|MD lead|VB to|TO system|NN failures|NNS
problem	in|IN mirrored|JJ memory|NN mode|NN ,|, each|DT channel|NN manages|VBZ its|PRP$ memory|NN write|NN bandwidth|JJ resources|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT channel|NN in|IN mirrored|JJ memory|NN mode|NN is|VBZ heavily|RB utilized|JJ ,|, it|PRP is|VBZ possible|JJ for|IN issued|VBN writes|NNS to|TO exceed|VB available|JJ bandwidth|JJ resulting|VBG in|IN write|JJ failures|NNS .|.
implication	a|DT system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	end|NN agent|NN pcie|NN packet|NN errors|NNS may|MD result|VB in|IN a|DT system|NN hang|NN
problem	pcie|NN agents|NNS are|VBP required|VBN by|IN the|DT pcie|JJ base|NN specification|NN to|TO identify|VB and|CC report|VB packet|NN errors|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ invalid|JJ completion|NN types|NNS from|IN the|DT end|NN agent|NN are|VBP not|RB correctly|RB handled|VBN by|IN the|DT processor|NN .|.
implication	if|IN a|DT pcie|JJ end|NN agent|NN issues|NNS certain|JJ invalid|JJ completion|NN types|NNS ,|, the|DT system|NN may|MD hang|VB .|. workaround|IN none|NN identified|VBN .|.
title	retraining|VBG can|MD not|RB be|VB initiated|VBN by|IN downstream|NN devices|NNS in|IN ntb/ntb|NN or|CC ntb/rp|JJ configurations|NNS
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ that|IN a|DT downstream|NN device|NN can|MD initiate|VB link|NN retraining|VBG .|. due|JJ to|TO this|DT erratum|NN ,|, link|VBP retraining|VBG can|MD not|RB be|VB initiated|VBN by|IN the|DT downstream|NN device|NN in|IN a|DT ntb/ntb|NN (|( non-transparent|JJ bridge|NN )|) or|CC a|DT ntb/rp|JJ (|( root|JJ port|NN )|) configuration|NN .|.
implication	the|DT retrain_link|NN field|NN (|( lnkcon|JJ device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 1a0h|CD ;|: bit|NN [|JJ 5|CD ]|NN )|) does|VBZ not|RB function|VB as|IN expected|VBN in|IN the|DT identified|JJ configurations|NNS ;|: software|NN referencing|VBG the|DT downstream|NN device|NN is|VBZ not|RB able|JJ to|TO retrain|VB the|DT link|NN .|.
workaround	the|DT link|NN speed|NN and|CC training|NN must|MD be|VB managed|VBN by|IN the|DT upstream|JJ host|NN in|IN ntb/ntb|NN or|CC ntb/rp|JJ configurations|NNS .|.
title	spurious|JJ smis|NN may|MD occur|VB due|JJ to|TO memhot|JJ #|# assertion|NN
problem	the|DT imc|NN (|( integrated|JJ memory|NN controller|NN )|) can|MD be|VB programmed|VBN to|TO generate|VB an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) on|IN an|DT internal|JJ memhot|NN #|# event|NN assertion|NN through|IN the|DT mhot_smi_en|JJ field|NN (|( mh_maincntl|JJ bus|NN :|: 1|CD ;|: device|NN :|: 15|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 104h|CD ;|: bit|NN [|JJ 17|CD ]|NN )|) or|CC on|IN assertion|NN of|IN the|DT external|JJ memhot|NN [|VBD 1:0|CD ]|JJ #|# pin|NN though|IN the|DT mhot_ext_smi_en|JJ field|NN (|( mh_maincntl|JJ bus|NN :|: 1|CD ;|: device|NN :|: 15|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: 104h|CD ;|: bit|NN [|JJ 18|CD ]|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT spurious|JJ smi|NN may|MD be|VB generated|VBN every|DT 500us|CD if|IN both|DT internal|JJ and|CC external|JJ memhot|NN events|NNS are|VBP enabled|VBN simultaneously|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, excessive|JJ smi|NN generation|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN link|NN bandwidth|JJ notification|NN capability|NN is|VBZ incorrect|JJ
problem	a|DT value|NN of|IN 1|CD in|IN the|DT link_bandwidth_notification_capability|NN field|NN (|( lkncap|JJ bit|RB 21|CD )|) for|IN a|DT pcie|JJ device|NN indicates|VBZ support|NN for|IN the|DT link|NN bandwidth|NN notification|NN status|NN and|CC interrupt|JJ mechanisms|NN .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT field|NN for|IN ports|NNS 2c|CD ,|, 2d|CD ,|, 3c|CD and|CC 3d|CD (|( lkncap|NN bus|NN 0|CD ;|: device|NN 2,3|CD ;|: function|NN 2,3|CD ;|: offset|VBN 09ch|CD ;|: bit|RB 21|CD )|) always|RB reads|VBZ as|IN 0|CD when|WRB it|PRP should|MD read|VB as|IN 1|CD .|.
implication	software|NN that|DT reads|VBZ this|DT field|NN for|IN the|DT listed|VBN ports|NNS will|MD incorrectly|RB conclude|VB that|IN the|DT link|NN bandwidth|NN notification|NN status|NN and|CC interrupt|JJ mechanisms|NNS are|VBP not|RB available|JJ .|.
workaround	software|NN should|MD ignore|VB the|DT value|NN of|IN the|DT link_bandwidth_notification_capability|NN field|NN for|IN ports|NNS 2c|CD ,|, 2d|CD ,|, 3c|CD ,|, and|CC 3d|CD .|.
title	port|NN 3a|CD capability_pointer|NN field|NN is|VBZ incorrect|JJ when|WRB configured|VBN in|IN pcie|NN mode|NN
problem	the|DT capability_pointer|NN field|NN (|( capptr|JJ bus|NN 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 34h|CD ;|: bits|NNS [|VBP 7:0|CD ]|NNS )|) should|MD have|VB its|PRP$ value|NN based|VBN on|IN the|DT configured|JJ mode|NN of|IN the|DT port|NN ,|, pcie|NN or|CC ntb|NN (|( non-transparent|JJ bridge|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, this|DT field|NN reports|VBZ the|DT ntb|JJ value|NN (|( 60h|CD )|) when|WRB in|IN pcie|NN mode|NN instead|RB of|IN the|DT pcie|NN value|NN (|( 40h|CD )|) .|.
implication	software|NN depending|VBG on|IN the|DT value|NN of|IN this|DT field|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	uncorrectable|JJ intel|NN qpi|JJ errors|NNS may|MD cause|VB the|DT system|NN to|TO power|NN down|RP
problem	due|JJ to|TO this|DT erratum|NN ,|, under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, intel|NN qpi|NN uncorrectable|JJ errors|NNS may|MD cause|VB a|DT deadlock|NN between|IN the|DT processor|NN and|CC pch|NN (|( platform|JJ controller|NN hub|NN )|) .|. the|DT deadlock|NN will|MD cause|VB a|DT processor|NN internal|JJ timeout|NN error|NN as|IN indicated|VBN by|IN ia32_mci_status.mcacod|NN of|IN 0000_0100_0000_0000|CD ,|, caterr|NN #|# assertion|NN and|CC a|DT shutdown|JJ transaction|NN being|VBG sent|VBD to|TO the|DT pch|NN .|. depending|VBG on|IN the|DT platform|NN implementation|NN ,|, this|DT will|MD result|VB in|IN reset|NN being|VBG asserted|VBN to|TO the|DT pch|NN .|. this|DT deadlock|NN persists|VBZ ,|, causing|VBG the|DT pch|NN to|TO timeout|VB on|IN the|DT reset|NN request|NN .|. reacting|VBG to|TO the|DT reset|NN request|NN timeout|NN ,|, the|DT pch|NN powers|NNS down|RP the|DT system|NN .|.
implication	the|DT system|NN will|MD be|VB powered|VBN down|RB and|CC the|DT ia32_mci_status|NN register|NN contents|NNS will|MD be|VB lost|VBN .|. the|DT system|NN may|MD need|VB to|TO be|VB manually|RB powered|VBN back|RP on|IN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN in|IN the|DT absence|NN of|IN injected|VBN uncorrectable|JJ intel|NN qpi|JJ errors|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. this|DT is|VBZ a|DT partial|JJ workaround|NN that|WDT causes|VBZ the|DT system|NN to|TO power|NN cycle|NN ,|, eliminating|VBG the|DT need|NN for|IN manual|JJ power|NN on|IN .|. the|DT ia32_mci_status|NN register|NN contents|NNS are|VBP still|RB lost|VBN .|.
title	four|CD outstanding|JJ pcie|NN configuration|NN retries|NNS may|MD cause|VB deadlock|NN
problem	pcie|NN configuration|NN retries|NNS are|VBP allowed|VBN for|IN older|JJR generation|NN pci/pci-x|NN bridges|VBZ that|IN take|VB a|DT long|JJ time|NN to|TO respond|VB to|TO configuration|NN cycles|NNS after|IN a|DT reset|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT fifth|JJ configuration|NN cycle|NN following|VBG the|DT fourth|JJ pcie|NN configuration|NN retry|NN may|MD not|RB make|VB progress|NN ,|, resulting|VBG in|IN a|DT deadlock|NN .|.
implication	a|DT deadlock|NN could|MD occur|VB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	when|WRB configuring|VBG devices|NNS on|IN pci/pci-x|JJ buses|NNS ,|, bios|NNS should|MD wait|VB for|IN configuration|NN cycles|NNS to|TO complete|VB before|IN issuing|VBG subsequent|JJ configuration|NN cycles|NNS .|.
title	a|DT peci|JJ rdpciconfiglocal|JJ command|NN referencing|VBG a|DT non-existent|JJ device|NN may|MD return|VB an|DT unexpected|JJ value|NN
problem	configuration|NN reads|VBZ to|TO non-existent|JJ pci|NN configuration|NN registers|NNS should|MD return|VB 0ffff_ffffh|CD .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB the|DT peci|JJ rdpciconfiglocal|JJ command|NN references|VBZ a|DT non-existent|JJ pci|NN configuration|NN register|NN ,|, the|DT value|NN 0000_0000h|CD may|MD be|VB returned|VBN instead|RB of|IN the|DT expected|JJ 0ffff_ffffh|CD .|.
implication	a|DT peci|JJ rdpciconfiglocal|JJ command|NN referencing|VBG a|DT non-existent|JJ device|NN may|MD observe|VB a|DT return|NN value|NN of|IN 0000_0000h|CD .|. software|NN expecting|VBG a|DT return|NN value|NN of|IN 0ffff_ffffh|CD to|TO identify|VB non-existent|JJ devices|NNS may|MD not|RB work|VB as|RB expected|VBN .|.
workaround	software|NN that|IN performs|VBZ enumeration|NN via|IN the|DT peci|NN ``|`` rdpciconfiglocal|JJ ''|'' command|NN should|MD interpret|VB 0ffff_ffffh|CD and|CC 0000_0000h|CD values|NNS for|IN the|DT vendor|NN identification|NN and|CC device|NN identification|NN register|NN as|IN indicating|VBG a|DT non-existent|JJ device|NN .|.
title	some|DT pcie|NN ccr|NN values|NNS are|VBP incorrect|JJ
problem	the|DT ccr|NN (|( class|NN code|NN register|NN )|) value|NN for|IN the|DT following|JJ devices|NNS should|MD be|VB 088000h|CD instead|RB is|VBZ 000000h|CD :|: bus|NN 0|CD ;|: device|NN 6|CD ;|: function|NN 1-7|CD ;|: offset|VB 09h|CD ;|: bits|NNS [|VBP 23:0|CD ]|NNP bus|NN 0|CD ;|: device|NN 7|CD ;|: function|NN 0-4|CD ;|: offset|VB 09h|CD ;|: bits|NNS [|VBP 23:0|CD ]|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT ccr|NN base|NN and|CC sub-class|NN status|NN of|IN the|DT listed|VBN pcie|NN devices|NNS is|VBZ incorrectly|RB reported|VBN and|CC may|MD cause|VB software|NN to|TO conclude|VB that|IN these|DT devices|NNS are|VBP host|VBN bridges|NNS and|CC are|VBP not|RB general|JJ system|NN peripherals|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	when|WRB in|IN dmi|NN mode|NN ,|, port|VBP 0|CD 's|POS device_port_type|JJ field|NN is|VBZ incorrect|JJ
problem	when|WRB in|IN dmi|NN mode|NN ,|, the|DT device_port_type|JJ field|NN (|( pxpcap|JJ bus|NN 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 92h|CD ;|: bits|NNS [|VBP 7:4|CD ]|NNS )|) should|MD read|VB as|IN 9h|CD (|( dmi|JJ mode|NN )|) but|CC incorrectly|RB reads|VBZ as|IN 4h|CD (|( pcie*|JJ mode|NN )|) .|.
implication	software|NN may|MD incorrectly|RB conclude|VB that|IN this|DT port|NN is|VBZ operating|VBG in|IN pcie|NN mode|NN when|WRB it|PRP is|VBZ actually|RB being|VBG used|VBN in|IN the|DT dmi|NN mode|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie|NN tph|NN attributes|VBZ may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	tph|NN (|( transactions|NNS processing|VBG hints|NNS )|) are|VBP optional|JJ aids|NNS to|TO optimize|VB internal|JJ processing|NN of|IN pcie|JJ transactions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ transactions|NNS with|IN tph|JJ attributes|NNS may|MD be|VB misdirected|VBN ,|, resulting|VBG in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	use|NN of|IN the|DT tph|JJ feature|NN may|MD affect|VB system|NN stability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	continuous|JJ intel|NN qpi|NN retraining|VBG feature|JJ indication|NN is|VBZ incorrect|JJ
problem	the|DT processor|NN is|VBZ capable|JJ of|IN continuous|JJ intel|NN qpi|NN retraining|VBG .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT field|NN reporting|VBG support|NN for|IN this|DT feature|NN continuous|JJ retraining|NN (|( qpireut_ph_cpr|JJ bus|NN 1|CD ;|: device|NN 8,9|CD ;|: function|NN 3|CD ;|: offset|VBN 128h|CD ;|: bit|RB 18|CD )|) indicates|VBZ this|DT feature|NN is|VBZ not|RB supported|VBN although|IN it|PRP is|VBZ enabled|VBN and|CC can|MD not|RB be|VB disabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ not|RB possible|JJ to|TO disable|VB the|DT continuous|JJ intel|NN qpi|NN retraining|VBG feature|NN .|.
workaround	none|NN identified|VBN .|.
title	correctable|JJ memory|NN errors|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	under|IN certain|JJ conditions|NNS ,|, the|DT processor|NN may|MD not|RB detect|VB or|CC correct|VB a|DT correctable|JJ memory|NN error|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mci_status|NN addrv|JJ bit|NN may|MD be|VB incorrectly|RB cleared|VBN
problem	the|DT ia32_mci_status|NN msr|NN 's|POS addrv|JJ bit|NN (|( bit|IN 58|CD )|) is|VBZ set|VBN upon|IN logging|VBG an|DT error|NN in|IN order|NN to|TO indicate|VB that|IN the|DT contents|NNS of|IN the|DT ia32_mci_addr|NN msr|NN is|VBZ valid|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT cancelled|JJ speculative|JJ load|NN of|IN poisoned|VBN data|NNS spanning|VBG a|DT cacheline|NN boundary|NN can|MD clear|VB the|DT addrv|JJ flag|NN associated|VBN with|IN a|DT previously|RB logged|VBN error|NN report|NN .|.
implication	the|DT clearing|NN of|IN the|DT addrv|JJ flag|NN in|IN ia32_mci_status|NN when|WRB this|DT erratum|NN occurs|VBZ will|MD result|VB in|IN the|DT loss|NN of|IN the|DT address|NN logged|VBD in|IN a|DT correctable|JJ error|NN report|NN .|. it|PRP should|MD be|VB noted|VBN that|IN a|DT cancelled|JJ speculative|JJ load|NN of|IN poisoned|VBN data|NNS that|WDT crosses|VBZ a|DT cacheline|NN boundary|NN is|VBZ an|DT unusual|JJ occurrence|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN quickdata|NN technology|NN dma|NN lock|NN quiescent|NN flow|NN causes|VBZ dma|JJ state|NN machine|NN to|TO hang|VB
problem	the|DT lock|NN quiescent|NN flow|NN is|VBZ a|DT means|NN for|IN an|DT agent|NN to|TO gain|VB sole|JJ ownership|NN of|IN another|DT agent|NN 's|POS resources|NNS by|IN preventing|VBG other|JJ devices|NNS from|IN sending|VBG transactions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, during|IN the|DT lock|NN quiescent|NN flow|NN ,|, the|DT intel|NN quickdata|NN technology|NN dma|NN read|NN and|CC write|JJ queues|NNS are|VBP throttled|VBN simultaneously|RB .|. this|DT prevents|VBZ subsequent|JJ read|JJ completions|NNS from|IN draining|VBG into|IN the|DT write|JJ queue|NN ,|, hanging|VBG the|DT dma|NN lock|NN state|NN machine|NN .|.
implication	the|DT dma|NN lock|NN state|NN machine|NN may|MD hang|VB during|IN a|DT lock|NN quiescent|NN flow|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	malformed|VBN tlp|JJ power|NN management|NN messages|NNS may|MD be|VB dropped|VBN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ power|NN management|NN messages|NNS to|TO use|VB the|DT default|NN traffic|NN class|NN designator|NN ,|, tc0|NN ,|, and|CC receivers|NNS to|TO check|VB for|IN violations|NNS of|IN this|DT rule|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT tlp|NN using|VBG a|DT non-default|JJ traffic|NN class|NN designator|NN will|MD be|VB dropped|VBN ,|, rather|RB than|IN handled|VBN as|IN a|DT malformed|JJ tlp|NN .|.
implication	an|DT advanced|JJ error|NN reporting|VBG err_fatal|JJ notification|NN will|MD not|RB be|VB logged|VBN for|IN malformed|VBN tlp|JJ power|NN management|NN messages|NNS .|.
workaround	none|NN identified|VBD
title	core|NN frequencies|NNS at|IN or|CC below|IN the|DT dram|NN ddr|NN frequency|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	the|DT intel|NN speedstep|NN technology|NN can|MD dynamically|RB adjust|VB the|DT core|NN operating|NN frequency|NN to|TO as|RB low|JJ as|IN 1200|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS and|CC when|WRB the|DT cores|NNS are|VBP operating|VBG at|IN or|CC below|IN the|DT dram|NN ddr|NN frequency|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
implication	systems|NNS using|VBG intel|JJ speedstep|NN technology|NN with|IN ddr3-1333|JJ or|CC ddr3-1600|JJ memory|NN devices|NNS are|VBP subject|JJ to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	quad|NNS rank|VBP dimms|NN may|MD not|RB be|VB properly|RB refreshed|VBN during|IN ibt_off|NN mode|NN
problem	the|DT integrated|JJ memory|NN controller|NN incorporates|VBZ a|DT power|NN savings|NNS mode|RB known|VBN as|IN ibt_off|NN (|( input|JJ buffer|VBP termination|NN disabled|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, quad|JJ rank|NN dimms|NN may|MD not|RB be|VB properly|RB refreshed|VBN during|IN ibt_off|NN mode|NN .|.
implication	use|NN of|IN ibt_off|NN mode|NN with|IN quad|JJ rank|NN dimms|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN dma|VBZ non-page-aligned|JJ next|JJ source/|NN destination|NN addresses|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	non-page|NN aligned|VBD intel|NN quickdata|NN technology|NN dma|NN next|JJ source/destination|NN addresses|NNS may|MD cause|VB memory|NN read-write|JJ collisions|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, using|VBG non-page|JJ aligned|VBN next|JJ source/destination|NN addresses|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	next|JJ source/destination|NN addresses|NNS must|MD be|VB page|NN aligned|VBN .|. the|DT intel-provided|JJ intel|NN quickdata|NN technology|NN dma|NN driver|NN abides|NNS by|IN this|DT alignment|NN rule|NN .|.
title	enabling|VBG relaxed|VBD ordering|VBG with|IN intel|NN quickdata|NNS technology|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	enabling|VBG ro|NN (|( relaxed|JJ ordering|NN )|) for|IN intel|NN quickdata|NNS technology|NN transactions|NNS via|IN the|DT enable|JJ relaxed|JJ ordering|VBG field|NN (|( devcon|JJ device|NN 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 98h|CD ;|: bit|RB 4|CD )|) while|IN inbound|NN ro|NN is|VBZ disabled|VBN for|IN the|DT dma|NN via|IN the|DT disable|JJ ro|JJ field|NN on|IN writes|NNS from|IN intel|NN quickdata|NNS dma|NN (|( iiomiscctrl|JJ device|NN 5|CD ;|: function|NN 0|CD ;|: offset|VBN :|: 1c0h|CD ;|: bit|RB 22|CD )|) creates|VBZ a|DT conflict|NN .|. the|DT disable|JJ inbound|NN ro|NN for|IN intel|NN quickdata|NNS dma|VBP writes|NNS control|VBP takes|VBZ precedence|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD incorrectly|RB return|VB a|DT strongly|RB ordered|VBN completion|NN for|IN the|DT transaction|NN which|WDT can|MD then|RB live|VB lock|NN or|CC result|NN in|IN a|DT system|NN hang|NN .|.
implication	the|DT processor|NN may|MD live|VB lock|NN resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ crc|JJ errors|NNS may|MD be|VB detected|VBN on|IN intel|NN qpi|NN links|NNS
problem	the|DT processor|NN autonomously|RB manages|VBZ intel|NN qpi|NN (|( quickpath|JJ interconnect|NN )|) link|NN power|NN state|NN transitions|NNS based|VBN on|IN link|NN idle|JJ intervals|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, crc|JJ errors|NNS may|MD be|VB detected|VBN during|IN intel|NN qpi|NN link|NN power|NN state|NN transitions|NNS and|CC may|MD be|VB logged|VBN in|IN qpireut_err_ced|JJ (|( bus|JJ 1|CD ;|: device|NN 8,9|CD ;|: function|NN 3|CD ;|: offset|VB 120h|CD )|) .|.
implication	spurious|JJ intel|NN qpi|NN link|VBP crc|JJ errors|NNS may|MD be|VB reported|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN temperature|NN lower|JJR limit|NN may|MD be|VB as|RB high|JJ as|IN 7c|CD
problem	peci|NN reports|NNS temperatures|NNS as|IN an|DT offset|NN from|IN the|DT prochot|NN threshold|NN (|( a|DT negative|JJ value|NN when|WRB the|DT temperature|NN is|VBZ below|IN the|DT prochot|NN threshold|NN ,|, zero|NN when|WRB at|IN or|CC above|IN that|DT threshold|NN )|) .|. if|IN the|DT temperature|NN is|VBZ below|IN 0c|CD ,|, peci|NN responds|NNS with|IN an|DT invalid|JJ temperature|NN encoding|VBG (|( 8002h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD indicate|VB an|DT invalid|JJ temperature|NN when|WRB the|DT actual|JJ temperature|NN is|VBZ as|RB high|JJ as|IN 7c|CD .|.
implication	an|DT invalid|JJ temperature|NN report|NN from|IN peci|JJ indicates|VBZ the|DT actual|JJ temperature|NN is|VBZ 7c|CD or|CC lower|JJR .|. platform|NN facilities|NNS depending|VBG peci|NN to|TO provide|VB accurate|JJ temperature|NN readings|NNS between|IN 0c|CD and|CC 7c|CD may|MD not|RB function|VB correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	the|DT dram|NN power|NN meter|NN may|MD not|RB be|VB accurate|JJ
problem	the|DT dram|NN power|NN meter|NN uses|VBZ vr|NN (|( voltage|JJ regulator|NN )|) current|JJ readings|NNS in|IN combination|NN with|IN weighted|JJ activity|NN counters|NNS to|TO provide|VB a|DT running|JJ estimate|NN of|IN dram|NN subsystem|NN power|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dram|NN power|NN meter|NN may|MD not|RB be|VB sufficiently|RB accurate|JJ for|IN system|NN power|NN management|NN purposes|NNS .|.
implication	the|DT dram|NN power|NN meter|NN can|MD not|RB be|VB relied|VBN upon|IN to|TO provide|VB accurate|JJ dram|NN subsystem|NN power|NN measurements|NNS .|. reduced|VBD or|CC variable|JJ system|NN performance|NN may|MD be|VB a|DT side|JJ effect|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN port|NN 3|CD link|NN training|NN may|MD be|VB unreliable|JJ in|IN ntb|JJ mode|NN
problem	if|IN pcie|VBN port|NN 3|CD is|VBZ in|IN ntb|JJ (|( non-transparent|JJ bridge|NN )|) mode|NN and|CC both|DT the|DT root|NN port|NN and|CC endpoint|NN hardware|NN autonomous|JJ speed|NN disable|JJ fields|NNS (|( lnkcon2|JJ bus|NN 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 0c0h|CD ;|: bit|RB 5|CD )|) are|VBP set|VBN to|TO 0|CD ,|, link|VBP training|NN may|MD fail|VB .|. the|DT recovery.rcvrlock|NN state|NN may|MD intermittently|VB timeout|NN and|CC transition|NN to|TO the|DT detect|JJ state|NN .|.
implication	the|DT ntb|JJ port|NN link|VBP training|NN may|MD be|VB unreliable|JJ .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	functionally|RB benign|JJ pcie*|JJ electrical|JJ specification|NN violation|NN compendium|NN
problem	violations|NNS of|IN pcie|JJ electrical|JJ specifications|NNS listed|VBN in|IN the|DT table|NN below|NN have|VBP been|VBN observed|VBN .|.
implication	intel|NN has|VBZ not|RB observed|VBN failures|NNS from|IN the|DT violations|NNS listed|VBN in|IN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ platforms|NNS and/or|VBP using|VBG commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT machine|NN check|NN exception|NN due|JJ to|TO instruction|VB fetch|NN may|MD be|VB delivered|VBN before|IN an|DT instruction|NN breakpoint|NN
problem	debug|JJ exceptions|NNS due|JJ to|TO instruction|JJ breakpoints|NNS take|VBP priority|NN over|IN exceptions|NNS resulting|VBG from|IN fetching|VBG an|DT instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT machine|NN check|NN exception|NN resulting|VBG from|IN the|DT fetch|NN of|IN an|DT instruction|NN may|MD take|VB priority|NN over|IN an|DT instruction|NN breakpoint|NN if|IN the|DT instruction|NN crosses|VBZ a|DT 32-byte|JJ boundary|NN and|CC the|DT second|JJ part|NN of|IN the|DT instruction|NN is|VBZ in|IN a|DT 32-byte|JJ poisoned|JJ instruction|NN fetch|NN block|NN .|.
implication	instruction|NN breakpoints|NNS may|MD not|RB operate|VB as|IN expected|VBN in|IN the|DT presence|NN of|IN a|DT poisoned|JJ instruction|NN fetch|NN block|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN qpi|NN may|MD report|VB a|DT reserved|VBN value|NN in|IN the|DT link|NN initialization|NN status|NN field|NN during|IN link|NN training|NN
problem	an|DT intel|NN qpi|NN (|( quickpath|JJ interconnect|NN )|) link|NN reports|VBZ its|PRP$ link|NN training|NN progress|NN in|IN the|DT intel|NN qpi|NN link|NN status|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT link|NN initialization|NN status|NN (|( qpils|NNS bus|RB 1|CD ;|: device|NN 8,9|CD ;|: function|NN 0|CD ;|: offset|VBN 48h|CD ;|: bits|NNS [|VBP 27:24|CD ]|NN )|) incorrectly|RB reports|VBZ a|DT reserved|JJ encoding|NN of|IN 1101b|CD while|IN in|IN the|DT initial|JJ credit|NN return|NN (|( initializing|VBG credits|NNS )|) state|NN .|. the|DT correct|JJ encoding|NN for|IN the|DT initial|JJ credit|NN return|NN (|( initializing|VBG credits|NNS )|) state|NN is|VBZ 0101b|CD .|.
implication	software|NN that|WDT monitors|VBZ the|DT link|NN initialization|NN status|NN field|NN during|IN link|JJ training|NN may|MD see|VB a|DT reserved|VBN encoding|NN reported|VBN .|.
workaround	none|NN identified|VBN .|. software|NN may|MD ignore|VB or|CC re-interpret|VB the|DT incorrect|NN encoding|VBG for|IN this|DT processor|NN .|.
title	enhanced|JJ intel|NN speedstep|NN technology|NN may|MD cause|VB a|DT system|NN hang|NN
problem	enhanced|JJ intel|NN speedstep|NN technology|NN dynamically|RB changes|NNS core|VBP operating|NN frequencies|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, core|NN frequency|NN changes|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	enhanced|JJ intel|NN speedstep|NN technology|NN may|MD cause|VB a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	prochot|NN may|MD be|VB incorrectly|RB asserted|VBN at|IN reset|NN
problem	the|DT prochot|JJ signal|NN is|VBZ used|VBN to|TO indicate|VB elevated|VBN processor|NN temperatures|NNS during|IN normal|JJ operation|NN and|CC is|VBZ used|VBN for|IN frb|NN (|( fault|JJ resilient|JJ boot|NN )|) actions|NNS during|IN the|DT reset|NN sequence|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT elevated|JJ temperature|NN indication|NN usage|NN of|IN prochot|NN can|MD persist|VB into|IN reset|NN and|CC subsequently|RB can|MD cause|VB improper|JJ frb|NN actions|NNS .|.
implication	elevated|VBN die|JJ temperatures|NNS at|IN reset|JJ time|NN may|MD impair|VB platform|NN operation|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c3-state|NN and|CC package|VB c6-state|JJ residency|NN is|VBZ too|RB low|JJ
problem	the|DT intel|NN qpi|NN link|NN must|MD transition|VB to|TO its|PRP$ l1|JJ power|NN state|NN for|IN the|DT processor|NN to|TO enter|VB package|VB c3-state|NN or|CC package|VB c6-state|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN qpi|NN link|NN does|VBZ not|RB transition|VB to|TO l1|VB as|IN intended|VBN ,|, restricting|VBG the|DT processor|NN from|IN reaching|VBG package|NN c3-state|NN or|CC package|VB c6-state|JJ .|.
implication	the|DT increased|VBN idle|JJ state|NN power|NN consumption|NN caused|VBN by|IN reduced|JJ package|NN c3-state|NN and|CC package|VB c6-state|JJ residency|NN may|MD exceed|VB the|DT processor|NN idle|JJ power|NN specification|NN for|IN multi-socket|NN platforms|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN rdpkgconfig|NN (|( )|) may|MD return|VB invalid|JJ data|NNS for|IN an|DT unsupported|JJ channel|NN
problem	the|DT processor|NN 's|POS peci|JJ facility|NN can|MD report|VB the|DT current|JJ temperature|NN of|IN each|DT of|IN the|DT dimms|NN on|IN a|DT specified|VBN channel|NN (|( peci|JJ rdpkgconfig|NN command|NN ,|, index|NN 14h|CD ,|, dimm_temperature_read|NN )|) .|. valid|JJ channel|NN numbers|NNS range|VBP from|IN 0|CD to|TO 3.|CD channel|NN numbers|NNS outside|IN of|IN the|DT valid|JJ range|NN should|MD be|VB detected|VBN and|CC flagged|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, meaningless|NN values|NNS are|VBP returned|VBN without|IN an|DT error|NN flag|NN when|WRB 4|CD is|VBZ specified|VBN as|IN the|DT channel|NN number|NN .|.
implication	using|VBG channel|NNS 4|CD with|IN the|DT peci|NN rdpkgconfig|NN dimm_temperature_read|JJ command|NN does|VBZ not|RB return|VB an|DT error|NN flag|NN .|.
workaround	none|NN identified|VBN .|.
title	dram|NN pbm|NNS overflow|VBP may|MD result|VB in|IN a|DT system|NN hang|NN
problem	the|DT dram|NN pbm|NN (|( power|NN budget|NN meter|NN )|) manages|VBZ dram|JJ power|NN consumption|NN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ platform|NN conditions|NNS ,|, the|DT dram|NN pbm|NN may|MD throttle|VB the|DT memory|NN subsystem|NN to|TO such|PDT a|DT great|JJ extent|NN that|IN a|DT system|NN hang|JJ results|NNS .|.
implication	the|DT dram|NN pbm|NN may|MD cause|VB platform|NN instability|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	combining|VBG rol|NN transactions|NNS with|IN non-rol|JJ transactions|NNS or|CC marker|NN skipping|VBG operations|NNS may|MD result|VB in|IN a|DT system|NN hang|NN
problem	when|WRB intel|NN quick|JJ data|NNS technology|NN dma|NN rol|NN (|( raid|VBN on|IN load|NN )|) transactions|NNS and|CC non-|JJ rol|NN transactions|NNS are|VBP simultaneously|RB active|JJ ,|, and|CC the|DT non-rol|JJ address|NN offsets|NNS are|VBP not|RB cacheline|JJ boundary|NN aligned|VBD ,|, the|DT non-rol|JJ transaction|NN 's|POS last|JJ partial|JJ cacheline|NN data|NNS write|NN may|MD be|VB lost|VBN leading|VBG to|TO a|DT system|NN hang|NN .|. in|IN addition|NN ,|, when|WRB intel|NN quickdata|NN dma|NN rol|NN transactions|NNS are|VBP active|JJ ,|, marker|NN skipping|VBG operations|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD live|VB lock|NN resulting|VBG in|IN a|DT system|NN hang|NN .|.
workaround	none|NN identified|VBN .|. when|WRB rol|NN transactions|NNS and|CC non-rol|JJ transactions|NNS are|VBP simultaneously|RB active|JJ ,|, all|DT non-rol|JJ address|NN offsets|NNS must|MD be|VB aligned|VBN on|IN cacheline|NN boundaries|NNS .|. further|RB ,|, marker|NN skipping|VBG operations|NNS may|MD not|RB be|VB used|VBN on|IN any|DT dma|JJ channel|NN when|WRB rol|NN transactions|NNS are|VBP active|JJ .|.
title	error|NN indication|NN in|IN pcie|JJ lane|NN error|NN status|NN incorrectly|RB set|VBD when|WRB operating|VBG at|IN 8|CD gt/s|NN
problem	the|DT lane|NN error|NN status|NN field|NN in|IN bits|NNS [|VBP 15:0|CD ]|NN of|IN lnerrsts|NNS (|( device|NN 1|CD ;|: function|NN 0,1|CD ;|: offset|VBN 258h|CD ;|: and|CC device|VB 2,3|CD ;|: function|NN 0,1,2,3|CD ;|: offset|VB 258h|CD )|) is|VBZ used|VBN to|TO monitor|VB errors|NNS on|IN the|DT pcie|NN lanes|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT lnerrsts|NNS bits|NNS associated|VBN with|IN the|DT lanes|NNS operating|VBG at|IN 8|CD gt/s|NN port|NN are|VBP spuriously|RB set|VBN .|.
implication	lnerrsts|NNS can|MD not|RB be|VB used|VBN to|TO reliably|RB monitor|VB errors|NNS on|IN the|DT pcie|NN lanes|VBZ operating|VBG at|IN 8|CD gt/s|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NNS link|VBP may|MD not|RB train|VB to|TO full|JJ width|NN
problem	during|IN pcie|JJ link|NN training|NN ,|, the|DT receiver|NN looks|VBZ at|IN symbols|NNS in|IN the|DT ts1|NN and|CC ts2|NN ordered|JJ sets|NNS as|IN indicators|NNS of|IN lane|NN polarity|NN inversion|NN .|. if|IN polarity|JJ inversion|NN is|VBZ detected|VBN ,|, the|DT receiver|NN must|MD invert|VB those|DT lane|NN (|( s|JJ )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT receiver|NN may|MD incorrectly|RB set|VB polarity|NN inversion|NN .|.
implication	pcie|JJ links|NNS may|MD not|RB train|VB to|TO full|JJ width|NN .|.
workaround	none|NN identified|VBN .|. perform|VB a|DT secondary|JJ bus|NN reset|NN on|IN the|DT link|NN up|IN to|TO three|CD times|NNS to|TO achieve|VB full|JJ width|NN .|.
title	the|DT minimum|JJ snoop|NN latency|NN requirement|NN that|WDT can|MD be|VB specified|VBN is|VBZ 64|CD microseconds|NNS
problem	the|DT pcie_iltr_ovrd|NN csr|NN (|( device|JJ 10|CD ;|: function|NN 1|CD ;|: offset|VB 78h|CD )|) and|CC sw_ltr_ovrd|JJ msr|NN (|( 0a02h|CD )|) include|VBP fields|NNS defined|VBD to|TO allow|VB specification|NN of|IN a|DT required|JJ maximum|NN snoop|JJ latency|NN threshold|NN .|. that|IN maximum|JJ latency|NN is|VBZ intended|VBN to|TO be|VB used|VBN by|IN the|DT processor|NN to|TO adjust|VB various|JJ operational|JJ parameters|NNS so|RB that|IN the|DT latency|NN requirement|NN can|MD be|VB met|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT minimum|JJ latency|NN value|NN that|WDT can|MD be|VB specified|VBN via|IN the|DT snoop|NN latency|NN multiplier|JJR field|NN (|( bits|NNS [|VBP 28:26|CD ]|NN )|) and|CC the|DT snoop|NN latency|NN value|NN field|NN (|( bits|NNS [|VBP 25:16|CD ]|NN )|) is|VBZ 64|CD microseconds|NNS .|.
implication	a|DT minimum|JJ snoop|NN latency|NN requirement|NN of|IN 64|CD microseconds|NNS is|VBZ so|RB long|JJ that|IN these|DT registers|NNS are|VBP not|RB useful|JJ .|.
workaround	none|NN identified|VBN .|. bios|NNS and|CC the|DT os|NNS have|VBP other|JJ means|NNS to|TO specify|VB package|NN c-state|JJ exit|NN latency|NN maximums|NNS ,|, which|WDT is|VBZ the|DT typical|JJ use|NN model|NN for|IN setting|VBG pcie|JJ snoop|JJ latency|NN limits|NNS .|.
title	patrol|NN scrubbing|NN does|VBZ n't|RB skip|VB ranks|NNS disabled|VBN after|IN ddr|NN training|NN
problem	if|IN a|DT rank|NN is|VBZ detected|VBN as|IN failed|VBN after|IN completing|VBG ddr|JJ training|NN then|RB bios|NNS will|MD mark|VB it|PRP as|IN disabled|JJ .|. disabled|JJ ranks|NNS are|VBP omitted|VBN from|IN the|DT os|JJ memory|NN map|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT rank|NN disabled|VBN after|IN ddr|JJ training|NN completes|NNS is|VBZ not|RB skipped|VBN by|IN the|DT patrol|NN scrubber|NN .|. patrol|NN scrubbing|NN of|IN the|DT disabled|JJ ranks|NNS may|MD result|VB in|IN superfluous|JJ correctable|JJ and|CC uncorrectable|JJ memory|NN error|NN reports|NNS .|.
implication	disabling|VBG ranks|NNS after|IN ddr|JJ training|NN may|MD result|VB in|IN the|DT over-reporting|NN of|IN memory|NN errors|NNS .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	simultaneously|RB enabling|VBG patrol|NN scrubbing|NN ,|, package|NN c-states|NNS ,|, and|CC rank|VB sparing|NN may|MD cause|VB the|DT patrol|NN scrubber|NN to|TO hang|VB
problem	patrol|NN scrubbing|NN is|VBZ a|DT ras|JJ facility|NN that|WDT scans|VBZ all|DT physical|JJ memory|NN (|( including|VBG any|DT spare|JJ ranks|NNS )|) to|TO find|VB errors|NNS and|CC attempts|NNS to|TO fix|VB single|JJ bit|NN errors|NNS .|. patrol|NN scrubbing|NN is|VBZ suspended|VBN when|WRB the|DT processor|NN enters|VBZ a|DT deep|JJ package|NN c-state|JJ then|RB resumed|VBD when|WRB that|DT package|NN c-|JJ state|NN is|VBZ exited|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, resuming|VBG patrol|NN scrubbing|VBG from|IN a|DT package|NN c-state|NN after|IN a|DT rank|NN sparing|VBG event|NN may|MD cause|VB the|DT patrol|NN scrubber|NN to|TO hang|VB .|.
implication	enabling|VBG package|NN c-states|NNS ,|, rank|NN sparing|NN ,|, and|CC patrol|NN scrubbing|VBG simultaneously|RB can|MD lead|VB to|TO a|DT patrol|NN scrubber|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	patrol|NN scrubbing|NN will|MD report|VB uncorrectable|JJ memory|NN errors|NNS found|VBD on|IN a|DT spare|JJ rank|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, patrol|NN scrubbing|VBG signals|NNS an|DT uncorrectable|JJ machine|NN check|NN event|NN when|WRB it|PRP encounters|VBZ an|DT uncorrectable|JJ error|NN while|IN scrubbing|VBG a|DT spare|JJ rank|NN .|. the|DT error|NN logged|VBD in|IN ia32_mc|JJ {|( 8-11|JJ }|) _status|NNP (|( msr|JJ 421h|CD ,|, 425h|CD ,|, 429h|CD ,|, 42dh|CD )|) will|MD have|VB the|DT pcc|JJ field|NN (|( bit|RB 57|CD )|) set|VBN to|TO '1|VB '|'' and|CC the|DT addrv|JJ field|NN (|( bit|RB 58|CD )|) set|VBN to|TO '0|VB '|'' (|( that|DT is|VBZ ,|, there|EX is|VBZ no|DT address|JJ information|NN associated|VBN with|IN the|DT error|NN report|NN )|) .|.
implication	an|DT uncorrectable|JJ machine|NN check|NN event|NN may|MD occur|VB for|IN physical|JJ memory|NN that|WDT is|VBZ not|RB in|IN use|NN at|IN the|DT time|NN of|IN the|DT event|NN .|.
workaround	none|NN identified|VBN .|.
title	patrol|NN scrubbing|VBG during|IN memory|NN mirroring|NN may|MD improperly|VB signal|JJ uncorrectable|JJ machine|NN checks|NNS
problem	with|IN memory|NN mirroring|NN enabled|VBD ,|, patrol|NN scrub|JJ detection|NN of|IN an|DT uncorrectable|JJ error|NN on|IN one|CD channel|NN of|IN the|DT mirror|NN should|MD be|VB downgraded|VBN to|TO a|DT correctable|JJ error|NN when|WRB valid|JJ data|NN is|VBZ present|JJ on|IN the|DT other|JJ channel|NN of|IN the|DT mirror|NN .|. due|JJ to|TO this|DT erratum|NN ,|, patrol|NN scrub|JJ detection|NN of|IN an|DT uncorrectable|JJ error|NN always|RB signals|VBZ an|DT uncorrectable|JJ machine|NN check|NN .|.
implication	this|DT erratum|NN may|MD cause|VB reduced|JJ availability|NN of|IN systems|NNS with|IN mirrored|JJ memory|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	directory|NN mode|NN and|CC memory|NN mirroring|NN are|VBP incompatible|JJ with|IN demand|NN scrubbing|VBG or|CC mirror|NN scrubbing|NN
problem	directory|NN mode|NN is|VBZ a|DT performance|NN feature|NN used|VBN on|IN four|CD socket|NN and|CC scalable|JJ platforms|NNS to|TO reduce|VB average|JJ snoop|JJ latency|NN .|. mirror|NN scrubbing|VBG attempts|NNS to|TO erase|VB uncorrectable|JJ errors|NNS found|VBD in|IN one|CD mirror|NN channel|NN by|IN overwriting|VBG them|PRP with|IN the|DT correct|JJ data|NNS from|IN the|DT other|JJ channel|NN .|. due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG memory|NN mirroring|NN and|CC directory|NN mode|NN with|IN demand|NN scrubbing|VBG and/or|JJ mirror|NN scrubbing|NN can|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|. patrol|NN scrubbing|VBG with|IN memory|NN mirroring|NN enabled|VBD and|CC directory|JJ mode|NN enabled|VBD is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	enabling|VBG memory|NN mirroring|NN and|CC directory|NN mode|NN with|IN demand|NN scrubbing|VBG and/or|JJ mirror|NN scrubbing|VBG can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	spurious|JJ power|NN limit|NN interrupt|NN may|MD occur|VB at|IN package|NN c-state|JJ exit|NN
problem	the|DT processor|NN monitors|NNS power|NN consumption|NN and|CC uses|VBZ that|DT information|NN to|TO limit|VB core|NN operating|NN frequency|NN .|. due|JJ to|TO this|DT erratum|NN ,|, power|NN consumption|NN may|MD be|VB improperly|RB calculated|VBN by|IN the|DT processor|NN during|IN package|NN c-states|NNS .|. as|IN a|DT result|NN ,|, the|DT processor|NN may|MD incorrectly|RB signal|VB a|DT power|NN limit|NN interrupt|NN .|.
implication	in|IN response|NN to|TO a|DT power|NN limit|NN interrupt|NN ,|, the|DT os|NN may|MD choose|VB to|TO operate|VB the|DT processor|NN at|IN its|PRP$ minimum|JJ frequency|NN for|IN several|JJ milliseconds|NNS after|IN the|DT package|NN c-state|JJ exit|NN .|.
workaround	none|NN identified|VBN .|. the|DT os|NN can|MD mask|VB these|DT interrupts|NNS by|IN setting|VBG the|DT power|NN limit|NN interrupt|JJ enable|JJ field|NN (|( bit|RB 24|CD )|) in|IN the|DT ia32_therm_interrupt|JJ msr|NN (|( 19bh|CD )|) to|TO 0|CD .|.
title	intel|NN vt-d|JJ translation|NN fault|NN may|MD be|VB dropped|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, under|IN complex|JJ conditions|NNS ,|, an|DT intel|NN vt-d|JJ translation|NN request|NN that|WDT results|NNS in|IN a|DT dma|NN remapping|VBG fault|NN (|( more|RBR commonly|RB called|VBN translation|NN fault|NN )|) may|MD be|VB lost|VBN .|.
implication	an|DT intel|NN vt-d|JJ translation|NN fault|NN might|MD not|RB be|VB properly|RB reported|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN
title	the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN may|MD report|VB a|DT power|NN spike|NN early|RB in|IN boot|NN
problem	the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN with|IN an|DT index|NN value|NN of|IN 03h|CD is|VBZ the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN .|. during|IN platform|JJ boot|NN ,|, the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN returns|NNS an|DT accumulated|JJ energy|NN value|NN of|IN 0.|CD later|RB in|IN the|DT boot|NN flow|NN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN returns|NNS a|DT value|NN that|WDT is|VBZ large|JJ .|. energy|NN values|NNS calculated|VBN with|IN the|DT first|JJ non-zero|JJ sample|NN have|VBP been|VBN observed|VBN to|TO be|VB as|RB high|JJ as|IN 10kj|CD over|IN a|DT limited|JJ number|NN of|IN parts|NNS .|.
implication	software|NN may|MD interpret|VB values|NNS returned|VBN by|IN the|DT accumulated|JJ energy|NN status|NN read|JJ service|NN during|IN boot|JJ time|NN as|IN indicating|VBG a|DT large|JJ power|NN spike|NN .|. this|DT could|MD lead|VB to|TO unexpected|JJ or|CC undesired|JJ platform|NN power|NN management|NN actions|NNS .|.
workaround	once|RB the|DT first|JJ non-zero|JJ value|NN is|VBZ detected|VBN ,|, the|DT difference|NN between|IN subsequent|JJ sequential|JJ values|NNS is|VBZ a|DT reliable|JJ measure|NN of|IN energy|NN consumed|VBN between|IN the|DT sample|NN points|NNS .|.
title	certain|JJ uncorrectable|JJ errors|NNS may|MD cause|VB loss|NN of|IN peci|JJ functionality|NN
problem	a|DT peci|JJ completion|NN code|NN of|IN 91h|CD indicates|VBZ the|DT pcu|NN (|( power|NN control|NN unit|NN )|) detected|VBD an|DT uncorrectable|JJ error|NN that|WDT prevented|VBD processing|NN of|IN the|DT peci|NN request|NN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ pcu|NN or|CC vrm|JJ error|NN conditions|NNS may|MD lead|VB to|TO a|DT persistent|JJ 91h|CD completion|NN code|NN for|IN subsequent|JJ peci|NN request|NN .|. uncorrectable|JJ pcu|JJ errors|NNS are|VBP reported|VBN with|IN an|DT ia32_mc4_status.mcacod|NN (|( msr|JJ 411h|CD ,|, bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0000_0100_0000_0010|CD ,|, ia32_mc4_status.valid|NN (|( bit|IN 63|CD )|) set|VBN to|TO 1|CD ,|, and|CC ia32_mc4_status.uc|NN (|( bit|IN 61|CD )|) set|VBN to|TO 1|CD .|.
implication	peci|NN processing|NN may|MD be|VB blocked|VBN until|IN either|CC a|DT cold|JJ reset|NN or|CC software|NN running|VBG on|IN one|CD of|IN the|DT cores|NNS clears|VBZ the|DT ia32_mc4_status|NN register|NN .|.
workaround	none|NN identified|VBN .|. software|NN running|VBG on|IN one|CD of|IN the|DT cores|NNS can|MD clear|VB the|DT ia32_mc4_status|NN register|NN to|TO restore|VB peci|JJ functionality|NN .|.
title	machine|NN check|NN during|IN vm|JJ exit|NN may|MD result|VB in|IN vmx|NN abort|NN
problem	a|DT machine|NN check|NN signaled|VBD during|IN vm|JJ exit|NN should|MD cause|VB a|DT vmx|NN abort|NN only|RB if|IN the|DT machine|NN check|NN would|MD prevent|VB successful|JJ completion|NN of|IN the|DT vm|JJ exit|NN ;|: ordinarily|RB ,|, the|DT machine|NN check|NN should|MD be|VB delivered|VBN after|IN the|DT vm|NN exit|NN completes|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ machine|NN checks|NNS (|( for|IN example|NN ,|, an|DT uncorrectable|JJ cache|NN error|NN detected|VBN by|IN another|DT logical|JJ processor|NN )|) may|MD force|VB a|DT vm|NN exit|NN to|TO result|VB in|IN a|DT vmx|NN abort|NN even|RB when|WRB that|DT machine|NN check|NN does|VBZ not|RB interfere|VB with|IN the|DT vm|NN exit|NN completing|VBG correctly|RB .|.
implication	certain|JJ machine|NN checks|NNS that|WDT could|MD be|VB reported|VBN in|IN the|DT host|NN context|NN for|IN orderly|JJ logging|NN and|CC analysis|NN may|MD instead|RB induce|VB a|DT vmx|NN abort|NN and|CC shut|VB down|RP the|DT logical|JJ processor|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	address|NN of|IN poisoned|VBN data|NNS logged|VBD in|IN ia32_mci_addr|JJ msr|NN may|MD be|VB incorrect|JJ
implication	under|IN certain|JJ complex|JJ conditions|NNS ,|, it|PRP is|VBZ possible|JJ for|IN the|DT indication|NN of|IN poisoned|VBN data|NNS in|IN one|CD cache|NN line|NN to|TO be|VB incorrectly|RB associated|VBN with|IN a|DT different|JJ cache|NN line|NN .|. the|DT mcacod|JJ field|NN (|( ia32_mci_status|JJ msr|NN ,|, bits|VBZ [|$ 15:0|CD ]|NNP )|) value|NN of|IN 000x_0001_xxxx_xx10|CD indicates|NNS poisoned|VBN data|NNS but|CC the|DT address|NN logged|VBD in|IN the|DT ia32_mci_addr|JJ msr|NN may|MD not|RB be|VB that|IN of|IN the|DT poisoned|VBN data|NNS .|.
workaround	due|JJ to|TO this|DT erratum|NN ,|, the|DT address|NN with|IN poisoned|JJ data|NNS may|MD not|RB be|VB correctly|RB logged|VBN in|IN the|DT ia32_mci_addr|NN msr|NN .|.
title	routing|VBG intel|NN high|JJ definition|NN audio|NN traffic|NN through|IN vc1|NN may|MD result|VB in|IN system|NN hang|NN
problem	when|WRB bit|NN 9|CD in|IN the|DT iiomiscctrl|NN csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 0|CD ;|: offset|VB 1c0h|CD )|) is|VBZ set|VBN ,|, vcp|FW inbound|NN traffic|NN (|( intel|NN hd|NN audio|NN )|) is|VBZ routed|VBN through|IN vc1|NN to|TO optimize|VB isochronous|JJ traffic|NN performance|NN .|. due|JJ to|TO this|DT erratum|NN ,|, vc1|NN may|MD not|RB have|VB sufficient|JJ bandwidth|NN for|IN all|DT traffic|NN routed|VBN through|IN it|PRP ;|: overflows|VBZ may|MD occur|VB .|.
implication	this|DT erratum|NN can|MD result|VB in|IN lost|JJ completions|NNS that|WDT may|MD cause|VB a|DT system|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN dma|JJ suspend|NN does|VBZ not|RB transition|VB from|IN armed|VBN to|TO halt|VB state|NN
problem	suspending|VBG an|DT intel|NN quickdata|NN technology|NN dma|JJ channel|NNS while|IN in|IN the|DT armed|JJ state|NN should|MD transition|VB the|DT channel|NN to|TO the|DT halt|NN state|NN .|. due|JJ to|TO this|DT erratum|NN ,|, suspending|VBG a|DT dma|JJ channel|NN while|IN in|IN the|DT armed|JJ state|NN does|VBZ not|RB change|VB the|DT state|NN to|TO halt|NN and|CC will|MD cause|VB the|DT dma|NN engine|NN ,|, when|WRB subsequently|RB activated|VBN ,|, to|TO ignore|VB the|DT first|JJ descriptor|NN 's|POS fence|NN control|NN bit|NN and|CC may|MD cause|VB the|DT dma|NN engine|NN to|TO prematurely|RB discard|VB the|DT first|JJ descriptor|NN during|IN the|DT copy|NN stage|NN .|.
implication	suspending|VBG a|DT dma|JJ channel|NN while|IN in|IN the|DT armed|JJ state|NN will|MD cause|VB the|DT dma|NN engine|NN to|TO ignore|VB descriptor|NN fencing|NN ,|, possibly|RB issue|VB completion|NN status|NN without|IN actually|RB completing|VBG all|DT descriptors|NNS ,|, and|CC may|MD be|VB subject|JJ to|TO unexpected|JJ activation|NN of|IN dma|NN transfers|NNS .|.
workaround	check|VB the|DT dma_trans_state|NN (|( chansts_0|NN ;|: bus|CC 0|CD ;|: mmio|JJ bar|NN :|: cb_bar|NN [|VBZ 0:7|CD ]|NN ;|: offset|CC 88h|CD ;|: bits|NNS [|VBP 2:0|CD ]|NN )|) to|TO ensure|VB the|DT channel|NN state|NN is|VBZ either|DT idle|JJ (|( 001b|CD )|) or|CC active|JJ (|( 000b|CD )|) before|IN setting|VBG susp_dma|NN (|( chancmd|NN ;|: bus|CC 0|CD ;|: mmio|JJ bar|NN :|: cb_bar|NN [|VBZ 0:7|CD ]|NN ;|: offset|CC 84h|CD ;|: bit|RB 2|CD )|) .|.
title	package_energy_counter|NN register|NN may|MD incorrectly|VB report|NN power|NN consumed|VBN by|IN the|DT execution|NN of|IN intel|NN advanced|JJ vector|NN extensions|NNS (|( intel|NN avx|NN )|) instructions|NNS
problem	the|DT processor|NN includes|VBZ a|DT package_energy_counter|NN register|NN to|TO provide|VB real-time|JJ energy|NN consumption|NN information|NN .|. this|DT facility|NN can|MD be|VB accessed|VBN by|IN the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN with|IN an|DT index|NN value|NN of|IN 03h|CD (|( the|DT accumulated|VBN energy|NN status|NN read|JJ service|NN )|) ,|, by|IN reading|VBG the|DT pkg_energy_status|NN msr|NN (|( 611h|CD )|) or|CC by|IN reading|VBG package_energy_status|NN csr|NN (|( bus|JJ 1|CD ;|: device|NN 10|CD ;|: function|NN 0|CD ;|: offset|VB 90h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT power|NN consumption|NN reported|VBD during|IN the|DT execution|NN of|IN intel|NN advanced|JJ vector|NN extensions|NNS (|( intel|NN avx|NN )|) instructions|NNS is|VBZ inaccurate|JJ .|.
implication	software|NN that|WDT uses|VBZ the|DT package_energy_counter|NN register|NN value|NN during|IN the|DT execution|NN of|IN intel|NN avx|JJ instructions|NNS may|MD not|RB behave|VB as|IN expected|VBN ,|, possibly|RB compromising|VBG thermal|JJ load|NN balancing|NN ,|, processor|NN throttling|NN ,|, or|CC other|JJ platform|JJ management|NN operations|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	suspending/resetting|VBG a|DT dma|NN xor|NNP channel|NN may|MD cause|VB an|DT incorrect|NN data|NNS transfer|NN on|IN other|JJ active|JJ channels|NNS
problem	suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN by|IN setting|VBG chancmd.suspend|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 2|CD )|) while|IN xor|JJ type|NN dma|NN channels|NNS are|VBP active|JJ may|MD cause|VB incorrect|NN data|NNS transfer|NN on|IN the|DT other|JJ active|JJ legacy|NN channels|NNS .|. this|DT erratum|NN may|MD also|RB occur|VB while|IN resetting|VBG an|DT active|JJ dma|NN xor|NNP channel|NN chancmd.reset|NN dma|NN bit|NN (|( offset|VB 84|CD ;|: bit|RB 5|CD )|) .|. chancmd|NN is|VBZ in|IN the|DT region|NN described|VBN by|IN cb_bar|NN (|( bus|JJ 0|CD ;|: device|NN 4|CD ;|: function|NN 0-7|CD ;|: offset|VB 10h|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|NN data|NNS transfer|NN may|MD occur|VB on|IN the|DT active|JJ legacy|NN dma|NN channels|NNS .|.
workaround	software|NN must|MD suspend|VB all|DT legacy|NN dma|JJ channels|NNS before|IN suspending|VBG an|DT active|JJ dma|NN xor|NNP channel|NN (|( channel|VB 0|CD or|CC 1|CD )|) .|.
title	intel|NN qpi|NN power|NN management|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	intel|NN qpi|NN protocol|NN includes|VBZ a|DT mechanism|NN allowing|VBG a|DT link|NN in|IN l0|JJ state|NN to|TO dynamically|RB adjust|VB its|PRP$ electrical|JJ characteristics|NNS for|IN optimal|JJ data|NNS transmission|NN quality|NN .|. due|JJ to|TO this|DT erratum|NN ,|, intel|NN qpi|JJ links|NNS may|MD remain|VB in|IN l0p|NN or|CC l1|JJ state|NN long|RB enough|RB to|TO prevent|VB dynamic|JJ adjustment|NN ,|, making|VBG the|DT link|NN unreliable|JJ .|.
implication	long-term|JJ idle|JJ or|CC low|JJ utilization|NN intel|NN qpi|JJ links|NNS can|MD cause|VB system|NN instability|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN qpi|NN l0s|JJ exit|NN may|MD cause|VB an|DT uncorrectable|JJ machine|NN check|NN
problem	intel|NN qpi|JJ links|NNS can|MD transition|VB to|TO a|DT lower|JJR power|NN state|NN ,|, l0s|NN ,|, to|TO reduce|VB power|NN consumption|NN during|IN transmitter|NN idle|JJ periods|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB an|DT intel|NN qpi|NN link|VBP exits|NNS l0s|JJ state|NN ,|, the|DT resulting|VBG retraining|NN may|MD not|RB be|VB successful|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ error|NN signaled|VBN with|IN ia32_mci_status.mcacod|JJ value|NN of|IN 0000_1110_0000_1111|CD and|CC ia32_mci_status.mscod|VB [|JJ 5:0|CD ]|JJ value|NN of|IN 00_0000|CD may|MD occur|VB when|WRB an|DT intel|NN qpi|NN link|VBP exits|NNS from|IN l0s|JJ state|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	coherent|NN interface|NN write|VBP cache|NN may|MD report|VB false|JJ correctable|JJ ecc|JJ errors|NNS during|IN cold|JJ reset|NN
problem	the|DT integrated|JJ i/o|NN 's|POS coherent|NN interface|NN write|JJ cache|NN includes|VBZ ecc|JJ logic|NN to|TO detect|VB errors|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT write|JJ cache|NN can|MD report|VB false|JJ ecc|JJ errors|NNS .|. this|DT error|NN is|VBZ signaled|VBN by|IN asserting|VBG bit|NN 1|CD (|( write|JJ cache|NN corrected|VBD ecc|NN )|) in|IN the|DT irpp0errst|JJ csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 2|CD ;|: offset|VB 230h|CD )|) or|CC the|DT irpp1errst|JJ csr|NN (|( bus|JJ 0|CD ;|: device|NN 5|CD ;|: function|NN 2|CD ;|: offset|VB 2b0h|CD )|) .|.
implication	if|IN the|DT coherent|NN interface|NN write|VBP cache|NN ecc|NN is|VBZ enabled|VBN ,|, the|DT processor|NN may|MD incorrectly|RB indicate|VB correctable|JJ ecc|JJ errors|NNS in|IN the|DT write|JJ cache|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NN technology|NN continues|VBZ to|TO issue|VB requests|NNS after|IN detecting|VBG 64-bit|JJ addressing|NN errors|NNS
problem	intel|NN quickdata|NN technology|NN utilizes|VBZ the|DT lower|JJR 48|CD address|JJ bits|NNS of|IN a|DT 64-bit|JJ address|NN field|NN .|. detection|NN of|IN accesses|NNS to|TO source|NN address|NN ,|, destination|NN address|NN ,|, descriptor|NN address|NN ,|, chain|NN address|NN ,|, or|CC completion|NN address|NN outside|IN of|IN this|DT 48-bit|JJ range|NN are|VBP flagged|VBN as|IN 64-bit|JJ addressing|JJ errors|NNS and|CC should|MD halt|VB dma|RP processing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN quickdata|NN dma|NN continues|VBZ to|TO issue|VB requests|NNS after|IN detecting|VBG certain|JJ 64-bit|JJ addressing|NN errors|NNS involving|VBG raid|JJ operations|NNS .|. the|DT failing|VBG condition|NN occurs|NNS for|IN 64-bit|JJ addressing|JJ errors|NNS in|IN either|CC a|DT channel|NN completion|NN upper|IN address|NN register|NN (|( chancmp_0|NN ,|, chancmp_1|NN )|) (|( bus|$ 0|CD ;|: mmio|JJ bar|NN cb_bar|NN [|VBD 0:7|CD ]|NN ;|: offset|CC 98h|CD ,|, 9ch|CD )|) ,|, or|CC in|IN the|DT source|NN or|CC destination|NN addresses|NNS of|IN a|DT raid|NN descriptor|NN .|.
implication	programming|VBG out|IN of|IN range|NN dma|NN address|NN values|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	ensure|VB all|DT raid|NN descriptors|NNS ,|, chancmp_0|NN ,|, and|CC chancmp_1|NN addresses|NNS are|VBP within|IN the|DT 48-bit|JJ range|NN before|IN starting|VBG the|DT dma|NN engine|NN .|.
title	encountering|VBG poison|NN data|NNS while|IN memory|NN mirroring|NN is|VBZ enabled|VBN may|MD cause|VB an|DT invalid|JJ machine|NN check|NN
problem	memory|NN mirroring|NN is|VBZ a|DT ras|JJ feature|NN which|WDT may|MD allow|VB the|DT memory|NN subsystem|NN to|TO survive|VB an|DT uncorrectable|JJ memory|NN error|NN .|. due|JJ to|TO this|DT erratum|NN ,|, under|IN a|DT complex|JJ set|NN of|IN conditions|NNS ,|, when|WRB mirroring|VBG and|CC poisoning|VBG are|VBP both|DT enabled|JJ and|CC poison|NN is|VBZ encountered|VBN on|IN one|CD mirror|NN channel|NN ,|, an|DT invalid|JJ uncorrectable|JJ machine|NN check|NN may|MD occur|VB along|IN with|IN the|DT expected|VBN corrected|JJ error|NN .|. they|PRP will|MD be|VB reported|VBN as|IN an|DT uncorrectable|JJ cache|NN hierarchy|NN error|NN ,|, ia32_mci_status|NN with|IN mcacod|JJ =|$ 0000_0001_0011_0100|CD and|CC mscod|VB =|JJ 0000_0000_0001_0000|CD ,|, along|IN with|IN a|DT corrected|JJ memory|NN controller|NN error|NN ,|, ia32_mci_status|NN with|IN mcacod|JJ =|$ 0000_0000_1010_cccc|CD and|CC mscod|VB [|JJ 2|CD ]|JJ =|NN 1|CD in|IN combination|NN with|IN ia32_mci_misc|JJ [|$ 32|CD ]|NNP =|VBD 1|CD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT spurious|JJ uncorrectable|JJ machine|NN check|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NNS ro|NN may|MD result|VB in|IN a|DT system|NN hang|NN or|CC unpredictable|JJ system|NN behavior|NN
problem	pcie|NN ro|NN (|( relaxed|JJ ordering|NN )|) is|VBZ not|RB supported|VBN on|IN this|DT processor|NN .|. due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG ro|NN or|CC ,|, equivalently|RB ,|, not|RB disabling|VBG ro|NN throughout|IN the|DT integrated|JJ i/o|NN logic|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN or|CC a|DT system|NN hang|NN .|.
implication	enabling|VBG ro|NN for|IN any|DT port|NN or|CC channel|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN vt-d|JJ invalidation|NN time-out|IN error|NN may|MD not|RB be|VB signaled|VBN
problem	intel|NN vt-d|NN (|( intel|JJ virtualization|NN technology|NN for|IN directed|JJ i/o|NN )|) utilizes|VBZ itags|JJ to|TO identify|VB ats|NNS (|( address|JJ translation|NN services|NNS )|) invalidation|NN requests|NNS for|IN invalidating|VBG device-tlbs|NN on|IN endpoint|NN devices|NNS .|. when|WRB an|DT ats|JJ invalidation|NN response|NN time-out|NN is|VBZ detected|VBN ,|, the|DT corresponding|JJ itag|NN is|VBZ freed|VBN and|CC an|DT invalidation|NN time-out|NN error|NN is|VBZ signaled|VBN through|IN the|DT vt-d|JJ fault|NN status|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT ats|JJ invalidation|NN response|NN timeout|NN is|VBZ detected|VBN and|CC reported|VBN only|RB for|IN the|DT first|JJ outstanding|JJ itag|NN entry|NN .|.
implication	as|IN a|DT result|NN of|IN the|DT erratum|NN ,|, the|DT ats|NNS invalidation|VBP response|NN timeout|IN condition|NN may|MD not|RB be|VB reliably|RB reported|VBN when|WRB multiple|JJ invalidation|NN requests|NNS are|VBP outstanding|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ machine|NN check|NN errors|NNS may|MD occur|VB
problem	the|DT ia32_mci_ctl|NN msr|NN comprises|VBZ enable|JJ bits|NNS for|IN various|JJ machine|NN check|NN events|NNS .|. when|WRB a|DT particular|JJ machine|NN check|NN event|NN occurs|VBZ but|CC the|DT associated|JJ bit|NN in|IN ia32_mci_ctl|JJ msr|NN is|VBZ not|RB set|VBN ,|, the|DT error|NN is|VBZ not|RB signaled|VBN but|CC is|VBZ logged|VBN with|IN the|DT en|JJ flag|NN (|( bit|$ 60|CD in|IN ia32_mci_status|NN msr|NN )|) set|NN to|TO zero|VB .|. further|RBR ,|, the|DT logged|JJ error|NN report|NN is|VBZ not|RB protected|VBN from|IN being|VBG overwritten|VBN by|IN succeeding|VBG machine|NN check|NN events|NNS (|( whether|IN those|DT events|NNS have|VBP the|DT associated|VBN ia32_mci_ctl|JJ bit|NN set|VBN or|CC cleared|VBN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ that|IN a|DT ucr|JJ (|( uncorrectable|JJ recoverable|NN )|) error|NN with|IN the|DT associated|JJ bit|NN in|IN ia32_mci_ctl|JJ msr|NN set|NN will|MD only|RB set|VB the|DT over|JJ flag|NN (|( ia32_mci_status|JJ msr|NN bit|NN 62|CD )|) rather|RB than|IN correctly|RB overwriting|VBG the|DT entire|JJ previously|RB logged|VBN error|NN when|WRB that|DT previously|RB logged|VBN error|NN does|VBZ not|RB have|VB ia32_mci_status.en|NN set|VBN .|.
implication	the|DT machine|NN check|NN handler|NN may|MD interpret|VB the|DT failed|JJ overwrite|NN as|IN a|DT spurious|JJ error|NN .|. workaround|IN none|NN identified|VBD
title	enhanced|JJ intel|NN speedstep|NN technology|NN hardware|NN coordination|NN can|MD not|RB be|VB disabled|VBN
problem	the|DT processor|NN should|MD permit|VB hardware|JJR coordination|NN of|IN enhanced|JJ intel|NN speedstep|NN technology|NN requests|NNS to|TO be|VB disabled|VBN (|( then|RB use|VBP the|DT most|RBS recent|JJ p-state|JJ request|NN from|IN any|DT core|NN or|CC logical|JJ processor|NN to|TO set|VB the|DT processor-wide|JJ p-state|JJ target|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT enhanced|JJ intel|NN speedstep|NN technology|NN hardware|NN coordination|NN disable|JJ value|NN in|IN bit|NN 0|CD of|IN the|DT misc_pwr_mgmt|NN msr|NN (|( 1aah|CD )|) is|VBZ ignored|VBN ;|: hardware|JJ coordination|NN is|VBZ always|RB enabled|VBN .|.
implication	it|PRP is|VBZ not|RB possible|JJ to|TO prevent|VB hardware|JJ p-state|JJ coordination|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie|NN link|NN upconfigure|NN capability|NN is|VBZ incorrectly|RB advertised|VBN as|IN supported|JJ
problem	the|DT processor|NN does|VBZ not|RB allow|VB pcie|NN devices|NNS to|TO dynamically|RB change|VB link|NN width|NN but|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN link|NN upconfigure|JJ capability|NN bit|NN is|VBZ incorrectly|RB advertised|VBN as|IN supported|VBN .|.
implication	when|WRB a|DT downstream|NN device|NN attempts|NNS to|TO dynamically|RB change|VB the|DT link|NN 's|POS width|NN ,|, the|DT link|NN may|MD not|RB correctly|RB retrain|VB ,|, resulting|VBG in|IN an|DT incorrect|JJ link|NN width|NN ,|, reversed|VBD lane|NN numbers|NNS ,|, or|CC surprise|NN link|VBP down|RP (|( sld|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT ia32_mci_misc.hadbbank|JJ field|NN should|MD be|VB ignored|VBN
problem	the|DT ia32_mci_misc.hadbbank|JJ field|NN should|MD be|VB ignored|VBN
implication	when|WRB analyzing|VBG machine|NN check|NN register|NN bank|NN contents|NNS ,|, the|DT ia32_mci_misc.hadbbank|JJ field|NN should|MD be|VB ignored|VBN .|.
workaround	none|NN identified|VBD
title	when|WRB a|DT pcie|NN x4|NNP port|NN detects|VBZ a|DT logical|JJ lane|NN 0|CD failure|NN ,|, the|DT link|NN will|MD advertise|VB incorrect|JJ lane|NN numbers|NNS
problem	the|DT pcie|NN interface|NN incorporates|VBZ a|DT recovery|NN mechanism|NN for|IN link|NN degradation|NN by|IN retraining|VBG the|DT link|NN without|IN affecting|VBG pending|VBG transactions|NNS .|. when|WRB a|DT x4|NNP port|NN detects|VBZ a|DT lane|JJ failure|NN on|IN logical|JJ lane|NN 0|CD ,|, the|DT link|NN degrades|NNS from|IN x4|NN to|TO x2|VB and|CC lane|VB reversal|NN occurs|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, after|IN degrading|VBG to|TO x2|VB and|CC reversing|VBG the|DT lanes|NNS ,|, the|DT link|NN will|MD incorrectly|RB advertise|VB lane|NN numbers|NNS as|IN pad|NN 0|CD 1|CD 0|CD ''|'' instead|RB of|IN the|DT correct|JJ pad|NN pad|VBD 1|CD 0|CD ''|'' .|.
implication	devices|NNS that|WDT have|VBP the|DT ability|NN to|TO negotiate|VB a|DT link|NN with|IN logical|JJ lane|NN 0|CD on|IN a|DT mid|JJ physical|JJ lane|NN may|MD fail|VB to|TO successfully|RB train|VB the|DT link|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ pcie*|NN tlps|NN may|MD be|VB dropped|VBN
problem	a|DT pcie|NN tlp|NN (|( transaction|NN layer|NN packet|NN )|) header|NN can|MD specify|VB the|DT request|NN alignment|NN (|( via|IN byte|NN enables|NNS )|) ,|, include|VBP tph|NN (|( transaction|NN processing|VBG hints|NNS )|) ,|, and|CC request|JJS address|JJ translation|NN via|IN the|DT at|IN field|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT tlp|NN with|IN non-zero|JJ byte|NN enables|NNS (|( i.e.|FW ,|, not|RB dword-aligned|JJ )|) that|WDT includes|VBZ a|DT non-zero|JJ tph|NN and|CC with|IN an|DT at|IN field|NN of|IN 01|CD may|MD be|VB dropped|VBN .|.
implication	under|IN the|DT conditions|NNS noted|VBD ,|, a|DT pcie|JJ tlp|NN may|MD be|VB dropped|VBN ,|, causing|VBG unpredictable|JJ system|NN behavior|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	platforms|NNS must|MD ensure|VB that|IN tph|NN and|CC address|JJ translation|NN requests|NNS are|VBP not|RB used|VBN in|IN the|DT same|JJ tlp|NN .|. the|DT most|RBS direct|JJ means|NNS is|VBZ to|TO disable|JJ tph|NN in|IN a|DT pcie|NN device|NN that|WDT may|MD request|VB an|DT address|NN translation|NN .|. this|DT can|MD be|VB accomplished|VBN by|IN ensuring|VBG that|IN tph|JJ requester|NN control|NN register|NN (|( at|IN offset|VBN 08h|CD in|IN the|DT device|NN 's|POS tph|JJ requester|NN capability|NN structure|NN )|) bits|VBZ [|$ 9:8|CD ]|NN are|VBP zero|CD .|.
title	a|DT machine|NN check|NN exception|NN concurrent|NN with|IN an|DT i/o|JJ smi|NN may|MD be|VB erroneously|RB reported|VBN as|IN re-startable|JJ
problem	a|DT machine|NN check|NN exception|NN that|WDT is|VBZ delivered|VBN between|IN the|DT execution|NN of|IN an|DT i/o|JJ instruction|NN (|( in|IN ,|, ins|NNS ,|, out|RP ,|, or|CC outs|NNS )|) and|CC an|DT smi|NN (|( system-management|JJ interrupt|NN )|) triggered|VBN by|IN that|DT instruction|NN may|MD prevent|VB proper|JJ handling|NN of|IN the|DT smi|NN ;|: because|IN of|IN this|DT ,|, the|DT machine|NN check|NN exception|NN should|MD not|RB be|VB reported|VBN as|IN restartable|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, such|PDT a|DT machine|NN check|NN exception|NN may|MD be|VB reported|VBN as|IN restartable|NN .|.
implication	a|DT restartable|JJ machine|NN check|NN exception|NN on|IN an|DT i/o|JJ instruction|NN concurrent|NN with|IN a|DT resulting|VBG smi|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN agent|JJ temperature|NN is|VBZ not|RB available|JJ
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB record|VB the|DT temperature|NN of|IN the|DT system|NN agent|NN in|IN the|DT temperature|NN field|NN in|IN bits|NNS [|VBP 7:0|CD ]|NN of|IN the|DT sa_temperature|NN csr|NN (|( device|JJ 10|CD ;|: function|NN 2|CD ;|: offset|VBN :|: 044h|CD )|) .|.
implication	firmware|NN can|MD not|RB read|VB the|DT temperature|NN of|IN the|DT system|NN agent|NN via|IN accessing|VBG the|DT sa_temperature|NN csr|NN .|.
workaround	none|NN identified|VBN .|. the|DT system|NN agent|JJ temperature|NN is|VBZ available|JJ via|IN peci|NN rdpkgconfig|NN command|NN service|NN ,|, parameter|NN value|NN 00ffh|CD .|.
title	an|DT acm|JJ error|NN may|MD cause|VB a|DT system|NN power|NN down|IN
problem	an|DT intel|NN txt|NN (|( intel|NN trusted|VBN executed|JJ technology|NN )|) enabled|VBD system|NN that|WDT detects|VBZ an|DT acm|NN (|( authenticated|JJ code|NN module|NN )|) error|NN should|MD perform|VB a|DT warm|JJ reset|NN then|RB start-up|NN in|IN non-|JJ trusted|JJ mode|NN .|. due|JJ to|TO this|DT erratum|NN ,|, an|DT acm|JJ error|NN may|MD cause|VB the|DT system|NN to|TO power|NN down|RP .|.
implication	the|DT system|NN may|MD unexpectedly|RB power|NN down|RP .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	incorrect|JJ retry|NN packets|NNS may|MD be|VB sent|VBN by|IN a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN
problem	a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN transmitting|VBG 256|CD byte|JJ completion|NN tlps|NN may|MD not|RB replay|VB tlps|RB correctly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB when|WRB a|DT 256|CD byte|NN completion|NN tlp|NN is|VBZ replayed|VBN on|IN a|DT pcie|NN x16|NNP port|NN operating|VBG at|IN 8|CD gt/s|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN quickdata|NNS technology|NN may|MD incorrectly|VB signal|VB a|DT master|NN abort|NN
problem	under|IN complex|JJ conditions|NNS ,|, a|DT master|NN abort|NN error|NN suffered|VBN by|IN an|DT intel|NN quickdata|NN technology|NN dma|JJ channel|NN running|VBG non-raid|JJ operations|NNS may|MD be|VB reported|VBN for|IN both|DT the|DT failing|NN transfer|NN and|CC a|DT transfer|NN on|IN a|DT different|JJ channel|NN actively|RB performing|VBG raid|VBN operations|NNS .|. note|NN that|IN master|NN abort|NN errors|NNS on|IN intel|NN quickdata|NN technology|NN dma|NN transfers|NNS are|VBP unusual|JJ ,|, generally|RB indicating|VBG dma|NN transfer|NN configuration|NN errors|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, raid|JJ intel|NN quickdata|NN technology|NN transfers|NNS may|MD receive|VB spurious|JJ master|NN abort|NN errors|NNS .|.
workaround	none|NN identified|VBN .|. to|TO avoid|VB this|DT erratum|NN :|: (|( 1|CD )|) ensure|VB non-raid|JJ operations|NNS do|VBP not|RB receive|VB any|DT master|NN aborts|VBZ errors|NNS ,|, (|( 2|CD )|) do|VBP not|RB request|VB fencing|NN (|( by|IN asserting|VBG bit|RB 4|CD )|) or|CC interrupt|VB on|IN completion|NN (|( by|IN asserting|VBG bit|RB 0|CD )|) in|IN the|DT descriptor|NN control|NN field|NN ,|, or|CC (|( 3|CD )|) do|VBP not|RB use|VB raid|JJ operations|NNS .|.
title	mci_addr|NN may|MD be|VB incorrect|JJ for|IN cache|NN parity|NN errors|NNS
problem	in|IN cases|NNS when|WRB a|DT wbinvd|NN instruction|NN evicts|VBZ a|DT line|NN containing|VBG an|DT address|NN or|CC data|NN parity|NN error|NN (|( mcacod|NN of|IN 0x124|CD ,|, and|CC mscod|NN of|IN 0x10|CD )|) ,|, the|DT address|NN of|IN this|DT error|NN should|MD be|VB logged|VBN in|IN the|DT mci_addr|NN register|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT logged|JJ address|NN may|MD be|VB incorrect|JJ ,|, even|RB though|IN mci_status.addrv|NN (|( bit|IN 63|CD )|) is|VBZ set|VBN .|.
implication	the|DT address|NN reported|VBD in|IN mci_addr|NN may|MD not|RB be|VB correct|JJ for|IN cases|NNS of|IN a|DT parity|NN error|NN found|VBD during|IN wbinvd|JJ execution|NN .|.
workaround	none|NN identified|VBN .|.
title	instruction|NN fetch|VB page-table|JJ walks|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ memory|NN
problem	page-table|JJ walks|NNS on|IN behalf|NN of|IN instruction|NN fetches|NNS may|MD be|VB made|VBN speculatively|RB to|TO uncacheable|JJ (|( uc|JJ )|) memory|NN .|.
implication	if|IN any|DT paging|NN structures|NNS are|VBP located|VBN at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN ,|, such|JJ i/o|JJ operations|NNS may|MD be|VB invoked|VBN as|IN a|DT result|NN of|IN speculative|JJ execution|NN that|WDT would|MD never|RB actually|RB occur|VBP in|IN the|DT executed|JJ code|NN path|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD avoid|VB locating|VBG paging|VBG structures|NNS at|IN addresses|NNS in|IN uncacheable|JJ memory|NN that|WDT are|VBP used|VBN for|IN memory-mapped|JJ i/o|NN .|.
title	intel|NN quickdata|NN technology|NN dma|NN channel|NN write|JJ abort|JJ errors|NNS may|MD cause|VB a|DT channel|NN hang|NN
problem	when|WRB the|DT fence|NN bit|NN in|IN the|DT base|NN descriptor|NN control|NN field|NN is|VBZ set|VBN ,|, the|DT dma|NN engine|NN assures|VBZ all|DT data|NNS for|IN that|DT operation|NN (|( and|CC previous|JJ operations|NNS )|) has|VBZ been|VBN written|VBN before|IN considering|VBG a|DT transfer|NN complete|JJ and|CC beginning|VBG to|TO process|VB the|DT next|JJ chained|JJ base|NN descriptor|NN .|. in|IN addition|NN ,|, upon|IN completion|NN of|IN a|DT transfer|NN ,|, the|DT dma|NN engine|NN can|MD notify|VB software|NN of|IN the|DT completion|NN via|IN either|DT an|DT interrupt|NN ,|, a|DT memory|NN write|NN to|TO a|DT programmed|JJ location|NN ,|, or|CC both|DT .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dma|NN engine|NN ,|, while|IN processing|VBG chained|VBD dma|JJ descriptors|NNS with|IN fencing|NN or|CC interrupt|JJ completion|NN enabled|VBD ,|, may|MD hang|VB and|CC not|RB enter|VB the|DT halt|NN state|NN as|IN expected|VBN if|IN a|DT write|JJ error|NN that|WDT results|NNS in|IN an|DT abort|NN occurs|VBZ .|.
implication	a|DT dma|NN transfer|NN that|IN suffers|VBZ a|DT write|JJ abort|NN error|NN when|WRB fencing|NN or|CC interrupt|JJ completion|NN is|VBZ enabled|VBN may|MD hang|VB .|.
workaround	do|VB not|RB enable|VB fencing|VBG bit|NN [|JJ 4|CD ]|NN or|CC interrupt|JJ completion|NN bit|NN [|JJ 0|CD ]|NN in|IN the|DT descriptor|NN control|NN field|NN .|.
title	the|DT processor|NN may|MD not|RB properly|VB execute|NN code|NN modified|VBD using|VBG a|DT floating-point|JJ store|NN
problem	under|IN complex|JJ internal|JJ conditions|NNS ,|, a|DT floating-point|JJ store|NN used|VBN to|TO modify|VB the|DT next|JJ sequential|JJ instruction|NN may|MD result|VB in|IN the|DT old|JJ instruction|NN being|VBG executed|VBN instead|RB of|IN the|DT new|JJ instruction|NN .|.
implication	self-|JJ or|CC cross-modifying|JJ code|NN may|MD not|RB execute|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. do|VB not|RB use|VB floating-point|JJ stores|NNS to|TO modify|VB code|NN .|.
title	execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NN may|MD cause|VB a|DT debug|JJ exception|NN to|TO be|VB lost|VBN
problem	a|DT debug|JJ exception|NN occurring|VBG at|IN the|DT same|JJ time|NN that|IN getsec|NN [|NNP sexit|NN ]|NN is|VBZ executed|VBN or|CC when|WRB an|DT sexit|NN doorbell|NN event|NN is|VBZ serviced|VBN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, there|EX may|MD be|VB a|DT loss|NN of|IN a|DT debug|NN exception|NN when|WRB it|PRP happens|VBZ concurrently|RB with|IN the|DT execution|NN of|IN getsec|JJ [|NNP sexit|NN ]|NNP .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	warm|JJ reset|NN may|MD cause|VB pcie|JJ hot-plug|NN to|TO fail|VB
problem	the|DT integrated|VBN i/o|NN unit|NN uses|VBZ the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) to|TO communicate|VB with|IN devices|NNS that|WDT interface|VBP to|TO the|DT switches|NNS and|CC leds|NNS associated|VBN with|IN pcie|JJ hot-plug|JJ sequencing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, vpp|JJ operation|NN stalls|NNS when|WRB a|DT warm|JJ reset|NN occurs|NNS and|CC then|RB experiences|NNS delayed|VBN reset|NN .|. depending|VBG on|IN timing|VBG alignment|NN with|IN the|DT warm|JJ reset|NN event|NN ,|, a|DT vpp|JJ transaction|NN in|IN progress|NN around|IN the|DT time|NN of|IN a|DT warm|JJ reset|NN may|MD suffer|VB an|DT extended|JJ stall|NN or|CC an|DT immediate|JJ termination|NN .|.
implication	hot-plug|JJ sequencing|NN may|MD suffer|VB failures|NNS during|IN or|CC shortly|RB after|IN warm|JJ resets|NNS which|WDT may|MD be|VB temporary|JJ or|CC persist|NN until|IN the|DT next|JJ cold|JJ reset|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ local|JJ memory|NN read|NN /|NNP load|NN retired|VBD perfmon|JJ events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT local|JJ memory|NN read|NN /|NNP load|NN retired|VBD perfmon|JJ events|NNS listed|VBN below|NN may|MD undercount|VB .|. mem_load_uops_retired.llc_hit|VB mem_load_uops_retired.llc_miss*|JJ mem_load_uops_llc_hit_retired.xsnp_miss|JJ mem_load_uops_llc_hit_retired.xsnp_hit|NN mem_load_uops_llc_hit_retired.xsnp_hitm|NN mem_load_uops_llc_hit_retired.xsnp_none|NN mem_load_uops_llc_miss_retired.local_dram*|NN mem_load_uops_llc_miss_retired.remote_dram*|NN mem_trans_retired.load_latency*|NN
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS workaround|IN the|DT undercount|NN of|IN these|DT events|NNS can|MD be|VB partially|RB resolved|VBN (|( but|CC not|RB eliminated|VBN )|) by|IN
title	ia32_mc5_ctl2|NN is|VBZ not|RB cleared|VBN by|IN a|DT warm|JJ reset|NN
problem	ia32_mc5_ctl2|NN msr|NN (|( 285h|CD )|) is|VBZ documented|VBN to|TO be|VB cleared|VBN on|IN any|DT reset|NN .|. due|JJ to|TO this|DT erratum|NN this|DT msr|NN is|VBZ only|RB cleared|VBN upon|IN a|DT cold|JJ reset|NN .|.
implication	the|DT algorithm|NN documented|VBN in|IN software|NN developer|NN 's|POS manual|JJ ,|, volume|NN 3|CD ,|, section|NN titled|VBD cmci|JJ initialization|NN or|CC any|DT other|JJ algorithm|NN that|WDT counts|VBZ the|DT ia32_mc5_ctl2|NN msr|NN being|VBG cleared|VBN on|IN reset|NN will|MD not|RB function|VB as|IN expected|VBN after|IN a|DT warm|JJ reset|NN .|.
workaround	none|NN identified|VBN .|.
title	rformance|NN monitor|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS
problem	when|WRB operating|VBG with|IN smt|NN enabled|VBN ,|, a|DT memory|NN at-retirement|JJ performance|NN monitoring|NN event|NN (|( from|IN the|DT list|NN below|IN )|) may|MD be|VB dropped|VBN or|CC may|MD increment|VB an|DT enabled|JJ event|NN on|IN the|DT corresponding|JJ counter|NN with|IN the|DT same|JJ number|NN on|IN the|DT physical|JJ core|NN 's|POS other|JJ thread|NN rather|RB than|IN the|DT thread|JJ experiencing|VBG the|DT event|NN .|. processors|NNS with|IN smt|NN disabled|VBN in|IN bios|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|VBZ the|DT list|NN of|IN affected|JJ memory|NN at-retirement|JJ events|NNS is|VBZ as|IN follows|VBZ :|: mem_uop_retired.loads|NNS mem_uop_retired.stores|NNS mem_uop_retired.lock|VBP mem_uop_retired.split|JJ mem_uop_retired.stlb_miss|JJ mem_load_uops_retired.hit_lfb|NN mem_load_uops_retired.l1_hit|NN mem_load_uops_retired.l2_hit|VBD mem_load_uops_retired.llc_hit|JJ mem_load_uops_llc_hit_retired.xsnp_hit|NN mem_load_uops_llc_hit_retired.xsnp_hitm|NN mem_load_uops_llc_hit_retired.xsnp_miss|VBP mem_load_uops_llc_hit_retired.xsnp_none|NN mem_load_uops_retired.llc_miss|JJ mem_load_uops_llc_miss_retired.local_dram|NN mem_load_uops_llc_miss_retired.remote_dram|NN mem_load_uops_retired.l2_miss|NN
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN will|MD produce|VB unreliable|JJ results|NNS during|IN hyper-threaded|JJ operation|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT corrected|VBN error|NN count|NN overflow|JJ bit|NN in|IN ia32_|JJ mc0_status|NN is|VBZ not|RB updated|VBN when|WRB the|DT uc|JJ bit|NN is|VBZ set|VBN
problem	after|IN a|DT uc|JJ (|( uncorrected|JJ )|) error|NN is|VBZ logged|VBN in|IN the|DT ia32_mc0_status|NN msr|NN (|( 401h|CD )|) ,|, corrected|VBN errors|NNS will|MD continue|VB to|TO be|VB counted|VBN in|IN the|DT lower|JJR 14|CD bits|NNS (|( bits|NNS 51:38|CD )|) of|IN the|DT corrected|VBN error|NN count|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT sticky|JJ count|NN overflow|JJ bit|NN (|( bit|IN 52|CD )|) of|IN the|DT corrected|VBN error|NN count|NN will|MD not|RB get|VB updated|VBN when|WRB the|DT uc|JJ bit|NN (|( bit|IN 61|CD )|) is|VBZ set|VBN to|TO 1|CD .|.
implication	the|DT corrected|VBN error|NN count|NN overflow|JJ indication|NN will|MD be|VB lost|VBN if|IN the|DT overflow|NN occurs|VBZ after|IN an|DT uncorrectable|JJ error|NN has|VBZ been|VBN logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN may|MD be|VB incorrectly|RB used|VBN with|IN 32-bit|JJ paging|NN
problem	when|WRB 32-bit|JJ paging|NN is|VBZ in|IN use|NN ,|, the|DT processor|NN should|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 32-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 31:12|CD of|IN cr3|NN ;|: the|DT upper|JJ 32|CD bits|NNS of|IN cr3|NN should|MD be|VB ignored|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD use|VB a|DT page|NN directory|NN located|VBN at|IN the|DT 64-bit|JJ physical|JJ address|NN specified|VBN in|IN bits|NNS 63:12|CD of|IN cr3|NN .|.
implication	the|DT processor|NN may|MD use|VB an|DT unexpected|JJ page|NN directory|NN or|CC ,|, if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ in|IN use|NN ,|, cause|VBP an|DT unexpected|JJ ept|JJ violation|NN .|. this|DT erratum|NN applies|VBZ only|RB if|IN software|NN enters|NNS 64-bit|JJ mode|NN ,|, loads|VBZ cr3|NN with|IN a|DT 64-bit|JJ value|NN ,|, and|CC then|RB returns|NNS to|TO 32-bit|JJ paging|NN without|IN changing|VBG cr3|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN that|WDT has|VBZ executed|VBN in|IN 64-bit|JJ mode|NN should|MD reload|VB cr3|NN with|IN a|DT 32-bit|JJ value|NN before|IN returning|VBG to|TO 32-bit|JJ paging|NN .|.
title	ept|IN violations|NNS may|MD report|VB bits|NNS 11:0|CD of|IN guest|NN linear|JJ address|NN incorrectly|RB
problem	if|IN a|DT memory|NN access|NN to|TO a|DT linear|JJ address|NN requires|VBZ the|DT processor|NN to|TO update|VB an|DT accessed|JJ or|CC dirty|JJ flag|NN in|IN a|DT paging-structure|JJ entry|NN and|CC if|IN that|DT update|JJ causes|VBZ an|DT ept|JJ violation|NN ,|, the|DT processor|NN should|MD store|VB the|DT linear|JJ address|NN into|IN the|DT guest|JJS linear|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD store|VB an|DT incorrect|JJ value|NN into|IN bits|NNS 11:0|CD of|IN this|DT field|NN .|. (|( the|DT processor|NN correctly|RB stores|NNS the|DT guest-physical|JJ address|NN of|IN the|DT paging-|JJ structure|NN entry|NN into|IN the|DT guest-physical|JJ address|NN field|NN in|IN the|DT vmcs|NN .|. )|)
implication	software|NN may|MD not|RB be|VB easily|RB able|JJ to|TO determine|VB the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN requiring|VBG the|DT page|NN offset|NN of|IN the|DT original|JJ memory|NN access|NN address|NN can|MD derive|VB it|PRP by|IN simulating|VBG the|DT effective|JJ address|NN computation|NN of|IN the|DT instruction|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
title	virtual-apic|JJ page|NN accesses|NNS with|IN 32-bit|JJ pae|NNS paging|VBG may|MD cause|VB a|DT system|NN crash|NN
problem	if|IN a|DT logical|JJ processor|NN has|VBZ ept|VBN (|( extended|JJ page|NN tables|NNS )|) enabled|VBD ,|, is|VBZ using|VBG 32-bit|JJ pae|NN paging|NN ,|, and|CC accesses|VBZ the|DT virtual-apic|JJ page|NN then|RB a|DT complex|JJ sequence|NN of|IN internal|JJ processor|NN micro-architectural|JJ events|NNS may|MD cause|VB an|DT incorrect|JJ address|NN translation|NN or|CC machine|NN check|NN on|IN either|DT logical|JJ processor|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unexpected|JJ faults|NNS ,|, an|DT uncorrectable|JJ tlb|NN error|NN logged|VBN in|IN ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NNS )|) with|IN a|DT value|NN of|IN 0000_0000_0001_xxxxb|CD (|( where|WRB x|NN stands|VBZ for|IN 0|CD or|CC 1|CD )|) ,|, a|DT guest|NN or|CC hypervisor|NN crash|NN ,|, or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB
problem	if|IN a|DT pcie|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) ,|, an|DT error|NN is|VBZ logged|VBN in|IN the|DT uncerrsts|NNS register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 14ch|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 14ch|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT header|NN of|IN the|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB in|IN the|DT hdrlog|NN register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 164h|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 164h|CD )|) .|.
implication	the|DT pcie|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ not|RB logged|VBN correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	platform|NN recovery|NN after|IN a|DT machine|NN check|NN may|MD fail|VB
problem	while|IN attempting|VBG platform|NN recovery|NN after|IN a|DT machine|NN check|NN (|( as|IN indicated|VBN by|IN caterr|JJ #|# signaled|VBN from|IN the|DT legacy|NN socket|NN )|) ,|, the|DT original|JJ error|NN condition|NN may|MD prevent|VB normal|JJ platform|NN recovery|NN which|WDT can|MD lead|VB to|TO a|DT second|JJ machine|NN check|NN .|. a|DT remote|JJ processor|NN detecting|VBG a|DT second|JJ machine|NN check|NN event|NN will|MD hang|VB immediately|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ a|DT system|NN hang|NN may|MD be|VB observed|VBN during|IN a|DT warm|JJ reset|NN caused|VBN by|IN a|DT caterr|JJ #|# .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN correctable|JJ error|NN status|NN register|NN may|MD not|RB log|VB receiver|RB error|NN at|IN 8.0|CD gt/s|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, correctable|JJ pcie|NN receiver|NN errors|NNS may|MD not|RB be|VB logged|VBN in|IN the|DT dpe|JJ field|NN (|( bit|RB 15|CD )|) of|IN the|DT pcists|NNS csr|VBP (|( bus:0|NN ;|: device|CC 1,2,3|CD ;|: function|NN 0-1,0-3,0-3|CD ;|: offset|VB 6h|CD )|) when|WRB operating|VBG at|IN 8.0|CD gt/s|NN .|.
implication	correctable|JJ receiver|NN errors|NNS during|IN 8.0|CD gt/s|NNS operation|NN may|MD not|RB be|VB visible|JJ to|TO the|DT os|NN or|CC driver|NN software|NN .|.
workaround	none|NN identified|VBD
title	configuring|VBG pcie*|NN port|NN 3a|CD as|IN an|DT ntb|JJ disables|NNS eoi|VBP forwarding|VBG to|TO port|VB 2a|CD
problem	configuring|VBG pcie|NN port|NN 3a|CD as|IN an|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) requires|VBZ disabling|VBG eoi|NN (|( end|NN of|IN interrupt|NN )|) broadcast|NN forwarding|VBG to|TO this|DT port|NN by|IN setting|VBG bit|NN 26|CD of|IN miscctrlsts|NNS csr|VBP (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VB 188h|CD )|) to|TO 0.|CD due|JJ to|TO this|DT erratum|NN ,|, disabling|VBG eoi|JJ broadcast|NN forwarding|NN to|TO port|VB 3a|CD improperly|JJ disables|NNS eoi|VBP broadcast|NN forwarding|NN to|TO port|VB 2a|CD .|.
implication	some|DT platform|NN configurations|NNS will|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	if|IN port|JJ 3a|CD is|VBZ configured|VBN as|IN an|DT ntb|NN then|RB devices|NNS requiring|VBG eoi|NN messages|NNS (|( those|DT using|VBG message|NN signaled|VBD interrupts|NNS and|CC those|DT with|IN their|PRP$ own|JJ io|NN apic|NN )|) must|MD not|RB be|VB connected|VBN to|TO port|VB 2a|CD .|.
title	pcie*|NN lbms|JJ bit|NN incorrectly|RB set|VBD
problem	if|IN a|DT pcie|NN link|NN autonomously|RB changes|VBZ width|NN or|CC speed|NN for|IN reasons|NNS other|JJ than|IN to|TO attempt|VB to|TO correct|VB unreliable|JJ link|NN operation|NN ,|, the|DT port|NN should|MD set|VB labs|NNS bit|NN (|( link|VBP autonomous|JJ bandwidth|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit|RB 15|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD not|RB set|VB this|DT bit|NN and|CC will|MD incorrectly|RB set|VB lbms|JJ bit|NN (|( link|VB bandwidth|DT management|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit14|NN )|) instead|RB .|.
implication	software|NN that|WDT uses|VBZ the|DT lbms|JJ bit|NN or|CC labs|JJ bit|NN may|MD behave|VB incorrectly|RB .|. workaround|IN none|NN identified|VBD
title	local|JJ pcie*|NN p2p|NN traffic|NN on|IN x4|JJ ports|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, p2p|NN (|( peer-to-peer|NN )|) traffic|NN between|IN x4|NNP pcie|NN ports|NNS on|IN the|DT same|JJ processor|NN (|( i.e.|FW ,|, local|JJ )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS slave|VBP loopback|NN may|MD transmit|VB incorrect|JJ sync|NN headers|NNS
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ that|IN ,|, in|IN the|DT loopback.active|JJ state|NN ,|, a|DT loopback|NN slave|NN re-transmits|VBZ the|DT received|JJ bit|NN stream|JJ bit-for-bit|NN on|IN the|DT corresponding|JJ tx|NN .|. if|IN the|DT link|NN is|VBZ directed|VBN to|TO enter|VB loopback|NN slave|NN mode|NN at|IN 8|CD gt/s|NN via|IN ts1|NN ordered|VBD sets|NNS with|IN both|DT the|DT loopback|NN and|CC compliance|NN receive|VBP bits|NNS set|VBN ,|, the|DT processor|NN may|MD place|VB sync|JJ headers|NNS in|IN incorrect|JJ locations|NNS in|IN the|DT loopback|NN bit|NN stream|NN .|.
implication	in|IN pcie|JJ cem|NN (|( card|JJ electromechanical|JJ specification|NN )|) rx|NN compliance|NN testing|VBG directing|VBG the|DT link|NN to|TO loopback|VB slave|JJ mode|NN ,|, the|DT received|VBN data|NNS may|MD not|RB be|VB correctly|RB re-transmitted|VBN on|IN the|DT tx|NN ,|, causing|VBG the|DT test|NN to|TO fail|VB .|.
workaround	none|NN identified|VBD
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN vt-d|JJ memory|NN check|NN error|NN on|IN an|DT intel|NN quickdata|NN technology|NN channel|NN may|MD cause|VB all|DT other|JJ channels|NNS to|TO master|VB abort|NN
problem	an|DT intel|NN quickdata|NN dma|NN access|NN to|TO intel|VB vt-d|JJ protected|JJ memory|NN that|WDT results|NNS in|IN a|DT protected|JJ memory|NN check|NN error|NN may|MD cause|VB master|NN abort|NN completions|NNS on|IN all|DT other|JJ intel|NN quickdata|NNS dma|NN channels|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT error|NN during|IN intel|NN quickdata|NNS dma|JJ access|NN to|TO an|DT intel|NN vt-d|NN protected|VBD memory|NN address|NN may|MD cause|VB a|DT master|NN abort|NN on|IN other|JJ intel|NN quickdata|NNS dma|NN channels|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD be|VB logged|VBN
problem	when|WRB a|DT memory|NN ecc|NN error|NN occurs|VBZ ,|, a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD also|RB be|VB logged|VBN on|IN another|DT memory|NN channel|NN .|.
implication	a|DT patrol|NN scrub|NN correctable|JJ error|NN may|MD be|VB incorrectly|RB logged|VBN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	bios|NNS acm|VBP errata|JJ bios|NNS acm|VBP erratum|RB removed|VBN .|. bios|NNS acm|VBP erratum|RB removed|VBN .|. bios|NNS acm|VBP erratum|RB removed|VBN .|. bios|NNS acm|VBP erratum|RB removed|VBN .|. bios|NNS acm|RB unexpected|JJ write|NN to|TO the|DT pci|NN f000|NN segment|NN and|CC s3|NN resume|NN failure|NN .|.
problem	with|IN affected|JJ bios|NNS acms|VBP ,|, scheck|NN may|MD make|VB an|DT unexpected|JJ write|NN to|TO the|DT pci|NN f000|NN segment|NN and|CC bios|NNS acm|VBP s3|JJ resume|NN may|MD fail|VB .|.
implication	the|DT unexpected|JJ write|NN to|TO the|DT pci|NN f000|NN segment|NN may|MD result|VB in|IN unexpected|JJ platform|NN behavior|NN .|. also|RB ,|, bios|NNS acm|VBP s3|JJ resume|NN may|MD fail|VB without|IN reporting|VBG an|DT error|NN code|NN to|TO bios|VB ,|, causing|VBG unexpected|JJ behavior|NN including|VBG tpm|JJ pcrs|JJ 1-8|JJ being|VBG cleared|VBN .|.
workaround	none|NN .|.
title	tpm|JJ errors|NNS may|MD cause|VB the|DT bios|NNS acm|VBP to|TO hang|VB
problem	if|IN a|DT tpm|NN error|NN condition|NN such|JJ as|IN a|DT missing|VBG or|CC non-functional|JJ tpm|NN occurs|VBZ ,|, the|DT bios|NNS acm|NN should|MD hand|NN off|RP to|TO bios|NNS with|IN a|DT tpm|JJ error|NN code|NN to|TO indicate|VB that|DT intel|NN txt|NN launch|NN is|VBZ not|RB possible|JJ .|. with|IN this|DT erratum|NN ,|, a|DT tpm|JJ error|NN may|MD result|VB in|IN a|DT bios|JJ acm|NN hang|NN instead|RB of|IN hand-off|NN to|TO bios|VB with|IN a|DT tpm|JJ error|NN code|NN .|.
implication	intel|NN txt-enabled|JJ platforms|NNS may|MD hang|VB during|IN bios|NNS boot|VBP if|IN a|DT tpm|NN error|NN occurs|VBZ .|. workaround|IN none|NN .|.
title	tpm|NN policy|NN record|NN with|IN mmio|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	tpm|NN policy|NN record|NN (|( fit|JJ type|NN 8|CD entry|NN )|) using|VBG mmio|NN may|MD not|RB correctly|VB enable/disable|JJ intel|NN txt|NN .|.
implication	tpm|NN policy|NN record|NN (|( fit|JJ type|NN 8|CD entry|NN )|) using|VBG mmio|NN may|MD not|RB correctly|VB enable/disable|JJ intel|NN txt|NN .|.
workaround	for|IN the|DT affected|JJ revision|NN ,|, see|VBP the|DT bios|NNS acm|NN and|CC sinit|NN acm|NN errata|NN summary|JJ table.tpm|NN policy|NN record|NN with|IN i/o|JJ read|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	intel|NN txt|NN policy|NN record|NN with|IN mmio|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	intel|NN txt|NN policy|NN record|NN (|( fit|JJ type|NN 10|CD entry|NN )|) using|VBG mmio|NN may|MD not|RB correctly|VB enable/|RBR disable|JJ intel|NN txt|NN .|.
implication	intel|NN txt|NN policy|NN record|NN (|( fit|JJ type|NN 10|CD entry|NN )|) using|VBG mmio|NN may|MD not|RB correctly|VB enable/|RBR disable|JJ intel|NN txt|NN .|.
workaround	intel|NN txt|NN policy|NN record|NN with|IN i/o|JJ read|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
title	intel|NN txt|NN policy|NN may|MD not|RB default|VB to|TO enabled|VB
problem	if|IN a|DT fit|NN table|NN is|VBZ present|JJ and|CC the|DT fit|JJ type|NN 10|CD record|NN is|VBZ missing|VBG ,|, intel|NN txt|NN policy|NN may|MD not|RB default|VB to|TO enabled|VB .|.
implication	intel|NN txt|NN may|MD be|VB disabled|VBN if|IN the|DT fit|NN table|NN is|VBZ present|JJ ,|, but|CC the|DT fit|JJ type|NN 10|CD record|NN is|VBZ missing|VBG .|.
workaround	implement|NN a|DT fit|JJ type|NN 10|CD record|NN to|TO ensure|VB that|IN intel|NN txt|NN is|VBZ properly|RB enabled|VBN or|CC disabled|VBN .|.
title	intel|NN trusted|VBD execution|NN technology|NN bios|NNS acm|VBP leaves|VBZ memory|NN locked|VBD when|WRB the|DT coin|NN battery|NN is|VBZ removed|VBN and|CC the|DT tpm|NN is|VBZ not|RB populated|JJ
problem	txt.e2sts|NNS (|( offset|VB 0x8f0|CD )|) secrets.sts|NNS (|( bit|VB 1|CD )|) =|NN 0|CD and|CC block-mem.sts|NNS (|( bit|VB 2|CD )|) =|VBD 1|CD indicates|NNS that|IN the|DT pch|NN cmos|NN memory|NN has|VBZ been|VBN cleared|VBN (|( for|IN example|NN ,|, coin|VB battery|NN removal|NN )|) .|. at|IN reset|NN if|IN txt.e2sts|NNS indicates|VBZ that|IN the|DT mle|NN established|VBN secrets|NNS (|( secrets.sts|NNS =|VBP 1|CD )|) or|CC the|DT coin|NN battery|NN has|VBZ been|VBN removed|VBN ,|, txt.ests|NNS (|( offset|VB 0x08|CD )|) wake-error.sts|NNS (|( bit|VB 6|CD )|) will|MD be|VB set|VBN to|TO indicate|VB that|IN a|DT reset|NN occurred|VBD when|WRB secrets|NNS may|MD have|VB been|VBN present|JJ in|IN memory|NN .|. with|IN affected|JJ bios|NNS acm|VBP releases|NNS ,|, when|WRB the|DT coin|NN battery|NN is|VBZ removed|VBN and|CC the|DT tpm|NN is|VBZ not|RB populated|VBN ,|, the|DT bios|NNS acm|VBP will|MD exit|VB with|IN an|DT error|NN condition|NN ,|, wake-error.sts|NNS is|VBZ not|RB cleared|VBN ,|, and|CC memory|NN remains|VBZ locked|VBN .|.
implication	with|IN affected|JJ bios|NNS acm|VBP releases|NNS ,|, unexpected|JJ tpm|NN accesses|NNS may|MD occur|VB and/or|VB the|DT memory|NN controller|NN may|MD be|VB locked|VBN when|WRB the|DT coin|NN battery|NN is|VBZ removed|VBN and|CC the|DT tpm|NN is|VBZ not|RB populated|VBN .|.
workaround	none|NN identified|VBN .|.
title	bios|NNS acm|JJ errors|NNS may|MD result|VB in|IN unexpected|JJ tpm|JJ locality|NN change|NN command|NN
problem	bios|NNS acm|JJ errors|NNS may|MD result|VB in|IN unexpected|JJ tpm|JJ locality|NN change|NN command|NN ,|, even|RB if|IN intel|NN txt|NN is|VBZ disabled|VBN using|VBG the|DT firmware|NN interface|NN table|JJ intel|NN txt|NN policy|NN record|NN or|CC the|DT tpm|NN is|VBZ not|RB populated|VBN .|.
implication	while|IN the|DT bios|NNS acm|VBP waits|NNS for|IN the|DT tpm|NN command|NN to|TO timeout|VB ,|, a|DT bios|NNS timeout|NN or|CC other|JJ unexpected|JJ behavior|NN may|MD occur|VB .|.
workaround	none|NN identified|VBN .|.
title	bios|NNS acm|VBP error|JJ condition|NN may|MD result|VB in|IN unexpected|JJ behavior|NN
problem	with|IN affected|JJ bios|NNS acms|RB ,|, an|DT error|NN condition|NN that|WDT invokes|VBZ bios|NNS acm|JJ error|NN handling|NN may|MD cause|VB a|DT multiprocessor|NN synchronization|NN issue|NN to|TO be|VB exposed|VBN .|.
implication	on|IN multiprocessor|NN system|NN ,|, a|DT bios|NNS acm|VBP error|JJ condition|NN may|MD result|VB in|IN bios|NNS acms|JJ start|VBP executing|VBG an|DT s3|JJ resume|NN or|CC hot-plug|NN flow|NN or|CC other|JJ unexpected|JJ behavior|NN may|MD occur|VB .|.
workaround	none|NN identified|VBN .|.
title	reset|NN due|JJ to|TO intel|VB trusted|JJ execution|NN technology|NN error|JJ condition|NN may|MD result|VB in|IN bios|NNS hang|VBP or|CC unexpected|JJ behavior|NN
problem	an|DT intel|NN txt|NN error|NN condition|NN may|MD cause|VB a|DT platform|NN warm|JJ reset|NN to|TO occur|VB and|CC expose|VB a|DT multiprocessor|NN synchronization|NN issue|NN during|IN the|DT warm|JJ reset|NN latency|NN .|.
implication	a|DT bios|JJ hang|NN or|CC other|JJ unexpected|JJ behavior|NN may|MD occur|VB on|IN multiprocessor|NN platforms|NNS when|WRB an|DT intel|NN txt|NN error|NN condition|NN causes|VBZ a|DT platform|NN reset|NN to|TO occur|VB .|.
workaround	none|NN
title	bios|NNS acm|VBP changes|NNS to|TO the|DT pci|NN configuration|NN space|NN may|MD cause|VB unexpected|JJ behavior|NN
problem	when|WRB an|DT intel|NN txt|NN error|NN occurs|VBZ on|IN a|DT multiprocessor|NN system|NN ,|, bios|NNS acm|VBP changes|NNS to|TO the|DT pci|NN configuration|NN space|NN may|MD occur|VB before|IN all|DT processors|NNS have|VBP completed|VBN their|PRP$ pcie|JJ transactions|NNS .|.
implication	with|IN affected|JJ bios|NNS acms|RB ,|, an|DT intel|NN txt|NN error|NN on|IN a|DT multiprocessor|NN system|NN may|MD result|VB in|IN a|DT pcie|JJ transaction|NN not|RB completing|VBG ,|, a|DT system|NN hang|NN ,|, or|CC other|JJ unexpected|JJ behavior|NN .|.
workaround	none|NN
title	tpm|NNS hang|NN may|MD result|VB in|IN bios|NNS hang|VBP or|CC other|JJ unexpected|JJ behavior|NN
problem	if|IN the|DT tpm|NN fails|VBZ to|TO respond|VB to|TO locality|VB change|NN commands|NNS ,|, the|DT bios|NNS acm|VBP may|MD exit|VB leaving|VBG processor|NN configuration|NN status|NN registers|NNS in|IN a|DT state|NN that|WDT could|MD cause|VB a|DT bios|NNS hang|NN or|CC unexpected|JJ behavior|NN .|.
implication	a|DT bios|JJ hang|NN or|CC other|JJ unexpected|JJ behavior|NN may|MD occur|VB on|IN intel|NN txt-enabled|JJ platforms|NNS if|IN the|DT tpm|NN fails|VBZ to|TO respond|VB to|TO a|DT locality|NN change|NN commands|NNS
workaround	none|NN
title	sinit|NN acm|NN errata|NN sinit|NN acm|NN erratum|NN removed|VBD sinit|JJ acm|JJ erratum|NN removed|VBD sinit|JJ acm|NN does|VBZ not|RB support|VB the|DT acpi|NN 2.0|CD 64-bit|JJ xsdt|NN table|NN
problem	affected|JJ sinit|NN acms|NNS do|VBP not|RB support|VB the|DT acpi|NN 2.0|CD 64-bit|JJ xsdt|NN table|NN .|.
implication	if|IN a|DT platform|NN provides|VBZ the|DT 64-bit|JJ xsdt|NN table|NN without|IN a|DT 32-bit|JJ rsdt|NN table|NN ,|, getsec|NN [|NNP senter|NN ]|NNP will|MD fail|VB with|IN txt.errorcode|NN reporting|VBG ``|`` rsdt|JJ checksum|NN error|NN .|. ''|''
workaround	bios|NNS implementations|NNS can|MD implement|VB both|DT the|DT 32-bit|JJ rsdt|NN table|NN and|CC the|DT 64-bit|JJ xsdt|NN table|NN .|.
title	sinit|NN acm|NN erratum|NN removed|VBD sinit|JJ acm|JJ erratum|NN removed|VBD senter|NN may|MD not|RB identify|VB incorrectly|RB programmed|VBN intel|NN quickdata|NN technology|NN base|NN address|NN registers|NNS
problem	senter|NN may|MD not|RB identify|VB overlap|JJ errors|NNS between|IN intel|NN i/o|NN device|NN virtualization|NN base|NN address|NN registers|NNS and|CC intel|NN quickdata|NNS base|NN technology|NN address|NN registers|NNS .|.
implication	incorrectly|RB programmed|VBN intel|NN quickdata|NN technology|NN base|NN address|NN registers|NNS may|MD not|RB be|VB identified|VBN by|IN sinit|NN acm|JJ senter|NN .|.
workaround	bios|NNS should|MD avoid|VB overlap|RP when|WRB programming|VBG the|DT intel|NN quickdata|NN technology|NN base|NN address|NN registers|NNS .|.
title	senter|NN performs|NNS incorrect|VBP checks|NNS on|IN tpm|JJ locality|NN 1|CD and|CC 4|CD
problem	enter|NN performs|NNS incorrect|VBP checks|NNS on|IN tpm|JJ locality|NN 1|CD and|CC 4|CD
implication	if|IN tpm|JJ locality|NN 1|CD is|VBZ active|JJ at|IN intel|NN txt|NN software|NN launch|NN ,|, pcr17|JJ extension|NN may|MD fail|VB .|. if|IN tpm|JJ locality|NN 4|CD is|VBZ active|JJ at|IN intel|NN txt|NN software|NN launch|NN ,|, an|DT erroneous|JJ sinit|NN acm|JJ error|NN may|MD be|VB reported|VBN .|.
workaround	tpm|NN localities|VBZ 0|CD -|: 3|CD should|MD be|VB inactive|JJ at|IN intel|NN txt|NN software|NN launch|NN .|.
title	none|NN
problem	sinit|NN authenticated|VBD code|NN modules|NNS (|( acms|NN )|) may|MD be|VB susceptible|JJ to|TO a|DT buffer|NN overflow|JJ issue|NN .|.
implication	when|WRB intel|NN txt|NN measured|VBN launch|NN is|VBZ invoked|VBN using|VBG affected|JJ sinit|NN authenticated|VBD code|NN modules|NNS ,|, the|DT platform|NN is|VBZ susceptible|JJ to|TO an|DT os|JJ kernel-level|NN exploit|NN which|WDT may|MD compromise|VB certain|JJ sinit|NN acm|JJ functionality|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN a|DT bios|JJ update|NN and|CC an|DT updated|JJ sinit|NN acm|NN to|TO be|VB used|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. previous|JJ sinit|NN acm|NN releases|NNS will|MD no|RB longer|RBR function|NN with|IN the|DT bios|NNS update|VBP .|.
title	none|NN
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) layer|NN may|MD report|VB spurious|JJ correctable|JJ errors|NNS
problem	intel|NN qpi|NN may|MD report|VB an|DT inband|NN reset|NN with|IN no|DT width|JJ change|NN (|( error|$ 0x22|CD )|) correctable|JJ error|NN upon|IN exit|NN from|IN the|DT l1|JJ power|NN state|NN as|IN logged|VBN in|IN its|PRP$ ia32_mc|NN {|( 5|CD ,|, 20|CD ,|, 21|CD }|) _status|NN msrs|NN (|( 415h,451h,455h|CD )|) .|.
implication	an|DT unexpected|JJ inband|NN reset|NN with|IN no|DT width|JJ change|NN error|NN may|MD be|VB logged|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ntb|NN may|MD incorrectly|RB set|VB msi|NN or|CC msi-x|JJ interrupt|JJ pending|VBG bits|NNS
problem	the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) may|MD incorrectly|RB set|VB msi|NN (|( message|NN signaled|VBN interrupt|NN )|) pending|VBG bits|NNS in|IN msipending|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 74h|CD )|) while|IN operating|VBG in|IN msi-x|JJ mode|NN or|CC set|VBN msi-x|JJ pending|VBG bits|NNS in|IN pmsixpba|NN (|( bar|NN pb01base|NN ,|, sb01base|NN ;|: offset|CC 03000h|CD )|) while|IN operating|NN in|IN msi|JJ mode|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ntb|RB incorrectly|RB sets|VBZ msi|JJ or|CC msi-x|JJ pending|VBG bits|NNS .|. the|DT correct|JJ pending|VBG bits|NNS are|VBP also|RB set|VBN and|CC it|PRP is|VBZ safe|JJ to|TO ignore|VB the|DT incorrectly|RB set|VBN bits|NNS .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD issue|VB unexpected|JJ nak|JJ dllp|NN upon|IN pcie*|JJ l1|NN exit|NN
problem	upon|IN exiting|VBG the|DT l1|NN link|NN power|NN state|NN ,|, the|DT processors|NNS pcie|VBP port|NN may|MD unexpectedly|RB issue|VB a|DT nak|JJ dllp|NN (|( data|NNS link|VBP layer|NN packet|NN )|) .|.
implication	pcie|JJ endpoints|NNS may|MD unexpectedly|RB receive|VB and|CC log|VB a|DT nak|JJ dllp|NN .|.
workaround	none|NN identified|VBN .|.
title	peci|NN ddr|NN dimm|NN digital|JJ thermal|JJ reading|NN returns|NNS incorrect|VBP value|NN
problem	when|WRB using|VBG the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN to|TO read|VB pcs|NNS (|( package|NN config|RB space|NN )|) service|NN 14|CD ddr|NN dimm|NN digital|JJ thermal|JJ reading|NN ,|, the|DT value|NN returned|VBN is|VBZ incorrect|JJ .|.
implication	platform|NN thermal|JJ management|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	iio|NN csr|NN lnkcon2|JJ field|NN selectable_de_emphasis|NN can|MD not|RB be|VB set|VBN for|IN dmi2|NN mode|NN
problem	the|DT csr|NN lnkcon2|NN (|( bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ,|, offset|PRP 0x1c0|CD )|) field|NN selectable_de_emphasis|NN (|( bit|IN 6|CD )|) can|MD not|RB be|VB set|VBN for|IN a|DT link|NN when|WRB the|DT dmi|NN port|NN is|VBZ operating|VBG at|IN 5|CD gt/s.the|NN documentation|NN has|VBZ the|DT attribute|NN of|IN rw-o|NN (|( read|VB ,|, write|VB once|RB )|) ,|, but|CC the|DT processor|NN incorrectly|RB operates|VBZ as|IN read-only|RB .|. this|DT erratum|NN does|VBZ not|RB occur|VB when|WRB link|NN is|VBZ operating|VBG as|IN a|DT pcie|NN port|NN .|.
implication	when|WRB the|DT link|NN is|VBZ in|IN dmi2|JJ mode|NN ,|, the|DT de-emphasis|NN can|MD not|RB be|VB changed|VBN for|IN an|DT upstream|JJ component|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS receiver|NN may|MD not|RB meet|VB the|DT specification|NN for|IN ac|JJ common|JJ mode|NN voltage|NN and|CC jitter|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pcie|NN receivers|NNS may|MD not|RB meet|VB the|DT specification|NN for|IN ac|JJ common|JJ mode|NN voltage|NN (|( 300|CD mv|NN )|) and|CC jitter|NN (|( 78.1|CD ps|NN )|) at|IN high|JJ temperatures|NNS when|WRB operating|VBG at|IN 5|CD gt/s|NN .|.
implication	specifications|NNS for|IN pcie|NN receiver|NN ac|JJ common|JJ mode|NN voltage|NN and|CC jitter|NN may|MD not|RB be|VB met|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	receiver|NN termination|NN impedance|NN on|IN pcie|JJ 3.0|CD does|VBZ not|RB comply|VB with|IN the|DT specification|NN
problem	the|DT pcie|JJ base|NN specification|NN revision|NN 3.0|CD defines|NNS zrx-high-imp-dc-neg|CD and|CC zrx-|JJ high-imp-dc-pos|NN for|IN termination|NN impedance|NN of|IN the|DT receiver|NN .|. the|DT specified|JJ impedance|NN for|IN a|DT negative|JJ voltage|NN (|( -150|JJ mv|NN to|TO 0v|CD )|) is|VBZ expected|VBN to|TO be|VB greater|JJR than|IN 1|CD kohm|NN .|. sampled|VBN measurements|NNS of|IN this|DT impedance|NN as|RB low|JJ as|IN 400|CD ohms|NNS have|VBP been|VBN seen|VBN .|. the|DT specified|JJ impedance|NN for|IN a|DT positive|JJ voltage|NN (|( >|JJ 200|CD mv|NN )|) is|VBZ greater|JJR than|IN 20|CD kohms|NNS .|. sampled|VBN measurements|NNS of|IN this|DT impedance|NN as|RB low|JJ as|IN 14.6|CD kohms|NNS have|VBP been|VBN seen|VBN .|.
implication	intel|NN has|VBZ not|RB observed|VBN functional|JJ failures|NNS from|IN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ platforms|NNS using|VBG any|DT commercially|RB available|JJ pcie|JJ device|NN .|.
workaround	none|NN identified|VBN .|.
title	platform|NN recovery|NN after|IN a|DT machine|NN check|NN may|MD fail|VB
problem	while|IN attempting|VBG platform|NN recovery|NN after|IN a|DT machine|NN check|NN (|( as|IN indicated|VBN by|IN caterr|JJ #|# signaled|VBN from|IN the|DT legacy|NN socket|NN )|) ,|, the|DT original|JJ error|NN condition|NN may|MD prevent|VB normal|JJ platform|NN recovery|NN which|WDT can|MD lead|VB to|TO a|DT second|JJ machine|NN check|NN .|. a|DT remote|JJ processor|NN detecting|VBG a|DT second|JJ machine|NN check|NN event|NN will|MD hang|VB immediately|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ a|DT system|NN hang|NN may|MD be|VB observed|VBN during|IN a|DT warm|JJ reset|NN caused|VBN by|IN a|DT caterr|JJ #|# .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	usb3|JJ xhci|MD not|RB compatible|VB with|IN msis|NN
problem	when|WRB the|DT pch|NN xhci|NNP (|( extensible|JJ host|NN controller|NN interface|NN )|) is|VBZ configured|VBN to|TO use|VB msi|JJ interrupts|NNS ,|, a|DT pcie|JJ device|NN number|NN conflict|NN between|IN the|DT processor|NN and|CC xhci|NNP controller|NN may|MD cause|VB the|DT interrupts|NNS be|VB routed|VBN incorrectly|RB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT memory|NN channel|NN with|IN more|JJR than|IN 4|CD ranks|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	a|DT memory|NN controller|NN channel|NN with|IN more|JJR than|IN 4|CD ranks|NNS and|CC with|IN trr|NN (|( targeted|VBN row|NN refresh|NN )|) enabled|VBD may|MD fail|VB leading|VBG to|TO a|DT system|NN hang|NN .|. this|DT erratum|VBZ only|RB impacts|VBZ memory|NN channels|NNS with|IN three|CD dual-rank|JJ ddr4|NN rdimms|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG r3qpi|JJ performance|NN monitor|NN registers|NNS may|MD fail|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, attempting|VBG to|TO write|VB r3qpi|JJ performance|NN monitor|NN registers|NNS (|( bus|JJ 0|CD ;|: device|NN 11|CD ;|: functions|NNS 1,2,5,6|CD ;|: offset|VBN 0xa0-0xf7|NN )|) may|MD be|VB unsuccessful|JJ .|.
implication	a|DT failed|JJ write|NN to|TO one|CD or|CC more|JJR r3qpi|JJ performance|NN monitor|NN registers|NNS is|VBZ likely|JJ to|TO yield|VB incorrect|JJ performance|NN events|NNS counts|NNS .|.
workaround	consecutively|RB write|VB the|DT identified|JJ registers|NNS twice|RB with|IN the|DT same|JJ value|NN before|IN performance|NN monitoring|NN is|VBZ globally|RB enabled|VBN .|.
title	enabling|VBG ppd|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN
problem	enabling|VBG memory|NN ppd|NN (|( precharge|NN power|NN down|IN )|) may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	ppd|NN is|VBZ not|RB supported|VBN .|. use|VB active|JJ power|NN down|IN (|( apd|NN )|) mode|NN only|RB .|.
title	cpuid|NN extended|VBD topology|NN enumeration|NN leaf|NN may|MD indicate|VB an|DT incorrect|JJ number|NN of|IN logical|JJ processors|NNS
problem	the|DT extended|JJ topology|NN enumeration|NN leaf|NN of|IN cpuid|NN (|( eax|JJ =|NNP 0xb|CD )|) may|MD return|VB an|DT incorrect|JJ value|NN in|IN ebx|JJ [|$ 15:0|CD ]|NN for|IN the|DT core|NN level|NN type|NN (|( ecx|JJ [|$ 15:8|CD ]|NNP =|NNP 2|CD )|) .|. in|IN this|DT instance|NN ,|, the|DT number|NN of|IN logical|JJ processors|NNS at|IN the|DT core|NN level|NN reported|VBN in|IN ebx|NN [|$ 15:0|CD ]|NNP should|MD reflect|VB the|DT configuration|NN as|IN shipped|VBN by|IN intel|NN .|.
implication	software|NN that|WDT uses|VBZ the|DT referenced|JJ cpuid|NN function|NN may|MD not|RB properly|VB initialize|VB all|DT logical|JJ processors|NNS in|IN the|DT system|NN or|CC correctly|RB report|VB the|DT actual|JJ number|NN of|IN factory-configured|JJ logical|JJ processors|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN qpi|NN link|VBP re-training|NN after|IN a|DT warm|JJ reset|NN or|CC l1|JJ exit|NN may|MD be|VB unsuccessful|JJ
problem	after|IN a|DT warm|JJ reset|NN or|CC an|DT l1|JJ exit|NN ,|, the|DT intel|NN qpi|NN (|( intel|JJ quickpath|NN interconnect|NN )|) links|NNS may|MD not|RB train|VB successfully|RB .|.
implication	a|DT failed|JJ intel|NN qpi|NN link|NN can|MD lead|VB to|TO reduced|JJ system|NN performance|NN or|CC an|DT inoperable|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vccin|NN vr|NN phase|NN shedding|VBG is|VBZ disabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB direct|VB the|DT vccin|NN vr|NN (|( voltage|JJ regulator|NN )|) to|TO shed|VB phases|NNS during|IN low|JJ power|NN states|NNS .|.
implication	platform|NN power|NN consumption|NN may|MD exceed|VB expected|JJ levels|NNS during|IN deep|JJ package|NN c-|JJ states|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	quad-rank|JJ ddr4|NN lrdimms|NN may|MD not|RB be|VB properly|RB calibrated|VBN
problem	quad-rank|JJ lrdimms|NN require|NN calibration|NN of|IN all|DT four|CD of|IN their|PRP$ dram|JJ ranks|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, only|RB half|NN of|IN the|DT ranks|NNS are|VBP calibrated|VBN .|.
implication	this|DT erratum|NN applies|VBZ when|WRB a|DT memory|NN channel|NN has|VBZ three|CD quad-rank|JJ ddr4|NN lrdimms|NN .|. uncalibrated|JJ ranks|NNS can|MD result|VB in|IN higher|JJR correctable|NN and|CC uncorrectable|JJ error|NN rates|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	possible|JJ non-optimal|JJ electrical|JJ margins|NNS on|IN the|DT ddr|NN command|NN bus|NN
problem	the|DT processor|NN periodically|RB adjusts|VBZ drive|JJ strength|NN for|IN ddr|NN signals|NNS to|TO optimize|VB electrical|JJ margins|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT drive|NN strength|NN on|IN the|DT ddr|NN command|NN bus|NN may|MD be|VB incorrectly|RB adjusted|VBN .|.
implication	reduced|JJ electrical|JJ margins|NNS on|IN the|DT command|NN bus|NN can|MD lead|VB to|TO higher|JJR error|NN rates|NNS possibly|RB affecting|VBG system|NN stability|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|JJ commands|NNS during|IN reset|NN may|MD result|VB in|IN persistent|NN timeout|NN response|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) command|NN other|JJ than|IN getdib|NNS (|( )|) ,|, ping|VBG (|( )|) ,|, or|CC gettemp|NN (|( )|) received|VBN before|IN reset_n|NN is|VBZ de-asserted|JJ may|MD result|VB in|IN a|DT timeout|NN (|( 0x81|CD completion|NN code|NN )|) for|IN all|DT subsequent|JJ such|JJ commands|NNS .|.
implication	future|JJ peci|NN commands|VBZ other|JJ than|IN getdib|NNS (|( )|) ,|, ping|VBG (|( )|) ,|, and|CC gettemp|NN (|( )|) will|MD not|RB be|VB serviced|VBN after|IN this|DT erratum|NN occurs|VBZ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB when|WRB using|VBG the|DT tph|NN prefetch|NN hint|NN
problem	when|WRB all|DT enabled|VBD cores|NNS on|IN a|DT socket|NN are|VBP simultaneously|RB in|IN core|NN c3|NN ,|, core|NN c6|NN ,|, or|CC package|VB c6|JJ state|NN and|CC a|DT pcie|NN tph|NN (|( transaction|NN layer|NN packet|NN processing|VBG hint|NN )|) with|IN the|DT prefetch|NN hint|NN set|NN is|VBZ received|VBN ,|, the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ts1s|NNS do|VBP not|RB convey|VB the|DT correct|JJ transmitter|NN equalization|NN values|NNS during|IN recovery.rcvrlock|NN
problem	the|DT pcie|NN 3.1|CD base|NN specification|NN requires|VBZ that|IN ts1s|JJ sent|VBD during|IN recovery.rcvrlock|NN following|VBG 8.0|CD gt/s|JJ eq|NN (|( adaptive|JJ equalization|NN )|) contain|VBP the|DT final|JJ transmitter|NN preset|NN number|NN and|CC coefficient|NN values|NNS that|WDT were|VBD requested|VBN by|IN an|DT endpoint|NN during|IN phase|NN 2|CD of|IN eq|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ts1s|NN with|IN incorrect|JJ transmitter|NN preset|NN number|NN values|NNS may|MD be|VB sent|VBN during|IN recovery.rcvrlock|NN following|VBG 8.0|CD gt/s|JJ adaptive|JJ equalization|NN .|.
implication	endpoints|NNS that|WDT check|VBP these|DT values|NNS may|MD ,|, when|WRB unexpected|JJ values|NNS are|VBP found|VBN ,|, request|JJS equalization|NN restart|NN in|IN subsequent|JJ tss|NN it|PRP sends|VBZ .|. if|IN eq|JJ requests|NNS from|IN the|DT endpoint|NN are|VBP supported|VBN in|IN the|DT bios|NNS or|CC os|NN ,|, eq|NN will|MD be|VB restarted|VBN and|CC the|DT link|NN may|MD continue|VB this|DT eq|NN loop|VBZ indefinitely|RB .|.
workaround	none|NN identified|VBN .|.
title	msr_temperature_target|NN msr|NN may|MD read|VB as|IN '0|NNS '|POS
problem	due|JJ to|TO this|DT erratum|NN ,|, reading|VBG the|DT msr_temperature_target|NN msr|NN (|( 1a2h|CD )|) may|MD incorrectly|RB return|VB '0|NNP '|POS .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT contents|NNS of|IN the|DT msr_temperature_target|NN msr|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN rdiamsr|NN (|( )|) command|NN may|MD fail|VB after|IN core|NN c6|NN state|NN is|VBZ entered|VBN
problem	reading|VBG core|NN machine|NN check|NN bank|NN registers|NNS using|VBG the|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) rdiamsr|NN (|( )|) command|NN may|MD fail|VB after|IN core|NN c6|NN state|NN has|VBZ been|VBN entered|VBN .|.
implication	invalid|JJ data|NNS may|MD be|VB returned|VBN when|WRB using|VBG peci|NN to|TO read|VB core|NN machine|NN check|NN bank|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	processor|NN may|MD not|RB enter|VB pc3|NN or|CC pc6|NN state|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD not|RB enter|VB pc3|NN (|( package|VB c3|NN )|) or|CC pc6|NN (|( package|VB c6|NN )|) state|NN when|WRB intel|NN server|NN platform|NN services|NNS firmware|NN is|VBZ in|IN use|NN .|.
implication	the|DT processor|NN may|MD not|RB meet|VB power|NN or|CC thermal|JJ operating|VBG targets|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	disabling|VBG intel|NN qpi|NN l1|JJ state|NN may|MD cause|VB a|DT machine|NN check|NN on|IN pc3|NN or|CC pc6|NN exit|NN
problem	if|IN intel|JJ qpi|NN l1|NN state|NN is|VBZ disabled|VBN ,|, exiting|VBG pc3|NN (|( package|VB c3|NN )|) or|CC pc6|NN (|( package|VB c6|NN )|) state|NN may|MD signal|VB a|DT machine|NN check|NN with|IN ia32_mc4_status_mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NN )|) =|VBZ 0x70xx|CD .|.
implication	disabling|VBG intel|NN qpi|NNS link|VBP low|JJ power|NN states|NNS can|MD lead|VB to|TO a|DT machine|NN check|NN if|IN deep|JJ package|NN c-states|NNS are|VBP enabled|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cltt|NN may|MD cause|VB bios|NNS to|TO hang|VB on|IN a|DT subsequent|JJ warm|NN reset|NN
problem	if|IN cltt|VBN (|( closed|JJ loop|NN thermal|JJ throttling|NN )|) is|VBZ enabled|VBN when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD resume|VB dimm|JJ temperature|NN polling|VBG before|IN the|DT memory|NN sub-system|NN has|VBZ been|VBN re-initialized|JJ .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO a|DT bios|NNS hang|NN .|. the|DT warm|JJ reset|NN request|NN will|MD fail|VB ,|, along|IN with|IN subsequence|NN warm|JJ reset|NN attempts|NNS .|. the|DT failing|JJ condition|NN is|VBZ cleared|VBN by|IN a|DT cold|JJ reset|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	systems|NNS may|MD experience|VB uncorrectable|JJ errors|NNS when|WRB using|VBG 2133|CD mhz|NN lrdimm|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT memory|NN subsystem|NN with|IN 2133|CD mhz|NNS lrdimms|RBR may|MD experience|VB uncorrectable|JJ memory|NN errors|NNS .|.
implication	the|DT use|NN of|IN 2133|CD mhz|NN lrdimms|NN may|MD lead|VB to|TO system|NN failure|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN extended|VBD tag|JJ field|NN may|MD be|VB improperly|RB set|VBN
problem	the|DT extended|JJ tag|NN field|NN in|IN the|DT tlp|NN header|NN will|MD not|RB be|VB zero|CD for|IN tlps|NNS issued|VBN by|IN pcie|JJ ports|NNS 1a|CD ,|, 1b|CD ,|, 2c|CD ,|, 2d|CD ,|, 3c|CD ,|, and|CC 3d|CD even|RB when|WRB the|DT extended|JJ tag|NN field|NN enable|JJ bit|NN in|IN the|DT device|NN control|NN register|NN (|( offset|VB 08h|CD ,|, bit|RB 8|CD )|) is|VBZ 0|CD .|.
implication	this|DT does|VBZ not|RB affect|VB ports|NNS 0|CD ,|, 2a|CD ,|, 2b|CD ,|, 3a|CD and|CC 3b|CD .|. this|DT will|MD not|RB result|VB in|IN any|DT functional|JJ issues|NNS when|WRB using|VBG device|NN that|IN properly|JJ track|NN and|CC return|VB the|DT full|JJ 8|CD bit|NN extended|VBD tag|JJ value|NN with|IN the|DT affected|JJ ports|NNS .|. however|RB ,|, if|IN the|DT extended|JJ tag|NN field|NN is|VBZ not|RB returned|VBN by|IN a|DT device|NN connected|VBN to|TO an|DT affected|JJ port|NN then|RB this|DT may|MD result|VB in|IN unexpected|JJ completions|NNS and|CC completion|NN timeouts|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN may|MD hang|VB when|WRB a|DT c/a|NN parity|NN error|NN is|VBZ detected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, detection|NN of|IN a|DT c/a|NN (|( command/address|NN )|) parity|NN error|NN by|IN the|DT memory|NN controller|NN can|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	system|NN may|MD experience|VB a|DT hang|NN condition|NN in|IN the|DT presence|NN of|IN c/a|NN parity|NN errors|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT c/a|NN parity|NN error|NN when|WRB ddr4|NN is|VBZ operating|VBG at|IN 2133|CD mhz|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB ddr4|NN is|VBZ operating|VBG at|IN 2133|CD mhz|NN and|CC a|DT c/a|NN (|( command/|JJ address|NN )|) parity|NN error|NN occurs|VBZ while|IN exiting|VBG a|DT package|NN c-state|JJ then|RB unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD experience|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	enabling|VBG isochronous|JJ transfers|NNS may|MD lead|VB to|TO spurious|JJ correctable|JJ memory|NN errors|NNS ,|, uncorrectable|JJ memory|NN errors|NNS ,|, patrol|NN scrub|NN errors|NNS and|CC unpredictable|JJ system|NN behavior|NN .|.
implication	the|DT system|NN may|MD hang|VB ,|, report|VB spurious|JJ memory|NN errors|NNS ,|, or|CC behave|VB unpredictably|RB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG secondary|JJ to|TO primary|JJ snoop|NN overrides|NNS on|IN ntb|NN may|MD cause|VB a|DT hang|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, ntb|FW (|( non-transparent|JJ bridge|NN )|) completions|NNS may|MD be|VB dropped|VBN when|WRB secondary|JJ to|TO primary|JJ snoop|NN overrides|NNS are|VBP enabled|VBN .|.
implication	the|DT system|NN may|MD hang|VB or|CC experience|VB timeout|NN machine|NN checks|NNS when|WRB the|DT secondary|JJ to|TO primary|JJ snoop|NN override|NN is|VBZ enabled|VBN .|. this|DT erratum|NN does|VBZ not|RB affect|VB primary|JJ to|TO secondary|JJ snoop|NN override|NN .|.
workaround	none|NN identified|VBN .|. a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN to|TO avoid|VB this|DT erratum|NN .|.
title	memory|NN controller|NN tsod_present|NN settings|NNS being|VBG improperly|RB cleared|VBN
problem	on|IN single|JJ home|NN agent|NN configurations|NNS ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN interferes|VBZ with|IN tsod|NN (|( thermal|JJ sensor|NN on|IN dimm|NN )|) usage|NN by|IN incorrectly|RB clearing|VBG the|DT tsod_present|JJ field|NN (|( bits|NNS [|VBP 7:0|CD ]|NNP )|) of|IN the|DT smbcntl_1|NN csr|NN (|( bus|JJ 0|CD ;|: device|NN 19|CD ;|: function|NN 0|CD ;|: offset|VB 0x198|CD )|) after|IN bios|NN writes|VBZ that|IN field|NN .|.
implication	closed|JJ loop|NN thermal|JJ throttle|NN will|MD not|RB work|VB as|RB expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr4|NNS protocol|NN may|MD be|VB violated|VBN during|IN c/a|JJ parity|NN error|NN handling|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, if|IN the|DT error|NN information|NN in|IN the|DT dram|NN is|VBZ accessed|VBN because|IN of|IN a|DT c/a|NN (|( command/address|NN )|) parity|NN error|NN ,|, ddr4|NN dimm|NN protocol|NN rules|NNS may|MD be|VB violated|VBN leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	attempts|NNS to|TO access|NN ddr4|NN dimm|NN error|NN information|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	none|NN identified|VBN .|. the|DT en|JJ field|NN (|( bit|RB 31|CD )|) of|IN erf_ddr4_cmd_reg|JJ [|NNP 4-0|JJ ]|NNP csrs|NN (|( bus|JJ 1|CD ;|: device|NN 20,21,23,24|CD ;|: function|NN 0,1|CD ;|: offset|VBN 0x24c|CD ,|, 0x250|CD ,|, 0x254|CD ,|, 0x258|CD ,|, 0x26c|CD )|) must|MD not|RB be|VB set|VBN ,|, preventing|VBG access|NN to|TO error|VB information|NN .|.
title	ddr4|NN power|NN down|IN timing|NN violation|NN
problem	when|WRB ddr4|NN is|VBZ operating|VBG at|IN 2133|CD mhz|NN ,|, the|DT processors|NNS memory|VBP control|NN may|MD violate|VB the|DT jedec|NN tprpden|JJ timing|NN specification|NN .|.
implication	violation|NN of|IN timing|VBG specifications|NNS can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN ;|: however|RB ,|, intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN using|VBG validated|VBN dimms|NN by|IN intel|NN platform|NN memory|NN operations|NNS .|.
workaround	none|NN identified|VBN .|.
title	correctable|JJ memory|NN ecc|JJ errors|NNS may|MD occur|VB at|IN boot|NN
problem	with|IN memory|NN lockstep|NN enabled|VBD ,|, the|DT system|NN may|MD experience|VB correctable|JJ memory|NN errors|NNS during|IN boot|NN with|IN ia32_mci_status.mcacod=|JJ 0x009x|CD (|( where|WRB x|NN is|VBZ 0,1,2|CD ,|, or|CC 3|CD and|CC indicates|VBZ the|DT channel|NN number|NN reporting|VBG the|DT error|NN )|)
implication	the|DT system|NN may|MD experience|VB correctable|JJ memory|NN errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	remote|JJ p2p|NN mctp|VBD transactions|NNS cause|NN requests|NNS timeouts|NNS
problem	remote|JJ p2p|NN (|( peer|NN to|TO peer|VB )|) mctp|FW (|( management|NN component|NN transport|NN protocol|NN )|) messages|NNS may|MD cause|VB timeouts|NNS with|IN ia32_mci_status.mscod=0x000c|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	reserving|VBG resources|NNS for|IN isochronous|JJ transfers|NNS with|IN non-posted|JJ prefetching|VBG enabled|JJ may|MD cause|VB a|DT hang|NN
problem	resources|NNS in|IN the|DT iio|NN (|( integrated|JJ i/o|NN )|) unit|NN are|VBP reserved|VBN for|IN isochronous|JJ transfers|NNS to|TO ensure|VB performance|NN guarantees|NNS are|VBP met|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG non-posted|JJ prefetching|NN in|IN the|DT iio|NN when|WRB resources|NNS are|VBP reserved|VBN for|IN isochronous|JJ traffic|NN may|MD result|VB in|IN a|DT hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, configuring|VBG the|DT iio|NN unit|NN to|TO prefetch|VB may|MD result|VB in|IN a|DT system|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bt|NN timeouts|NNS may|MD cause|VB spurious|JJ machine|NN checks|NNS
problem	the|DT bt|NN (|( backup|JJ tracker|NN )|) timeout|NN logic|NN in|IN the|DT home|NN agent|NN can|MD trigger|VB spuriously|RB ,|, causing|VBG false|JJ machine|NN checks|NNS indicated|VBN by|IN ia32_mci_status.mscod=0x0200|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, timeout|NN machine|NN check|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	full|JJ duplex|NN ntb|NN traffic|NN can|MD cause|VB a|DT system|NN hang|NN
problem	if|IN two|CD pcie|NN endpoints|NNS target|NN traffic|NN to|TO pb23base|NN (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 0x18|CD ,|, 0x1c|CD )|) and|CC pb45base|NN (|( bus|JJ 0|CD ;|: device|NN 3|CD ;|: function|NN 0|CD ;|: offset|VBN 0x20|CD ,|, 0x24|CD )|) registers|NNS at|IN the|DT same|JJ time|NN ,|, a|DT deadlock|NN can|MD result|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	config_tdp_nominal|JJ csr|NN implemented|VBN at|IN incorrect|JJ offset|NN
problem	the|DT pcie|JJ base|NN specification|NN indicates|VBZ that|IN configuration|NN space|NN headers|NNS have|VBP a|DT base|NN address|NN register|NN at|IN offset|$ 0x10|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT power|NN control|NN units|NNS config_tdp_nominal|JJ csr|NN (|( bus|JJ 1|CD ;|: device|NN 30|CD ;|: function|NN 3|CD ;|: offset|VB 0x10|CD )|) is|VBZ located|VBN where|WRB a|DT base|NN address|NN register|NN is|VBZ expected|VBN .|.
implication	software|NN may|MD treat|VB the|DT config_tdp_nominal|JJ csr|NN as|IN a|DT base|NN address|NN register|NN leading|VBG to|TO a|DT failure|NN to|TO boot|NN .|.
workaround	none|NN identified|VBN .|.
title	software|NN using|VBG intel|NN tsx|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ timing|NN conditions|NNS and|CC system|NN events|NNS ,|, software|NN using|VBG the|DT intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT machine-check|JJ exception|NN due|JJ to|TO instruction|VB fetch|NN may|MD be|VB delivered|VBN before|IN an|DT instruction|NN breakpoint|NN
problem	debug|JJ exceptions|NNS due|JJ to|TO instruction|JJ breakpoints|NNS take|VBP priority|NN over|IN exceptions|NNS resulting|VBG from|IN fetching|VBG an|DT instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT machine-check|JJ exception|NN resulting|VBG from|IN the|DT fetch|NN of|IN an|DT instruction|NN may|MD take|VB priority|NN over|IN an|DT instruction|NN breakpoint|NN if|IN the|DT instruction|NN crosses|VBZ a|DT 32-byte|JJ boundary|NN and|CC the|DT second|JJ part|NN of|IN the|DT instruction|NN is|VBZ in|IN a|DT 32-byte|JJ poisoned|JJ instruction|NN fetch|NN block|NN .|.
implication	instruction|NN breakpoints|NNS may|MD not|RB operate|VB as|IN expected|VBN in|IN the|DT presence|NN of|IN a|DT poisoned|JJ instruction|NN fetch|NN block|NN .|.
workaround	none|NN identified|VBN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN (|( bit|RB 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	none|NN identified|VBN .|.
title	pcie|NN lbms|JJ bit|NN incorrectly|RB set|VBD
problem	if|IN a|DT pcie|NN link|NN autonomously|RB changes|VBZ width|NN or|CC speed|NN for|IN reasons|NNS other|JJ than|IN to|TO attempt|VB to|TO correct|VB unreliable|JJ link|NN operation|NN ,|, the|DT port|NN should|MD set|VB labs|NNS bit|NN (|( link|VBP autonomous|JJ bandwidth|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit|RB 15|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD not|RB set|VB this|DT bit|NN and|CC will|MD incorrectly|RB set|VB lbms|JJ bit|NN (|( link|VB bandwidth|DT management|NN status|NN )|) (|( bus|$ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD and|CC device|RB 1|CD ;|: function|NN 0-1|CD and|CC device|VB 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 0x1a2|CD ;|: bit14|NN )|) instead|RB .|.
implication	software|NN that|WDT uses|VBZ the|DT lbms|JJ bit|NN or|CC labs|JJ bit|NN may|MD behave|VB incorrectly|RB .|.
workaround	none|NN identified|VBN .|.
title	power|NN consumed|VBD during|IN package|NN c6|NN may|MD exceed|VB specification|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN power|NN usage|NN may|MD be|VB higher|JJR than|IN specified|VBN for|IN the|DT vccin|NN and/or|NN iio|NN domains|NNS while|IN in|IN package|NN c6|NN state|NN .|.
implication	systems|NNS may|MD experience|VB increased|JJ power|NN consumption|NN while|IN the|DT processor|NN is|VBZ in|IN package|NN c6|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform|NN performance|NN degradation|NN when|WRB c1e|NN is|VBZ enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB c1e|NN is|VBZ enabled|VBN and|CC after|IN the|DT processor|NN has|VBZ entered|VBN package|NN c1e|NN state|NN ,|, core|NN clock|NN frequency|NN becomes|RB limited|VBD to|TO its|PRP$ minimum|JJ value|NN (|( sometimes|RB referred|VBN to|TO as|IN pn|NN )|) until|IN the|DT system|NN exits|VBZ package|NN c3|NN state|NN (|( or|CC deeper|JJR )|) or|CC the|DT system|NN is|VBZ reset|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, operating|VBG frequency|NN will|MD be|VB lower|JJR than|IN expected|VBN .|. note|NN :|: after|IN a|DT package|NN c3|NN exit|NN ,|, re-entering|JJ package|NN c1e|NN state|NN re-imposes|NNS this|DT erratums|JJ frequency|NN limit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	memory|NN power|NN down|IN entry|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD violate|VB ddr4|NN page|NN close|JJ protocol|NN at|IN power|NN down|IN entry|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	sending|VBG peci|NN messages|NNS concurrently|RB over|IN two|CD interfaces|NNS may|MD result|VB in|IN a|DT system|NN hang|NN
problem	sending|VBG messages|NNS concurrently|RB via|IN the|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) channel|NN and|CC the|DT ibpeci|NN (|( in-band|JJ peci|NN )|) channel|NN during|IN package|NN c-state|JJ transitions|NNS may|MD result|VB in|IN a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform|NN recovery|NN after|IN a|DT machine|NN check|NN may|MD fail|VB
problem	while|IN attempting|VBG platform|NN recovery|NN after|IN a|DT machine|NN check|NN (|( as|IN indicated|VBN by|IN caterr|JJ #|# signaled|VBN from|IN the|DT legacy|NN socket|NN )|) ,|, the|DT original|JJ error|NN condition|NN may|MD prevent|VB normal|JJ platform|NN recovery|NN which|WDT can|MD lead|VB to|TO a|DT second|JJ machine|NN check|NN .|. a|DT remote|JJ processor|NN detecting|VBG a|DT second|JJ machine|NN check|NN event|NN will|MD hang|VB immediately|RB
implication	due|JJ to|TO this|DT erratum|NN ,|, it|PRP is|VBZ possible|JJ a|DT system|NN hang|NN may|MD be|VB observed|VBN during|IN a|DT warm|JJ reset|NN caused|VBN by|IN a|DT caterr|JJ #|# .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN turbo|NN boost|NN technology|NN does|VBZ not|RB behave|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT maximum|JJ turbo|JJ frequency|NN may|MD be|VB incorrectly|RB set|VBN to|TO the|DT maximum|JJ non-turbo|JJ frequency|NN after|IN bios|NNS initialization|NN completes|NNS .|.
implication	intel|NN turbo|NN boost|NN technology|NN may|MD appear|VB to|TO be|VB disabled|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN hot|JJ plug|NN slot|NN status|NN register|NN may|MD not|RB indicate|VB command|NN completed|VBN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ a|DT write|NN to|TO the|DT slot|NN control|NN register|NN (|( offset|VB a8h|NN )|) to|TO generate|VB a|DT hot|JJ plug|NN command|NN when|WRB the|DT downstream|NN port|NN is|VBZ hot|JJ plug|NN capable|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT hot|JJ plug|NN command|NN is|VBZ generated|VBN only|RB when|WRB one|CD or|CC more|JJR of|IN the|DT slot|NN control|NN register|NN bits|NNS [|VBP 11:6|CD ]|NNS are|VBP changed|VBN .|.
implication	writes|NNS to|TO the|DT slot|NN control|NN register|NN that|WDT leave|VBP bits|NNS [|$ 11:6|CD ]|NNP unchanged|JJ will|MD not|RB generate|VB a|DT hot|JJ plug|NN command|NN and|CC will|MD therefore|VB not|RB generate|VB a|DT command|NN completed|VBN event|NN .|. software|NN that|WDT expects|VBZ a|DT command|NN completed|VBN event|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN software|NN to|TO implement|VB a|DT one-second|NN timeout|NN in|IN lieu|NN of|IN receiving|VBG a|DT command|NN completed|VBN event|NN .|.
title	local|JJ pcie|NN p2p|NN traffic|NN on|IN x4|JJ ports|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, p2p|NN (|( peer-to-peer|NN )|) traffic|NN with|IN x4|NNP pcie|NN ports|NNS on|IN the|DT same|JJ processor|NN (|( i.e.|FW ,|, local|JJ )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. local|JJ p2p|NN traffic|NN should|MD not|RB be|VB used|VBN to|TO or|CC from|IN x4|JJ pcie|NN ports|NNS .|.
title	ntb|RB operating|VBG in|IN ntb/rp|JJ mode|NN may|MD complete|VB transactions|NNS with|IN incorrect|JJ reqid|NN
problem	when|WRB the|DT ntb|NN (|( non-transparent|JJ bridge|NN )|) is|VBZ operating|VBG in|IN ntb/rp|NN (|( ntb|JJ root|NN port|NN mode|NN )|) it|PRP is|VBZ possible|JJ for|IN transactions|NNS to|TO be|VB completed|VBN with|IN the|DT incorrect|JJ reqid|NN (|( requester|JJ id|NN )|) .|. this|DT erratum|NN occurs|VBZ when|WRB an|DT outbound|JJ transaction|NN is|VBZ aborted|VBN before|IN a|DT completion|NN for|IN inbound|JJ transaction|NN is|VBZ returned|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT completion|NN timeout|NN and|CC an|DT unexpected|JJ completion|NN may|MD be|VB seen|VBN by|IN the|DT processor|NN connected|VBN to|TO the|DT ntb/rp|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ single-core|NN turbo|NN ratio|NN limit|NN may|MD be|VB applied|VBN when|WRB using|VBG avx|RP instructions|NNS
problem	the|DT avx|JJ single-core|NN turbo|NN ratio|NN limit|NN may|MD not|RB be|VB applied|VBN correctly|RB ,|, unnecessarily|RB limiting|VBG the|DT core|NN frequency|NN .|.
implication	single-core|NN avx|NNS workloads|NNS may|MD not|RB achieve|VB single-core|NN avx|NN turbo|NN limit|NN in|IN some|DT cases|NNS .|. this|DT erratum|NN does|VBZ not|RB apply|VB to|TO non-avx|JJ workloads|NNS or|CC multi-core|NN workloads|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	llc|JJ error|NN conditions|NNS may|MD be|VB dropped|VBD or|CC incorrectly|RB signaled|VBD
problem	when|WRB two|CD llc|NN (|( last|JJ level|NN cache|NN )|) errors|NNS happen|VBP in|IN close|JJ proximity|NN ,|, a|DT ucna|NN (|( uncorrectable|JJ no|DT action|NN required|VBN )|) machine|NN check|NN may|MD be|VB dropped|VBD or|CC a|DT spurious|JJ machine|NN check|NN or|CC cmci|NN (|( corrected|VBN machine|NN check|NN interrupt|NN )|) may|MD be|VB issued|VBN .|. further|RBR ,|, when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT merged|VBN cbo|NN llc|NN machine|NN check|NN bank|NN ia32_mc|JJ [|NNP 17-|JJ 19|CD ]|JJ _status|NNP msrs|NN may|MD be|VB incorrect|JJ .|.
implication	ia32_mc|JJ [|NNP 17-19|JJ ]|NNP _status|NNP msr|NN may|MD not|RB reflect|VB most|JJS current|JJ error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT partial|JJ workaround|NN for|IN this|DT erratum|NN .|. the|DT workaround|NN does|VBZ not|RB address|VB the|DT potential|JJ dropped|VBD ucna|JJ machine|NN check|NN .|.
title	unexpected|JJ system|NN behavior|NN may|MD occur|VB following|VBG virtualization|NN of|IN some|DT apic|NN writes|NNS
problem	if|IN the|DT virtual-interrupt|JJ delivery|NN vm-execution|NN control|NN is|VBZ enabled|VBN ,|, unexpected|JJ system|NN behavior|NN may|MD occur|VB following|VBG virtualization|NN of|IN the|DT mov|NN to|TO cr8|VB instruction|NN ,|, memory-|JJ mapped|VBD accesses|NNS to|TO the|DT eoi|NN (|( end|NN of|IN interrupt|NN )|) ,|, tpr|NN (|( task|JJ priority|NN register|NN )|) ,|, or|CC the|DT interrupt|JJ command|NN register|NN to|TO send|VB an|DT interprocessor|NN interrupt|NN to|TO itself|PRP .|. this|DT erratum|NN does|VBZ not|RB apply|VB to|TO the|DT corresponding|JJ wrmsr|JJ access|NN .|.
implication	the|DT unexpected|JJ system|NN behavior|NN may|MD result|VB in|IN incorrect|JJ instruction|NN execution|NN ,|, ept|FW (|( extended|VBN page|NN table|NN )|) violation|NN ,|, page|NN fault|NN ,|, or|CC similar|JJ event|NN .|. these|DT may|MD cause|VB incorrect|JJ guest|JJS execution|NN or|CC may|MD lead|VB a|DT virtual-machine|JJ monitor|NN to|TO terminate|VB the|DT virtual|JJ machine|NN that|WDT was|VBD running|VBG at|IN the|DT time|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT ddr4|NN c/a|NN parity|NN error|NN in|IN lockstep|JJ mode|NN may|MD result|VB in|IN a|DT spurious|JJ uncorrectable|JJ error|NN
problem	if|IN a|DT memory|NN c/a|NN (|( command/address|NN )|) parity|NN error|NN occurs|VBZ while|IN the|DT memory|NN subsystem|NN is|VBZ configured|VBN in|IN lockstep|NN mode|NN then|RB the|DT channel|NN that|WDT observed|VBD the|DT error|NN will|MD properly|RB log|VB the|DT error|NN but|CC the|DT associated|JJ channel|NN in|IN lockstep|NN will|MD incorrectly|RB log|VB an|DT uncorrectable|JJ error|NN in|IN its|PRP$ ia32_mci_status|NN msr|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, incorrect|JJ logging|NN of|IN an|DT uncorrectable|JJ memory|NN error|NN in|IN ia32_mci_status|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT imc|NN and|CC intel|NN qpi|NN functions|NNS have|VBP incorrect|JJ pci|NN capptr|NN values|NNS
problem	the|DT pci|NN capptr|NN (|( capability|NN pointer|RB register|NN )|) is|VBZ defined|VBN to|TO contain|VB the|DT offset|NN to|TO the|DT capabilities|NNS list|NN structure|NN when|WRB the|DT pci|NN pcists|NNS (|( pci|JJ status|NN register|NN )|) bit|NN 4|CD (|( capabilities_list|NN )|) is|VBZ set|VBN to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, capptr|NN (|( offset|VB 0x34|CD )|) should|MD hold|VB a|DT value|NN of|IN 0x40|CD but|CC is|VBZ instead|RB zero|NN for|IN these|DT imc|NNS (|( integrated|JJ memory|NN controller|NN )|) and|CC intel|NN qpi|NN (|( intel|JJ quickpath|NN interconnect|NN )|) device|NN :|: device|NN 8|CD ,|, functions|NNS 3,5,6|CD device|NN 9|CD ,|, functions|NNS 3,5,6|CD device|NN 10|CD ,|, functions|NNS 3,5,6|CD device|NN 19|CD ,|, functions|NNS 0-5|JJ device|NN 20|CD ,|, functions|NNS 0-3|JJ device|NN 21|CD ,|, functions|NNS 0-3|JJ device|NN 22|CD ,|, functions|NNS 0-3|JJ device|NN 23|CD ,|, functions|NNS 0-3|VBP
implication	software|NN that|WDT depends|VBZ on|IN capptr|NN to|TO access|NN additional|JJ capabilities|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	software|NN that|WDT needs|VBZ to|TO access|NN these|DT capabilities|NNS must|MD take|VB this|DT erratum|NN into|IN account|NN .|.
title	pcie|NN tlp|NN translation|NN request|NN errors|NNS are|VBP not|RB properly|RB logged|VBN for|IN invalid|JJ memory|NN writes|NNS
problem	a|DT pcie|JJ memory|NN write|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) with|IN an|DT at|IN field|NN value|NN of|IN 01b|CD (|( address|JJ translation|NN request|NN )|) does|VBZ not|RB set|VB the|DT ur|JJ (|( unsupported|JJ request|NN )|) bit|NN (|( uncerrsts|JJ csr|NN ,|, bus|NN 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 0x14c|CD ;|: bit|RB 20|CD )|) as|IN required|VBN by|IN the|DT pcie|JJ base|NN specification|NN .|.
implication	system|NN or|CC software|NN monitoring|VBG error|NN status|NN bits|NNS may|MD not|RB be|VB notified|VBN of|IN an|DT unsupported|JJ request|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN sets|VBZ the|DT 'advisory_non_fatal_error_status|NN '|POS bit|NN (|( corerrsts|NNS csr|VBP ,|, bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 0x158|CD ;|: bit|RB 13|CD )|) and|CC drops|VBZ the|DT failing|JJ transaction|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT tsc|NN may|MD be|VB inaccurate|JJ when|WRB per|IN core|NN p-states|NNS are|VBP enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB per|IN core|NN p-states|NNS are|VBP enabled|VBN ,|, the|DT tsc|NN (|( time|NN stamp|VB counter|NN )|) may|MD not|RB be|VB synchronized|VBN across|IN the|DT processor|NN 's|POS cores|NNS .|.
implication	the|DT rdtsc|NN (|( read|JJ time|NN stamp|JJ counter|NN )|) instruction|NN may|MD return|VB a|DT value|NN that|WDT is|VBZ not|RB monotonically|RB increasing|VBG .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	dual|JJ ha|NN processors|NNS with|IN cltt|NN enabled|VBN and|CC no|DT memory|NN on|IN channels|NNS 0|CD and|CC 1|CD may|MD hang|VB during|IN warm|JJ reset|NN
problem	a|DT dual|JJ ha|NN (|( home|NN agent|NN )|) processor|NN may|MD hang|VB during|IN an|DT attempted|JJ warm|NN reset|NN when|WRB there|EX is|VBZ no|DT memory|NN installed|VBN on|IN memory|NN channels|NNS 0|CD and|CC 1|CD and|CC cltt|NN (|( closed|JJ loop|NN thermal|JJ throttling|NN )|) is|VBZ enabled|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT system|NN may|MD hang|VB during|IN warm|JJ reset|NN .|. this|DT erratum|NN does|VBZ not|RB occur|VB if|IN the|DT processor|NN has|VBZ a|DT single|JJ ha|NN or|CC at|IN least|JJS one|CD dimm|NN is|VBZ installed|VBN on|IN memory|NN channel|NN 0|CD or|CC 1|CD .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NNS slave|VBP loopback|NN may|MD transmit|VB incorrect|JJ sync|NN headers|NNS
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ that|IN ,|, in|IN the|DT loopback.active|JJ state|NN ,|, a|DT loopback|NN slave|NN re-transmits|VBZ the|DT received|JJ bit|NN stream|JJ bit-for-bit|NN on|IN the|DT corresponding|JJ tx|NN .|. if|IN the|DT link|NN is|VBZ directed|VBN to|TO enter|VB loopback|NN slave|NN mode|NN at|IN 8|CD gt/s|NN via|IN ts1|NN ordered|VBD sets|NNS with|IN both|DT the|DT loopback|NN and|CC compliance|NN receive|VBP bits|NNS set|VBN ,|, the|DT processor|NN may|MD place|VB sync|JJ headers|NNS in|IN incorrect|JJ locations|NNS in|IN the|DT loopback|NN bit|NN stream|NN .|.
implication	in|IN pcie|JJ cem|NN (|( card|JJ electromechanical|JJ specification|NN )|) rx|NN compliance|NN testing|VBG directing|VBG the|DT link|NN to|TO loopback|VB slave|JJ mode|NN ,|, the|DT received|VBN data|NNS may|MD not|RB be|VB correctly|RB re-transmitted|VBN on|IN the|DT tx|NN ,|, causing|VBG the|DT test|NN to|TO fail|VB .|.
workaround	none|NN identified|VBN .|.
title	consecutive|JJ peci|NN rdiamsr|NN commands|NNS when|WRB core|NN c6|NN is|VBZ enabled|VBN may|MD cause|VB a|DT system|NN hang|NN
problem	consecutive|JJ peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) rdiamsr|NN commands|VBZ to|TO access|NN core|NN machine|NN check|NN msrs|NN can|MD result|VB in|IN a|DT system|NN hang|NN when|WRB core|NN c6|NN state|NN is|VBZ enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, peci|JJ commands|NNS can|MD lead|VB to|TO a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	data|NNS poisoning|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	when|WRB data|NNS poisoning|NN is|VBZ enabled|VBN ,|, poisoned|VBN data|NNS consumption|NN may|MD not|RB log|VB and|CC signal|VB an|DT uncorrected|JJ machine|NN check|NN error|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG trr|NN with|IN ddr4|JJ lrdimms|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, trr|NN (|( targeted|VBN row|NN refresh|NN )|) is|VBZ not|RB compatible|JJ with|IN ddr4|JJ lrdimms|NN .|.
implication	unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	warm|JJ reset|NN may|MD cause|VB pcie|JJ hot-plug|JJ sequencing|NN failure|NN
problem	the|DT integrated|VBN i/o|NN unit|NN uses|VBZ the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) to|TO communicate|VB with|IN power|NN controllers|NNS ,|, switches|NNS ,|, and|CC leds|NNS associated|VBN with|IN pcie|JJ hot-plug|JJ sequencing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT warm|JJ reset|NN occurring|VBG when|WRB a|DT vpp|JJ transaction|NN is|VBZ in|IN progress|NN may|MD result|VB in|IN an|DT extended|JJ vpp|NN stall|NN ,|, termination|NN of|IN the|DT in-flight|JJ vpp|JJ transaction|NN ,|, or|CC a|DT transient|JJ power|NN down|IN of|IN slots|NNS subject|JJ to|TO vpp|VB power|NN control|NN .|.
implication	during|IN or|CC shortly|RB after|IN a|DT warm|JJ reset|NN ,|, when|WRB this|DT erratum|NN occurs|VBZ ,|, pcie|JJ hot-plug|JJ sequencing|NN may|MD experience|VB transient|NN or|CC persistent|JJ failures|NNS or|CC slots|NNS may|MD experience|VB unexpected|JJ transient|NN power|NN down|IN events|NNS .|. in|IN certain|JJ instances|NNS ,|, a|DT cold|JJ reset|NN may|MD be|VB needed|VBN to|TO fully|RB restore|VB operation|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	c/a|NN parity|NN error|NN injection|NN may|MD cause|VB the|DT system|NN to|TO hang|VB
problem	when|WRB c/a|NN (|( command|VB address|NN )|) parity|NN error|NN injections|NNS are|VBP occurring|VBG too|RB frequently|RB ,|, the|DT home|NN agent|NN may|MD be|VB prevented|VBN from|IN completing|VBG memory|NN transactions|NNS .|. this|DT may|MD result|VB in|IN an|DT internal|JJ timer|NN error|NN indicated|VBN by|IN ia32_mci_status|NN .|. mscod=0x0080|NN and|CC ia32_mci_status|NN .|. mcacod=0x0400|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	ensure|VB there|EX is|VBZ at|IN least|JJS 30s|CD of|IN delay|NN between|IN injections|NNS .|.
title	excessive|JJ fan|NN speed|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, fan|JJ speed|NN control|NN does|VBZ not|RB correctly|RB account|VBP for|IN the|DT thermal|JJ profile|NN at|IN elevated|VBN operating|NN temperatures|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, fan|NN speed|NN is|VBZ higher|JJR than|IN required|VBN unnecessarily|JJ increasing|VBG fan|NN power|NN consumption|NN and|CC fan|NN noise|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	disabling|VBG pcie|NN ports|NNS prevents|NNS package|NN c6|NN entry|NN
problem	the|DT processors|NNS pcie|VBP links|NNS can|MD be|VB disabled|VBN by|IN setting|VBG the|DT link|NN disable|JJ bit|NN in|IN the|DT link|NN control|NN register|NN (|( lnkcon.link_disable|JJ )|) (|( bus|$ 0|CD ;|: device|NN 0,1,2,3|CD ;|: function|NN 0,0-1,0-3,0-3|CD ;|: offset|VB 0xa0|CD ;|: bit|RB 4|CD )|) to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, configuring|VBG one|CD or|CC more|JJR pcie|JJ ports|NNS to|TO be|VB disabled|JJ prevents|NNS the|DT processor|NN from|IN entering|VBG package|NN c6|NN state|NN .|.
implication	the|DT processors|NNS inability|NN to|TO reach|VB the|DT package|NN c6|NN state|NN will|MD result|VB in|IN increased|JJ idle|JJ power|NN consumption|NN .|.
workaround	none|NN identified|VBN .|. for|IN an|DT optimal|JJ processor|NN power|NN configuration|NN ,|, unused|JJ pcie|NN ports|NNS should|MD remain|VB enabled|JJ .|.
title	the|DT system|NN may|MD shut|VB down|RP unexpectedly|RB during|IN a|DT warm|JJ reset|NN .|.
problem	certain|JJ complex|JJ internal|JJ timing|NN conditions|NNS present|VBP when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN can|MD prevent|VB the|DT orderly|JJ completion|NN of|IN in-flight|JJ transactions|NNS .|. it|PRP is|VBZ possible|JJ under|IN these|DT conditions|NNS that|IN the|DT warm|JJ reset|NN will|MD fail|VB and|CC trigger|VB a|DT full|JJ system|NN shutdown|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD shut|VB down|RP and|CC all|DT machine|NN check|NN error|NN logs|NNS will|MD be|VB lost|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	accessing|VBG sb01base|NN mmio|NN space|NN in|IN the|DT presence|NN of|IN bi-directional|JJ ntb|JJ traffic|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	while|IN transactions|NNS are|VBP originating|VBG from|IN both|DT sides|NNS of|IN the|DT ntb|NN ,|, accessing|VBG sb01base|NN mmio|FW space|NN may|MD cause|VB the|DT system|NN to|TO hang|VB .|. for|IN example|NN ,|, the|DT ntb|JJ convention|NN of|IN using|VBG sb01base|NN mmio|NN doorbell|NN or|CC scratchpad|NN registers|NNS to|TO convey|VB interrupt|JJ messages|NNS across|IN the|DT ntb|NN may|MD result|VB in|IN a|DT system|NN hang|NN .|. this|DT erratum|NN does|VBZ not|RB apply|VB if|IN transactions|NNS originate|VBP from|IN only|RB one|CD side|NN of|IN the|DT ntb|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. alternatively|RB ,|, split-|JJ bar|NN mode|NN can|MD be|VB used|VBN to|TO send|VB interrupts|NNS between|IN ntb|RB connected|VBN systems|NNS .|. intel|NN has|VBZ released|VBN a|DT new|JJ version|NN of|IN its|PRP$ ntb|NN driver|NN that|IN offers|VBZ support|NN for|IN split-bar|JJ mode|NN .|.
title	patrol|NN scrubbing|NN of|IN mirrored|JJ memory|NN may|MD log|VB spurious|JJ memory|NN errors|NNS
problem	the|DT patrol|NN scrubber|NN ,|, when|WRB mirroring|NN is|VBZ enabled|VBN ,|, may|MD incorrectly|RB identify|VB certain|JJ data|NNS patterns|NNS as|IN poison|NN data|NNS or|CC as|IN memory|JJ errors|NNS .|.
implication	spurious|JJ memory|NN errors|NNS and|CC poisoned|VBN data|NNS may|MD be|VB logged|VBN when|WRB mirroring|NN is|VBZ enabled|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	msr_turbo_activation_ratio|NN msr|NNS can|MD not|RB be|VB locked|VBN
problem	setting|VBG the|DT turbo_activation_ratio_lock|NN field|NN (|( bit|RB 31|CD )|) of|IN the|DT msr_turbo_activation_ratio|NN msr|NN (|( 64ch|CD )|) has|VBZ no|DT effect|NN ;|: it|PRP does|VBZ not|RB block|VB future|NN writes|VBZ to|TO the|DT msr_turbo_activation_ratio|NN msr|NN .|.
implication	software|NN can|MD not|RB rely|VB on|IN locking|VBG msr_turbo_activation_ratio|NN msr|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr4|NN clk|NNS signal|NN may|MD incorrectly|RB float|VB during|IN warm|JJ reset|NN or|CC s3|NN state|NN
problem	the|DT processor|NN may|MD not|RB drive|VB the|DT ddr4|NN clock|NN signal|NN during|IN warm|JJ reset|NN or|CC during|IN s3|JJ state|NN rather|RB than|IN driving|VBG the|DT signal|NN low|JJ as|IN required|VBN by|IN the|DT jedec|NN ddr4|NN specification|NN .|.
implication	the|DT anomalous|JJ electrical|JJ condition|NN of|IN an|DT undriven|JJ clock|NN signal|NN can|MD lead|VB to|TO correctable|JJ and|CC uncorrectable|JJ memory|NN errors|NNS (|( ia32_mci_status.mcacod|JJ =|NN 0x009n|CD ,|, where|WRB n|NN is|VBZ the|DT channel|NN number|NN )|) after|IN a|DT warm|JJ reset|NN or|CC when|WRB resuming|VBG from|IN s3|JJ state|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr4|NN self|PRP refresh|JJ entry|NN may|MD result|VB in|IN memory|NN read|JJ errors|NNS
problem	the|DT processor|NN may|MD violate|VB the|DT jedec|NN power|NN down|IN timing|NN tcpded|JJ parameter|NN specification|NN associated|VBN with|IN ddr4|JJ self-refresh|JJ entry|NN .|.
implication	correctable|JJ and/or|NN uncorrectable|JJ memory|NN read|JJ errors|NNS may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN .|. please|VB refer|NN to|TO latest|JJS revision|NN of|IN grantley-ep|JJ platform|NN reference|NN code.a|NN bios|NNS code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vt-d|JJ memory|NN check|NN error|NN on|IN an|DT intel|NN quickdata|NN technology|NN channel|NN may|MD cause|VB all|DT other|JJ channels|NNS to|TO master|VB abort|NN
problem	an|DT intel|NN quickdata|NN technology|NN dma|VBZ access|NN to|TO intel|VB vt-d|JJ protected|JJ memory|NN that|WDT results|NNS in|IN a|DT protected|JJ memory|NN check|NN error|NN may|MD cause|VB master|NN abort|NN completions|NNS on|IN all|DT other|JJ intel|NN quickdata|NNS technology|NN dma|NN channels|NNS .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT error|NN during|IN intel|NN quickdata|NNS technology|NN dma|VBZ access|NN to|TO an|DT intel|NN vt-d|NN protected|VBD memory|NN address|NN may|MD cause|VB a|DT master|NN abort|NN on|IN other|JJ intel|NN quickdata|NNS technology|NN dma|NN channels|NNS .|.
workaround	none|NN identified|VBN .|.
title	writes|NNS to|TO some|DT control|NN register|NN bits|NNS ignore|VBP byte|NN enable|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, partial|JJ writes|NNS to|TO some|DT registers|NNS write|VBP the|DT full|JJ register|NN .|. the|DT affected|JJ registers|NNS are|VBP :|: saddbgmm2_cfg|NN (|( device|JJ 12|CD ;|: function|NN 0-7|CD ;|: offset|VBN 0xa8|CD and|CC device|RB 13|CD ;|: function|NN 0-6|CD ;|: offset|VB 0xa8|CD )|) and|CC llcerrinj_cfg|$ (|( device|NN 12|CD ;|: function|NN 0-7|CD ;|: offset|VBN 0xfc|CD and|CC device|RB 13|CD ;|: function|NN 0-6|CD ;|:
implication	partial|JJ writes|NNS of|IN the|DT registers|NNS listed|VBN above|RB may|MD result|VB in|IN changes|NNS to|TO register|VB bytes|NNS that|WDT were|VBD intended|VBN to|TO be|VB unmodified|JJ .|.
workaround	none|NN identified|VBN .|. use|NN aligned|VBD ,|, full-width|JJ dword|NN (|( 32-bit|JJ )|) read-modify-write|JJ sequencing|NN to|TO change|VB a|DT portion|NN or|CC portions|NNS of|IN the|DT registers|NNS listed|VBN .|.
title	invalid|JJ intel|NN quickdata|NN technology|NN xor|NNP descriptor|NN source|NN addressing|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	intel|NN quickdata|NN technology|NN (|( that|WDT is|VBZ crystal|JJ beach|NN dma|NN v3.2|NN )|) does|VBZ not|RB correctly|RB halt|JJ and|CC report|NN aborts|NNS on|IN illegal|JJ source|NN addresses|NNS placed|VBN in|IN a|DT cbdma|NN descriptor|NN regardless|NN of|IN type|NN (|( legacy|NN or|CC pq|NN )|) .|. this|DT abort|JJ condition|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	ensure|VB xor|JJ dma|NN descriptor|NN source|NN addresses|VBZ targets|NNS valid|JJ dram|JJ memory|NN locations|NNS .|.
title	warm|JJ reset|NN may|MD cause|VB pcie|JJ hot-plug|JJ sequencing|NN failure|NN
problem	the|DT integrated|VBN i/o|NN unit|NN uses|VBZ the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) to|TO communicate|VB with|IN power|NN controllers|NNS ,|, switches|NNS ,|, and|CC leds|NNS associated|VBN with|IN pcie|JJ hot-plug|JJ sequencing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT warm|JJ reset|NN occurring|VBG when|WRB a|DT vpp|JJ transaction|NN is|VBZ in|IN progress|NN may|MD result|VB in|IN an|DT extended|JJ vpp|NN stall|NN ,|, termination|NN of|IN the|DT inflight|JJ vpp|NN transaction|NN ,|, or|CC a|DT transient|JJ power|NN down|IN of|IN slots|NNS subject|JJ to|TO vpp|VB power|NN control|NN .|.
implication	during|IN or|CC shortly|RB after|IN a|DT warm|JJ reset|NN ,|, when|WRB this|DT erratum|NN occurs|VBZ ,|, pcie|JJ hot-plug|JJ sequencing|NN may|MD experience|VB transient|NN or|CC persistent|JJ failures|NNS or|CC slots|NNS may|MD experience|VB unexpected|JJ transient|NN power|NN down|IN events|NNS .|. in|IN certain|JJ instances|NNS ,|, a|DT cold|JJ reset|NN may|MD be|VB needed|VBN to|TO fully|RB restore|VB operation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	prochot|JJ #|# assertion|NN during|IN warm|JJ reset|NN may|MD cause|VB persistent|JJ performance|NN reduction|NN
problem	assertion|NN of|IN prochot|JJ #|# after|IN reset|NN #|# deassertion|NN but|CC before|IN bios|NNS has|VBZ completed|VBN reset|JJ initialization|NN (|( indicated|VBN by|IN cpl3|NN )|) may|MD result|VB in|IN persistent|NN processor|NN throttling|VBG .|. asserting|VBG prochot|JJ #|# during|IN and|CC after|IN reset|JJ #|# assertion|NN for|IN frb|NN (|( fault|JJ resilient|JJ boot|NN )|) tri-stating|NN of|IN the|DT processor|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resultant|JJ persistent|NN throttling|VBG substantially|RB reduces|VBZ the|DT processor|NN 's|POS performance|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	operand-size|JJ override|NN prefix|NN causes|VBZ 64-bit|JJ operand|JJ form|NN of|IN movbe|JJ instruction|NN to|TO cause|VB a|DT problem|NN
problem	execution|NN of|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN with|IN an|DT operand-size|JJ override|NN instruction|NN prefix|NN (|( 66h|CD )|) may|MD incorrectly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|.
implication	a|DT movbe|JJ instruction|NN with|IN both|DT rex.w=1|NNS and|CC a|DT 66h|CD prefix|NN will|MD unexpectedly|RB cause|VB an|DT invalid-opcode|JJ exception|NN (|( #|# ud|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB use|VB a|DT 66h|CD instruction|NN prefix|NN with|IN a|DT 64-bit|JJ operand|NN movbe|NN instruction|NN .|.
title	peci|NN rdiamsr|NN accesses|NNS during|IN boot|NN or|CC warm|JJ reset|NN may|MD cause|VB the|DT processor|NN to|TO hang|VB
problem	the|DT processor|NN may|MD hang|VB when|WRB peci|NN rdiamsr|NN (|( )|) accesses|VBZ occur|JJ soon|RB after|IN processor|JJ power-on|NN or|CC warm|JJ reset|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB and|CC as|IN a|DT result|NN peci|NN will|MD be|VB unable|JJ to|TO complete|VB reads|NNS to|TO the|DT processor|NN 's|POS machine|NN check|NN banks|NNS .|.
workaround	all|DT peci|NN rdiamsr|NN (|( )|) accesses|VBZ should|MD be|VB delayed|VBN until|IN the|DT cpu|NN microcode|NN update|JJ revision|NN is|VBZ non-zero|JJ .|. cpu|NN microcode|NN update|JJ revision|NN can|MD be|VB accessed|VBN by|IN peci|NN rdpkgconfig|NN (|( )|) with|IN index=0|NN and|CC parameter=4|NN .|.
title	ddr4|NN rank|NN aliasing|VBG with|IN heavy|JJ memory|NN traffic|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	under|IN complex|JJ conditions|NNS ,|, ddr4|NN rank|NN aliasing|VBG during|IN extended|VBN periods|NNS of|IN heavy|JJ memory|NN traffic|NN may|MD lead|VB to|TO a|DT system|NN hang|NN with|IN ia32_mc|JJ {|( 17-19|JJ }|) _status.mscod|NNP =|$ 0x000c|CD .|.
implication	ddr4|NN rank|NN aliasing|NN may|MD affect|VB the|DT reliability|NN of|IN a|DT highly|RB utilized|JJ system|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	early|RB thermal|JJ throttling|NN may|MD occur|VB
problem	systems|NNS engineered|VBD to|TO published|VB thermal|JJ specifications|NNS and|CC requirements|NNS may|MD throttle|VB early|JJ due|JJ to|TO insufficient|JJ thermal|JJ margin|NN on|IN the|DT processor|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT thermal|JJ throttling|NN may|MD begin|VB as|RB much|JJ as|IN 2|CD c|NNS early|RB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN qpi|NN link|VBP re-training|NN after|IN a|DT warm|JJ reset|NN or|CC l1|JJ exit|NN may|MD be|VB unsuccessful|JJ
problem	after|IN a|DT warm|JJ reset|NN or|CC an|DT l1|JJ exit|NN ,|, the|DT intel|NN qpi|JJ links|NNS may|MD not|RB train|VB successfully|RB .|.
implication	a|DT failed|JJ intel|NN qpi|NN link|NN can|MD lead|VB to|TO reduced|JJ system|NN performance|NN or|CC an|DT inoperable|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB
problem	if|IN a|DT pcie|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) ,|, an|DT error|NN is|VBZ logged|VBN in|IN the|DT uncerrsts|NNS register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 14ch|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 14ch|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT header|NN of|IN the|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB in|IN the|DT hdrlog|NN register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 164h|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 164h|CD )|) .|.
implication	the|DT pcie|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ not|RB logged|VBN correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	attempting|VBG to|TO enter|VB adr|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT attempt|NN to|TO transition|VB the|DT memory|NN subsystem|NN to|TO adr|VB (|( asynchronous|JJ dram|NN self|PRP refresh|VBP )|) mode|NN may|MD fail|VB .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|JJ commands|NNS during|IN warm|JJ reset|NN may|MD lead|VB to|TO an|DT undefined|JJ machine|NN check|NN error|NN
problem	after|IN a|DT warm|JJ reset|NN request|NN is|VBZ made|VBN ,|, generally|RB by|IN bios|NNS or|CC in|IN response|NN to|TO a|DT processor|NN error|NN ,|, the|DT processor|NN is|VBZ not|RB able|JJ to|TO accept|VB peci|JJ commands|NNS until|IN the|DT subsequent|JJ reset|NN #|# signal|JJ assertion|NN ends|VBZ .|. a|DT peci|JJ command|NN during|IN this|DT interval|NN will|MD log|VB an|DT undefined|JJ model|NN specific|JJ error|NN code|NN of|IN 0x26|CD in|IN bits|NNS [|VBP 31:24|CD ]|NN of|IN the|DT ia32_mci_status|NN msr|NN (|( 411h|CD )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, attempts|NNS to|TO issue|VB peci|JJ commands|NNS to|TO the|DT processor|NN while|IN reset|NN #|# is|VBZ asserted|VBN may|MD result|VB in|IN an|DT unexpected|JJ error|NN .|.
workaround	an|DT external|JJ agent|NN that|WDT is|VBZ able|JJ to|TO issue|VB peci|JJ commands|NNS must|MD not|RB issue|VB peci|JJ commands|NNS during|IN the|DT interval|NN from|IN warm|JJ reset|NN request|NN to|TO reset|VB #|# deassertion|NN .|.
title	spurious|JJ corrected|VBD errors|NNS may|MD be|VB reported|VBN
problem	due|JJ this|DT erratum|NN ,|, spurious|JJ corrected|VBN errors|NNS may|MD be|VB logged|VBN in|IN the|DT ia32_mc0_status|NN register|NN with|IN the|DT valid|JJ field|NN (|( bit|RB 63|CD )|) set|NN ,|, the|DT uncorrected|JJ error|NN field|NN (|( bit|RB 61|CD )|) not|RB set|VBN ,|, a|DT model|NN specific|JJ error|NN code|NN (|( bits|NNS [|VBP 31:16|CD ]|NNP )|) of|IN 0x000f|CD ,|, and|CC an|DT mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NNP )|) of|IN 0x0005|CD .|. if|IN cmci|NN is|VBZ enabled|VBN ,|, these|DT spurious|JJ corrected|VBD errors|NNS also|RB signal|JJ interrupts|NNS .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, software|NN may|MD see|VB corrected|JJ errors|NNS that|WDT are|VBP benign|JJ .|. these|DT corrected|VBN errors|NNS may|MD be|VB safely|RB ignored|VBN .|.
workaround	none|NN identified|VBN .|.
title	system|NN hang|NN may|MD occur|VB during|IN warm|JJ reset|NN due|JJ to|TO smbus|VB activity|NN
problem	smbus|JJ activity|NN during|IN warm|JJ reset|NN may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT system|NN hang|NN may|MD occur|VB during|IN warm|JJ reset|NN if|IN activity|NN on|IN the|DT smbus|NN is|VBZ present|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN pcs|NNS package|NN identifier|JJR command|NN operates|VBZ incorrectly|RB on|IN certain|JJ skus|NN
problem	the|DT max|NN thread|NN id|NN value|NN returned|VBD via|IN peci|NN pcs|NNS (|( package|NN config|RB space|NN )|) command|NN ,|, package|NN identifier|NN service|NN (|( index|NN 00|CD )|) ,|, parameter|JJ value|NN 0x0003|CD ,|, may|MD be|VB incorrect|JJ on|IN e5-2643v3|JJ and|CC e5-2637v3|JJ skus|NN .|.
implication	a|DT peci|JJ agent|NN may|MD be|VB given|VBN an|DT incorrect|JJ count|NN of|IN logical|JJ processors|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN trusted|VBD execution|NN technology|NN uses|VBZ incorrect|JJ tpm|NN 2.0|CD nv|JJ space|NN index|NN handles|NNS
problem	intel|NN txt|NN (|( trusted|JJ execution|NN technology|NN )|) uses|VBZ tpm|NN (|( trusted|JJ platform|NN module|NN )|) 2.0|CD draft|NN specification|NN handles|NNS (|( indices|NNS )|) aux|VBP 01800003|CD ,|, ps|NN 01800001|CD ,|, and|CC po|$ 01400003.|CD those|DT handles|NNS conflict|VBP with|IN the|DT released|VBN tcg|NN (|( trusted|JJ computing|VBG group|NN )|) registry|NN of|IN reserved|VBN tpm|NN 2.0|CD handles|NNS and|CC localities|NNS ,|, version|NN 1.0|CD ,|, revision|NN 1|CD .|.
implication	intel|NN txt|NN tpm|VBD 2.0|CD handles|NNS may|MD conflict|VB with|IN platform|JJ manufacturer|NN or|CC owner|NN usage|NN of|IN tpm|NN nv|JJ space|NN .|. intel|NN has|VBZ not|RB identified|VBN any|DT functional|JJ impact|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	surprise|VB down|RP error|NN status|NN is|VBZ not|RB set|VBN correctly|RB on|IN dmi|NN port|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT surprise_down_error_status|NN (|( uncerrsts|JJ device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 0x14c|CD ;|: bit|RB 5|CD )|) is|VBZ not|RB set|VBN to|TO 1|CD when|WRB dmi|NN port|NN detects|VBZ a|DT surprise|NN down|RP error|NN .|.
implication	surprise|VB down|RP errors|NNS will|MD not|RB be|VB logged|VBN for|IN the|DT dmi|NN port|NN .|. software|NN that|WDT relies|VBZ on|IN this|DT status|NN bit|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN to|TO count|VB off_core_response_|RB {|( 1,2|CD }|) (|( events|NNS b7h|NN and|CC b8h|NN )|) ,|, data|NNS obtained|VBD for|IN remote|JJ dram|NN may|MD be|VB attributed|VBN to|TO l3_miss_remote_hop0|VB (|( as|IN programmed|VBN by|IN msr_offcore_rsp_|NN {|( 1,2|CD }|) (|( msrs|JJ 1a6h|CD ,|, 1a7h|CD )|) bit|NN 27|CD )|) instead|RB of|IN l3_miss_remote_hop1|NN (|( bit|IN 28|CD )|) or|CC l3_miss_remote_hop2p|NN (|( bit|IN 29|CD )|) .|. data|NNS provided|VBD from|IN remote|JJ caching|VBG agent|NN associated|VBN with|IN remote|JJ dram|NN is|VBZ unaffected|JJ .|.
implication	l3_miss_remote_hop0|NN may|MD over|VB count|NN ,|, while|IN l3_miss_remote_hop1|NN and|CC l3_miss_remote_hop2p|NN may|MD undercount|VB .|.
workaround	none|NN identified|VBN .|. set|VB all|DT three|CD configuration|NN bits|NNS (|( l3_miss_remote_hop0|NN ,|, l3_miss_remote_hop1|NN ,|, l3_miss_remote_hop2p|NN )|) to|TO obtain|VB the|DT total|JJ count|NN of|IN data|NNS supplied|VBN by|IN remote|JJ agents|NNS .|.
problem	when|WRB a|DT single|JJ vr|NN (|( voltage|JJ regulator|NN )|) is|VBZ used|VBN by|IN more|JJR than|IN one|CD populated|JJ memory|NN channel|NN ,|, power|NN readings|NNS of|IN these|DT memory|NN channels|NNS may|MD not|RB be|VB accurate|JJ .|.
implication	rapl|NN (|( running|VBG average|JJ power|NN limit|NN )|) memory|NN power|NN regulation|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT p-state|JJ or|CC c-state|JJ transition|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	for|IN a|DT small|JJ subset|NN of|IN parts|NNS under|IN elevated|VBN die|JJ temperature|NN conditions|NNS ,|, a|DT p-state|JJ or|CC c-|JJ state|NN transition|NN may|MD result|VB in|IN a|DT system|NN timeout|NN or|CC system|NN shutdown|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD shutdown|VB or|CC report|VB a|DT timeout|NN error|NN ;|: intel|NN has|VBZ observed|VBN transaction|NN completion|NN timeouts|NNS and|CC other|JJ internal|JJ timeouts|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN by|IN returning|VBG from|IN a|DT nested|JJ task|NN does|VBZ not|RB serialize|VB the|DT processor|NN (|( contrary|JJ to|TO the|DT software|NN developer|NN 's|POS manual|JJ vol|NN .|. 3|CD section|NN titled|VBN serializing|JJ instructions|NNS )|) .|.
implication	software|NN which|WDT depends|VBZ on|IN the|DT serialization|NN property|NN of|IN iret|NN during|IN task|NN switching|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD execute|VB an|DT mfence|NN instruction|NN immediately|RB prior|RB to|TO the|DT iret|JJ instruction|NN if|IN serialization|NN is|VBZ needed|VBN .|.
problem	a|DT microcode|NN update|NN loaded|VBN by|IN the|DT operating|NN system|NN or|CC virtual|JJ machine|NN monitor|NN may|MD change|VB the|DT power|NN management|NN configuration|NN previously|RB established|VBN by|IN the|DT bios|NNS .|.
implication	loading|VBG a|DT microcode|NN update|NN after|IN bios|NNS initialization|NN completes|NNS may|MD cause|VB higher|JJR than|IN expected|VBN idle|JJ power|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD be|VB logged|VBN
problem	when|WRB a|DT memory|NN ecc|NN error|NN occurs|VBZ ,|, a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD also|RB be|VB logged|VBN on|IN another|DT memory|NN channel|NN .|.
implication	a|DT patrol|NN scrub|NN correctable|JJ error|NN may|MD be|VB incorrectly|RB logged|VBN .|.
workaround	none|NN identified|VBN .|. the|DT home|NN agent|NN error|NN registers|NNS and|CC correctable|JJ error|NN count|NN registers|NNS (|( bus|JJ 1|CD ;|: device|NN 20|CD ;|: function|NN 2|CD ;|: offset|VBN 104-110|CD )|) provides|VBZ accurate|JJ error|NN information|NN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS may|MD undercount|VB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB uncore|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsps|NN (|( 1a6h|CD and|CC 1a7h|CD ,|, respectively|RB )|) for|IN core-originated|JJ requests|NNS .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, corewb|NN (|( bit|IN 3|CD )|) ,|, pf_l3_data_rd|FW (|( bit|VB 7|CD )|) ,|, pf_l3_rfo|FW (|( bit|VB 8|CD )|) ,|, pr_l3_code_rd|FW (|( bit|VB 9|CD )|) ,|, split_lock_uc_lock|NN (|( bit|IN 10|CD )|) ,|, and|CC streaming_stores|NNS (|( bit|VB 11|CD )|) request|NN types|NNS may|MD undercount|VB .|.
implication	these|DT performance|NN monitoring|NN events|NNS may|MD not|RB produce|VB reliable|JJ results|NNS for|IN the|DT listed|VBN request|NN types|NNS .|.
workaround	none|NN identified|VBD
title	enabling|VBG adr|NN with|IN udimms|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	when|WRB adr|NN (|( asynchronous|JJ dimm|NN self-refresh|NN )|) is|VBZ enabled|VBN during|IN an|DT s3|JJ resume|NN ,|, the|DT processor|NN may|MD cause|VB the|DT udimm|NN to|TO prematurely|RB exit|VB self|NN refresh|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB when|WRB adr|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN may|MD be|VB misattributed|VBN to|TO unknown|VB ,|, and|CC the|DT following|JJ events|NNS may|MD undercount|VB mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT unexpected|JJ machine|NN check|NN exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	interrupt|JJ remapping|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, back-to-back|NN interrupt|NN requests|NNS when|WRB interrupt|JJ remapping|NN is|VBZ enabled|VBN may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN hang|NN may|MD be|VB associated|VBN with|IN a|DT queued|JJ invalidation|NN of|IN the|DT ioapic|NN that|WDT does|VBZ not|RB complete|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN tsx|NN is|VBZ not|RB supported|VBN .|.
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62:61|CD ]|NN .|. this|DT is|VBZ most|RBS easily|RB accomplished|VBN by|IN sign|NN extending|VBG from|IN bit|NN [|JJ 47|CD ]|NN to|TO bits|NNS [|$ 62:48|CD ]|NN .|.
title	jtag|NN boundary|JJ scan|NN for|IN intel|NN qpi|NN and|CC pcie*|JJ lanes|NNS may|MD report|VB incorrect|VB stuck|VBN at|IN 1|CD errors|NNS .|.
problem	boundary|JJ scan|JJ testing|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS may|MD incorrectly|RB report|VB a|DT recurring|VBG stuck|NN at|IN 1|CD failure|NN on|IN intel|NN qpi|NN and|CC pcie|NN receiver|NN lanes|NNS .|. this|DT erratum|VBZ only|RB affects|VBZ boundary|JJ scan|JJ testing|NN and|CC does|VBZ not|RB affect|VB functional|JJ operation|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN boundary|JJ scan|JJ test|NN failures|NNS reported|VBN on|IN one|CD or|CC more|JJR of|IN the|DT intel|NN qpi|NN and|CC pcie|NN lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN .|.
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG isoch|JJ mode|NN may|MD cause|VB the|DT system|NN to|TO hang|VB
problem	when|WRB isoch|NN (|( isochronous|JJ )|) operation|NN is|VBZ enabled|VBN within|IN bios|NNS ,|, the|DT system|NN may|MD hang|VB and|CC fail|VB to|TO boot|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB and|CC fail|VB to|TO boot|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pci|NN bars|NNS in|IN the|DT home|NN agent|NN will|MD return|VB non-zero|JJ values|NNS during|IN enumeration|NN
problem	during|IN system|NN initialization|VBP the|DT operating|NN system|NN may|MD access|NN the|DT standard|JJ pci|NN bars|NNS (|( base|NN address|NN registers|NNS )|) .|. due|JJ to|TO this|DT erratum|NN ,|, accesses|VBZ to|TO the|DT home|NN agent|NN bar|NN registers|NNS (|( bus|JJ 1|CD ;|: device|NN 18|CD ;|: function|NN 0,4|CD ;|: offsets|NNS 0x14-0x24|VBP )|) will|MD return|VB non-zero|JJ values|NNS .|.
implication	the|DT operating|NN system|NN may|MD issue|VB a|DT warning|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB
problem	if|IN a|DT pcie|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) ,|, an|DT error|NN is|VBZ logged|VBN in|IN the|DT uncerrsts|NNS register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 14ch|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 14ch|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT header|NN of|IN the|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB in|IN the|DT hdrlog|NN register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 164h|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 164h|CD )|) .|.
implication	the|DT pcie|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ not|RB logged|VBN correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	a|DT malformed|JJ tlp|NN may|MD block|VB ecrc|VB error|NN logging|VBG
problem	if|IN a|DT pcie*|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN that|WDT also|RB would|MD generate|VB an|DT ecrc|JJ check|NN failed|VBD error|NN ,|, it|PRP should|MD report|VB a|DT malformed|JJ tlp|NN error|NN .|. when|WRB malformed|VBN tlp|JJ errors|NNS are|VBP masked|VBN ,|, the|DT processor|NN should|MD report|VB the|DT lower-precedence|JJ ecrc|NN check|NN failed|VBD error|NN but|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, it|PRP does|VBZ not|RB .|.
implication	software|NN that|WDT relies|VBZ upon|IN ecrc|FW check|NN failed|VBD error|JJ indication|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB during|IN an|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) slow|VB to|TO fast|VB mode|JJ transition|NN
problem	during|IN an|DT intel|NN qpi|NN slow|JJ mode|NN to|TO fast|VB mode|JJ transition|NN ,|, the|DT ll_status|JJ field|NN of|IN the|DT qpipcsts|NNS register|NN (|( bus|JJ 0|CD ;|: device|NN 8,9,10|CD ;|: function|NN 0|CD ;|: offset|VB 0xc0|CD )|) may|MD not|RB be|VB correctly|RB updated|VBN to|TO reflect|VB link|NN readiness|NN .|.
implication	the|DT system|NN may|MD hang|VB waiting|VBG for|IN the|DT qpipcsts.ll_status|NN to|TO update|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unexpected|JJ performance|NN loss|NN when|WRB turbo|NN disabled|VBD intel|NN xeon|NN processor|NN e5-2600|JJ v4|NN product|NN family|NN 17|CD specification|NN update|NN december|NN 2016|CD
problem	when|WRB intel|NN turbo|VBZ boost|NN technology|NN is|VBZ disabled|VBN by|IN ia32_misc_enables|NNS msr|NNS (|( 416h|CD )|) turbo_mode_disable|JJ bit|NN 38|CD ,|, the|DT ring|NN operating|VBG frequency|NN may|MD be|VB below|IN p1|NN operating|NN frequency|NN .|.
implication	processor|NN performance|NN may|MD be|VB below|IN expectations|NNS for|IN p1|NN operating|NN frequency|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	attempting|VBG to|TO enter|VB adr|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT attempt|NN to|TO transition|VB the|DT memory|NN subsystem|NN to|TO adr|VB (|( asynchronous|JJ dram|NN self|PRP refresh|VBP )|) mode|NN may|MD fail|VB .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	due|JJ to|TO this|DT erratum|NN ,|, with|IN ddr4-2133|JJ memory|NN ,|, exiting|VBG from|IN pc3|NN (|( package|VB c3|NN )|) or|CC pc6|NN (|( package|VB c6|NN )|) state|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN may|MD shut|VB down|RP unexpectedly|RB during|IN a|DT warm|JJ reset|NN
problem	certain|JJ complex|JJ internal|JJ timing|NN conditions|NNS present|VBP when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN can|MD prevent|VB the|DT orderly|JJ completion|NN of|IN in-flight|JJ transactions|NNS .|. it|PRP is|VBZ possible|JJ under|IN these|DT conditions|NNS that|IN the|DT warm|JJ reset|NN will|MD fail|VB and|CC trigger|VB a|DT full|JJ system|NN shutdown|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD shut|VB down|RP and|CC all|DT machine|NN check|NN error|NN logs|NNS will|MD be|VB lost|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cat|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, cat|NN (|( cache|JJ allocation|NN technology|NN )|) way|NN enforcement|NN may|MD not|RB behave|VB as|IN configured|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cache|VBP quality|NN of|IN service|NN guarantees|NNS may|MD not|RB be|VB met|VBN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN .|. the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	instruction|NN fetch|NN may|MD cause|VB machine|NN check|NN if|IN page|NN size|NN and|CC memory|NN type|NN was|VBD changed|VBN without|IN invalidation|NN
problem	this|DT erratum|NN may|MD cause|VB a|DT machine-check|JJ error|NN (|( ia32_mci_status.mcacod=0150h|NN )|) on|IN the|DT fetch|NN of|IN an|DT instruction|NN that|WDT crosses|VBZ a|DT 4-kbyte|JJ address|NN boundary|NN .|. it|PRP applies|VBZ only|RB if|IN (|( 1|CD )|) the|DT 4-kbyte|JJ linear|JJ region|NN on|IN which|WDT the|DT instruction|NN begins|VBZ is|VBZ originally|RB translated|VBN using|VBG a|DT 4-kbyte|JJ page|NN with|IN the|DT wb|JJ memory|NN type|NN ;|: (|( 2|CD )|) the|DT paging|NN structures|NNS are|VBP later|RB modified|VBN so|IN that|DT linear|JJ region|NN is|VBZ translated|VBN using|VBG a|DT large|JJ page|NN (|( 2-mbyte|JJ ,|, 4-mbyte|JJ ,|, or|CC 1-|JJ gbyte|NN )|) with|IN the|DT uc|JJ memory|NN type|NN ;|: and|CC (|( 3|CD )|) the|DT instruction|NN fetch|NN occurs|VBZ after|IN the|DT paging-|JJ structure|NN modification|NN but|CC before|IN software|NN invalidates|VBZ any|DT tlb|JJ entries|NNS for|IN the|DT linear|JJ region|NN .|.
implication	due|JJ to|TO this|DT erratum|NN an|DT unexpected|JJ machine|NN check|NN with|IN error|NN code|NN 0150h|CD may|MD occur|VB ,|, possibly|RB resulting|VBG in|IN a|DT shutdown|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB write|VB to|TO a|DT paging-structure|JJ entry|NN in|IN a|DT way|NN that|WDT would|MD change|VB ,|, for|IN any|DT linear|JJ address|NN ,|, both|CC the|DT page|NN size|NN and|CC the|DT memory|NN type|NN .|. it|PRP can|MD instead|RB use|VB the|DT following|JJ algorithm|NN :|: first|JJ clear|VBP the|DT p|NN flag|NN in|IN the|DT relevant|JJ paging-structure|NN entry|NN (|( for|IN example|NN ,|, pde|NN )|) ;|: then|RB invalidate|VB any|DT translations|NNS for|IN the|DT affected|JJ linear|JJ addresses|NNS ;|: and|CC then|RB modify|VB the|DT relevant|JJ paging-structure|JJ entry|NN to|TO set|VB the|DT p|NN flag|NN and|CC establish|VB the|DT new|JJ page|NN size|NN and|CC memory|NN type|NN .|.
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|. workaround|IN none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
title	performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN (|( event|NN c1h|NN ;|: umask|JJ 08h|CD )|) and|CC other_assists.sse_to_avx|$ (|( event|NN c1h|NN ;|: umask|JJ 10h|CD )|) incorrectly|RB increment|JJ and|CC over|RB count|NN when|WRB an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) abort|NN occurs|VBZ .|.
implication	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN (|( event|NN abh|NN ;|: umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN dsb|NN (|( decode|JJ stream|NN buffer|NN )|) to|TO mite|VB (|( macro|JJ instruction|NN translation|NN engine|NN )|) switches|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dsb2mite_switches.count|NN event|NN will|MD count|VB speculative|JJ switches|NNS and|CC cause|VB the|DT count|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	timed|VBN mwait|NN may|MD use|VB deadline|NN of|IN a|DT previous|JJ execution|NN
problem	a|DT timed|JJ mwait|NN instruction|NN specifies|VBZ a|DT tsc|JJ deadline|NN for|IN execution|NN resumption|NN .|. if|IN a|DT wake|NN event|NN causes|VBZ execution|NN to|TO resume|VB before|IN the|DT deadline|NN is|VBZ reached|VBN ,|, a|DT subsequent|JJ timed|JJ mwait|NN instruction|NN may|MD incorrectly|RB use|VB the|DT deadline|NN of|IN the|DT previous|JJ timed|VBD mwait|NN when|WRB that|DT previous|JJ deadline|NN is|VBZ earlier|JJR than|IN the|DT new|JJ one|CD .|.
implication	a|DT timed|JJ mwait|NN may|MD end|VB earlier|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	locked|VBN load|JJ performance|NN monitoring|NN events|NNS may|MD under|IN count|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency|NN (|( event|NN cdh|NN ;|: umask|JJ 01h|CD )|) ,|, mem_load_retired.l2_hit|FW (|( event|NN d1h|NN ;|: umask|JJ 02h|CD )|) ,|, and|CC mem_uops_retired.locked|VBD (|( event|NN doh|NN ;|: umask|JJ 20h|CD )|) should|MD count|VB the|DT number|NN of|IN locked|JJ loads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD under|IN count|NN for|IN locked|JJ transactions|NNS that|WDT hit|VBD the|DT l2|NN cache|NN .|.
implication	the|DT above|JJ event|NN count|NN will|MD under|IN count|NN on|IN locked|JJ loads|NNS hitting|VBG the|DT l2|NN cache|NN .|.
workaround	none|NN identified|VBN .|.
title	transactional|JJ abort|NN may|MD cause|VB an|DT incorrect|JJ branch|NN record|NN
problem	if|IN an|DT intel|NN transactional|JJ synchronization|NN extensions|NNS (|( intel|NN tsx|NN )|) transactional|JJ abort|NN event|NN occurs|VBZ during|IN a|DT string|NN instruction|NN ,|, the|DT from-ip|NN in|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) is|VBZ not|RB correctly|RB reported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|JJ from-ip|NN on|IN the|DT top|NN of|IN lbr|JJ stack|NN may|MD be|VB observed|VBN .|. workaround|IN none|NN identified|VBN .|.
problem	due|JJ to|TO this|DT erratum|NN ,|, pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) may|MD be|VB repeatedly|RB issued|VBN until|IN the|DT counter|NN overflow|JJ bit|NN is|VBZ cleared|VBN in|IN the|DT overflowing|NN counter|NN .|.
implication	multiple|JJ pmis|NN may|MD be|VB received|VBN when|WRB a|DT performance|NN monitor|NN counter|NN overflows|NNS .|. workaround|IN none|NN identified|VBN .|. if|IN the|DT pmi|NN is|VBZ programmed|VBN to|TO generate|VB an|DT nmi|NN ,|, software|NN may|MD delay|VB the|DT
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN packet|NN generation|NN may|MD stop|VB sooner|JJR than|IN expected|VBN
problem	setting|VBG the|DT stop|JJ bit|NN (|( bit|IN 4|CD )|) in|IN a|DT table|NN of|IN physical|JJ addresses|NNS entry|NN directs|VBZ the|DT processor|NN to|TO stop|VB intel|NN pt|NN (|( processor|JJ trace|NN )|) packet|NN generation|NN when|WRB the|DT associated|VBN output|NN region|NN is|VBZ filled|VBN .|. the|DT processor|NN indicates|VBZ this|DT has|VBZ occurred|VBN by|IN setting|VBG the|DT stopped|JJ bit|NN (|( bit|IN 5|CD )|) of|IN ia32_rtit_status|NN msr|NN (|( 571h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, packet|NN generation|NN may|MD stop|VB earlier|JJR than|IN expected|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT outputoffset|JJ field|NN (|( bits|NNS [|VBP 62:32|CD ]|NNP )|) of|IN the|DT ia32_rtit_output_mask_ptrs|NN msr|NN (|( 561h|CD )|) holds|VBZ a|DT value|NN that|WDT is|VBZ less|JJR than|IN the|DT size|NN of|IN the|DT output|NN region|NN which|WDT triggered|VBD the|DT stop|JJ condition|NN ;|: intel|NN pt|NN analysis|NN software|NN should|MD not|RB attempt|VB to|TO decode|VB packet|NN data|NNS bytes|VBZ beyond|IN the|DT outputoffset|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
problem	an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) transactional|JJ region|NN begins|VBZ with|IN an|DT instruction|NN with|IN the|DT xacquire|NN prefix|NN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|VBZ from|IN within|IN the|DT transactional|JJ region|NN of|IN the|DT memory|NN destination|NN of|IN that|DT instruction|NN may|MD return|VB the|DT value|NN that|WDT was|VBD in|IN memory|NN before|IN the|DT transactional|JJ region|NN began|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN event|NN instr_retired.all|NN may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN feature|NN pdir|NN (|( precise|JJ distribution|NN of|IN instructions|NNS retired|VBN )|) for|IN instr_retired.all|NN (|( event|NN c0h|NN ;|: umask|JJ 01h|CD )|) will|MD generate|VB redundant|JJ pebs|NN (|( precise|JJ event|NN based|VBN sample|NN )|) records|NNS for|IN a|DT counter|NN overflow|NN .|. this|DT can|MD occur|VB if|IN the|DT lower|JJR 6|CD bits|NNS of|IN the|DT performance|NN monitoring|NN counter|NN are|VBP not|RB initialized|VBN or|CC reset|VBN to|TO 0|CD ,|, in|IN the|DT pebs|NN counter|NN reset|VBD field|NN of|IN the|DT ds|NN buffer|NN management|NN area|NN .|.
implication	the|DT performance|NN monitor|NN feature|NN pdir|NN ,|, may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN .|.
workaround	initialize|NN or|CC reset|VB the|DT counters|NNS such|JJ that|IN lower|JJR 6|CD bits|NNS are|VBP 0|CD .|.
title	reset|NN during|IN peci|JJ transaction|NN may|MD cause|VB a|DT machine|NN check|NN exception|NN
problem	if|IN a|DT peci|JJ transaction|NN is|VBZ interrupted|VBN by|IN a|DT warm|JJ reset|NN ,|, it|PRP may|MD result|VB in|IN a|DT machine|NN check|NN exception|NN with|IN mcacod|NN of|IN 0x402|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN becomes|VBZ unresponsive|JJ and|CC a|DT machine|NN check|NN will|MD be|VB generated|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ packets|NNS are|VBP not|RB generated|VBN as|IN expected|VBN
problem	the|DT intel|NN pt|NN mode.exec|NN (|( mode|JJ packet|NN execution|NN mode|NNP leaf|NN )|) ,|, pip|FW (|( paging|VBG information|NN packet|NN )|) ,|, and|CC cbr|NN (|( core|NN :|: bus|NN ratio|NN )|) packets|NNS are|VBP generated|VBN at|IN the|DT following|VBG psb+|NN (|( packet|NN stream|RB boundary|JJ )|) event|NN rather|RB than|IN at|IN the|DT time|NN of|IN the|DT originating|VBG event|NN as|IN expected|VBN .|.
implication	the|DT decoder|NN may|MD not|RB be|VB able|JJ to|TO properly|RB disassemble|JJ portions|NNS of|IN the|DT binary|NN or|CC interpret|JJ portions|NNS of|IN the|DT trace|NN because|IN many|JJ packets|NNS may|MD be|VB generated|VBN between|IN the|DT mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ events|NNS and|CC the|DT following|JJ psb+|NN event|NN .|.
workaround	the|DT processor|NN inserts|VBZ these|DT packets|NNS as|IN status|NN packets|NNS in|IN the|DT psb+|NN block|NN .|. the|DT decoder|NN may|MD have|VB to|TO skip|VB forward|RB to|TO the|DT next|JJ psb+|NN block|NN in|IN the|DT trace|NN to|TO obtain|VB the|DT proper|JJ updated|JJ information|NN to|TO continue|VB decoding|VBG .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
problem	the|DT ia32_pmcx|NN msr|NN (|( c1h|JJ -|: c8h|NN )|) general-purpose|JJ performance|NN counters|NNS may|MD report|VB inaccurate|NN counts|NNS when|WRB the|DT associated|VBN event|NN selection|NN ia32_perfevtselx|NN msrs|NN (|( 186h|CD -|: 18dh|CD )|) anythread|NN field|NN (|( bit|RB 21|CD )|) is|VBZ set|VBN and|CC either|DT .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_pmcx|NN counters|NNS may|MD be|VB inaccurate|JJ .|.
workaround	none|NN identified|VBN .|.
title	an|DT invalid|JJ lbr|NN may|MD be|VB recorded|VBN following|VBG a|DT transactional|JJ abort|NN
problem	use|NN of|IN intel|NN transactional|JJ synchronization|NN extensions|NNS may|MD result|VB in|IN a|DT transactional|JJ abort|NN .|. if|IN an|DT abort|NN occurs|VBZ immediately|RB following|VBG a|DT branch|NN instruction|NN ,|, an|DT invalid|JJ lbr|NN (|( last|JJ branch|NN record|NN )|) may|MD be|VB recorded|VBN before|IN the|DT lbr|NN produced|VBN by|IN the|DT abort|NN .|.
implication	the|DT invalid|JJ lbr|NN may|MD interfere|VB with|IN execution|NN path|NN reconstruction|NN prior|RB to|TO the|DT transactional|JJ abort|NN .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG an|DT rsm|JJ instruction|NN with|IN intel|NN processor|NN trace|NN enabled|VBN will|MD signal|VB a|DT #|# gp|NN
problem	upon|IN delivery|NN of|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) ,|, the|DT processor|NN saves|NNS and|CC then|RB clears|NNS traceen|VBP in|IN the|DT ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) ,|, thus|RB disabling|VBG intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) .|. if|IN the|DT smi|NN handler|NN enables|VBZ intel|NN pt|NN and|CC it|PRP remains|VBZ enabled|VBD when|WRB an|DT rsm|NN instruction|NN is|VBZ executed|VBN ,|, a|DT shutdown|JJ event|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB shutdown|VBN but|CC instead|RB generates|VBZ a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT #|# gp|NN will|MD be|VB signaled|VBN .|.
workaround	if|IN software|NN enables|VBZ intel|NN pt|NN in|IN system-management|JJ mode|NN ,|, it|PRP should|MD disable|VB intel|NN pt|NN before|IN executing|VBG rsm|NN .|.
title	intel|NN processor|NN trace|NN pip|NN may|MD be|VB unexpectedly|RB generated|JJ
problem	when|WRB intel|NN processor|NN trace|NN is|VBZ enabled|VBN ,|, psb+|FW (|( packet|NN stream|RB boundary|JJ )|) packets|NNS may|MD include|VB a|DT pip|NN (|( paging|VBG information|NN packet|NN )|) even|RB though|IN the|DT os|JJ field|NN (|( bit|RB 2|CD )|) of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) is|VBZ 0|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, user-mode|JJ tracing|NN (|( indicated|VBN by|IN ia32_rtit_ctl.os|NN =|NNP 0|CD )|) may|MD include|VB cr3|JJ address|JJ information|NN .|. this|DT may|MD be|VB an|DT undesirable|JJ leakage|NN of|IN kernel|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN does|VBZ not|RB check|VB irte|NN reserved|VBN bits|NNS
problem	as|IN per|IN the|DT intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|NN (|( intel|JJ vt-d|NN )|) specification|NN ,|, bits|VBZ 63|CD :|: haw|NN (|( host|NN address|NN width|NN )|) of|IN the|DT posted|VBN interrupt|JJ descriptor|NN upper|JJ address|NN field|NN in|IN the|DT irte|NN (|( interrupt|JJ remapping|VBG table|JJ entry|NN )|) must|MD be|VB checked|VBN for|IN a|DT value|NN of|IN 0|CD ;|: violations|NNS must|MD be|VB reported|VBN as|IN an|DT interrupt-remapping|JJ fault|NN .|. due|JJ to|TO this|DT erratum|NN ,|, hardware|NN does|VBZ not|RB perform|VB this|DT check|NN and|CC does|VBZ not|RB signal|VB an|DT interrupt-remapping|JJ fault|NN on|IN violations|NNS .|.
implication	if|IN software|NN improperly|RB programs|NNS the|DT reserved|VBN address|NN bits|NNS of|IN posted|VBN interrupt|JJ descriptor|NN upper|JJ address|NN in|IN the|DT irte|NN to|TO a|DT value|NN other|JJ than|IN zero|CD ,|, hardware|NN will|MD not|RB detect|VB and|CC report|VB the|DT violation|NN .|.
workaround	software|NN must|MD ensure|VB posted|VBN interrupt|JJ address|NN bits|NNS 63|CD :|: haw|NN in|IN the|DT irte|NN are|VBP zero|CD .|.
title	pcie*|NN tph|NN request|NN capability|NN structure|NN incorrectly|RB advertises|VBZ device|NN specific|JJ mode|NN as|IN supported|JJ
problem	the|DT tph|NN (|( transaction|NN layer|NN packet|NN processing|NN hints|NNS )|) requester|VBP capability|NN structure|NN (|( pci|JJ express|NN extended|VBD capability|NN id|NN type|NN 0017h|CD )|) incorrectly|RB reports|VBZ that|IN device|NN specific|JJ mode|NN is|VBZ supported|VBN in|IN its|PRP$ tph|NN requester|NN capability|NN register|NN (|( bit|VB 2|CD at|IN offset|VBN 04h|CD in|IN the|DT capability|NN structure|NN )|) .|.
implication	the|DT processor|NN supports|VBZ only|RB no|DT st|NN (|( steering|VBG tag|NN )|) mode|NN .|. the|DT pci|NN express|NN base|NN specification|NN allows|VBZ ,|, in|IN this|DT instance|NN ,|, the|DT tph|NN requester|NN capability|NN structures|VBZ tph|JJ requester|NN control|NN register|NN (|( at|IN offset|RB 08h|CD )|) bits|VBZ 2:0|CD to|TO be|VB hardwired|VBN to|TO 000|CD ,|, forcing|VBG no|DT st|NN mode|NN .|. advertising|NN device|NN specific|JJ mode|NN but|CC forcing|VBG no|DT st|NN mode|NN is|VBZ a|DT violation|NN of|IN the|DT pci|NN express|NN base|NN specification|NN (|( and|CC may|MD be|VB reported|VBN as|IN a|DT compliance|NN issue|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	package|NN c3|NN state|NN or|CC deeper|NN may|MD lead|VB to|TO a|DT reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD reset|VB and|CC signal|VB a|DT machine|NN check|NN error|NN with|IN a|DT ia32_mci_status.mcacod|JJ value|NN of|IN 0400h|CD when|WRB in|IN package|NN c3|NN state|NN or|CC deeper|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD reset|VB and|CC report|VB an|DT uncorrectable|JJ machine|NN check|NN error|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|. it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	vmx-preemption|NN timer|NN may|MD stop|VB operating|NN when|WRB acc|NN is|VBZ enabled|VBN
problem	when|WRB the|DT msr_pkg_cst_config_control.acc_enable|JJ bit|NN (|( msr|JJ e2h|NN ,|, bit|RB 16|CD )|) is|VBZ set|VBN ,|, the|DT vmx-preemption|NN timer|NN is|VBZ not|RB decremented|VBN in|IN the|DT hlt|NN state|NN .|.
implication	when|WRB acc|NN (|( autonomous|JJ c-state|NN control|NN )|) is|VBZ enabled|VBN ,|, the|DT vmx-preemption|NN timer|NN may|MD not|RB cause|VB a|DT vm|NN exit|NN when|WRB expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	intel|NN avx|NN workloads|NNS require|VBP a|DT reduced|JJ maximum|JJ turbo|NN ratio|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN avx|NN turbo|NN ratio|NN is|VBZ higher|JJR than|IN expected|VBN which|WDT may|MD cause|VB the|DT processor|NN to|TO exceed|VB iccmax|JJ limits|NNS and|CC lead|NN to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD exhibit|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG msr_error_control|NN may|MD cause|VB a|DT #|# gp|NN
problem	a|DT wrmsr|NN that|WDT attempts|VBZ to|TO set|VB mode1_memerror_report|NN field|NN (|( bit|RB 1|CD )|) and/or|NN mem_correrr_logging_disable|JJ field|NN (|( bit|RB 5|CD )|) of|IN the|DT msr_error_control|NN msr|NN (|( 17fh|CD )|) may|MD incorrectly|RB cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, if|IN bios|VBN attempts|NNS to|TO change|VB the|DT value|NN of|IN the|DT listed|VBN bits|NNS ,|, a|DT #|# gp|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG acc|NN in|IN vmx|JJ non-root|JJ operation|NN may|MD cause|VB system|NN instability|NN
problem	acc|NN (|( autonomous|JJ c-state|NN control|NN )|) is|VBZ enabled|VBN by|IN setting|VBG acc_enable|JJ (|( bit|VB 16|CD )|) of|IN msr_pkg_cst_config_control|NN (|( e2h|NN )|) to|TO 1.|CD if|IN acc|NN is|VBZ enabled|VBN while|IN the|DT processor|NN is|VBZ in|IN vmx|JJ non-root|JJ operation|NN ,|, an|DT unexpected|JJ vm|NN exit|NN ,|, a|DT machine|NN check|NN ,|, or|CC unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
implication	enabling|VBG acc|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	none|NN identified|VBN .|. bios|NNS should|MD not|RB enable|VB acc|NN .|.
title	a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD be|VB logged|VBN
problem	when|WRB a|DT memory|NN ecc|NN error|NN occurs|VBZ ,|, a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD also|RB be|VB logged|VBN on|IN another|DT memory|NN channel|NN .|.
implication	a|DT patrol|NN scrub|NN correctable|JJ error|NN may|MD be|VB incorrectly|RB logged|VBN .|.
workaround	the|DT home|NN agent|NN error|NN registers|NNS and|CC correctable|JJ error|NN count|NN registers|NNS (|( bus|JJ 1|CD ;|: device|NN 20|CD ;|: function|NN 2|CD ;|: offset|VBN 104-110|CD )|) provides|VBZ accurate|JJ error|NN information|NN .|.
title	performance|NN monitoring|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS for|IN br_inst_retired|JJ event|NN on|IN logical|JJ processor|NN .|.
problem	performance|NN monitoring|NN event|NN br_inst_retired|VBD (|( c4h|NN )|) counts|VBZ retired|JJ branch|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB operating|VBG on|IN logical|JJ processor|NN 1|CD of|IN any|DT core|NN ,|, br_inst_retired.far_branch|NN (|( event|NN c4h|NN ;|: umask|JJ 40h|CD )|) and|CC br_inst_retired|VBN .|. all_branches|NNS (|( event|NN c4h|NN ;|: umask|JJ 04h|CD )|) may|MD count|VB incorrectly|RB .|. logical|JJ processor|NN 0|CD of|IN all|DT cores|NNS and|CC cores|NNS with|IN smt|NN disabled|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN may|MD produce|VB unreliable|JJ results|NNS when|WRB smt|NN is|VBZ enabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	processor|NN instability|NN may|MD occur|VB when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN
problem	under|IN certain|JJ circumstances|NNS ,|, reading|VBG a|DT machine|NN check|NN register|NN using|VBG the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) rdiamsr|NN command|NN may|MD result|VB in|IN a|DT machine|NN check|NN ,|, processor|NN hang|NN or|CC shutdown|NN .|.
implication	machine|NN check|NN ,|, hang|NN or|CC shutdown|NN may|MD be|VB observed|VBN when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT #|# ve|NN may|MD not|RB invalidate|VB cached|JJ translation|NN information|NN
problem	an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN that|WDT causes|VBZ a|DT #|# ve|NN (|( virtualization|JJ exception|NN )|) may|MD not|RB invalidate|VB the|DT guest-physical|JJ mappings|NNS that|WDT were|VBD used|VBN to|TO translate|VB the|DT guest-|JJ physical|JJ address|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c-state|JJ transitions|NNS while|IN inband|NN peci|NN accesses|NNS are|VBP in|IN progress|NN may|MD cause|VB performance|NN degradation|NN
problem	when|WRB a|DT package|NN c-state|JJ transition|NN occurs|VBZ at|IN the|DT same|JJ time|NN an|DT inband|NN peci|NN transaction|NN occurs|VBZ ,|, prochot|JJ #|# may|MD be|VB incorrectly|RB asserted|VBN .|.
implication	incorrect|JJ assertion|NN of|IN prochot|JJ #|# reduces|VBZ the|DT core|NN frequency|NN to|TO the|DT minimum|NN operating|NN frequency|NN of|IN 1.2|CD ghz|NNS resulting|VBG in|IN persistent|JJ performance|NN degradation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	attempting|VBG concurrent|JJ enabling|NN of|IN intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) with|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|JJ results|NNS in|IN a|DT #|# gp|NN
problem	if|IN lbr|VBN (|( last|JJ branch|NN records|NNS )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) ,|, or|CC btm|NN (|( branch|JJ trace|NN messages|NNS )|) are|VBP enabled|VBN in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) ,|, an|DT attempt|NN to|TO enable|VB intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) in|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) results|NNS in|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|. (|( note|NN that|IN the|DT btm|NN enable|JJ bit|NN in|IN ia32_debugctl|JJ msr|NN is|VBZ named|VBN tr|NN .|. )|) correspondingly|RB ,|, if|IN intel|JJ pt|NN was|VBD previously|RB enabled|VBN when|WRB an|DT attempt|NN is|VBZ made|VBN to|TO enable|VB lbr|NN ,|, bts|NNS ,|, or|CC btm|NN ,|, a|DT #|# gp|NN will|MD occur|VB .|.
implication	an|DT unexpected|JJ #|# gp|NN may|MD occur|VB when|WRB concurrently|RB enabling|VBG any|DT one|CD of|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|NN with|IN intel|NN pt|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT ddr4|NN c/a|NN parity|NN error|NN in|IN lockstep|JJ mode|NN may|MD result|VB in|IN a|DT spurious|JJ uncorrectable|JJ error|NN
problem	if|IN a|DT memory|NN c/a|NN (|( command/address|NN )|) parity|NN error|NN occurs|VBZ while|IN the|DT memory|NN subsystem|NN is|VBZ configured|VBN in|IN lockstep|NN mode|NN then|RB the|DT channel|NN that|WDT observed|VBD the|DT error|NN will|MD properly|RB log|VB the|DT error|NN but|CC the|DT associated|JJ channel|NN in|IN lockstep|NN will|MD incorrectly|RB log|VB an|DT uncorrectable|JJ error|NN in|IN its|PRP$ ia32_mci_status|NN msr|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, incorrect|JJ logging|NN of|IN an|DT uncorrectable|JJ memory|NN error|NN in|IN ia32_mci_status|NN may|MD occur|VB .|.
title	cores|NNS may|MD be|VB unable|JJ to|TO reach|VB maximum|JJ turbo|JJ frequency|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, processors|NNS with|IN more|JJR than|IN ten|JJ cores|NNS may|MD be|VB limited|VBN to|TO less|JJR than|IN the|DT specified|JJ maximum|JJ turbo|JJ frequency|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN performance|NN is|VBZ reduced|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	software|NN using|VBG intel|NN tsx|NN may|MD behave|VB unpredictably|RB
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ timing|NN conditions|NNS and|CC system|NN events|NNS ,|, software|NN using|VBG the|DT intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS may|MD behave|VB unpredictably|RB .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN of|IN the|DT software|NN using|VBG tsx|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT e5-1607v4|JJ and|CC e5-1603v4|JJ parts|NNS will|MD incorrectly|RB report|VB support|NN for|IN ddr4-2400|NN
problem	some|DT e5-1607v4|JJ and|CC e5-1603v4|JJ parts|NNS will|MD incorrectly|RB report|VB that|IN they|PRP support|VBP ddr4-|JJ 2400.|CD using|VBG ddr4-2400|JJ dimms|NN may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	system|NN may|MD operate|VB their|PRP$ memory|NN sub-systems|NNS at|IN ddr4-2400|NN rather|RB than|IN ddr4-|JJ 2133|CD .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	prochot|JJ #|# assertion|NN during|IN warm|JJ reset|NN may|MD cause|VB persistent|JJ performance|NN reduction|NN
problem	assertion|NN of|IN prochot|JJ #|# after|IN reset|JJ #|# de-assertion|NN but|CC before|IN bios|NNS has|VBZ completed|VBN reset|JJ initialization|NN (|( indicated|VBN by|IN cpl3|NN )|) may|MD result|VB in|IN persistent|NN processor|NN throttling|VBG .|. asserting|VBG prochot|JJ #|# during|IN and|CC after|IN reset|JJ #|# assertion|NN for|IN frb|NN (|( fault|JJ resilient|JJ boot|NN )|) tri-stating|NN of|IN the|DT processor|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resultant|JJ persistent|NN throttling|VBG substantially|RB reduces|VBZ the|DT processors|NNS performance|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc0_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ internal|JJ parity|NN error|NN with|IN an|DT ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0005h|CD may|MD incorrectly|RB set|VB the|DT ia32_mc0_status.over|NN flag|NN (|( bit|IN 62|CD )|) indicating|VBG an|DT overflow|NN when|WRB a|DT single|JJ error|NN has|VBZ been|VBN observed|VBN .|.
implication	ia32_mc0_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBD
title	incorrect|JJ vmcs|NN used|VBN for|IN pml-index|JJ field|NN on|IN vmx|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN
problem	the|DT pml|NN (|( page|JJ modification|NN log|NN )|) index|NN field|NN is|VBZ saved|VBN to|TO an|DT incorrect|JJ vmcs|NN on|IN an|DT smm|NN vm|NN exit|NN .|. vm|JJ entries|NNS that|WDT return|VBP from|IN smm|NN restore|IN the|DT pml-index|JJ field|NN from|IN that|DT same|JJ incorrect|JJ vmcs|NN .|.
implication	the|DT pml-index|JJ field|NN is|VBZ correctly|RB maintained|VBN for|IN expected|VBN use|NN cases|NNS ,|, in|IN which|WDT the|DT stm|NN (|( smm-transfer|JJ monitor|NN )|) does|VBZ not|RB access|NN the|DT pml-index|NN field|NN in|IN the|DT smm|NN vmcs|NN .|. if|IN the|DT stm|NN uses|VBZ vmread|JJ to|TO read|VB the|DT field|NN ,|, it|PRP will|MD get|VB an|DT incorrect|JJ value|NN .|. in|IN addition|NN ,|, the|DT processor|NN will|MD ignore|VB any|DT modification|NN of|IN the|DT field|NN that|IN the|DT stm|NN makes|VBZ using|VBG vmwrite|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. to|TO access|NN the|DT pml-index|NN field|NN ,|, stm|JJ software|NN should|MD first|VB load|VB the|DT current-vmcs|JJ pointer|NN with|IN a|DT pointer|NN to|TO the|DT executive|NN vmcs|NN .|.
title	certain|JJ microcode|NN updates|NNS may|MD result|VB in|IN incorrect|JJ throttling|VBG causing|VBG reduced|JJ system|NN performance|NN
problem	microcode|NN updates|NNS with|IN signature|NN less|JJR than|IN 0b000017|CD loaded|VBN by|IN the|DT operating|NN system|NN may|MD result|VB in|IN excessive|JJ and|CC persistent|JJ throttling|NN that|WDT significantly|RB reduces|VBZ system|NN performance|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, reduced|VBD performance|NN may|MD occur|VB ,|, concurrent|NN with|IN an|DT incorrect|JJ assertion|NN of|IN the|DT prochot|JJ #|# signal|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT intel|NN hyper-threading|NN technology|NN enabled|VBD processor|NN may|MD exhibit|VB internal|JJ parity|NN errors|NNS or|CC unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ series|NN of|IN microarchitectural|JJ events|NNS while|IN running|VBG intel|JJ hyper-|JJ threading|VBG technology|NN ,|, a|DT correctable|JJ internal|JJ parity|NN error|NN or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
implication	a|DT correctable|JJ error|NN (|( ia32_mc0_status.mcacod=0005h|JJ and|CC ia32_mc0_status.mscod=0001h|JJ )|) may|MD be|VB logged|VBN .|. the|DT unpredictable|JJ system|NN behavior|RBR frequently|RB leads|VBZ to|TO faults|NNS (|( e.g|NN .|. #|# ud|JJ ,|, #|# pf|NN ,|, #|# gp|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	microcode|NN updates|NNS loaded|VBN by|IN the|DT operating|NN system|NN may|MD result|VB in|IN excessive|JJ and|CC persistent|JJ throttling|NN that|WDT significantly|RB reduces|VBZ system|NN performance|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN may|MD be|VB reduced|VBN ,|, concurrent|NN with|IN an|DT incorrect|JJ assertion|NN of|IN the|DT prochot|JJ #|# signal|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG the|DT iio_llc_ways|NNS msr|VBP results|NNS in|IN an|DT incorrect|JJ value|NN
problem	writing|VBG the|DT iio_llc_ways|NNS msr|NN (|( c8bh|NN )|) always|RB sets|VBZ bits|NNS [|$ 1:0|CD ]|NNP regardless|NN of|IN the|DT value|NN written|VBN .|.
implication	iio|NN cache|NN way|NN allocation|NN may|MD not|RB act|VB as|IN intended|VBN .|. intel|NN has|VBZ not|RB seen|VBN any|DT functional|JJ failure|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	turbo|NN may|MD be|VB delayed|VBN after|IN exiting|VBG c6|NN when|WRB using|VBG hwp|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG hwp|NN (|( hardware-controlled|JJ performance|NN states|NNS )|) by|IN setting|VBG bit|NN 0|CD of|IN ia32_pm_enable|JJ (|( msr|JJ 770h|CD )|) may|MD lead|VB to|TO an|DT unexpected|JJ delay|NN in|IN reaching|VBG turbo|NN frequencies|NNS after|IN a|DT core|NN exits|VBZ c6|JJ sleep|JJ state|NN .|. this|DT erratum|NN does|VBZ not|RB occur|VB when|WRB hwp|NN is|VBZ not|RB enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, enabling|VBG hwp|NN may|MD lead|VB to|TO a|DT visible|JJ reduction|NN of|IN system|NN performance|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mc4_status.val|NN may|MD be|VB incorrectly|RB cleared|VBN by|IN warm|JJ reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mc4_status|NN .|. val|NN (|( msr|JJ 411h|CD ,|, bit|RB 63|CD )|) may|MD be|VB incorrectly|RB cleared|VBN by|IN a|DT warm|JJ reset|NN .|.
implication	software|NN may|MD be|VB unaware|JJ that|IN a|DT machine|NN check|NN occurred|VBD before|IN the|DT warm|JJ reset|NN .|. workaround|IN it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	interrupt|JJ remapping|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, back-to-back|NN interrupt|NN requests|NNS when|WRB interrupt|JJ remapping|NN is|VBZ enabled|VBN may|MD lead|VB to|TO a|DT system|NN hang|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN hang|NN may|MD be|VB associated|VBN with|IN a|DT queued|JJ invalidation|NN of|IN the|DT ioapic|NN that|WDT does|VBZ not|RB complete|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mem_hot_c23_n|NN dimm|NN temperature|NN reporting|NN does|VBZ not|RB function|VB correctly|RB
problem	on|IN single|JJ ha|NN (|( home|NN agent|NN )|) systems|NNS ,|, the|DT mem_hot_c23_n|JJ signal|NN can|MD be|VB configured|VBN as|IN an|DT output|NN signal|NN that|WDT is|VBZ asserted|VBN when|WRB a|DT dimm|NN temperature|NN exceeds|VBZ the|DT throttle|JJ threshold|NN (|( c.f|NN .|. dimm_temp_th|VB csrs|NN at|IN bus|NN :|: 1|CD ;|: device|NN :|: 20|CD ;|: function|NN :|: 0,1|CD ;|: offset|VBN :|: 120h|CD ,|, 124h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, mem_hot_c23_n|NN is|VBZ not|RB asserted|VBN when|WRB it|PRP should|MD be|VB .|.
implication	platforms|NNS that|WDT rely|VBP on|IN the|DT mem_hot_c23_n|NN for|IN dimm|JJ temperature-based|JJ throttling|NN will|MD not|RB behave|VB as|IN expected|VBN ,|, potentially|RB leading|VBG to|TO unpredictable|JJ system|NN behavior|NN ,|, excessive|JJ dimm|NN aging|NN ,|, and|CC dimm|JJ failure|NN .|. this|DT erratum|NN does|VBZ not|RB affect|VB mem_hot_c23_n|NN when|WRB configured|VBN as|IN an|DT input|NN .|.
workaround	single|JJ ha|NN platforms|NNS should|MD use|VB open|JJ loop|NN thermal|JJ throttling|NN for|IN dimm|JJ temperature|NN control|NN ,|, use|VBP mem_hot_c01_n|NN as|IN a|DT proxy|NN for|IN mem_hot_c23_n|NN ,|, or|CC have|VBP the|DT bmc|NN (|( or|CC other|JJ external|JJ agent|NN )|) periodically|RB read|VB the|DT dimm|JJ temperature|NN via|IN peci|NN then|RB use|VB the|DT
title	bi-directional|JJ pcie*|NN posted|VBD transactions|NNS may|MD lead|VB to|TO system|NN hang|NN
problem	certain|JJ bi-directional|JJ pcie|NN posted|VBD traffic|NN patterns|NNS between|IN cpu|NNS nodes|NNS may|MD lead|VB to|TO a|DT loss|NN of|IN flow|JJ control|NN credits|NNS resulting|VBG in|IN a|DT link|NN hang|NN .|.
implication	deadlock|NN on|IN a|DT pcie|JJ link|NN may|MD result|VB in|IN a|DT system|NN hang|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	excessive|JJ uncorrected|JJ and|CC corrected|JJ memory|NN errors|NNS may|MD occur|VB following|VBG s3|JJ resume|NN or|CC warm|JJ reset|NN
problem	following|VBG s3|NN resume|NN or|CC warm|JJ reset|NN ,|, uncorrected|JJ and|CC corrected|JJ memory|NN errors|NNS may|MD occur|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD log|VB correctable|JJ errors|NNS ,|, signal|VBZ a|DT machine|NN check|NN ,|, or|CC shut|VB down|RP .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN tsx|NN is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( intel|JJ transactional|JJ synchronization|NN extensions|NNS )|) (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62:61|CD ]|NN .|. this|DT is|VBZ most|RBS easily|RB accomplished|VBN by|IN sign|NN extending|VBG from|IN bit|NN [|JJ 47|CD ]|NN to|TO bits|NNS [|$ 62:48|CD ]|NN .|.
title	intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) layer|NN may|MD report|VB spurious|JJ correctable|JJ errors|NNS
problem	intel|NN qpi|NN may|MD report|VB an|DT inband|NN reset|NN with|IN no|DT width|JJ change|NN (|( error|$ 0x22|CD )|) correctable|JJ error|NN upon|IN exit|NN from|IN the|DT l1|JJ power|NN state|NN as|IN logged|VBN in|IN its|PRP$ ia32_mc|NN {|( 5|CD ,|, 20|CD ,|, 21|CD }|) _status|NN msrs|NN (|( 415h,451h,455h|CD )|) .|.
implication	an|DT unexpected|JJ inband|NN reset|NN with|IN no|DT width|JJ change|NN error|NN may|MD be|VB logged|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN ddr|NN dimm|NN digital|JJ thermal|JJ reading|NN returns|NNS incorrect|VBP value|NN
problem	when|WRB using|VBG the|DT peci|NN rdpkgconfig|NN (|( )|) command|NN to|TO read|VB pcs|NNS (|( package|NN config|RB space|NN )|) service|NN 14|CD ddr|NN dimm|NN digital|JJ thermal|JJ reading|NN ,|, the|DT value|NN returned|VBN is|VBZ incorrect|JJ .|.
implication	platform|NN thermal|JJ management|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	iio|NN csr|NN lnkcon2|JJ field|NN selectable_de_emphasis|NN can|MD not|RB be|VB set|VBN for|IN dmi2|NN mode|NN
problem	the|DT csr|NN lnkcon2|NN (|( bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ,|, offset|PRP 0x1c0|CD )|) field|NN selectable_de_emphasis|NN (|( bit|IN 6|CD )|) can|MD not|RB be|VB set|VBN for|IN a|DT link|NN when|WRB the|DT dmi|NN port|NN is|VBZ operating|VBG at|IN 5|CD gt/s.the|NN documentation|NN has|VBZ the|DT attribute|NN of|IN rw-o|NN (|( read|VB ,|, write|VB once|RB )|) ,|, but|CC the|DT processor|NN incorrectly|RB operates|VBZ as|IN read-only|RB .|. this|DT erratum|NN does|VBZ not|RB occur|VB when|WRB link|NN is|VBZ operating|VBG as|IN a|DT pcie*|NN port|NN .|.
implication	when|WRB the|DT link|NN is|VBZ in|IN dmi2|JJ mode|NN ,|, the|DT de-emphasis|NN can|MD not|RB be|VB changed|VBN for|IN an|DT upstream|JJ component|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NNS receiver|NN may|MD not|RB meet|VB the|DT specification|NN for|IN ac|JJ common|JJ mode|NN voltage|NN and|CC jitter|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pcie|NN receivers|NNS may|MD not|RB meet|VB the|DT specification|NN for|IN ac|JJ common|JJ mode|NN voltage|NN (|( 300|CD mv|NN )|) and|CC jitter|NN (|( 78.1|CD ps|NN )|) at|IN high|JJ temperatures|NNS when|WRB operating|VBG at|IN 5|CD gt/s|NN .|.
implication	specifications|NNS for|IN pcie|NN receiver|NN ac|JJ common|JJ mode|NN voltage|NN and|CC jitter|NN may|MD not|RB be|VB met|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ system|NN with|IN any|DT commercially|RB available|JJ pcie|NN devices|NNS .|.
workaround	none|NN identified|VBN .|.
title	receiver|NN termination|NN impedance|NN on|IN pcie|JJ 3.0|CD does|VBZ not|RB comply|VB with|IN the|DT specification|NN
problem	the|DT pcie|JJ base|NN specification|NN revision|NN 3.0|CD defines|NNS zrx-high-imp-dc-neg|CD and|CC zrx-|JJ high-imp-dc-pos|NN for|IN termination|NN impedance|NN of|IN the|DT receiver|NN .|. the|DT specified|JJ impedance|NN for|IN a|DT negative|JJ voltage|NN (|( -150|JJ mv|NN to|TO 0v|CD )|) is|VBZ expected|VBN to|TO be|VB greater|JJR than|IN 1|CD kohm|NN .|. sampled|VBN measurements|NNS of|IN this|DT impedance|NN as|RB low|JJ as|IN 400|CD ohms|NNS have|VBP been|VBN seen|VBN .|. the|DT specified|JJ impedance|NN for|IN a|DT positive|JJ voltage|NN (|( >|JJ 200|CD mv|NN )|) is|VBZ greater|JJR than|IN 20|CD kohms|NNS .|. sampled|VBN measurements|NNS of|IN this|DT impedance|NN as|RB low|JJ as|IN 14.6|CD kohms|NNS have|VBP been|VBN seen|VBN .|.
implication	intel|NN has|VBZ not|RB observed|VBN functional|JJ failures|NNS from|IN this|DT erratum|NN on|IN any|DT commercially|RB available|JJ platforms|NNS using|VBG any|DT commercially|RB available|JJ pcie|JJ device|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT memory|NN channel|NN with|IN more|JJR than|IN 4|CD ranks|NNS may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	a|DT memory|NN controller|NN channel|NN with|IN more|JJR than|IN 4|CD ranks|NNS and|CC with|IN trr|NN (|( targeted|VBN row|NN refresh|NN )|) enabled|VBD may|MD fail|VB leading|VBG to|TO a|DT system|NN hang|NN .|. this|DT erratum|VBZ only|RB impacts|VBZ memory|NN channels|NNS with|IN three|CD dual-rank|JJ ddr4|NN rdimms|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG r3qpi|JJ performance|NN monitor|NN registers|NNS may|MD fail|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, attempting|VBG to|TO write|VB r3qpi|JJ performance|NN monitor|NN registers|NNS (|( bus|JJ 0|CD ;|: device|NN 11|CD ;|: functions|NNS 1,2,5,6|CD ;|: offset|VBN 0xa0-0xf7|NN )|) may|MD be|VB unsuccessful|JJ .|.
implication	a|DT failed|JJ write|NN to|TO one|CD or|CC more|JJR r3qpi|JJ performance|NN monitor|NN registers|NNS is|VBZ likely|JJ to|TO yield|VB incorrect|JJ performance|NN events|NNS counts|NNS .|.
workaround	consecutively|RB write|VB the|DT identified|JJ registers|NNS twice|RB with|IN the|DT same|JJ value|NN before|IN performance|NN monitoring|NN is|VBZ globally|RB enabled|VBN .|.
title	intel|NN qpi|NN link|VBP re-training|NN after|IN a|DT warm|JJ reset|NN or|CC l1|JJ exit|NN may|MD be|VB unsuccessful|JJ
problem	after|IN a|DT warm|JJ reset|NN or|CC an|DT l1|JJ exit|NN ,|, the|DT intel|NN qpi|NN (|( intel|JJ quickpath|NN interconnect|NN )|) links|NNS may|MD not|RB train|VB successfully|RB .|.
implication	a|DT failed|JJ intel|NN qpi|NN link|NN can|MD lead|VB to|TO reduced|JJ system|NN performance|NN or|CC an|DT inoperable|JJ system|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	vccin|NN vr|NN phase|NN shedding|VBG is|VBZ disabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB direct|VB the|DT vccin|NN vr|NN (|( voltage|JJ regulator|NN )|) to|TO shed|VB phases|NNS during|IN low|JJ power|NN states|NNS .|.
implication	platform|NN power|NN consumption|NN may|MD exceed|VB expected|JJ levels|NNS during|IN deep|JJ package|NN c-|JJ states|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|JJ commands|NNS during|IN reset|NN may|MD result|VB in|IN persistent|NN timeout|NN response|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) command|NN other|JJ than|IN getdib|NNS (|( )|) ,|, ping|VBG (|( )|) ,|, or|CC gettemp|NN (|( )|) received|VBN before|IN reset_n|NN is|VBZ de-asserted|JJ may|MD result|VB in|IN a|DT timeout|NN (|( 0x81|CD completion|NN code|NN )|) for|IN all|DT subsequent|JJ such|JJ commands|NNS .|.
implication	future|JJ peci|NN commands|VBZ other|JJ than|IN getdib|NNS (|( )|) ,|, ping|VBG (|( )|) ,|, and|CC gettemp|NN (|( )|) will|MD not|RB be|VB serviced|VBN after|IN this|DT erratum|NN occurs|VBZ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	system|NN may|MD hang|VB when|WRB using|VBG the|DT tph|NN prefetch|NN hint|NN
problem	when|WRB all|DT enabled|VBD cores|NNS on|IN a|DT socket|NN are|VBP simultaneously|RB in|IN core|NN c3|NN ,|, core|NN c6|NN ,|, or|CC package|VB c6|JJ state|NN and|CC a|DT pcie|NN tph|NN (|( transaction|NN layer|NN packet|NN processing|VBG hint|NN )|) with|IN the|DT prefetch|NN hint|NN set|NN is|VBZ received|VBN ,|, the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ts1s|NNS do|VBP not|RB convey|VB the|DT correct|JJ transmitter|NN equalization|NN values|NNS during|IN recovery.rcvrlock|NN
problem	the|DT pcie|NN 3.1|CD base|NN specification|NN requires|VBZ that|IN ts1s|JJ sent|VBD during|IN recovery.rcvrlock|NN following|VBG 8.0|CD gt/s|JJ eq|NN (|( adaptive|JJ equalization|NN )|) contain|VBP the|DT final|JJ transmitter|NN preset|NN number|NN and|CC coefficient|NN values|NNS that|WDT were|VBD requested|VBN by|IN an|DT endpoint|NN during|IN phase|NN 2|CD of|IN eq|NN .|. due|JJ to|TO this|DT erratum|NN ,|, ts1s|NN with|IN incorrect|JJ transmitter|NN preset|NN number|NN values|NNS may|MD be|VB sent|VBN during|IN recovery.rcvrlock|NN following|VBG 8.0|CD gt/s|JJ adaptive|JJ equalization|NN .|.
implication	endpoints|NNS that|WDT check|VBP these|DT values|NNS may|MD ,|, when|WRB unexpected|JJ values|NNS are|VBP found|VBN ,|, request|JJS equalization|NN restart|NN in|IN subsequent|JJ tss|NN it|PRP sends|VBZ .|. if|IN eq|JJ requests|NNS from|IN the|DT endpoint|NN are|VBP supported|VBN in|IN the|DT bios|NNS or|CC os|NN ,|, eq|NN will|MD be|VB restarted|VBN and|CC the|DT link|NN may|MD continue|VB this|DT eq|NN loop|VBZ indefinitely|RB .|.
workaround	none|NN identified|VBN .|.
title	msr_temperature_target|NN msr|NN may|MD read|VB as|IN '0|NNS '|POS
problem	due|JJ to|TO this|DT erratum|NN ,|, reading|VBG the|DT msr_temperature_target|NN msr|NN (|( 1a2h|CD )|) may|MD incorrectly|RB return|VB '0|NNP '|POS .|.
implication	software|NN that|WDT depends|VBZ on|IN the|DT contents|NNS of|IN the|DT msr_temperature_target|NN msr|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN rdiamsr|NN (|( )|) command|NN may|MD fail|VB after|IN core|NN c6|NN state|NN is|VBZ entered|VBN
problem	reading|VBG core|NN machine|NN check|NN bank|NN registers|NNS using|VBG the|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) rdiamsr|NN (|( )|) command|NN may|MD fail|VB after|IN core|NN c6|NN state|NN has|VBZ been|VBN entered|VBN .|.
implication	invalid|JJ data|NNS may|MD be|VB returned|VBN when|WRB using|VBG peci|NN to|TO read|VB core|NN machine|NN check|NN bank|NN registers|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	cltt|NN may|MD cause|VB bios|NNS to|TO hang|VB on|IN a|DT subsequent|JJ warm|NN reset|NN
problem	if|IN cltt|VBN (|( closed|JJ loop|NN thermal|JJ throttling|NN )|) is|VBZ enabled|VBN when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN will|MD resume|VB dimm|JJ temperature|NN polling|VBG before|IN the|DT memory|NN sub-system|NN has|VBZ been|VBN re-initialized|JJ .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO a|DT bios|NNS hang|NN .|. the|DT warm|JJ reset|NN request|NN will|MD fail|VB ,|, along|IN with|IN subsequence|NN warm|JJ reset|NN attempts|NNS .|. the|DT failing|JJ condition|NN is|VBZ cleared|VBN by|IN a|DT cold|JJ reset|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN extended|VBD tag|JJ field|NN may|MD be|VB improperly|RB set|VBN
problem	the|DT extended|JJ tag|NN field|NN in|IN the|DT tlp|NN header|NN will|MD not|RB be|VB zero|CD for|IN tlps|NNS issued|VBN by|IN pcie|JJ ports|NNS 1a|CD ,|, 1b|CD ,|, 2c|CD ,|, 2d|CD ,|, 3c|CD ,|, and|CC 3d|CD even|RB when|WRB the|DT extended|JJ tag|NN field|NN enable|JJ bit|NN in|IN the|DT device|NN control|NN register|NN (|( offset|VB 08h|CD ,|, bit|RB 8|CD )|) is|VBZ 0|CD .|.
implication	this|DT does|VBZ not|RB affect|VB ports|NNS 0|CD ,|, 2a|CD ,|, 2b|CD ,|, 3a|CD and|CC 3b|CD .|. this|DT will|MD not|RB result|VB in|IN any|DT functional|JJ issues|NNS when|WRB using|VBG device|NN that|IN properly|JJ track|NN and|CC return|VB the|DT full|JJ 8-bit|NN extended|VBD tag|JJ value|NN with|IN the|DT affected|JJ ports|NNS .|. however|RB ,|, if|IN the|DT extended|JJ tag|NN field|NN is|VBZ not|RB returned|VBN by|IN a|DT device|NN connected|VBN to|TO an|DT affected|JJ port|NN then|RB this|DT may|MD result|VB in|IN unexpected|JJ completions|NNS and|CC completion|NN timeouts|NNS .|.
workaround	none|NN identified|VBN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	memory|NN controller|NN tsod_present|NN settings|NNS being|VBG improperly|RB cleared|VBN
problem	on|IN single|JJ home|NN agent|NN configurations|NNS ,|, due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN interferes|VBZ with|IN tsod|NN (|( thermal|JJ sensor|NN on|IN dimm|NN )|) usage|NN by|IN incorrectly|RB clearing|VBG the|DT tsod_present|JJ field|NN (|( bits|NNS [|VBP 7:0|CD ]|NNP )|) of|IN the|DT smbcntl_1|NN csr|NN (|( bus|JJ 0|CD ;|: device|NN 19|CD ;|: function|NN 0|CD ;|: offset|VB 0x198|CD )|) after|IN bios|NN writes|VBZ that|IN field|NN .|.
implication	closed|JJ loop|NN thermal|JJ throttle|NN will|MD not|RB work|VB as|RB expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ddr4|NN power|NN down|IN timing|NN violation|NN
problem	when|WRB ddr4|NN is|VBZ operating|VBG at|IN 2133|CD mhz|NN ,|, the|DT processors|NNS memory|VBP control|NN may|MD violate|VB the|DT jedec|NN tprpden|JJ timing|NN specification|NN .|.
implication	violation|NN of|IN timing|VBG specifications|NNS can|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN ;|: however|RB ,|, intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN using|VBG validated|VBN dimms|NN by|IN intel|NN platform|NN memory|NN operations|NNS .|.
workaround	none|NN identified|VBN .|.
title	correctable|JJ memory|NN ecc|JJ errors|NNS may|MD occur|VB at|IN boot|NN
problem	with|IN memory|NN lockstep|NN enabled|VBD ,|, the|DT system|NN may|MD experience|VB correctable|JJ memory|NN errors|NNS during|IN boot|NN with|IN ia32_mci_status.mcacod=|JJ 0x009x|CD (|( where|WRB x|NN is|VBZ 0,1,2|CD ,|, or|CC 3|CD and|CC indicates|VBZ the|DT channel|NN number|NN reporting|VBG the|DT error|NN )|)
implication	the|DT system|NN may|MD experience|VB correctable|JJ memory|NN errors|NNS .|.
workaround	none|NN identified|VBN .|.
title	bt|NN timeouts|NNS may|MD cause|VB spurious|JJ machine|NN checks|NNS
problem	the|DT bt|NN (|( backup|JJ tracker|NN )|) timeout|NN logic|NN in|IN the|DT home|NN agent|NN can|MD trigger|VB spuriously|RB ,|, causing|VBG false|JJ machine|NN checks|NNS indicated|VBN by|IN ia32_mci_status.mscod=0x0200|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, timeout|NN machine|NN check|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN type|NN 1|CD vdms|NN may|MD be|VB silently|RB dropped|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, a|DT pcie|NN type|NN 1|CD vdms|NN (|( vendor|NN defined|VBN message|NN )|) is|VBZ silently|RB dropped|VBN unless|IN the|DT vendor|NN id|NN is|VBZ the|DT mctp|NN (|( management|NN component|NN transport|NN protocol|NN )|) value|NN of|IN 0x1ab4|CD .|.
implication	pcie|NN type|NN 1|CD vdms|NN may|MD be|VB unexpectedly|RB dropped|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	config_tdp_nominal|JJ csr|NN implemented|VBN at|IN incorrect|JJ offset|NN
problem	the|DT pcie|JJ base|NN specification|NN indicates|VBZ that|IN configuration|NN space|NN headers|NNS have|VBP a|DT base|NN address|NN register|NN at|IN offset|$ 0x10|CD .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT power|NN control|NN units|NNS config_tdp_nominal|JJ csr|NN (|( bus|JJ 1|CD ;|: device|NN 30|CD ;|: function|NN 3|CD ;|: offset|VB 0x10|CD )|) is|VBZ located|VBN where|WRB a|DT base|NN address|NN register|NN is|VBZ expected|VBN .|.
implication	software|NN may|MD treat|VB the|DT config_tdp_nominal|JJ csr|NN as|IN a|DT base|NN address|NN register|NN leading|VBG to|TO a|DT failure|NN to|TO boot|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT machine-check|JJ exception|NN due|JJ to|TO instruction|VB fetch|NN may|MD be|VB delivered|VBN before|IN an|DT instruction|NN breakpoint|NN
problem	debug|JJ exceptions|NNS due|JJ to|TO instruction|JJ breakpoints|NNS take|VBP priority|NN over|IN exceptions|NNS resulting|VBG from|IN fetching|VBG an|DT instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT machine-check|JJ exception|NN resulting|VBG from|IN the|DT fetch|NN of|IN an|DT instruction|NN may|MD take|VB priority|NN over|IN an|DT instruction|NN breakpoint|NN if|IN the|DT instruction|NN crosses|VBZ a|DT 32-byte|JJ boundary|NN and|CC the|DT second|JJ part|NN of|IN the|DT instruction|NN is|VBZ in|IN a|DT 32-byte|JJ poisoned|JJ instruction|NN fetch|NN block|NN .|.
implication	instruction|NN breakpoints|NNS may|MD not|RB operate|VB as|IN expected|VBN in|IN the|DT presence|NN of|IN a|DT poisoned|JJ instruction|NN fetch|NN block|NN .|.
workaround	none|NN identified|VBN .|.
title	power|NN consumed|VBD during|IN package|NN c6|NN may|MD exceed|VB specification|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN power|NN usage|NN may|MD be|VB higher|JJR than|IN specified|VBN for|IN the|DT vccin|NN and/or|NN iio|NN domains|NNS while|IN in|IN package|NN c6|NN state|NN .|.
implication	systems|NNS may|MD experience|VB increased|JJ power|NN consumption|NN while|IN the|DT processor|NN is|VBZ in|IN package|NN c6|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	platform|NN performance|NN degradation|NN when|WRB c1e|NN is|VBZ enabled|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, when|WRB c1e|NN is|VBZ enabled|VBN and|CC after|IN the|DT processor|NN has|VBZ entered|VBN package|NN c1e|NN state|NN ,|, core|NN clock|NN frequency|NN becomes|RB limited|VBD to|TO its|PRP$ minimum|JJ value|NN (|( sometimes|RB referred|VBN to|TO as|IN pn|NN )|) until|IN the|DT system|NN exits|VBZ package|NN c3|NN state|NN (|( or|CC deeper|JJR )|) or|CC the|DT system|NN is|VBZ reset|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, operating|VBG frequency|NN will|MD be|VB lower|JJR than|IN expected|VBN .|. note|NN :|: after|IN a|DT package|NN c3|NN exit|NN ,|, re-entering|JJ package|NN c1e|NN state|NN re-imposes|NNS this|DT erratums|JJ frequency|NN limit|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie|NN correctable|JJ error|NN status|NN register|NN may|MD not|RB log|VB receiver|RB error|NN at|IN 8.0|CD gt/s|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, correctable|JJ pcie|NN receiver|NN errors|NNS may|MD not|RB be|VB logged|VBN in|IN the|DT dpe|JJ field|NN (|( bit|RB 15|CD )|) of|IN the|DT pcists|NNS csr|VBP (|( bus|NN :|: 0|CD ;|: device|NN 1,2,3|CD ;|: function|NN 0-1|CD ,|, 0-3|CD ,|, 0-3|CD ;|: offset|VB 6h|CD )|) when|WRB operating|VBG at|IN 8.0|CD gt/s|NN .|.
implication	correctable|JJ receiver|NN errors|NNS during|IN 8.0|CD gt/s|NNS operation|NN may|MD not|RB be|VB visible|JJ to|TO the|DT os|NN or|CC driver|NN software|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie|JJ hot-plug|NN slot|NN status|NN register|NN may|MD not|RB indicate|VB command|NN completed|VBN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ a|DT write|NN to|TO the|DT slot|NN control|NN register|NN (|( offset|VB a8h|NN )|) to|TO generate|VB a|DT hot|JJ plug|NN command|NN when|WRB the|DT downstream|NN port|NN is|VBZ hot|JJ plug|NN capable|JJ .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT hot|JJ plug|NN command|NN is|VBZ generated|VBN only|RB when|WRB one|CD or|CC more|JJR of|IN the|DT slot|NN control|NN register|NN bits|NNS [|VBP 11:6|CD ]|NNS are|VBP changed|VBN .|.
implication	writes|NNS to|TO the|DT slot|NN control|NN register|NN that|WDT leave|VBP bits|NNS [|$ 11:6|CD ]|NNP unchanged|JJ will|MD not|RB generate|VB a|DT hot|JJ plug|NN command|NN and|CC will|MD therefore|VB not|RB generate|VB a|DT command|NN completed|VBN event|NN .|. software|NN that|WDT expects|VBZ a|DT command|NN completed|VBN event|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN software|NN to|TO implement|VB a|DT one-second|NN timeout|NN in|IN lieu|NN of|IN receiving|VBG a|DT command|NN completed|VBN event|NN .|.
title	local|JJ pcie|NN p2p|NN traffic|NN on|IN x4|JJ ports|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	under|IN certain|JJ conditions|NNS ,|, p2p|NN (|( peer-to-peer|NN )|) traffic|NN with|IN x4|NNP pcie|NN ports|NNS on|IN the|DT same|JJ processor|NN (|( i.e.|FW ,|, local|JJ )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. local|JJ p2p|NN traffic|NN should|MD not|RB be|VB used|VBN to|TO or|CC from|IN x4|JJ pcie|NN ports|NNS .|.
title	illc|JJ error|NN conditions|NNS may|MD be|VB dropped|VBD or|CC incorrectly|RB signaled|VBD
problem	when|WRB two|CD llc|NN (|( last|JJ level|NN cache|NN )|) errors|NNS happen|VBP in|IN close|JJ proximity|NN ,|, a|DT ucna|NN (|( uncorrectable|JJ no|DT action|NN required|VBN )|) machine|NN check|NN may|MD be|VB dropped|VBD or|CC a|DT spurious|JJ machine|NN check|NN or|CC cmci|NN (|( corrected|VBN machine|NN check|NN interrupt|NN )|) may|MD be|VB issued|VBN .|. further|RBR ,|, when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT merged|VBN cbo|NN llc|NN machine|NN check|NN bank|NN ia32_mc|JJ [|NNP 17-|JJ 19|CD ]|JJ _status|NNP msrs|NN may|MD be|VB incorrect|JJ .|.
implication	ia32_mc|JJ [|NNP 17-19|JJ ]|NNP _status|NNP msr|NN may|MD not|RB reflect|VB most|JJS current|JJ error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT partial|JJ workaround|NN for|IN this|DT erratum|NN .|. the|DT workaround|NN does|VBZ not|RB address|VB the|DT potential|JJ dropped|VBD ucna|JJ machine|NN check|NN .|.
title	a|DT ddr4|NN c/a|NN parity|NN error|NN in|IN lockstep|JJ mode|NN may|MD result|VB in|IN a|DT spurious|JJ uncorrectable|JJ error|NN
problem	if|IN a|DT memory|NN c/a|NN (|( command/address|NN )|) parity|NN error|NN occurs|VBZ while|IN the|DT memory|NN subsystem|NN is|VBZ configured|VBN in|IN lockstep|NN mode|NN then|RB the|DT channel|NN that|WDT observed|VBD the|DT error|NN will|MD properly|RB log|VB the|DT error|NN but|CC the|DT associated|JJ channel|NN in|IN lockstep|NN will|MD incorrectly|RB log|VB an|DT uncorrectable|JJ error|NN in|IN its|PRP$ ia32_mci_status|NN msr|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, incorrect|JJ logging|NN of|IN an|DT uncorrectable|JJ memory|NN error|NN in|IN ia32_mci_status|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT imc|NN and|CC intel|NN qpi|NN functions|NNS have|VBP incorrect|JJ pci|NN capptr|NN values|NNS
problem	the|DT pci|NN capptr|NN (|( capability|NN pointer|RB register|NN )|) is|VBZ defined|VBN to|TO contain|VB the|DT offset|NN to|TO the|DT capabilities|NNS list|NN structure|NN when|WRB the|DT pci|NN pcists|NNS (|( pci|JJ status|NN register|NN )|) bit|NN 4|CD (|( capabilities_list|NN )|) is|VBZ set|VBN to|TO 1.|CD due|JJ to|TO this|DT erratum|NN ,|, capptr|NN (|( offset|VB 0x34|CD )|) should|MD hold|VB a|DT value|NN of|IN 0x40|CD but|CC is|VBZ instead|RB zero|NN for|IN these|DT imc|NNS (|( integrated|JJ memory|NN controller|NN )|) and|CC intel|NN qpi|NN (|( quickpath|JJ interconnect|NN )|) device|NN :|: device|NN 8|CD ,|, functions|NNS 3,5,6|CD device|NN 9|CD ,|, functions|NNS 3,5,6|CD device|NN 10|CD ,|, functions|NNS 3,5,6|CD device|NN 19|CD ,|, functions|NNS 0-5|JJ device|NN 20|CD ,|, functions|NNS 0-3|JJ device|NN 21|CD ,|, functions|NNS 0-3|JJ device|NN 22|CD ,|, functions|NNS 0-3|JJ device|NN 23|CD ,|, functions|NNS 0-3|VBP
implication	software|NN that|WDT depends|VBZ on|IN capptr|NN to|TO access|NN additional|JJ capabilities|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	software|NN that|WDT needs|VBZ to|TO access|NN these|DT capabilities|NNS must|MD take|VB this|DT erratum|NN into|IN account|NN .|.
title	pcie|NN tlp|NN translation|NN request|NN errors|NNS are|VBP not|RB properly|RB logged|VBN for|IN invalid|JJ memory|NN writes|NNS
problem	a|DT pcie|JJ memory|NN write|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) with|IN an|DT at|IN field|NN value|NN of|IN 01b|CD (|( address|JJ translation|NN request|NN )|) does|VBZ not|RB set|VB the|DT ur|JJ (|( unsupported|JJ request|NN )|) bit|NN (|( uncerrsts|JJ csr|NN ,|, bus|NN 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 0x14c|CD ;|: bit|RB 20|CD )|) as|IN required|VBN by|IN the|DT pcie|JJ base|NN specification|NN .|.
implication	system|NN or|CC software|NN monitoring|VBG error|NN status|NN bits|NNS may|MD not|RB be|VB notified|VBN of|IN an|DT unsupported|JJ request|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN sets|VBZ the|DT 'advisory_non_fatal_error_status|NN '|POS bit|NN (|( corerrsts|NNS csr|VBP ,|, bus|JJ 0|CD ;|: device|NN 0|CD ;|: function|NN 0|CD ;|: offset|VBN 0x158|CD ;|: bit|RB 13|CD )|) and|CC drops|VBZ the|DT failing|JJ transaction|NN .|.
workaround	none|NN identified|VBN .|.
title	consecutive|JJ peci|NN rdiamsr|NN commands|NNS when|WRB core|NN c6|NN is|VBZ enabled|VBN may|MD cause|VB a|DT system|NN hang|NN
problem	consecutive|JJ peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) rdiamsr|NN commands|VBZ to|TO access|NN core|NN machine|NN check|NN msrs|NN can|MD result|VB in|IN a|DT system|NN hang|NN when|WRB core|NN c6|NN state|NN is|VBZ enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, peci|JJ commands|NNS can|MD lead|VB to|TO a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
problem	due|JJ to|TO this|DT erratum|NN ,|, trr|NN (|( targeted|VBN row|NN refresh|NN )|) is|VBZ not|RB compatible|JJ with|IN ddr4|JJ lrdimms|NN .|.
implication	unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	c/a|NN parity|NN error|NN injection|NN may|MD cause|VB the|DT system|NN to|TO hang|VB
problem	when|WRB c/a|NN (|( command|VB address|NN )|) parity|NN error|NN injections|NNS are|VBP occurring|VBG too|RB frequently|RB ,|, the|DT home|NN agent|NN may|MD be|VB prevented|VBN from|IN completing|VBG memory|NN transactions|NNS .|. this|DT may|MD result|VB in|IN an|DT internal|JJ timer|NN error|NN indicated|VBN by|IN ia32_mci_status|NN .|. mscod=0x0080|NN and|CC ia32_mci_status|NN .|. mcacod=0x0400|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	ensure|VB there|EX is|VBZ at|IN least|JJS 30|CD s|NN of|IN delay|NN between|IN injections|NNS .|.
title	the|DT system|NN may|MD shut|VB down|RP unexpectedly|RB during|IN a|DT warm|JJ reset|NN .|.
problem	certain|JJ complex|JJ internal|JJ timing|NN conditions|NNS present|VBP when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN can|MD prevent|VB the|DT orderly|JJ completion|NN of|IN in-flight|JJ transactions|NNS .|. it|PRP is|VBZ possible|JJ under|IN these|DT conditions|NNS that|IN the|DT warm|JJ reset|NN will|MD fail|VB and|CC trigger|VB a|DT full|JJ system|NN shutdown|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD shut|VB down|RP and|CC all|DT machine|NN check|NN error|NN logs|NNS will|MD be|VB lost|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	patrol|NN scrubbing|NN of|IN mirrored|JJ memory|NN may|MD log|VB spurious|JJ memory|NN errors|NNS
problem	the|DT patrol|NN scrubber|NN ,|, when|WRB mirroring|NN is|VBZ enabled|VBN ,|, may|MD incorrectly|RB identify|VB certain|JJ data|NNS patterns|NNS as|IN poison|NN data|NNS or|CC as|IN memory|JJ errors|NNS .|.
implication	spurious|JJ memory|NN errors|NNS and|CC poisoned|VBN data|NNS may|MD be|VB logged|VBN when|WRB mirroring|NN is|VBZ enabled|VBN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	msr_turbo_activation_ratio|NN msr|NNS can|MD not|RB be|VB locked|VBN
problem	setting|VBG the|DT turbo_activation_ratio_lock|NN field|NN (|( bit|RB 31|CD )|) of|IN the|DT msr_turbo_activation_ratio|NN msr|NN (|( 64ch|CD )|) has|VBZ no|DT effect|NN ;|: it|PRP does|VBZ not|RB block|VB future|NN writes|VBZ to|TO the|DT msr_turbo_activation_ratio|NN msr|NN .|.
implication	software|NN can|MD not|RB rely|VB on|IN locking|VBG msr_turbo_activation_ratio|NN msr|NN .|.
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD shut|VB down|RP unexpectedly|RB during|IN a|DT warm|JJ reset|NN
problem	certain|JJ complex|JJ internal|JJ timing|NN conditions|NNS present|VBP when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN can|MD prevent|VB the|DT orderly|JJ completion|NN of|IN in-flight|JJ transactions|NNS .|. it|PRP is|VBZ possible|JJ under|IN these|DT conditions|NNS that|IN the|DT warm|JJ reset|NN will|MD fail|VB and|CC trigger|VB a|DT full|JJ system|NN shutdown|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD shut|VB down|RP and|CC all|DT machine|NN check|NN error|NN logs|NNS will|MD be|VB lost|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	invalid|JJ intel|NN quickdata|NN technology|NN xor|NNP descriptor|NN source|NN addressing|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	intel|NN quickdata|NN technology|NN (|( i.e|JJ .|. crystal|JJ beach|NN dma|NN v3.2|NN )|) does|VBZ not|RB correctly|RB halt|JJ and|CC report|NN aborts|NNS on|IN illegal|JJ source|NN addresses|NNS placed|VBN in|IN a|DT cbdma|NN descriptor|NN regardless|NN of|IN type|NN (|( legacy|NN or|CC pq|NN )|) .|. this|DT abort|JJ condition|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	ensure|VB xor|JJ dma|NN descriptor|NN source|NN addresses|VBZ targets|NNS valid|JJ dram|JJ memory|NN locations|NNS .|.
title	warm|JJ reset|NN may|MD cause|VB pcie|JJ hot-plug|JJ sequencing|NN failure|NN
problem	the|DT integrated|VBN i/o|NN unit|NN uses|VBZ the|DT vpp|NN (|( virtual|JJ pin|NN port|NN )|) to|TO communicate|VB with|IN power|NN controllers|NNS ,|, switches|NNS ,|, and|CC leds|NNS associated|VBN with|IN pcie|JJ hot-plug|JJ sequencing|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT warm|JJ reset|NN occurring|VBG when|WRB a|DT vpp|JJ transaction|NN is|VBZ in|IN progress|NN may|MD result|VB in|IN an|DT extended|JJ vpp|NN stall|NN ,|, termination|NN of|IN the|DT in-flight|JJ vpp|JJ transaction|NN ,|, or|CC a|DT transient|JJ power|NN down|IN of|IN slots|NNS subject|JJ to|TO vpp|VB power|NN control|NN .|.
implication	during|IN or|CC shortly|RB after|IN a|DT warm|JJ reset|NN ,|, when|WRB this|DT erratum|NN occurs|VBZ ,|, pcie|JJ hot-plug|JJ sequencing|NN may|MD experience|VB transient|NN or|CC persistent|JJ failures|NNS or|CC slots|NNS may|MD experience|VB unexpected|JJ transient|NN power|NN down|IN events|NNS .|. in|IN certain|JJ instances|NNS ,|, a|DT cold|JJ reset|NN may|MD be|VB needed|VBN to|TO fully|RB restore|VB operation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pcie*|NN ur|NN and|CC ca|MD responses|NNS may|MD be|VB sent|VBN before|IN link|NN enters|NNS ler|VBP state|NN
problem	completions|NNS with|IN ur|JJ (|( uncorrectable|JJ response|NN )|) and|CC ca|MD (|( completer|VB abort|NN )|) status|NN should|MD trigger|VB ler|NN (|( live|JJ error|NN recovery|NN )|) .|. further|RBR ,|, these|DT packets|NNS should|MD be|VB dropped|VBN upon|IN entering|VBG ler|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT completions|NNS may|MD not|RB be|VB dropped|VBN when|WRB ler|NN is|VBZ triggered|VBN .|.
implication	since|IN these|DT packets|NNS contain|VBP no|DT data|NN ,|, there|EX is|VBZ no|DT loss|NN of|IN error|NN containment|NN .|. these|DT packets|NNS will|MD trigger|VB ler|JJ mode|NN ;|: the|DT link|NN will|MD be|VB disabled|VBN .|.
workaround	none|NN identified|VBN .|.
title	surprise|VB down|RP error|NN status|NN is|VBZ not|RB set|VBN correctly|RB on|IN dmi|NN port|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT surprise_down_error_status|NN (|( uncerrsts|JJ device0|NN ;|: function|NN )|) ;|: offset|$ 0x14c|CD ;|: bit5|NN )|) is|VBZ not|RB set|VBN to|TO 1|CD when|WRB dmi|NN port|NN detects|VBZ a|DT surprise|NN down|RP error|NN .|.
implication	surprise|VB down|RP errors|NNS will|MD not|RB be|VB logged|VBN for|IN the|DT dmi|NN port|NN .|. this|DT violates|VBZ the|DT pcie*|JJ base|NN specification|NN .|. software|NN that|WDT relies|VBZ on|IN this|DT status|NN bit|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	intel|NN smi2|NN in|IN half|JJ width|JJ mode|NN with|IN dddc|NN enabled|VBN will|MD not|RB report|VB rdecc|NN errors|NNS
problem	when|WRB a|DT rdecc|NN error|NN occurs|VBZ on|IN an|DT intel|NN smi2|NN channel|NN operating|NN at|IN a|DT 1:1|CD ratio|NN half-width|JJ mode|NN and|CC dddc|NN (|( dual|JJ device|NN data|NNS correction|NN )|) enabled|VBD ,|, the|DT error|NN logging|NN in|IN the|DT intel|NN c102/104/112/114|NN scalable|JJ memory|NN buffer|NN and|CC the|DT processor|NN is|VBZ not|RB properly|RB coordinated|VBN .|.
implication	although|IN the|DT error|NN flow|NN is|VBZ correct|JJ ,|, error|JJ isolation|NN may|MD be|VB affected|VBN because|IN the|DT processor|NN may|MD log|VB a|DT rdecc|NN error|NN while|IN the|DT intel|NN c102/104/112/114|NN scalable|JJ memory|NN buffer|NN does|VBZ not|RB log|VB an|DT error|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ sltcon|NN csrs|NN electromechanical_interlock_control|JJ field|NN read|VBD as|IN 1|CD
problem	the|DT pci|NN express|NN base|NN specification|NN rev|VBZ 3.1|CD requires|VBZ that|IN the|DT sltcon|NN (|( bus|JJ 0|CD ;|: device|NN 3-|CD 0|CD ;|: function|NN 3-0|CD ;|: offset|VB 0xa8|CD )|) csrs|NN electromechanical_interlock_control|NN (|( bit|IN 11|CD )|) always|RB returns|VBZ aa|JJ 0|CD when|WRB read|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT read|NN of|IN this|DT bit|NN returns|VBZ the|DT last|JJ value|NN written|VBN .|.
implication	software|NN expecting|VBG a|DT value|NN of|IN 0|CD may|MD not|RB function|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD ignore|VB read|NN values|NNS returned|VBN from|IN this|DT register|NN field|NN .|.
title	intel|NN ddr3|NN smi2|JJ cap|NN errors|NNS are|VBP ignored|VBN leading|VBG to|TO unpredictable|JJ system|NN behavior|NN
problem	an|DT intel|NN smi2|NN ddr3|NN cap|NN (|( command|NN address|NN parity|NN )|) error|NN ,|, rather|RB than|IN initiating|VBG a|DT mirroring|JJ event|NN as|IN expected|VBN ,|, is|VBZ ignored|VBN leading|VBG to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, it|PRP may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|. note|NN that|IN this|DT behavior|NN does|VBZ not|RB affect|VB ddr4|JJ memory|NN subsystems|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN rdpkgconfig|NN command|NN dram|NN services|NNS may|MD behave|VB incorrectly|RB
problem	the|DT peci|NN (|( platform|JJ environment|NN control|NN interface|NN )|) rdpkgconfig|NN command|NN may|MD return|VB incorrect|JJ results|NNS when|WRB accessing|VBG the|DT dram|NN thermal|JJ interface|NN (|( indices|NNS 14|CD and|CC 22|CD )|) .|.
implication	thermal|JJ monitoring|NN and|CC control|NN using|VBG peci|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT offcore_response|JJ performance|NN monitoring|NN events|NNS may|MD undercount|VB
problem	the|DT performance|NN monitoring|NN events|NNS offcore_response|JJ (|( events|NNS b7h|NN and|CC bbh|NN )|) should|MD count|VB uncore|JJ responses|NNS matching|VBG the|DT request-response|JJ configuration|NN specified|VBN in|IN msr_offcore_rsps|NN (|( 1a6h|CD and|CC 1a7h|CD ,|, respectively|RB )|) for|IN core-originated|JJ requests|NNS .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, corewb|NN (|( bit|IN 3|CD )|) ,|, pf_l3_data_rd|FW (|( bit|VB 7|CD )|) ,|, pf_l3_rfo|FW (|( bit|VB 8|CD )|) ,|, pr_l3_code_rd|FW (|( bit|VB 9|CD )|) ,|, split_lock_uc_lock|NN (|( bit|IN 10|CD )|) ,|, and|CC streaming_stores|NNS (|( bit|VB 11|CD )|) request|NN types|NNS may|MD undercount|VB .|.
implication	these|DT performance|NN monitoring|NN events|NNS may|MD not|RB produce|VB reliable|JJ results|NNS for|IN the|DT listed|VBN request|NN types|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN offcore_respose_|PRP {|( 1,2|CD }|) events|NNS may|MD miscount|VB l3_miss_remote_hop|NN
problem	when|WRB a|DT performance|NN monitoring|NN counter|NN is|VBZ configured|VBN to|TO count|VB off_core_response_|RB {|( 1,2|CD }|) (|( events|NNS b7h|NN and|CC b8h|NN )|) ,|, data|NNS obtained|VBD for|IN remote|JJ dram|NN may|MD be|VB attributed|VBN to|TO l3_miss_remote_hop0|VB (|( as|IN programmed|VBN by|IN msr_offcore_rsp_|NN {|( 1,2|CD }|) (|( msrs|JJ 1a6h|CD ,|, 1a7h|CD )|) bit|NN 27|CD )|) instead|RB of|IN l3_miss_remote_hop1|NN (|( bit|IN 28|CD )|) or|CC l3_miss_remote_hop2p|NN (|( bit|IN 29|CD )|) .|. data|NNS provided|VBD from|IN remote|JJ caching|VBG agent|NN associated|VBN with|IN remote|JJ dram|NN is|VBZ unaffected|JJ .|.
implication	l3_miss_remote_hop0|NN may|MD over|VB count|NN ,|, while|IN l3_miss_remote_hop1|NN and|CC l3_miss_remote_hop2p|NN may|MD undercount|VB .|.
workaround	none|NN identified|VBN .|. set|VB all|DT three|CD configuration|NN bits|NNS (|( l3_miss_remote_hop0|NN ,|, l3_miss_remote_hop1|NN ,|, l3_miss_remote_hop2p|NN )|) to|TO obtain|VB the|DT total|JJ count|NN of|IN data|NNS supplied|VBN by|IN remote|JJ agents|NNS .|.
title	some|DT dram|NN and|CC l3|JJ cache|NN performance|NN monitoring|VBG events|NNS may|MD count|VB incorrectly|RB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN information|NN may|MD become|VB stale|NN ,|, and|CC the|DT following|JJ events|NNS may|MD count|VB incorrectly|RB :|: mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|) page_walker_loads.dtlb_l3|NN (|( event|NN bch|NN umask|JJ 14h|CD )|) page_walker_loads.itlb_l3|NN (|( event|NN bch|NN umask|JJ 24h|CD )|) page_walker_loads.dtlb_memory|NN (|( event|NN bch|NN umask|JJ 18h|CD )|) page_walker_loads.itlb_memory|NN (|( event|NN bch|NN umask|JJ 28h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD count|VB incorrectly|RB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 40|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ settings|NNS of|IN vm-execution|NN controls|NNS may|MD result|VB in|IN incorrect|JJ linear-address|JJ translations|NNS
problem	if|IN vm|JJ exit|NN occurs|VBZ from|IN a|DT guest|NN with|IN primary|JJ processor-based|JJ vm-execution|NN control|NN activate|VBP secondary|JJ controls|NNS set|VBD to|TO 0|CD and|CC the|DT secondary|JJ processor-based|JJ vm-|JJ execution|NN control|NN enable|JJ vpid|JJ set|VBN to|TO 1|CD ,|, then|RB after|IN a|DT later|JJ vm|NN entry|NN with|IN vpid|JJ fully|RB enabled|VBN (|( activate|JJ secondary|NN controls|NNS and|CC enable|JJ vpid|NN set|VBN to|TO 1|CD )|) ,|, the|DT processor|NN may|MD use|VB stale|JJ linear|JJ address|NN translations|NNS .|.
implication	the|DT processor|NN may|MD incorrectly|RB translate|VB linear|JJ addresses|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB enter|VB a|DT guest|NN with|IN enable|JJ vpid|JJ set|VBN to|TO 1|CD when|WRB activate|NN secondary|JJ controls|NNS is|VBZ set|VBN to|TO 0|CD .|.
title	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN does|VBZ not|RB serialize|VB the|DT processor|NN
problem	an|DT iret|JJ instruction|NN that|WDT results|NNS in|IN a|DT task|NN switch|NN by|IN returning|VBG from|IN a|DT nested|JJ task|NN does|VBZ not|RB serialize|VB the|DT processor|NN (|( contrary|JJ to|TO the|DT software|NN developers|VBZ manual|JJ vol|NN .|. 3|CD section|NN titled|VBN serializing|JJ instructions|NNS )|) .|.
implication	software|NN which|WDT depends|VBZ on|IN the|DT serialization|NN property|NN of|IN iret|NN during|IN task|NN switching|NN may|MD not|RB behave|VB as|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. software|NN can|MD execute|VB an|DT mfence|NN instruction|NN immediately|RB prior|RB to|TO the|DT iret|JJ instruction|NN if|IN serialization|NN is|VBZ needed|VBN .|.
title	a|DT p-state|JJ or|CC c-state|JJ transition|NN may|MD lead|VB to|TO a|DT system|NN hang|NN
problem	for|IN a|DT small|JJ subset|NN of|IN parts|NNS under|IN elevated|VBN die|JJ temperature|NN conditions|NNS ,|, a|DT p-state|JJ or|CC c-|JJ state|NN transition|NN may|MD result|VB in|IN a|DT system|NN timeout|NN or|CC system|NN shutdown|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD shutdown|VB or|CC report|VB a|DT timeout|NN error|NN ;|: intel|NN has|VBZ observed|VBN transaction|NN completion|NN timeouts|NNS and|CC other|JJ internal|JJ timeouts|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	peci|NN frequency|NN limited|VBD to|TO 1|CD mhz|NNS
problem	the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) 3.1|CD specifications|NNS operating|VBG frequency|NN range|NN is|VBZ 0.2|CD mhz|NN to|TO 2|CD mhz|NN .|. due|JJ to|TO this|DT erratum|NN ,|, peci|NN may|MD be|VB unreliable|JJ when|WRB operated|VBN above|IN 1|CD mhz|NN .|.
implication	platforms|NNS attempting|VBG to|TO run|VB peci|RB above|IN 1|CD mhz|NNS may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|. platforms|NNS should|MD limit|VB peci|NN operating|VBG frequency|NN to|TO 1|CD mhz|NNS .|.
title	none|NN
problem	if|IN the|DT virtualize|NN apic|NN accesses|VBZ vm-execution|NN control|NN is|VBZ 1|CD ,|, a|DT 256-bit|JJ vgatherqps|NN with|IN an|DT element|NN that|WDT maps|VBZ to|TO the|DT apic-access|JJ page|NN may|MD use|VB incorrect|JJ addresses|NNS to|TO load|VB other|JJ elements|NNS .|.
implication	loading|VBG from|IN an|DT incorrect|JJ address|NN can|MD result|VB in|IN unexpected|JJ behavior|NN with|IN respect|NN to|TO data|NNS ,|, faults|NNS or|CC vm|JJ exits|NNS .|. this|DT erratum|NN will|MD occur|VB only|RB if|IN a|DT guest|NN operating|NN system|NN attempts|VBZ to|TO access|NN the|DT apic|NN using|VBG the|DT vgatherqps|NN instruction|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD be|VB logged|VBN
problem	when|WRB a|DT memory|NN ecc|NN error|NN occurs|VBZ ,|, a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD also|RB be|VB logged|VBN on|IN another|DT memory|NN channel|NN .|.
implication	a|DT patrol|NN scrub|NN correctable|JJ error|NN may|MD be|VB incorrectly|RB logged|VBN .|.
workaround	none|NN identified|VBN .|.
title	dram|NN device|NN failure|NN with|IN error|NN flow|NN registers|NNS enabled|VBD may|MD result|VB in|IN a|DT machine|NN check|NN
problem	during|IN a|DT high|JJ rate|NN of|IN correctable|JJ dram|JJ error|NN events|NNS ,|, a|DT ddr4|JJ cap|NN (|( command/address|JJ parity|NN )|) error|NN may|MD result|VB in|IN an|DT unrecoverable|JJ machine|NN check|NN with|IN an|DT ia32_mci_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0000|CD 0000|CD 100x|CD xxxx|NN (|( where|WRB x|NN can|MD be|VB 0|CD or|CC 1|CD )|) and|CC an|DT ia32_mci_status.mscod|NN (|( bits|NNS [|VBP 31:16|CD ]|NN )|) value|NN of|IN 0x0200|CD or|CC with|IN an|DT ia32_mci_status.mcacod|JJ value|NN of|IN 0000|CD 0001|CD xxxx|NNP xxxx|NNP and|CC an|DT ia32_mci_status.mscod|JJ value|NN of|IN 0x000c|CD .|.
implication	a|DT high|JJ rate|NN of|IN correctable|JJ errors|NNS ,|, typically|RB the|DT result|NN of|IN a|DT dram|JJ device|NN failure|NN ,|, may|MD result|VB in|IN an|DT unrecoverable|JJ machine|NN check|NN .|.
workaround	a|DT bios|JJ code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	mtf|NN vm|NN exit|NN on|IN xbegin|JJ instruction|NN may|MD save|VB state|NN incorrectly|RB
problem	execution|NN of|IN an|DT xbegin|JJ instruction|NN while|IN the|DT monitor|NN trap|JJ flag|NN vm-execution|NN control|NN is|VBZ 1|CD will|MD be|VB immediately|RB followed|VBN by|IN an|DT mtf|NN vm|NN exit|NN .|. if|IN advanced|JJ debugging|NN of|IN rtm|JJ transactional|JJ regions|NNS has|VBZ been|VBN enabled|VBN ,|, the|DT vm|NN exit|NN will|MD erroneously|RB save|VB the|DT address|NN of|IN the|DT xbegin|JJ instruction|NN as|IN the|DT instruction|NN pointer|NN (|( instead|RB of|IN the|DT fallback|NN instruction|NN address|NN specified|VBN by|IN the|DT xbegin|NNP instruction|NN )|) .|. in|IN addition|NN ,|, it|PRP will|MD erroneously|RB set|VB bit|NN 16|CD of|IN the|DT pending-debug-exceptions|NNS field|NN in|IN the|DT vmcs|NN indicating|VBG that|IN a|DT debug|JJ exception|NN or|CC a|DT breakpoint|NN exception|NN occurred|VBD .|.
implication	software|NN using|VBG the|DT monitor|NN trap|NN flag|NN to|TO debug|VB or|CC trace|VB transactional|JJ regions|NNS may|MD not|RB operate|VB properly|RB .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN record|NN may|MD be|VB generated|VBN after|IN being|VBG disabled|VBD
problem	a|DT performance|NN monitoring|NN counter|NN may|MD generate|VB a|DT pebs|NN (|( precise|JJ event|NN based|VBN sampling|VBG )|) record|NN after|IN disabling|VBG pebs|NN or|CC the|DT performance|NN monitoring|NN counter|NN by|IN clearing|VBG the|DT corresponding|VBG enable|JJ bit|NN in|IN ia32_pebs_enable|JJ msr|NN (|( 3f1h|CD )|) or|CC ia32_perf_global_ctrl|JJ msr|NN (|( 38fh|CD )|) .|.
implication	a|DT pebs|NN record|NN generated|VBN after|IN a|DT vmx|JJ transition|NN will|MD store|VB into|IN memory|NN according|VBG to|TO the|DT post-transition|NN ds|NN (|( debug|JJ store|NN )|) configuration|NN .|. these|DT stores|NNS may|MD be|VB unexpected|JJ if|IN pebs|NN is|VBZ not|RB enabled|VBN following|VBG the|DT transition|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. a|DT software|NN workaround|NN is|VBZ possible|JJ through|IN disallowing|VBG pebs|NN during|IN vmx|JJ non-root|JJ operation|NN and|CC disabling|VBG pebs|JJ prior|RB to|TO vm|VB entry|NN .|.
title	pcie*|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN
problem	the|DT pcie|JJ base|NN specification|NN requires|VBZ every|DT downstream|NN port|NN that|WDT supports|VBZ link|NN speeds|NNS greater|JJR than|IN 5.0|CD gt/s|NN to|TO support|VB dll|NN (|( data|NNS link|VBP layer|NN )|) link|VBP active|JJ reporting|NN ,|, however|RB ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN ports|NNS do|VBP not|RB support|VB dll|NN link|NN active|JJ reporting|NN .|. this|DT may|MD be|VB reported|VBN by|IN a|DT pcie|NN compliance|NN test|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|NN link|VBP speed|NN negotiation|NN may|MD fail|VB after|IN link|NN is|VBZ re-enabled|JJ
problem	if|IN a|DT pcie|NN link|NN is|VBZ established|VBN then|RB disabled|VBN and|CC the|DT link|NN partners|NNS advertised|VBD speeds|NNS are|VBP changed|VBN while|IN the|DT link|NN is|VBZ disabled|VBN ,|, the|DT link|NN may|MD fail|VB to|TO correctly|RB negotiate|VB link|NNS speed|VB when|WRB it|PRP is|VBZ re-enabled|JJ .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT pcie|NN link|VBP speed|NN negotiation|NN may|MD fail|VB after|IN re-enabling|VBG a|DT disabled|JJ port|NN .|.
workaround	none|NN identified|VBN .|.
title	prochot|JJ #|# assertion|NN during|IN warm|JJ reset|NN may|MD cause|VB persistent|JJ performance|NN reduction|NN
problem	assertion|NN of|IN prochot|JJ #|# after|IN reset|JJ #|# de-assertion|NN but|CC before|IN bios|NNS has|VBZ completed|VBN reset|JJ initialization|NN (|( indicated|VBN by|IN cpl3|NN )|) may|MD result|VB in|IN persistent|NN processor|NN throttling|VBG .|. asserting|VBG prochot|JJ #|# during|IN and|CC after|IN reset|JJ #|# assertion|NN for|IN frb|NN (|( fault|JJ resilient|JJ boot|NN )|) tri-stating|NN of|IN the|DT processor|NN is|VBZ not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resultant|JJ persistent|NN throttling|VBG substantially|RB reduces|VBZ the|DT processors|NNS performance|NN .|.
workaround	none|NN identified|VBN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	a|DT corrected|VBN internal|JJ parity|NN error|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	a|DT corrected|VBN internal|JJ parity|NN error|NN (|( ia32_mc0_status.mcacod=0005h|JJ and|CC ia32_mc0_status.mscod=000fh|JJ ,|, msr|JJ 401h|CD bits|NNS [|VBP 15:0|CD ]|NN and|CC bits|NNS [|VBP 31:16|CD ]|NNP respectively|RB )|) may|MD cause|VB a|DT system|NN hang|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT corrected|VBN internal|JJ parity|NN error|NN may|MD cause|VB a|DT system|NN hang|NN .|. reset|VB ,|, smi|VB ,|, or|CC init|NN will|MD end|VB the|DT system|NN hang|NN .|.
workaround	none|NN identified|VBN .|.
title	ia32_mc0_status|NN may|MD be|VB incorrect|JJ after|IN a|DT machine|NN check|NN overflow|IN
problem	when|WRB an|DT srar|NN (|( software|NN recoverable|JJ action|NN required|VBN )|) error|NN is|VBZ logged|VBN in|IN ia32_mc0_status|NN (|( msr|JJ 401h|CD )|) ,|, a|DT subsequent|JJ fatal|NN error|NN will|MD correctly|RB set|VB the|DT pcc|NN (|( bit|IN 57|CD )|) and|CC over|IN (|( bit|RB 62|CD )|) flags|NNS but|CC may|MD fail|VB to|TO update|VB other|JJ fields|NNS in|IN ia32_mc0_status|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT error|NN logged|VBD in|IN ia32_mc0_status|NN is|VBZ an|DT invalid|JJ mixture|NN of|IN an|DT srar|JJ error|NN with|IN the|DT pcc|JJ flag|NN set|VBN .|. software|NN that|IN reads|VBZ ia32_mc0_status|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	ia32_mc1_status.miscv|NN may|MD be|VB incorrect|VB on|IN a|DT machine|NN check|NN overflow|IN
problem	if|IN software|NN writes|VBZ machine|NN check|NN bank|NN 1|CD to|TO contain|VB a|DT valid|JJ uc|JJ error|NN with|IN ia32_mc1_status.miscv|NN cleared|VBN ,|, another|DT uc|JJ machine|NN check|NN may|MD set|VB ia32_mc1_status.miscv|NN in|IN violation|NN of|IN the|DT overwrite|NN rules|NNS .|.
implication	when|WRB there|EX is|VBZ a|DT machine|NN check|NN overflow|NN in|IN mc1|NN ,|, the|DT ia32_mc1_status.miscv|NN can|MD not|RB be|VB relied|VBN upon|IN to|TO indicate|VB that|DT ia32_mc1_miscv|NN is|VBZ valid|JJ .|. all|DT uc|JJ errors|NNS in|IN mc1|NN will|MD set|VB miscv|NN .|.
workaround	software|NN should|MD not|RB write|VB uc|JJ errors|NNS into|IN ia32_mc1_status|NN with|IN ia32_mc1_status.miscv=0|NN .|. software|NN may|MD write|VB ia32_mc1_misc=0|NN to|TO indicate|VB no|DT valid|JJ data|NNS in|IN ia32_mc1_misc|NN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN monitoring|NN software|NN may|MD not|RB attribute|VB the|DT pebs|NN events|NNS to|TO the|DT correct|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT expected|JJ machine|NN check|VB exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	load|NN latency|NN performance|NN monitoring|NN facility|NN may|MD stop|VB counting|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( pebs|JJ extension|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, load|NN latency|NN facility|NN may|MD stop|VB counting|VBG load|JJ instructions|NNS when|WRB intel|NN hyper-threading|NN technology|NN (|( intel|JJ ht|NN technology|NN )|) is|VBZ enabled|VBN .|.
implication	counters|NNS programmed|VBD with|IN the|DT affected|JJ events|NNS stop|VB incrementing|NN and|CC do|VBP not|RB generate|VB pebs|NN records|NNS .|.
workaround	none|NN identified|VBN .|.
title	certain|JJ perfmon|JJ events|NNS may|MD be|VB counted|VBN incorrectly|RB when|WRB the|DT processor|NN is|VBZ not|RB in|IN c0|NN state|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT perfmon|NN events|NNS listed|VBN below|NN may|MD be|VB counted|VBN when|WRB the|DT logical|JJ processor|NN is|VBZ not|RB in|IN c0|JJ state|NN .|. idq.empty|NN (|( event|NN 79h|CD ,|, umask|JJ 02h|CD )|) idq_uops_not_delivered.core|NN (|( event|NN 9ch|CD ,|, umask|JJ 01h|CD )|) resource_stalls.any|NN (|( event|NN a2h|NN ,|, umask|JJ 01h|CD )|) adding|VBG the|DT following|VBG 3|CD events|NNS to|TO existing|VBG erratum|NN :|: cycle_activity.cycles_ldm_pending|NN (|( event|NN a3h|NN ,|, umask|JJ 02h|CD ,|, cmask|NN 02h|CD )|) cycle_activity.cycles_no_execute|NN (|( event|NN a3h|NN ,|, umask|JJ 04h|CD ,|, cmask|NN 04h|CD )|) cycle_activity.stalls_ldm_pending|NN (|( event|NN a3h|NN ,|, umask|JJ 06h|CD ,|, cmask|NN 06h|CD )|)
implication	the|DT count|NN will|MD be|VB higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN transactional|JJ synchronization|NN extensions|NNS (|( intel|NN tsx|NN )|) is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62:61|CD ]|NN .|. this|DT is|VBZ most|RBS easily|RB accomplished|VBN by|IN sign|NN extending|VBG from|IN bit|NN [|JJ 47|CD ]|NN to|TO bits|NNS [|$ 62:48|CD ]|NN .|.
title	jtag|NN boundary|JJ scan|NN for|IN intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) and|CC pcie*|JJ lanes|NNS may|MD report|VB incorrect|VB stuck|VBN at|IN 1|CD errors|NNS
problem	boundary|JJ scan|JJ testing|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS may|MD incorrectly|RB report|VB a|DT recurring|VBG stuck|NN at|IN 1|CD failure|NN on|IN intel|NN qpi|NN and|CC pcie|NN receiver|NN lanes|NNS .|. this|DT erratum|VBZ only|RB affects|VBZ boundary|JJ scan|JJ testing|NN and|CC does|VBZ not|RB affect|VB functional|JJ operation|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN boundary|JJ scan|JJ test|NN failures|NNS reported|VBN on|IN one|CD or|CC more|JJR of|IN the|DT intel|NN qpi|NN and|CC pcie|NN lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG isoch|JJ mode|NN may|MD cause|VB the|DT system|NN to|TO hang|VB
problem	when|WRB isoch|NN (|( isochronous|JJ )|) operation|NN is|VBZ enabled|VBN within|IN bios|NNS ,|, the|DT system|NN may|MD hang|VB and|CC fail|VB to|TO boot|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB and|CC fail|VB to|TO boot|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pci|NN bars|NNS in|IN the|DT home|NN agent|NN will|MD return|VB non-zero|JJ values|NNS during|IN enumeration|NN
problem	during|IN system|NN initialization|VBP the|DT operating|NN system|NN may|MD access|NN the|DT standard|JJ pci|NN bars|NNS (|( base|NN address|NN registers|NNS )|) .|. due|JJ to|TO this|DT erratum|NN ,|, accesses|VBZ to|TO the|DT home|NN agent|NN bar|NN registers|NNS (|( bus|JJ 1|CD ;|: device|NN 18|CD ;|: function|NN 0,4|CD ;|: offsets|NNS 0x14-0x24|VBP )|) will|MD return|VB non-zero|JJ values|NNS .|.
implication	the|DT operating|NN system|NN may|MD issue|VB a|DT warning|NN .|. intel|NN has|VBZ not|RB observed|VBN any|DT functional|JJ failures|NNS due|JJ to|TO this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	pcie*|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB
problem	if|IN a|DT pcie|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN (|( transaction|NN layer|NN packet|NN )|) ,|, an|DT error|NN is|VBZ logged|VBN in|IN the|DT uncerrsts|NNS register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 14ch|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 14ch|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT header|NN of|IN the|DT malformed|JJ tlp|NN is|VBZ logged|VBN incorrectly|RB in|IN the|DT hdrlog|NN register|NN (|( device|JJ 0|CD ;|: function|NN 0|CD ;|: offset|VBN 164h|CD and|CC device|JJ 2-3|CD ;|: function|NN 0-3|CD ;|: offset|VB 164h|CD )|) .|.
implication	the|DT pcie|JJ header|NN of|IN a|DT malformed|JJ tlp|NN is|VBZ not|RB logged|VBN correctly|RB .|.
workaround	none|NN identified|VBN .|.
title	a|DT malformed|JJ tlp|NN may|MD block|VB ecrc|VB error|NN logging|VBG
problem	if|IN a|DT pcie*|NN port|NN receives|VBZ a|DT malformed|JJ tlp|NN that|WDT also|RB would|MD generate|VB an|DT ecrc|JJ check|NN failed|VBD error|NN ,|, it|PRP should|MD report|VB a|DT malformed|JJ tlp|NN error|NN .|. when|WRB malformed|VBN tlp|JJ errors|NNS are|VBP masked|VBN ,|, the|DT processor|NN should|MD report|VB the|DT lower-precedence|JJ ecrc|NN check|NN failed|VBD error|NN but|CC ,|, due|JJ to|TO this|DT erratum|NN ,|, it|PRP does|VBZ not|RB .|.
implication	software|NN that|WDT relies|VBZ upon|IN ecrc|FW check|NN failed|VBD error|JJ indication|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	the|DT system|NN may|MD hang|VB during|IN an|DT intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) slow|VB to|TO fast|VB mode|JJ transition|NN
problem	during|IN an|DT intel|NN qpi|NN slow|JJ mode|NN to|TO fast|VB mode|JJ transition|NN ,|, the|DT ll_status|JJ field|NN of|IN the|DT qpipcsts|NNS register|NN (|( bus|JJ 0|CD ;|: device|NN 8,9,10|CD ;|: function|NN 0|CD ;|: offset|VB 0xc0|CD )|) may|MD not|RB be|VB correctly|RB updated|VBN to|TO reflect|VB link|NN readiness|NN .|.
implication	the|DT system|NN may|MD hang|VB waiting|VBG for|IN the|DT qpipcsts.ll_status|NN to|TO update|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unexpected|JJ performance|NN loss|NN when|WRB turbo|NN disabled|VBD
problem	when|WRB intel|NN turbo|VBZ boost|NN technology|NN is|VBZ disabled|VBN by|IN ia32_misc_enables|NNS msr|NNS (|( 416h|CD )|) turbo_mode_disable|JJ bit|NN 38|CD ,|, the|DT ring|NN operating|VBG frequency|NN may|MD be|VB below|IN p1|NN operating|NN frequency|NN .|.
implication	processor|NN performance|NN may|MD be|VB below|IN expectations|NNS for|IN p1|NN operating|NN frequency|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	exiting|VBG from|IN package|NN c3|NN or|CC package|VB c6|JJ with|IN ddr4-2133|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, with|IN ddr4-2133|JJ memory|NN ,|, exiting|VBG from|IN pc3|NN (|( package|VB c3|NN )|) or|CC pc6|NN (|( package|VB c6|NN )|) state|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	this|DT erratum|NN may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	the|DT system|NN may|MD shut|VB down|RP unexpectedly|RB during|IN a|DT warm|JJ reset|NN
problem	certain|JJ complex|JJ internal|JJ timing|NN conditions|NNS present|VBP when|WRB a|DT warm|JJ reset|NN is|VBZ requested|VBN can|MD prevent|VB the|DT orderly|JJ completion|NN of|IN in-flight|JJ transactions|NNS .|. it|PRP is|VBZ possible|JJ under|IN these|DT conditions|NNS that|IN the|DT warm|JJ reset|NN will|MD fail|VB and|CC trigger|VB a|DT full|JJ system|NN shutdown|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD shut|VB down|RP and|CC all|DT machine|NN check|NN error|NN logs|NNS will|MD be|VB lost|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	cat|NN may|MD not|RB behave|VB as|IN expected|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, cat|NN (|( cache|JJ allocation|NN technology|NN )|) way|NN enforcement|NN may|MD not|RB behave|VB as|IN configured|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, cache|VBP quality|NN of|IN service|NN guarantees|NNS may|MD not|RB be|VB met|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	lbr|NN ,|, bts|NNS ,|, btm|NN may|MD report|VB a|DT wrong|JJ address|NN when|WRB an|DT exception/|NN interrupt|NN occurs|VBZ in|IN 64-bit|JJ mode|NN
problem	an|DT exception/interrupt|JJ event|NN should|MD be|VB transparent|JJ to|TO the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) and|CC btm|NN (|( branch|JJ trace|NN message|NN )|) mechanisms|NN .|. however|RB ,|, during|IN a|DT specific|JJ boundary|JJ condition|NN where|WRB the|DT exception/interrupt|NN occurs|VBZ right|RB after|IN the|DT execution|NN of|IN an|DT instruction|NN at|IN the|DT lower|JJR canonical|JJ boundary|NN (|( 0x00007fffffffffff|CD )|) in|IN 64-bit|JJ mode|NN ,|, the|DT lbr|JJ return|NN registers|NNS will|MD save|VB a|DT wrong|JJ return|NN address|NN with|IN bits|NNS 63|CD to|TO 48|CD incorrectly|RB sign|NN extended|VBD to|TO all|DT 1s|CD .|. subsequent|JJ bts|NN and|CC btm|NN operations|NNS which|WDT report|VBP the|DT lbr|NN will|MD also|RB be|VB incorrect|JJ .|.
implication	lbr|NN ,|, bts|NNS and|CC btm|NN may|MD report|VB incorrect|JJ information|NN in|IN the|DT event|NN of|IN an|DT exception/interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN
problem	eflags|JJ discrepancy|NN on|IN page|NN faults|NNS and|CC on|IN ept-induced|JJ vm|NN exits|NNS after|IN a|DT translation|NN change|NN .|. this|DT erratum|NN is|VBZ regarding|VBG the|DT case|NN where|WRB paging|NN structures|NNS are|VBP modified|VBN to|TO change|VB a|DT linear|JJ address|NN from|IN writable|JJ to|TO non-writable|JJ without|IN software|NN performing|VBG an|DT appropriate|JJ tlb|NN invalidation|NN .|. when|WRB a|DT subsequent|JJ access|NN to|TO that|DT address|NN by|IN a|DT specific|JJ instruction|NN (|( add|VB ,|, and|CC ,|, btc|NN ,|, btr|NN ,|, bts|NNS ,|, cmpxchg|NN ,|, dec|NN ,|, inc|NN ,|, neg|RB ,|, not|RB ,|, or|CC ,|, rol/ror|NN ,|, sal/sar/shl/shr|NN ,|, shld|NN ,|, shrd|NN ,|, sub|NN ,|, xor|NNP ,|, and|CC xadd|NNP )|) causes|VBZ a|DT page|NN fault|NN or|CC an|DT ept-|JJ induced|JJ vm|NN exit|NN ,|, the|DT value|NN saved|VBD for|IN eflags|NNS may|MD incorrectly|RB contain|VB the|DT arithmetic|JJ flag|NN values|NNS that|IN the|DT eflags|JJ register|NN would|MD have|VB held|VBN had|VBD the|DT instruction|NN completed|VBD without|IN fault|NN or|CC vm|JJ exit|NN .|. for|IN page|NN faults|NNS ,|, this|DT can|MD occur|VB even|RB if|IN the|DT fault|NN causes|VBZ a|DT vm|JJ exit|NN or|CC if|IN its|PRP$ delivery|NN causes|VBZ a|DT nested|JJ fault|NN .|.
implication	none|NN identified|VBN .|. although|IN the|DT eflags|JJ value|NN saved|VBN by|IN an|DT affected|JJ event|NN (|( a|DT page|NN fault|NN or|CC an|DT ept-induced|JJ vm|NN exit|NN )|) may|MD contain|VB incorrect|JJ arithmetic|JJ flag|NN values|NNS ,|, intel|NN has|VBZ not|RB identified|VBN software|NN that|WDT is|VBZ affected|VBN by|IN this|DT erratum|NN .|. this|DT erratum|NN will|MD have|VB no|DT further|JJ effects|NNS once|RB the|DT original|JJ instruction|NN is|VBZ restarted|VBN because|IN the|DT instruction|NN will|MD produce|VB the|DT same|JJ results|NNS as|IN if|IN it|PRP had|VBD initially|RB completed|VBN without|IN fault|NN or|CC vm|JJ exit|NN .|.
workaround	if|IN the|DT handler|NN of|IN the|DT affected|JJ events|NNS inspects|VBZ the|DT arithmetic|JJ portion|NN of|IN the|DT saved|VBN eflags|NNS value|NN ,|, then|RB system|NN software|NN should|MD perform|VB a|DT synchronized|JJ paging|NN structure|NN modification|NN and|CC tlb|JJ invalidation|NN .|.
title	mci_status|RB overflow|JJ bit|NN may|MD be|VB incorrectly|RB set|VBN on|IN a|DT single|JJ instance|NN of|IN a|DT dtlb|NN error|NN
problem	a|DT single|JJ data|NN translation|NN look|NN aside|RB buffer|NN (|( dtlb|NN )|) error|NN can|MD incorrectly|RB set|VB the|DT overflow|NN (|( bit|NN [|VBZ 62|CD ]|NN )|) in|IN the|DT mci_status|NN register|NN .|. a|DT dtlb|JJ error|NN is|VBZ indicated|VBN by|IN mca|NN error|NN code|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) appearing|VBG as|IN binary|JJ value|NN ,|, 000x|CD 0000|CD 0001|CD 0100|CD ,|, in|IN the|DT mci_status|NN register|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT overflow|JJ bit|NN in|IN the|DT mci_status|NN register|NN may|MD not|RB be|VB an|DT accurate|JJ indication|NN of|IN multiple|JJ occurrences|NNS of|IN dtlb|JJ errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	ler|NN msrs|NN may|MD be|VB unreliable|JJ
problem	due|JJ to|TO certain|JJ internal|JJ processor|NN events|NNS ,|, updates|NNS to|TO the|DT ler|NN (|( last|JJ exception|NN record|NN )|) msrs|NN ,|, msr_ler_from_lip|NN (|( 1ddh|CD )|) and|CC msr_ler_to_lip|NN (|( 1deh|CD )|) ,|, may|MD happen|VB when|WRB no|DT update|NN was|VBD expected|VBN .|.
implication	the|DT values|NNS of|IN the|DT ler|NN msrs|NN may|MD be|VB unreliable|JJ .|.
workaround	none|NN identified|VBN .|.
title	monitor|NN or|CC clflush|NN on|IN the|DT local|JJ xapic|NN 's|POS address|JJ space|NN results|NNS in|IN hang|NN
problem	if|IN the|DT target|NN linear|JJ address|NN range|NN for|IN a|DT monitor|NN or|CC clflush|NN is|VBZ mapped|VBN to|TO the|DT local|JJ xapic|NN 's|POS address|JJ space|NN ,|, the|DT processor|NN will|MD hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD hang|VB .|. the|DT local|JJ xapic|NN 's|POS address|JJ space|NN must|MD be|VB uncached|VBN .|. the|DT monitor|NN instruction|NN only|RB functions|VBZ correctly|RB if|IN the|DT specified|VBN linear|JJ address|NN range|NN is|VBZ of|IN the|DT type|NN write-back|NN .|. clflush|NN flushes|NNS data|NNS from|IN the|DT cache|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	do|VB not|RB execute|VB monitor|NN or|CC clflush|NN instructions|NNS on|IN the|DT local|JJ xapic|NNP address|NN space|NN .|.
title	#|# gp|NN on|IN segment|NN selector|NN descriptor|NN that|WDT straddles|VBZ canonical|JJ boundary|NN may|MD not|RB provide|VB correct|JJ exception|NN error|NN code|NN
problem	during|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) ,|, the|DT processor|NN pushes|VBZ an|DT error|NN code|NN on|IN to|TO the|DT exception|NN handlers|NNS stack|VBP .|. if|IN the|DT segment|NN selector|NN descriptor|NN straddles|VBZ the|DT canonical|JJ boundary|NN ,|, the|DT error|NN code|NN pushed|VBD onto|IN the|DT stack|NN may|MD be|VB incorrect|JJ .|.
implication	an|DT incorrect|JJ error|NN code|NN may|MD be|VB pushed|VBN onto|IN the|DT stack|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|.
title	freeze_while_smm|NN does|VBZ not|RB prevent|VB event|NN from|IN pending|VBG pebs|NN during|IN smm|NN
problem	in|IN general|JJ ,|, a|DT pebs|NN record|NN should|MD be|VB generated|VBN on|IN the|DT first|JJ count|NN of|IN the|DT event|NN after|IN the|DT counter|NN has|VBZ overflowed|VBN .|. however|RB ,|, ia32_debugctl_msr.freeze_while_smm|NN (|( msr|JJ 1d9h|CD ,|, bit|NN [|JJ 14|CD ]|NN )|) prevents|VBZ performance|NN counters|NNS from|IN counting|VBG during|IN smm|NN (|( system|NN management|NN mode|NN )|) .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN a|DT performance|NN counter|NN overflowed|VBD before|IN an|DT smi|NN a|DT pebs|NN record|NN has|VBZ not|RB yet|RB been|VBN generated|VBN because|IN another|DT count|NN of|IN the|DT event|NN has|VBZ not|RB occurred|VBN .|. the|DT monitored|JJ event|NN occurs|VBZ during|IN smm|NN then|RB a|DT pebs|NN record|NN will|MD be|VB saved|VBN after|IN the|DT next|JJ rsm|NN instruction|NN .|. when|WRB freeze_while_smm|NN is|VBZ set|VBN ,|, a|DT pebs|NN should|MD not|RB be|VB generated|VBN until|IN the|DT event|NN occurs|VBZ outside|IN of|IN smm|NN .|.
implication	a|DT pebs|NN record|NN may|MD be|VB saved|VBN after|IN an|DT rsm|JJ instruction|NN due|JJ to|TO the|DT associated|VBN performance|NN counter|NN detecting|VBG the|DT monitored|JJ event|NN during|IN smm|NN ;|: even|RB when|WRB freeze_while_smm|NN is|VBZ set|VBN .|.
workaround	none|NN identified|VBN .|.
title	apic|NN error|NN received|VBD illegal|JJ vector|NN may|MD be|VB lost|VBN
problem	apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) may|MD not|RB update|VB the|DT esr|NN (|( error|NN status|NN register|NN )|) flag|NN received|VBD illegal|JJ vector|NN bit|NN [|JJ 6|CD ]|NNS properly|RB when|WRB an|DT illegal|JJ vector|NN error|NN is|VBZ received|VBN on|IN the|DT same|JJ internal|JJ clock|NN that|IN the|DT esr|NN is|VBZ being|VBG written|VBN (|( as|IN part|NN of|IN the|DT write-read|JJ esr|NN access|NN flow|NN )|) .|. the|DT corresponding|JJ error|NN interrupt|NN will|MD also|RB not|RB be|VB generated|VBN for|IN this|DT case|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incoming|JJ illegal|JJ vector|NN error|NN may|MD not|RB be|VB logged|VBN into|IN esr|JJ properly|RB and|CC may|MD not|RB generate|VB an|DT error|NN interrupt|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN precise|JJ instruction|NN retired|VBD event|NN may|MD present|VB wrong|JJ indications|NNS
problem	when|WRB the|DT pdir|NN (|( precise|JJ distribution|NN for|IN instructions|NNS retired|VBN )|) mechanism|NN is|VBZ activated|VBN (|( inst_retired.all|NN (|( event|NN c0h|NN ,|, umask|JJ value|NN 00h|CD )|) on|IN counter|NN 1|CD programmed|VBN in|IN pebs|JJ mode|NN )|) ,|, the|DT processor|NN may|MD return|VB wrong|JJ pebs/pmi|NN interrupts|NNS and/or|VBP incorrect|JJ counter|NN values|NNS if|IN the|DT counter|NN is|VBZ reset|VBN with|IN a|DT sav|NN below|IN 100|CD (|( sample-after-value|NN is|VBZ the|DT counter|NN reset|NN value|NN software|NN programs|NNS in|IN msr|NN ia32_pmc1|NN [|VBD 47:0|CD ]|NN in|IN order|NN to|TO control|VB interrupt|JJ frequency|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, when|WRB using|VBG low|JJ sav|NN values|NNS ,|, the|DT program|NN may|MD get|VB incorrect|JJ pebs|NN or|CC pmi|NN interrupts|NNS and/or|VBP an|DT invalid|JJ counter|NN state|NN .|.
workaround	the|DT sampling|NN driver|NN should|MD avoid|VB using|VBG sav|JJ <|JJ 100|CD .|.
title	cr0.cd|NN is|VBZ ignored|VBN in|IN vmx|NN operation|NN
problem	if|IN cr0.cd=1|VBN ,|, the|DT mtrrs|NN and|CC pat|NN should|MD be|VB ignored|VBN and|CC the|DT uc|JJ memory|NN type|NN should|MD be|VB used|VBN for|IN all|DT memory|NN accesses|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT logical|JJ processor|NN in|IN vmx|NN operation|NN will|MD operate|VB as|IN if|IN cr0.cd=0|NN even|RB if|IN that|DT bit|NN is|VBZ set|VBN to|TO 1|CD .|.
implication	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN may|MD not|RB function|VB properly|RB in|IN vmx|JJ operation|NN .|.
workaround	algorithms|NN that|WDT rely|VBP on|IN cache|NN disabling|NN should|MD not|RB be|VB executed|VBN in|IN vmx|JJ root|NN operation|NN .|.
title	instruction|NN fetch|NN may|MD cause|VB machine|NN check|NN if|IN page|NN size|NN and|CC memory|NN type|NN was|VBD changed|VBN without|IN invalidation|NN
problem	this|DT erratum|NN may|MD cause|VB a|DT machine-check|JJ error|NN (|( ia32_mci_status.mcacod=0150h|NN )|) on|IN the|DT fetch|NN of|IN an|DT instruction|NN that|WDT crosses|VBZ a|DT 4-kbyte|JJ address|NN boundary|NN .|. it|PRP applies|VBZ only|RB if|IN (|( 1|CD )|) the|DT 4-kbyte|JJ linear|JJ region|NN on|IN which|WDT the|DT instruction|NN begins|VBZ is|VBZ originally|RB translated|VBN using|VBG a|DT 4-kbyte|JJ page|NN with|IN the|DT wb|JJ memory|NN type|NN ;|: (|( 2|CD )|) the|DT paging|NN structures|NNS are|VBP later|RB modified|VBN so|IN that|DT linear|JJ region|NN is|VBZ translated|VBN using|VBG a|DT large|JJ page|NN (|( 2-mbyte|JJ ,|, 4-mbyte|JJ ,|, or|CC 1-|JJ gbyte|NN )|) with|IN the|DT uc|JJ memory|NN type|NN ;|: and|CC (|( 3|CD )|) the|DT instruction|NN fetch|NN occurs|VBZ after|IN the|DT paging-|JJ structure|NN modification|NN but|CC before|IN software|NN invalidates|VBZ any|DT tlb|JJ entries|NNS for|IN the|DT linear|JJ region|NN .|.
implication	due|JJ to|TO this|DT erratum|NN an|DT unexpected|JJ machine|NN check|NN with|IN error|NN code|NN 0150h|CD may|MD occur|VB ,|, possibly|RB resulting|VBG in|IN a|DT shutdown|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	software|NN should|MD not|RB write|VB to|TO a|DT paging-structure|JJ entry|NN in|IN a|DT way|NN that|WDT would|MD change|VB ,|, for|IN any|DT linear|JJ address|NN ,|, both|CC the|DT page|NN size|NN and|CC the|DT memory|NN type|NN .|. it|PRP can|MD instead|RB use|VB the|DT following|JJ algorithm|NN :|: first|JJ clear|VBP the|DT p|NN flag|NN in|IN the|DT relevant|JJ paging-structure|NN entry|NN (|( for|IN example|NN ,|, pde|NN )|) ;|: then|RB invalidate|VB any|DT translations|NNS for|IN the|DT affected|JJ linear|JJ addresses|NNS ;|: and|CC then|RB modify|VB the|DT relevant|JJ paging-structure|JJ entry|NN to|TO set|VB the|DT p|NN flag|NN and|CC establish|VB the|DT new|JJ page|NN size|NN and|CC memory|NN type|NN .|.
title	execution|NN of|IN vaesimc|NN or|CC vaeskeygenassist|NN with|IN an|DT illegal|JJ value|NN for|IN vex.vvvv|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	the|DT vaesimc|NN and|CC vaeskeygenassist|JJ instructions|NNS should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN if|IN the|DT value|NN of|IN the|DT vvvv|JJ field|NN in|IN the|DT vex|NN prefix|NN is|VBZ not|RB 1111b|CD .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN cr0.ts|VBN is|VBZ 1|CD ,|, the|DT processor|NN may|MD instead|RB produce|VB a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, some|DT undefined|JJ instruction|NN encodings|NNS may|MD produce|VB a|DT #|# nm|JJ instead|RB of|IN a|DT #|# ud|JJ exception|NN .|.
workaround	software|NN should|MD always|RB set|VB the|DT vvvv|JJ field|NN of|IN the|DT vex|NN prefix|NN to|TO 1111b|CD for|IN instances|NNS of|IN the|DT vaesimc|NN and|CC vaeskeygenassist|NN instructions|NNS .|.
title	interrupt|NN from|IN local|JJ apic|NNS timer|NN may|MD not|RB be|VB detectable|JJ while|IN being|VBG delivered|VBN
problem	if|IN the|DT local-apic|JJ timers|NNS ccr|VBP (|( current-count|JJ register|NN )|) is|VBZ 0|CD ,|, software|NN should|MD be|VB able|JJ to|TO determine|VB whether|IN a|DT previously|RB generated|VBN timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN by|IN first|JJ reading|VBG the|DT delivery-status|JJ bit|NN in|IN the|DT lvt|JJ timer|NN register|NN and|CC then|RB reading|VBG the|DT bit|NN in|IN the|DT irr|NN (|( interrupt-request|JJ register|NN )|) corresponding|VBG to|TO the|DT vector|NN in|IN the|DT lvt|JJ timer|NN register|NN .|. if|IN both|DT values|NNS are|VBP read|VBN as|IN 0|CD ,|, no|DT timer|NN interrupt|NN should|MD be|VB in|IN the|DT process|NN of|IN being|VBG delivered|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB delivered|VBN even|RB if|IN the|DT ccr|NN is|VBZ 0|CD and|CC the|DT lvt|NN and|CC irr|NN bits|NNS are|VBP read|VBN as|IN 0.|CD this|DT can|MD occur|VB only|RB if|IN the|DT dcr|NN (|( divide|JJ configuration|NN register|NN )|) is|VBZ greater|JJR than|IN or|CC equal|JJ to|TO 4.|CD the|DT erratum|NN does|VBZ not|RB occur|VB if|IN software|NN writes|VBZ zero|CD to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
implication	software|NN that|WDT relies|VBZ on|IN reads|NNS of|IN the|DT lvt|NN and|CC irr|VB bits|NNS to|TO determine|VB whether|IN a|DT timer|NN interrupt|NN is|VBZ being|VBG delivered|VBN may|MD not|RB operate|VB properly|RB .|.
workaround	software|NN that|WDT uses|VBZ the|DT local-apic|JJ timer|NN must|MD be|VB prepared|VBN to|TO handle|VB the|DT timer|NN interrupts|NNS ,|, even|RB those|DT that|WDT would|MD not|RB be|VB expected|VBN based|VBN on|IN reading|VBG ccr|NN and|CC the|DT lvt|NN and|CC irr|JJ bits|NNS ;|: alternatively|RB ,|, software|NN can|MD avoid|VB the|DT problem|NN by|IN writing|VBG zero|NN to|TO the|DT initial|JJ count|NN register|NN before|IN reading|VBG the|DT lvt|NN and|CC irr|JJ bits|NNS .|.
title	pending|VBG x87|NN fpu|JJ exceptions|NNS (|( #|# mf|NN )|) may|MD be|VB signaled|VBN earlier|JJR than|IN expected|VBN
problem	x87|JJ instructions|NNS that|WDT trigger|VBP #|# mf|NNS normally|RB service|VBP interrupts|NNS before|IN the|DT #|# mf|NN .|. due|JJ to|TO this|DT erratum|NN ,|, if|IN an|DT instruction|NN that|IN triggers|NNS #|# mf|NN is|VBZ executed|VBN while|IN enhanced|JJ intel|JJ speedstep|NN technology|NN transitions|NNS ,|, intel|NN turbo|NN boost|NN technology|NN transitions|NNS ,|, or|CC thermal|JJ monitor|NN events|NNS occur|VBP ,|, the|DT pending|VBG #|# mf|NN may|MD be|VB signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
implication	software|NN may|MD observe|VB #|# mf|JJ being|VBG signaled|VBN before|IN pending|VBG interrupts|NNS are|VBP serviced|VBN .|.
workaround	none|NN identified|VBN .|.
title	dr6.b0-b3|NN may|MD not|RB report|VB all|DT breakpoints|NNS matched|VBD when|WRB a|DT mov/pop|NN ss|NN is|VBZ followed|VBN by|IN a|DT store|NN or|CC an|DT mmx*|JJ instruction|NN
problem	normally|RB ,|, data|NNS breakpoints|NNS matches|NNS that|WDT occur|VBP on|IN a|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|NN will|MD not|RB cause|VB a|DT debug|JJ exception|NN immediately|RB after|IN mov/pop|NN ss|NN but|CC will|MD be|VB delayed|VBN until|IN the|DT instruction|NN boundary|NN following|VBG the|DT next|JJ instruction|NN is|VBZ reached|VBN .|. after|IN the|DT debug|NN exception|NN occurs|VBZ ,|, dr6.b0-b3|JJ bits|NNS will|MD contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN as|RB well|RB as|IN breakpoints|NNS detected|VBN by|IN the|DT following|JJ instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, dr6.b0-b3|JJ bits|NNS may|MD not|RB contain|VB information|NN about|IN data|NN breakpoints|NNS matched|VBD during|IN the|DT mov/pop|NN ss|NN when|WRB the|DT following|JJ instruction|NN is|VBZ either|DT an|DT mmx|JJ instruction|NN that|WDT uses|VBZ a|DT memory|NN addressing|VBG mode|NN with|IN an|DT index|NN or|CC a|DT store|NN instruction|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, dr6|NN may|MD not|RB contain|VB information|NN about|IN all|DT breakpoints|NNS matched|VBN .|. this|DT erratum|NN will|MD not|RB be|VB observed|VBN under|IN the|DT recommended|JJ usage|NN of|IN the|DT mov|NN ss|NN ,|, r/m|NN or|CC pop|NN ss|JJ instructions|NNS (|( that|DT is|VBZ ,|, following|VBG them|PRP only|RB with|IN an|DT instruction|NN that|WDT writes|VBZ (|( e/r|NN )|) sp|NN )|) .|.
workaround	none|NN identified|VBN .|.
title	vex.l|NN is|VBZ not|RB ignored|VBN with|IN vcvt*2si|JJ instructions|NNS
problem	the|DT vex.l|JJ bit|NN should|MD be|VB ignored|VBN for|IN the|DT vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS ,|, however|RB due|JJ to|TO this|DT erratum|NN the|DT vex.l|JJ bit|NN is|VBZ not|RB ignored|VBN and|CC will|MD cause|VB a|DT #|# ud|NN .|.
implication	unexpected|JJ #|# uds|NNS will|MD be|VB seen|VBN when|WRB the|DT vex.l|NN bit|NN is|VBZ set|VBN to|TO 1|CD with|IN vcvtss2si|NN ,|, vcvtsd2si|NN ,|, vcvttss2si|NN ,|, and|CC vcvttsd2si|JJ instructions|NNS .|.
workaround	software|NN should|MD ensure|VB that|IN the|DT vex.l|JJ bit|NN is|VBZ set|VBN to|TO 0|CD for|IN all|DT scalar|JJ instructions|NNS .|.
title	processor|NN may|MD livelock|VB during|IN on|IN demand|NN clock|NN modulation|NN
problem	the|DT processor|NN may|MD livelock|VB when|WRB (|( 1|CD )|) a|DT processor|NN thread|NN has|VBZ enabled|VBN on|IN demand|NN clock|NN modulation|NN via|IN bit|NN 4|CD of|IN the|DT ia32_clock_modulation|NN msr|NN (|( 19ah|CD )|) and|CC the|DT clock|NN modulation|NN duty|NN cycle|NN is|VBZ set|VBN to|TO 12.5|CD %|NN (|( 02h|CD in|IN bits|NNS 3:0|CD of|IN the|DT same|JJ msr|NN )|) ,|, and|CC (|( 2|CD )|) the|DT other|JJ processor|NN thread|NN does|VBZ not|RB have|VB on|IN demand|NN clock|NN modulation|NN enabled|VBD and|CC that|IN thread|NN is|VBZ executing|VBG a|DT stream|NN of|IN instructions|NNS with|IN the|DT lock|NN prefix|NN that|IN either|DT split|NN a|DT cacheline|NN or|CC access|NN uc|JJ memory|NN .|.
implication	program|NN execution|NN may|MD stall|VB on|IN both|DT threads|NNS of|IN the|DT core|NN subject|NN to|TO this|DT erratum|NN .|.
workaround	this|DT erratum|NN will|MD not|RB occur|VB if|IN clock|JJ modulation|NN is|VBZ enabled|VBN on|IN all|DT threads|NNS when|WRB using|VBG on|IN demand|NN clock|NN modulation|NN or|CC if|IN the|DT duty|NN cycle|NN programmed|VBN in|IN the|DT ia32_clock_modulation|NN msr|NN is|VBZ 18.75|CD %|NN or|CC higher|JJR .|.
title	performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN (|( event|NN c1h|NN ;|: umask|JJ 08h|CD )|) and|CC other_assists.sse_to_avx|$ (|( event|NN c1h|NN ;|: umask|JJ 10h|CD )|) incorrectly|RB increment|JJ and|CC over|RB count|NN when|WRB an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) abort|NN occurs|VBZ .|.
implication	the|DT performance|NN monitor|NN events|NNS other_assists.avx_to_sse|NN and|CC other_assists.sse_to_avx|NN may|MD over|VB count|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD over|VB count|NN
problem	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN (|( event|NN abh|NN ;|: umask|JJ 01h|CD )|) should|MD count|VB the|DT number|NN of|IN dsb|NN (|( decode|JJ stream|NN buffer|NN )|) to|TO mite|VB (|( macro|JJ instruction|NN translation|NN engine|NN )|) switches|VBZ .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT dsb2mite_switches.count|NN event|NN will|MD count|VB speculative|JJ switches|NNS and|CC cause|VB the|DT count|NN to|TO be|VB higher|JJR than|IN expected|VBN .|.
implication	the|DT performance|NN monitor|NN event|NN dsb2mite_switches.count|NN may|MD report|VB count|NN higher|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	timed|VBN mwait|NN may|MD use|VB deadline|NN of|IN a|DT previous|JJ execution|NN
problem	a|DT timed|JJ mwait|NN instruction|NN specifies|VBZ a|DT tsc|JJ deadline|NN for|IN execution|NN resumption|NN .|. if|IN a|DT wake|NN event|NN causes|VBZ execution|NN to|TO resume|VB before|IN the|DT deadline|NN is|VBZ reached|VBN ,|, a|DT subsequent|JJ timed|JJ mwait|NN instruction|NN may|MD incorrectly|RB use|VB the|DT deadline|NN of|IN the|DT previous|JJ timed|VBD mwait|NN when|WRB that|DT previous|JJ deadline|NN is|VBZ earlier|JJR than|IN the|DT new|JJ one|CD .|.
implication	a|DT timed|JJ mwait|NN may|MD end|VB earlier|JJR than|IN expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) does|VBZ not|RB properly|JJ report|VB the|DT highest|JJS index|NN value|NN used|VBN for|IN vmcs|NN encoding|NN
problem	ia32_vmx_vmcs_enum|NN msr|NN (|( 48ah|CD )|) bits|NNS 9:1|CD report|NN the|DT highest|JJS index|NN value|NN used|VBN for|IN any|DT vmcs|JJ encoding|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT value|NN 21|CD is|VBZ returned|VBN in|IN bits|NNS 9:1|CD although|IN there|EX is|VBZ a|DT vmcs|JJ field|NN whose|WP$ encoding|VBG uses|VBZ the|DT index|NN value|NN 23|CD .|.
implication	software|NN that|WDT uses|VBZ the|DT value|NN reported|VBN in|IN ia32_vmx_vmcs_enum|NN [|NN 9:1|CD ]|NN to|TO read|VB and|CC write|VB all|DT vmcs|JJ fields|NNS may|MD omit|VB one|CD field|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ from_ip|NN value|NN for|IN an|DT rtm|NN abort|NN in|IN btm|NN or|CC bts|NNS may|MD be|VB observed|VBN
problem	during|IN rtm|NN (|( restricted|VBN transactional|JJ memory|NN )|) operation|NN when|WRB branch|NN tracing|NN is|VBZ enabled|VBN using|VBG btm|NN (|( branch|JJ trace|NN message|NN )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) ,|, the|DT incorrect|NN eip|VBZ value|NN (|( from_ip|JJ pointer|NN )|) may|MD be|VB observed|VBN for|IN an|DT rtm|NN abort|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT from_ip|JJ pointer|NN may|MD be|VB the|DT same|JJ as|IN that|DT of|IN the|DT immediately|RB preceding|VBG taken|VBN branch|NN .|.
workaround	none|NN identified|VBN .|.
title	locked|VBN load|JJ performance|NN monitoring|NN events|NNS may|MD under|IN count|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency|NN (|( event|NN cdh|NN ;|: umask|JJ 01h|CD )|) ,|, mem_load_retired.l2_hit|FW (|( event|NN d1h|NN ;|: umask|JJ 02h|CD )|) ,|, and|CC mem_uops_retired.locked|VBD (|( event|NN doh|NN ;|: umask|JJ 20h|CD )|) should|MD count|VB the|DT number|NN of|IN locked|JJ loads|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT events|NNS may|MD under|IN count|NN for|IN locked|JJ transactions|NNS that|WDT hit|VBD the|DT l2|NN cache|NN .|.
implication	the|DT above|JJ event|NN count|NN will|MD under|IN count|NN on|IN locked|JJ loads|NNS hitting|VBG the|DT l2|NN cache|NN .|.
workaround	none|NN identified|VBN .|.
title	transactional|JJ abort|NN may|MD cause|VB an|DT incorrect|JJ branch|NN record|NN
problem	if|IN an|DT intel|NN transactional|JJ synchronization|NN extensions|NNS (|( intel|NN tsx|NN )|) transactional|JJ abort|NN event|NN occurs|VBZ during|IN a|DT string|NN instruction|NN ,|, the|DT from-ip|NN in|IN the|DT lbr|NN (|( last|JJ branch|NN record|NN )|) is|VBZ not|RB correctly|RB reported|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, an|DT incorrect|JJ from-ip|NN on|IN the|DT top|NN of|IN lbr|JJ stack|NN may|MD be|VB observed|VBN .|.
workaround	none|NN identified|VBN .|.
title	pmi|NN may|MD be|VB signaled|VBN more|JJR than|IN once|RB for|IN performance|NN monitor|NN counter|NN overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, pmi|NN (|( performance|NN monitoring|NN interrupt|NN )|) may|MD be|VB repeatedly|RB issued|VBN until|IN the|DT counter|NN overflow|JJ bit|NN is|VBZ cleared|VBN in|IN the|DT overflowing|NN counter|NN .|.
implication	multiple|JJ pmis|NN may|MD be|VB received|VBN when|WRB a|DT performance|NN monitor|NN counter|NN overflows|NNS .|.
workaround	none|NN identified|VBN .|. if|IN the|DT pmi|NN is|VBZ programmed|VBN to|TO generate|VB an|DT nmi|NN ,|, software|NN may|MD delay|VB the|DT
title	execution|NN of|IN fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NNS prefix|NN may|MD produce|VB a|DT #|# nm|JJ exception|NN
problem	attempt|NN to|TO use|VB fxsave|NN or|CC fxrstor|NN with|IN a|DT vex|JJ prefix|NN should|MD produce|VB a|DT #|# ud|JJ (|( invalid-|JJ opcode|NN )|) exception|NN .|. if|IN either|CC the|DT ts|NN or|CC em|JJ flag|NN bits|NNS in|IN cr0|NN are|VBP set|VBN ,|, a|DT #|# nm|NN (|( device-not-|JJ available|JJ )|) exception|NN will|MD be|VB raised|VBN instead|RB of|IN #|# ud|JJ exception|NN .|.
implication	due|JJ to|TO this|DT erratum|NN a|DT #|# nm|JJ exception|NN may|MD be|VB signaled|VBN instead|RB of|IN a|DT #|# ud|JJ exception|NN on|IN an|DT fxsave|NN or|CC an|DT fxrstor|NN with|IN a|DT vex|JJ prefix|NN .|.
workaround	software|NN should|MD not|RB use|VB fxsave|NN or|CC fxrstor|NN with|IN the|DT vex|NN prefix|NN .|.
title	vm|JJ exit|NN may|MD set|VB ia32_efer.nxe|NN when|WRB ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD
problem	when|WRB xd|JJ bit|NN disable|JJ in|IN the|DT ia32_misc_enable|JJ msr|NN (|( 1a0h|CD )|) bit|NN 34|CD is|VBZ set|VBN to|TO 1|CD ,|, it|PRP should|MD not|RB be|VB possible|JJ to|TO enable|VB the|DT execute|NN disable|JJ feature|NN by|IN setting|VBG ia32_efer.nxe|NN .|. due|JJ to|TO this|DT erratum|NN ,|, a|DT vm|NN exit|NN that|WDT occurs|VBZ with|IN the|DT 1-setting|NN of|IN the|DT load|NN ia32_efer|VB vm-exit|JJ control|NN may|MD set|VB ia32_efer.nxe|VB even|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD is|VBZ set|VBN to|TO 1.|CD this|DT erratum|NN can|MD occur|VB only|RB if|IN ia32_misc_enable|JJ bit|NN 34|CD was|VBD set|VBN by|IN guest|JJS software|NN in|IN vmx|JJ non-root|JJ operation|NN .|.
implication	software|NN in|IN vmx|JJ root|NN operation|NN may|MD execute|VB with|IN the|DT execute|NN disable|JJ feature|NN enabled|VBD despite|IN the|DT fact|NN that|IN the|DT feature|NN should|MD be|VB disabled|VBN by|IN the|DT ia32_misc_enable|JJ msr|NN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN any|DT commercially|RB available|JJ software|NN .|.
workaround	a|DT virtual-machine|JJ monitor|NN should|MD not|RB allow|VB guest|JJS software|NN to|TO write|VB to|TO the|DT ia32_misc_enable|JJ msr|NN .|.
title	a|DT mov|NN to|TO cr3|VB when|WRB ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ page|NN fault|NN or|CC an|DT incorrect|JJ page|NN translation|NN
problem	if|IN ept|VBN (|( extended|JJ page|NN tables|NNS )|) is|VBZ enabled|VBN ,|, a|DT mov|NN to|TO cr3|VB or|CC vmfunc|VB may|MD be|VB followed|VBN by|IN an|DT unexpected|JJ page|NN fault|NN or|CC the|DT use|NN of|IN an|DT incorrect|JJ page|NN translation|NN .|.
implication	guest|JJS software|NN may|MD crash|VB or|CC experience|VB unpredictable|JJ behavior|NN as|IN a|DT result|NN of|IN this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN packet|NN generation|NN may|MD stop|VB sooner|JJR than|IN expected|VBN
problem	setting|VBG the|DT stop|JJ bit|NN (|( bit|IN 4|CD )|) in|IN a|DT table|NN of|IN physical|JJ addresses|NNS entry|NN directs|VBZ the|DT processor|NN to|TO stop|VB intel|NN pt|NN (|( processor|JJ trace|NN )|) packet|NN generation|NN when|WRB the|DT associated|VBN output|NN region|NN is|VBZ filled|VBN .|. the|DT processor|NN indicates|VBZ this|DT has|VBZ occurred|VBN by|IN setting|VBG the|DT stopped|JJ bit|NN (|( bit|IN 5|CD )|) of|IN ia32_rtit_status|NN msr|NN (|( 571h|CD )|) .|. due|JJ to|TO this|DT erratum|NN ,|, packet|NN generation|NN may|MD stop|VB earlier|JJR than|IN expected|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT outputoffset|JJ field|NN (|( bits|NNS [|VBP 62:32|CD ]|NNP )|) of|IN the|DT ia32_rtit_output_mask_ptrs|NN msr|NN (|( 561h|CD )|) holds|VBZ a|DT value|NN that|WDT is|VBZ less|JJR than|IN the|DT size|NN of|IN the|DT output|NN region|NN which|WDT triggered|VBD the|DT stop|JJ condition|NN ;|: intel|NN pt|NN analysis|NN software|NN should|MD not|RB attempt|VB to|TO decode|VB packet|NN data|NNS bytes|VBZ beyond|IN the|DT outputoffset|NN .|.
workaround	none|NN identified|VBN .|.
title	pebs|NN eventing|VBG ip|JJ field|NN may|MD be|VB incorrect|JJ after|IN not-taken|JJ branch|NN
problem	when|WRB a|DT pebs|NN (|( precise-event-based-sampling|JJ )|) record|NN is|VBZ logged|VBN immediately|RB after|IN a|DT not-taken|JJ conditional|JJ branch|NN (|( jcc|JJ instruction|NN )|) ,|, the|DT eventing|VBG ip|JJ field|NN should|MD contain|VB the|DT address|NN of|IN the|DT first|JJ byte|NN of|IN the|DT jcc|NN instruction|NN .|. due|JJ to|TO this|DT erratum|NN ,|, it|PRP may|MD instead|RB contain|VB the|DT address|NN of|IN the|DT instruction|NN preceding|VBG the|DT jcc|NN instruction|NN .|.
implication	performance|NN monitoring|NN software|NN using|VBG pebs|NN may|MD incorrectly|RB attribute|VB pebs|JJ events|NNS that|WDT occur|VBP on|IN a|DT jcc|NN to|TO the|DT preceding|VBG instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	reading|VBG the|DT memory|NN destination|NN of|IN an|DT instruction|NN that|WDT begins|VBZ an|DT hle|JJ transaction|NN may|MD return|VB the|DT original|JJ value|NN
problem	an|DT hle|NN (|( hardware|JJ lock|NN elision|NN )|) transactional|JJ region|NN begins|VBZ with|IN an|DT instruction|NN with|IN the|DT xacquire|NN prefix|NN .|. due|JJ to|TO this|DT erratum|NN ,|, reads|VBZ from|IN within|IN the|DT transactional|JJ region|NN of|IN the|DT memory|NN destination|NN of|IN that|DT instruction|NN may|MD return|VB the|DT value|NN that|WDT was|VBD in|IN memory|NN before|IN the|DT transactional|JJ region|NN began|VBD .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	performance|NN monitoring|NN event|NN instr_retired.all|NN may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT performance|NN monitoring|NN feature|NN pdir|NN (|( precise|JJ distribution|NN of|IN instructions|NNS retired|VBN )|) for|IN instr_retired.all|NN (|( event|NN c0h|NN ;|: umask|JJ 01h|CD )|) will|MD generate|VB redundant|JJ pebs|NN (|( precise|JJ event|NN based|VBN sample|NN )|) records|NNS for|IN a|DT counter|NN overflow|NN .|. this|DT can|MD occur|VB if|IN the|DT lower|JJR 6|CD bits|NNS of|IN the|DT performance|NN monitoring|NN counter|NN are|VBP not|RB initialized|VBN or|CC reset|VBN to|TO 0|CD ,|, in|IN the|DT pebs|NN counter|NN reset|VBD field|NN of|IN the|DT ds|NN buffer|NN management|NN area|NN .|.
implication	the|DT performance|NN monitor|NN feature|NN pdir|NN ,|, may|MD generate|VB redundant|JJ pebs|NN records|NNS for|IN an|DT overflow|NN .|.
workaround	initialize|NN or|CC reset|VB the|DT counters|NNS such|JJ that|IN lower|JJR 6|CD bits|NNS are|VBP 0|CD .|.
title	reset|NN during|IN peci|JJ transaction|NN may|MD cause|VB a|DT machine|NN check|NN exception|NN
problem	if|IN a|DT peci|JJ transaction|NN is|VBZ interrupted|VBN by|IN a|DT warm|JJ reset|NN ,|, it|PRP may|MD result|VB in|IN a|DT machine|NN check|NN exception|NN with|IN mcacod|NN of|IN 0x402|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN becomes|VBZ unresponsive|JJ and|CC a|DT machine|NN check|NN will|MD be|VB generated|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ packets|NNS are|VBP not|RB generated|VBN as|IN expected|VBN
problem	the|DT intel|NN pt|NN mode.exec|NN (|( mode|JJ packet|NN execution|NN mode|NNP leaf|NN )|) ,|, pip|FW (|( paging|VBG information|NN packet|NN )|) ,|, and|CC cbr|NN (|( core|NN :|: bus|NN ratio|NN )|) packets|NNS are|VBP generated|VBN at|IN the|DT following|VBG psb+|NN (|( packet|NN stream|RB boundary|JJ )|) event|NN rather|RB than|IN at|IN the|DT time|NN of|IN the|DT originating|VBG event|NN as|IN expected|VBN .|.
implication	the|DT decoder|NN may|MD not|RB be|VB able|JJ to|TO properly|RB disassemble|JJ portions|NNS of|IN the|DT binary|NN or|CC interpret|JJ portions|NNS of|IN the|DT trace|NN because|IN many|JJ packets|NNS may|MD be|VB generated|VBN between|IN the|DT mode.exec|NN ,|, pip|NN ,|, and|CC cbr|JJ events|NNS and|CC the|DT following|JJ psb+|NN event|NN .|.
workaround	the|DT processor|NN inserts|VBZ these|DT packets|NNS as|IN status|NN packets|NNS in|IN the|DT psb+|NN block|NN .|. the|DT decoder|NN may|MD have|VB to|TO skip|VB forward|RB to|TO the|DT next|JJ psb+|NN block|NN in|IN the|DT trace|NN to|TO obtain|VB the|DT proper|JJ updated|JJ information|NN to|TO continue|VB decoding|VBG .|.
title	performance|NN monitor|NN instructions|NNS retired|VBD event|NN may|MD not|RB count|VB consistently|RB
problem	the|DT performance|NN monitor|NN instructions|NNS retired|VBD event|NN (|( event|NN c0h|NN ;|: umask|JJ 00h|CD )|) and|CC the|DT instruction|NN retired|VBD fixed|JJ counter|NN ia32_fixed_ctr0|NN msr|NN (|( 309h|CD )|) are|VBP used|VBN to|TO count|VB the|DT number|NN of|IN instructions|NNS retired|VBN .|. due|JJ to|TO this|DT erratum|NN ,|, certain|JJ internal|JJ conditions|NNS may|MD cause|VB the|DT counter|NN (|( s|PRP )|) to|TO increment|VB when|WRB no|DT instruction|NN has|VBZ retired|VBN or|CC to|TO intermittently|RB not|RB increment|JJ when|WRB instructions|NNS have|VBP retired|VBN .|.
implication	a|DT performance|NN counter|NN counting|VBG instructions|NNS retired|VBD may|MD over|VB count|NN or|CC under|IN count|NN .|. the|DT count|NN may|MD not|RB be|VB consistent|JJ between|IN multiple|JJ executions|NNS of|IN the|DT same|JJ code|NN .|.
workaround	none|NN identified|VBN .|.
title	general-purpose|JJ performance|NN counters|NNS may|MD be|VB inaccurate|JJ with|IN any|DT thread|NN
problem	the|DT ia32_pmcx|NN msr|NN (|( c1h|JJ -|: c8h|NN )|) general-purpose|JJ performance|NN counters|NNS may|MD report|VB inaccurate|NN counts|NNS when|WRB the|DT associated|VBN event|NN selection|NN ia32_perfevtselx|NN msrs|NN (|( 186h|CD -|: 18dh|CD )|) anythread|NN field|NN (|( bit|RB 21|CD )|) is|VBZ set|VBN and|CC either|DT .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, ia32_pmcx|NN counters|NNS may|MD be|VB inaccurate|JJ .|.
workaround	none|NN identified|VBN .|.
title	an|DT invalid|JJ lbr|NN may|MD be|VB recorded|VBN following|VBG a|DT transactional|JJ abort|NN
problem	use|NN of|IN intel|NN transactional|JJ synchronization|NN extensions|NNS may|MD result|VB in|IN a|DT transactional|JJ abort|NN .|. if|IN an|DT abort|NN occurs|VBZ immediately|RB following|VBG a|DT branch|NN instruction|NN ,|, an|DT invalid|JJ lbr|NN (|( last|JJ branch|NN record|NN )|) may|MD be|VB recorded|VBN before|IN the|DT lbr|NN produced|VBN by|IN the|DT abort|NN .|.
implication	the|DT invalid|JJ lbr|NN may|MD interfere|VB with|IN execution|NN path|NN reconstruction|NN prior|RB to|TO the|DT transactional|JJ abort|NN .|.
workaround	none|NN identified|VBN .|.
title	executing|VBG an|DT rsm|JJ instruction|NN with|IN intel|NN processor|NN trace|NN enabled|VBN will|MD signal|VB a|DT #|# gp|NN
problem	upon|IN delivery|NN of|IN an|DT smi|NN (|( system|NN management|NN interrupt|NN )|) ,|, the|DT processor|NN saves|NNS and|CC then|RB clears|NNS traceen|VBP in|IN the|DT ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) ,|, thus|RB disabling|VBG intel|NN processor|NN trace|NN (|( intel|JJ pt|NN )|) .|. if|IN the|DT smi|NN handler|NN enables|VBZ intel|NN pt|NN and|CC it|PRP remains|VBZ enabled|VBD when|WRB an|DT rsm|NN instruction|NN is|VBZ executed|VBN ,|, a|DT shutdown|JJ event|NN should|MD occur|VB .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN does|VBZ not|RB shutdown|VBN but|CC instead|RB generates|VBZ a|DT #|# gp|NN (|( general-protection|JJ exception|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT #|# gp|NN will|MD be|VB signaled|VBN .|.
workaround	if|IN software|NN enables|VBZ intel|NN pt|NN in|IN system-management|JJ mode|NN ,|, it|PRP should|MD disable|VB intel|NN pt|NN before|IN executing|VBG rsm|NN .|.
title	intel|NN processor|NN trace|NN pip|NN may|MD be|VB unexpectedly|RB generated|JJ
problem	when|WRB intel|NN processor|NN trace|NN is|VBZ enabled|VBN ,|, psb+|FW (|( packet|NN stream|RB boundary|JJ )|) packets|NNS may|MD include|VB a|DT pip|NN (|( paging|VBG information|NN packet|NN )|) even|RB though|IN the|DT os|JJ field|NN (|( bit|RB 2|CD )|) of|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) is|VBZ 0|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, user-mode|JJ tracing|NN (|( indicated|VBN by|IN ia32_rtit_ctl.os|NN =|NNP 0|CD )|) may|MD include|VB cr3|JJ address|JJ information|NN .|. this|DT may|MD be|VB an|DT undesirable|JJ leakage|NN of|IN kernel|NN information|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN core|NN ratio|NN changes|NNS while|IN in|IN probe|NN mode|NN may|MD result|VB in|IN a|DT hang|NN
problem	if|IN a|DT processor|NN core|NN ratio|NN change|NN occurs|VBZ while|IN the|DT processor|NN is|VBZ in|IN probe|NN mode|NN ,|, the|DT system|NN may|MD hang|VB .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB .|.
workaround	none|NN identified|VBN .|. processor|NN core|NN ratio|NN changes|NNS may|MD be|VB disabled|VBN to|TO avoid|VB this|DT erratum|NN .|.
title	processor|NN does|VBZ not|RB check|VB irte|NN reserved|VBN bits|NNS
problem	as|IN per|IN the|DT intel|NN virtualization|NN technology|NN for|IN directed|VBN i/o|NN (|( intel|JJ vt-d|NN )|) specification|NN ,|, bits|VBZ 63|CD :|: haw|NN (|( host|NN address|NN width|NN )|) of|IN the|DT posted|VBN interrupt|JJ descriptor|NN upper|JJ address|NN field|NN in|IN the|DT irte|NN (|( interrupt|JJ remapping|VBG table|JJ entry|NN )|) must|MD be|VB checked|VBN for|IN a|DT value|NN of|IN 0|CD ;|: violations|NNS must|MD be|VB reported|VBN as|IN an|DT interrupt-remapping|JJ fault|NN .|. due|JJ to|TO this|DT erratum|NN ,|, hardware|NN does|VBZ not|RB perform|VB this|DT check|NN and|CC does|VBZ not|RB signal|VB an|DT interrupt-remapping|JJ fault|NN on|IN violations|NNS .|.
implication	if|IN software|NN improperly|RB programs|NNS the|DT reserved|VBN address|NN bits|NNS of|IN posted|VBN interrupt|JJ descriptor|NN upper|JJ address|NN in|IN the|DT irte|NN to|TO a|DT value|NN other|JJ than|IN zero|CD ,|, hardware|NN will|MD not|RB detect|VB and|CC report|VB the|DT violation|NN .|.
workaround	software|NN must|MD ensure|VB posted|VBN interrupt|JJ address|NN bits|NNS 63|CD :|: haw|NN in|IN the|DT irte|NN are|VBP zero|CD .|.
title	pcie*|NN tph|NN request|NN capability|NN structure|NN incorrectly|RB advertises|VBZ device|NN specific|JJ mode|NN as|IN supported|JJ
problem	the|DT tph|NN (|( transaction|NN layer|NN packet|NN processing|NN hints|NNS )|) requester|VBP capability|NN structure|NN (|( pci|JJ express|NN extended|VBD capability|NN id|NN type|NN 0017h|CD )|) incorrectly|RB reports|VBZ that|IN device|NN specific|JJ mode|NN is|VBZ supported|VBN in|IN its|PRP$ tph|NN requester|NN capability|NN register|NN (|( bit|VB 2|CD at|IN offset|VBN 04h|CD in|IN the|DT capability|NN structure|NN )|) .|.
implication	the|DT processor|NN supports|VBZ only|RB no|DT st|NN (|( steering|VBG tag|NN )|) mode|NN .|. the|DT pci|NN express|NN base|NN specification|NN allows|VBZ ,|, in|IN this|DT instance|NN ,|, the|DT tph|NN requester|NN capability|NN structures|VBZ tph|JJ requester|NN control|NN register|NN (|( at|IN offset|RB 08h|CD )|) bits|VBZ 2:0|CD to|TO be|VB hardwired|VBN to|TO 000|CD ,|, forcing|VBG no|DT st|NN mode|NN .|. advertising|NN device|NN specific|JJ mode|NN but|CC forcing|VBG no|DT st|NN mode|NN is|VBZ a|DT violation|NN of|IN the|DT pci|NN express|NN base|NN specification|NN (|( and|CC may|MD be|VB reported|VBN as|IN a|DT compliance|NN issue|NN )|) .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB the|DT operation|NN of|IN any|DT commercially|RB available|JJ system|NN .|.
workaround	none|NN identified|VBN .|.
title	package|NN c3|NN state|NN or|CC deeper|NN may|MD lead|VB to|TO a|DT reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD reset|VB and|CC signal|VB a|DT machine|NN check|NN error|NN with|IN a|DT ia32_mci_status.mcacod|JJ value|NN of|IN 0400h|CD when|WRB in|IN package|NN c3|NN state|NN or|CC deeper|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN will|MD reset|VB and|CC report|VB an|DT uncorrectable|JJ machine|NN check|NN error|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN
title	vmx-preemption|NN timer|NN may|MD stop|VB operating|NN when|WRB acc|NN is|VBZ enabled|VBN
problem	when|WRB the|DT msr_pkg_cst_config_control.acc_enable|JJ bit|NN (|( msr|JJ e2h|NN ,|, bit|RB 16|CD )|) is|VBZ set|VBN ,|, the|DT vmx-preemption|NN timer|NN is|VBZ not|RB decremented|VBN in|IN the|DT hlt|NN state|NN .|.
implication	when|WRB acc|NN (|( autonomous|JJ c-state|NN control|NN )|) is|VBZ enabled|VBN ,|, the|DT vmx-preemption|NN timer|NN may|MD not|RB cause|VB a|DT vm|NN exit|NN when|WRB expected|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	intel|NN advanced|VBD vector|NN extensions|NNS (|( intel|NN avx|NN )|) workloads|VBZ may|MD exceed|VB iccmax|NN limits|NNS
problem	intel|NN avx|NN workloads|NNS require|VBP a|DT reduced|JJ maximum|JJ turbo|NN ratio|NN .|. due|JJ to|TO this|DT erratum|NN ,|, the|DT intel|NN avx|NN turbo|NN ratio|NN is|VBZ higher|JJR than|IN expected|VBN which|WDT may|MD cause|VB the|DT processor|NN to|TO exceed|VB iccmax|JJ limits|NNS and|CC lead|NN to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD exhibit|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG msr_error_control|NN may|MD cause|VB a|DT #|# gp|NN
problem	a|DT wrmsr|NN that|WDT attempts|VBZ to|TO set|VB mode1_memerror_report|NN field|NN (|( bit|RB 1|CD )|) and/or|NN mem_correrr_logging_disable|JJ field|NN (|( bit|RB 5|CD )|) of|IN the|DT msr_error_control|NN msr|NN (|( 17fh|CD )|) may|MD incorrectly|RB cause|VB a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, if|IN bios|VBN attempts|NNS to|TO change|VB the|DT value|NN of|IN the|DT listed|VBN bits|NNS ,|, a|DT #|# gp|NN may|MD occur|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG acc|NN in|IN vmx|JJ non-root|JJ operation|NN may|MD cause|VB system|NN instability|NN
problem	acc|NN (|( autonomous|JJ c-state|NN control|NN )|) is|VBZ enabled|VBN by|IN setting|VBG acc_enable|JJ (|( bit|VB 16|CD )|) of|IN msr_pkg_cst_config_control|NN (|( e2h|NN )|) to|TO 1.|CD if|IN acc|NN is|VBZ enabled|VBN while|IN the|DT processor|NN is|VBZ in|IN vmx|JJ non-root|JJ operation|NN ,|, an|DT unexpected|JJ vm|NN exit|NN ,|, a|DT machine|NN check|NN ,|, or|CC unpredictable|JJ system|NN behavior|NN may|MD result|VB .|.
implication	enabling|VBG acc|NN may|MD lead|VB to|TO system|NN instability|NN .|.
workaround	none|NN identified|VBN .|. bios|NNS should|MD not|RB enable|VB acc|NN .|.
title	a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD be|VB logged|VBN
problem	when|WRB a|DT memory|NN ecc|NN error|NN occurs|VBZ ,|, a|DT spurious|JJ patrol|NN scrub|NN error|NN may|MD also|RB be|VB logged|VBN on|IN another|DT memory|NN channel|NN .|.
implication	a|DT patrol|NN scrub|NN correctable|JJ error|NN may|MD be|VB incorrectly|RB logged|VBN .|.
workaround	the|DT home|NN agent|NN error|NN registers|NNS and|CC correctable|JJ error|NN count|NN registers|NNS (|( bus|JJ 1|CD ;|: device|NN 20|CD ;|: function|NN 2|CD ;|: offset|VBN 104-110|CD )|) provides|VBZ accurate|JJ error|NN information|NN .|.
title	performance|NN monitoring|NN counters|NNS may|MD produce|VB incorrect|JJ results|NNS for|IN br_inst_retired|JJ event|NN on|IN logical|JJ processor|NN
problem	performance|NN monitoring|NN event|NN br_inst_retired|VBD (|( c4h|NN )|) counts|VBZ retired|JJ branch|NN instructions|NNS .|. due|JJ to|TO this|DT erratum|NN ,|, when|WRB operating|VBG on|IN logical|JJ processor|NN 1|CD of|IN any|DT core|NN ,|, br_inst_retired.far_branch|NN (|( event|NN c4h|NN ;|: umask|JJ 40h|CD )|) and|CC br_inst_retired|VBN .|. all_branches|NNS (|( event|NN c4h|NN ;|: umask|JJ 04h|CD )|) may|MD count|VB incorrectly|RB .|. logical|JJ processor|NN 0|CD of|IN all|DT cores|NNS and|CC cores|NNS with|IN smt|NN disabled|NNS are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN may|MD produce|VB unreliable|JJ results|NNS when|WRB smt|NN is|VBZ enabled|VBN .|.
workaround	due|JJ to|TO this|DT erratum|NN ,|, certain|JJ performance|NN monitoring|NN event|NN may|MD produce|VB unreliable|JJ results|NNS when|WRB smt|NN is|VBZ enabled|VBN .|.
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN instability|NN may|MD occur|VB when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN
problem	under|IN certain|JJ circumstances|NNS ,|, reading|VBG a|DT machine|NN check|NN register|NN using|VBG the|DT peci|NN (|( platform|JJ environmental|JJ control|NN interface|NN )|) rdiamsr|NN command|NN may|MD result|VB in|IN a|DT machine|NN check|NN ,|, processor|NN hang|NN or|CC shutdown|NN .|.
implication	machine|NN check|NN ,|, hang|NN or|CC shutdown|NN may|MD be|VB observed|VBN when|WRB using|VBG the|DT peci|NN rdiamsr|NN command|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	a|DT #|# ve|NN may|MD not|RB invalidate|VB cached|JJ translation|NN information|NN
problem	an|DT ept|NN (|( extended|JJ page|NN table|NN )|) violation|NN that|WDT causes|VBZ a|DT #|# ve|NN (|( virtualization|JJ exception|NN )|) may|MD not|RB invalidate|VB the|DT guest-physical|JJ mappings|NNS that|WDT were|VBD used|VBN to|TO translate|VB the|DT guest-|JJ physical|JJ address|NN that|WDT caused|VBD the|DT ept|JJ violation|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	package|NN c-state|JJ transitions|NNS while|IN inband|NN peci|NN accesses|NNS are|VBP in|IN progress|NN may|MD cause|VB performance|NN degradation|NN
problem	when|WRB a|DT package|NN c-state|JJ transition|NN occurs|VBZ at|IN the|DT same|JJ time|NN an|DT inband|NN peci|NN transaction|NN occurs|VBZ ,|, prochot|JJ #|# may|MD be|VB incorrectly|RB asserted|VBN .|.
implication	incorrect|JJ assertion|NN of|IN prochot|JJ #|# reduces|VBZ the|DT core|NN frequency|NN to|TO the|DT minimum|NN operating|NN frequency|NN of|IN 1.2ghz|CD resulting|VBG in|IN persistent|JJ performance|NN degradation|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	attempting|VBG concurrent|JJ enabling|NN of|IN intel|NN pt|NN with|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|JJ results|NNS in|IN a|DT #|# gp|NN
problem	if|IN lbr|VBN (|( last|JJ branch|NN records|NNS )|) ,|, bts|FW (|( branch|JJ trace|NN store|NN )|) ,|, or|CC btm|NN (|( branch|JJ trace|NN messages|NNS )|) are|VBP enabled|VBN in|IN the|DT ia32_debugctl|NN msr|NN (|( 1d9h|CD )|) ,|, an|DT attempt|NN to|TO enable|VB intel|NN pt|NN (|( intel|NN processor|NN trace|NN )|) in|IN ia32_rtit_ctl|NN msr|NN (|( 570h|CD )|) results|NNS in|IN a|DT #|# gp|NN (|( general|JJ protection|NN exception|NN )|) .|. (|( note|NN that|IN the|DT btm|NN enable|JJ bit|NN in|IN ia32_debugctl|JJ msr|NN is|VBZ named|VBN tr|NN .|. )|) correspondingly|RB ,|, if|IN intel|JJ pt|NN was|VBD previously|RB enabled|VBN when|WRB an|DT attempt|NN is|VBZ made|VBN to|TO enable|VB lbr|NN ,|, bts|NNS ,|, or|CC btm|NN ,|, a|DT #|# gp|NN will|MD occur|VB .|.
implication	an|DT unexpected|JJ #|# gp|NN may|MD occur|VB when|WRB concurrently|RB enabling|VBG any|DT one|CD of|IN lbr|NN ,|, bts|NNS ,|, or|CC btm|NN with|IN intel|NN pt|NN .|.
workaround	none|NN identified|VBN .|.
title	a|DT ddr4|NN c/a|NN parity|NN error|NN in|IN lockstep|JJ mode|NN may|MD result|VB in|IN a|DT spurious|JJ uncorrectable|JJ error|NN
problem	if|IN a|DT memory|NN c/a|NN (|( command/address|NN )|) parity|NN error|NN occurs|VBZ while|IN the|DT memory|NN subsystem|NN is|VBZ configured|VBN in|IN lockstep|NN mode|NN then|RB the|DT channel|NN that|WDT observed|VBD the|DT error|NN will|MD properly|RB log|VB the|DT error|NN but|CC the|DT associated|JJ channel|NN in|IN lockstep|NN will|MD incorrectly|RB log|VB an|DT uncorrectable|JJ error|NN in|IN its|PRP$ ia32_mci_status|NN msr|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, incorrect|JJ logging|NN of|IN an|DT uncorrectable|JJ memory|NN error|NN in|IN ia32_mci_status|NN may|MD occur|VB .|.
title	cores|NNS may|MD be|VB unable|JJ to|TO reach|VB maximum|JJ turbo|JJ frequency|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, processors|NNS with|IN more|JJR than|IN ten|JJ cores|NNS may|MD be|VB limited|VBN to|TO less|JJR than|IN the|DT specified|JJ maximum|JJ turbo|JJ frequency|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN performance|NN is|VBZ reduced|VBN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	pebs|JJ eventingip|JJ field|NN may|MD be|VB incorrect|JJ under|IN certain|JJ conditions|NNS
problem	the|DT eventingip|JJ field|NN in|IN the|DT pebs|NN (|( processor|JJ event-based|JJ sampling|NN )|) record|NN reports|VBZ the|DT address|NN of|IN the|DT instruction|NN that|WDT triggered|VBD the|DT pebs|JJ event|NN .|. under|IN certain|JJ complex|JJ microarchitectural|JJ conditions|NNS ,|, the|DT eventingip|JJ field|NN may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN monitoring|NN software|NN may|MD not|RB attribute|VB the|DT pebs|NN events|NNS to|TO the|DT correct|JJ instruction|NN .|.
workaround	none|NN identified|VBN .|.
title	turbo|NN may|MD be|VB delayed|VBN after|IN exiting|VBG c6|NN when|WRB using|VBG hwp|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, enabling|VBG hwp|NN (|( hardware-controlled|JJ performance|NN states|NNS )|) by|IN setting|VBG bit|NN 0|CD of|IN ia32_pm_enable|JJ (|( msr|JJ 770h|CD )|) may|MD lead|VB to|TO an|DT unexpected|JJ delay|NN in|IN reaching|VBG turbo|NN frequencies|NNS after|IN a|DT core|NN exits|VBZ c6|JJ sleep|JJ state|NN .|. this|DT erratum|NN does|VBZ not|RB occur|VB when|WRB hwp|NN is|VBZ not|RB enabled|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, enabling|VBG hwp|NN may|MD lead|VB to|TO a|DT visible|JJ reduction|NN of|IN system|NN performance|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	writing|VBG the|DT iio_llc_ways|NNS msr|VBP results|NNS in|IN an|DT incorrect|JJ value|NN
problem	writing|VBG the|DT iio_llc_ways|NNS msr|NN (|( c8bh|NN )|) always|RB sets|VBZ bits|NNS [|$ 1:0|CD ]|NNP regardless|NN of|IN the|DT value|NN written|VBN .|.
implication	iio|NN cache|NN way|NN allocation|NN may|MD not|RB act|VB as|IN intended|VBN .|. intel|NN has|VBZ not|RB seen|VBN any|DT functional|JJ failure|NN due|JJ to|TO this|DT erratum|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	rf|NN may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|NN that|WDT is|VBZ saved|VBN on|IN a|DT fault|NN in|IN pebs|NN or|CC bts|NNS
problem	after|IN a|DT fault|NN due|JJ to|TO a|DT failed|VBN pebs|NN (|( processor|JJ event|NN based|VBN sampling|VBG )|) or|CC bts|NN (|( branch|JJ trace|NN store|NN )|) address|NN translation|NN ,|, the|DT rf|NN (|( resume|JJ flag|NN )|) may|MD be|VB incorrectly|RB set|VBN in|IN the|DT eflags|JJ image|NN that|WDT is|VBZ saved|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, a|DT code|NN breakpoint|NN on|IN the|DT instruction|NN following|VBG the|DT return|NN from|IN handling|VBG the|DT fault|NN will|MD not|RB be|VB detected|VBN .|. this|DT erratum|VBZ only|RB happens|VBZ when|WRB the|DT user|NN does|VBZ not|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
workaround	software|NN should|MD always|RB prevent|VB faults|NNS on|IN pebs|NN or|CC bts|NNS .|.
title	the|DT system|NN may|MD hang|VB when|WRB executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS
problem	under|IN certain|JJ internal|JJ timing|NN conditions|NNS while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS ,|, the|DT system|NN may|MD hang|VB .|.
implication	the|DT system|NN may|MD hang|VB while|IN executing|VBG a|DT complex|JJ sequence|NN of|IN locked|JJ instructions|NNS and|CC cause|VB an|DT internal|JJ timeout|NN error|NN machine|NN check|NN (|( ia32_mci_status.mcacod=0400h|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT problem|NN .|.
title	software|NN using|VBG intel|NN tsx|NN may|MD behave|VB unpredictably|RB
problem	under|IN a|DT complex|JJ set|NN of|IN internal|JJ timing|NN conditions|NNS and|CC system|NN events|NNS ,|, software|NN using|VBG the|DT intel|NN tsx|NN (|( transactional|JJ synchronization|NN extensions|NNS )|) instructions|NNS may|MD behave|VB unpredictably|RB .|.
implication	this|DT erratum|NN may|MD result|VB in|IN unpredictable|JJ behavior|NN of|IN the|DT software|NN using|VBG tsx|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	data|NNS breakpoint|NN coincident|NN with|IN a|DT machine|NN check|NN exception|NN may|MD be|VB lost|VBN
problem	if|IN a|DT data|NN breakpoint|NN occurs|VBZ coincident|NN with|IN a|DT machine|NN check|NN exception|NN ,|, then|RB the|DT data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, a|DT valid|JJ data|NNS breakpoint|NN may|MD be|VB lost|VBN .|.
workaround	none|NN identified|VBN .|.
title	internal|JJ parity|NN errors|NNS may|MD incorrectly|RB report|VB overflow|NN in|IN the|DT ia32_mc0_status|NN msr|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT uncorrectable|JJ internal|JJ parity|NN error|NN with|IN an|DT ia32_mc0_status.mcacod|NN (|( bits|NNS [|VBP 15:0|CD ]|NN )|) value|NN of|IN 0005h|CD may|MD incorrectly|RB set|VB the|DT ia32_mc0_status.over|NN flag|NN (|( bit|IN 62|CD )|) indicating|VBG an|DT overflow|NN when|WRB a|DT single|JJ error|NN has|VBZ been|VBN observed|VBN .|.
implication	ia32_mc0_status.over|NN may|MD not|RB accurately|RB indicate|JJ multiple|JJ occurrences|NNS of|IN errors|NNS .|. there|EX is|VBZ no|DT other|JJ impact|NN to|TO normal|JJ processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	incorrect|JJ vmcs|NN used|VBN for|IN pml-index|JJ field|NN on|IN vmx|JJ transitions|NNS into|IN and|CC out|IN of|IN smm|NN
problem	the|DT pml|NN (|( page|JJ modification|NN log|NN )|) index|NN field|NN is|VBZ saved|VBN to|TO an|DT incorrect|JJ vmcs|NN on|IN an|DT smm|NN vm|NN exit|NN .|. vm|JJ entries|NNS that|WDT return|VBP from|IN smm|NN restore|IN the|DT pml-index|JJ field|NN from|IN that|DT same|JJ incorrect|JJ vmcs|NN .|.
implication	the|DT pml-index|JJ field|NN is|VBZ correctly|RB maintained|VBN for|IN expected|VBN use|NN cases|NNS ,|, in|IN which|WDT the|DT stm|NN (|( smm-transfer|JJ monitor|NN )|) does|VBZ not|RB access|NN the|DT pml-index|NN field|NN in|IN the|DT smm|NN vmcs|NN .|. if|IN the|DT stm|NN uses|VBZ vmread|JJ to|TO read|VB the|DT field|NN ,|, it|PRP will|MD get|VB an|DT incorrect|JJ value|NN .|. in|IN addition|NN ,|, the|DT processor|NN will|MD ignore|VB any|DT modification|NN of|IN the|DT field|NN that|IN the|DT stm|NN makes|VBZ using|VBG vmwrite|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO impact|VB any|DT commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBN .|. to|TO access|NN the|DT pml-index|NN field|NN ,|, stm|JJ software|NN should|MD first|VB load|VB the|DT current-vmcs|JJ pointer|NN with|IN a|DT pointer|NN to|TO the|DT executive|NN vmcs|NN .|.
title	an|DT apic|JJ timer|NN interrupt|NN during|IN core|NN c6|NNS entry|NN may|MD be|VB lost|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, an|DT apic|NN timer|NN interrupt|JJ coincident|NN with|IN the|DT core|NN entering|VBG c6|JJ state|NN may|MD be|VB lost|VBN rather|RB than|IN held|VBN for|IN servicing|VBG later|RB .|.
implication	a|DT lost|JJ apic|NN timer|NN interrupt|NN may|MD lead|VB to|TO missed|JJ deadlines|NNS or|CC a|DT system|NN hang|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	inband|NN peci|NN concurrent|NN with|IN os|JJ patch|NN load|NN may|MD result|VB in|IN incorrect|JJ throttling|VBG causing|VBG reduced|JJ system|NN performance|NN
problem	microcode|NN updates|NNS loaded|VBN by|IN the|DT operating|NN system|NN may|MD result|VB in|IN excessive|JJ and|CC persistent|JJ throttling|NN that|WDT significantly|RB reduces|VBZ system|NN performance|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, performance|NN may|MD be|VB reduced|VBN ,|, concurrent|NN with|IN an|DT incorrect|JJ assertion|NN of|IN the|DT prochot|JJ #|# signal|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	an|DT intel|NN hyper-threading|NN technology|NN enabled|VBD processor|NN may|MD exhibit|VB internal|JJ parity|NN errors|NNS or|CC unpredictable|JJ system|NN behavior|NN
problem	under|IN a|DT complex|JJ series|NN of|IN microarchitectural|JJ events|NNS while|IN running|VBG intel|JJ hyper-|JJ threading|VBG technology|NN ,|, a|DT correctable|JJ internal|JJ parity|NN error|NN or|CC unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
implication	a|DT correctable|JJ error|NN (|( ia32_mc0_status.mcacod=0005h|JJ and|CC ia32_mc0_status.mscod=0001h|JJ )|) may|MD be|VB logged|VBN .|. the|DT unpredictable|JJ system|NN behavior|RBR frequently|RB leads|VBZ to|TO faults|NNS (|( e.g.|NN ,|, #|# ud|JJ ,|, #|# pf|NN ,|, #|# gp|NN )|) .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	ia32_mc4_status.val|NN may|MD be|VB incorrectly|RB cleared|VBN by|IN warm|JJ reset|NN
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT ia32_mc4_status|NN .|. val|NN (|( msr|JJ 411h|CD ,|, bit|RB 63|CD )|) may|MD be|VB incorrectly|RB cleared|VBN by|IN a|DT warm|JJ reset|NN .|.
implication	software|NN may|MD be|VB unaware|JJ that|IN a|DT machine|NN check|NN occurred|VBD before|IN the|DT warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	some|DT dram|NN and|CC l3|JJ cache|NN performance|NN monitoring|VBG events|NNS may|MD undercount|VB
problem	due|JJ to|TO this|DT erratum|NN ,|, the|DT supplier|NN may|MD be|VB misattributed|VBN to|TO unknown|VB ,|, and|CC the|DT following|JJ events|NNS may|MD undercount|VB :|: mem_load_uops_retired.l3_hit|NN (|( event|NN d1h|NN umask|JJ 04h|CD )|) mem_load_uops_retired.l3_miss|NN (|( event|NN d1h|NN umask|JJ 20h|CD )|) mem_load_uops_l3_hit_retired.xsnp_miss|NN (|( event|NN d2h|NN umask|JJ 01h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hit|NN (|( event|NN d2h|NN umask|JJ 02h|CD )|) mem_load_uops_l3_hit_retired.xsnp_hitm|NN (|( event|NN d2h|NN umask|JJ 04h|CD )|) mem_load_uops_l3_hit_retired.xsnp_none|NN (|( event|NN d2h|NN umask|JJ 08h|CD )|) mem_load_uops_l3_miss_retired.local_dram|NN (|( event|NN d3h|NN umask|JJ 01h|CD )|) mem_trans_retired.load_latency|NN (|( event|NN cdh|NN umask|JJ 01h|CD )|)
implication	the|DT affected|JJ events|NNS may|MD undercount|VB ,|, resulting|VBG in|IN inaccurate|JJ memory|NN profiles|NNS .|. for|IN the|DT affected|JJ events|NNS that|WDT are|VBP precise|JJ ,|, pebs|JJ records|NNS may|MD be|VB generated|VBN at|IN incorrect|JJ points|NNS .|. intel|NN has|VBZ observed|VBN incorrect|JJ counts|NNS by|IN as|RB much|JJ as|IN 20|CD %|NN .|.
workaround	none|NN identified|VBN .|.
title	an|DT x87|JJ store|NN instruction|NN which|WDT pends|VBZ #|# pe|NN while|IN ept|NN is|VBZ enabled|VBN may|MD lead|VB to|TO an|DT unexpected|JJ machine|NN check|NN and/or|NN incorrect|JJ x87|NNP state|NN information|NN
problem	the|DT execution|NN of|IN an|DT x87|JJ store|NN instruction|NN which|WDT causes|VBZ a|DT #|# pe|NN (|( precision|NN exception|NN )|) to|TO be|VB pended|VBN and|CC also|RB causes|VBZ a|DT vm-exit|JJ due|JJ to|TO an|DT ept|JJ violation|NN or|CC misconfiguration|NN may|MD lead|VB the|DT vmm|NN logging|VBG a|DT machine|NN check|NN exception|NN with|IN a|DT cache|NN hierarchy|NN error|NN (|( ia32_mci_status.mcacod|JJ =|NN 0150h|CD and|CC ia32_mci_status.mscod|VB =|NNP 000fh|CD )|) .|. additionally|RB ,|, fsw.pe|NN and|CC fsw.es|NN (|( bits|VBZ 5|CD and|CC 7|CD of|IN the|DT fpu|NN status|NN word|NN )|) may|MD be|VB incorrectly|RB set|VBN to|TO 1|CD ,|, and|CC the|DT x87|NNP last|JJ instruction|NN opcode|NN (|( fop|JJ )|) may|MD be|VB incorrect|JJ .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT vmm|NN may|MD receive|VB an|DT expected|JJ machine|NN check|VB exception|NN and|CC software|NN attempting|VBG to|TO handle|VB the|DT #|# pe|NN may|MD not|RB behave|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	load|NN latency|NN performance|NN monitoring|NN facility|NN may|MD stop|VB counting|NN
problem	the|DT performance|NN monitoring|NN events|NNS mem_trans_retired.load_latency_*|FW (|( event|NN cdh|NN ;|: umask|JJ 01h|CD ;|: any|DT latency|NN )|) count|NN load|NN instructions|NNS whose|WP$ latency|NN exceed|VBP a|DT predefined|JJ threshold|NN ,|, where|WRB the|DT loads|NNS are|VBP randomly|RB selected|VBN using|VBG the|DT load|NN latency|NN facility|NN (|( pebs|JJ extension|NN )|) .|. however|RB due|JJ to|TO this|DT erratum|NN ,|, load|NN latency|NN facility|NN may|MD stop|VB counting|VBG load|JJ instructions|NNS when|WRB intel|NN hyper-threading|NN technology|NN (|( intel|JJ ht|NN technology|NN )|) is|VBZ enabled|VBN .|.
implication	counters|NNS programmed|VBD with|IN the|DT affected|JJ events|NNS stop|VB incrementing|NN and|CC do|VBP not|RB generate|VB pebs|NN records|NNS .|.
workaround	none|NN identified|VBN .|.
title	bdf87|JJ general-purpose|JJ performance|NN monitoring|NN counters|NNS 4-7|CD will|MD not|RB increment|VB do|VB not|RB count|VB with|IN usr|JJ mode|NN only|RB filtering|VBG
problem	the|DT ia32_pmc4-7|JJ msr|NN (|( c5h-c8h|JJ )|) general-purpose|JJ performance|NN monitoring|NN counters|NNS will|MD not|RB count|VB when|WRB the|DT associated|VBN cpl|NN filter|NN selection|NN in|IN ia32_perfevtselx|JJ msr|NN 's|POS (|( 18ah-18dh|JJ )|) usr|JJ field|NN (|( bit|RB 16|CD )|) is|VBZ set|VBN while|IN os|JJ field|NN (|( bit|RB 17|CD )|) is|VBZ not|RB set|VBN .|.
implication	software|NN depending|VBG upon|IN ia32_pmc4-7|JJ to|TO count|VB only|RB usr|JJ events|NNS will|MD not|RB operate|VB as|IN expected|VBN .|. counting|VBG os|IN only|JJ events|NNS or|CC os|NN and|CC usr|JJ events|NNS together|RB is|VBZ unaffected|VBN by|IN this|DT erratum|NN .|.
workaround	none|NN identified|VBN .|.
title	bdf88|NN writing|VBG msr_lastbranch_x_from_ip|NN may|MD #|# gp|VB when|WRB intel|NN transactional|JJ synchronization|NN extensions|NNS (|( intel|NN tsx|NN )|) is|VBZ not|RB supported|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, on|IN processors|NNS that|WDT do|VBP not|RB support|VB intel|NN tsx|NN (|( cpuid.07h.ebx|JJ bits|NNS 4|CD and|CC 11|CD are|VBP both|DT zero|CD )|) ,|, writes|VBZ to|TO msr_lastbranch_x_from_ip|VB (|( msr|$ 680h|CD to|TO 68fh|CD )|) may|MD #|# gp|VB unless|IN bits|NNS [|VBP 62:61|CD ]|NNS are|VBP equal|JJ to|TO bit|VB [|JJ 47|CD ]|NN .|.
implication	the|DT value|NN read|NN from|IN msr_lastbranch_x_from_ip|NN is|VBZ unaffected|VBN by|IN this|DT erratum|NN ;|: bits|NNS [|VBP 62:61|CD ]|JJ contain|NN in_tsx|NN and|CC tsx_abort|NN information|NN respectively|RB .|. software|NN restoring|VBG these|DT msrs|NNS from|IN saved|VBN values|NNS are|VBP subject|JJ to|TO this|DT erratum|NN .|.
workaround	before|IN writing|VBG msr_lastbranch_x_from_ip|NN ,|, ensure|VB the|DT value|NN being|VBG written|VBN has|VBZ bit|VBN [|JJ 47|CD ]|NN replicated|VBN in|IN bits|NNS [|VBP 62:61|CD ]|NN .|. this|DT is|VBZ most|RBS easily|RB accomplished|VBN by|IN sign|NN extending|VBG from|IN bit|NN [|JJ 47|CD ]|NN to|TO bits|NNS [|$ 62:48|CD ]|NN .|.
title	bdf89|NN apic|NN timer|NN interrupt|NN may|MD not|RB be|VB generated|VBN at|IN the|DT correct|JJ time|NN in|IN tsc-deadline|JJ mode|NN
problem	after|IN writing|VBG to|TO the|DT ia32_tsc_adjust|NN msr|NN (|( 3bh|CD )|) ,|, any|DT subsequent|JJ write|NN to|TO the|DT ia32_tsc_deadline|NN msr|NN (|( 6e0h|CD )|) may|MD incorrectly|RB process|VB the|DT desired|JJ deadline|NN .|. when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT resulting|VBG timer|JJ interrupt|NN may|MD be|VB generated|VBN at|IN the|DT incorrect|JJ time|NN .|.
implication	when|WRB the|DT local|JJ apic|NN (|( advanced|JJ programmable|JJ interrupt|JJ controller|NN )|) timer|NN is|VBZ configured|VBN for|IN tsc-deadline|JJ mode|NN ,|, a|DT timer|NN interrupt|NN may|MD be|VB generated|VBN much|RB earlier|JJR than|IN expected|VBN or|CC much|RB later|JJR than|IN expected|VBN .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN with|IN most|JJS commercially|RB available|JJ software|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bdf90|NN loading|VBG microcode|NN updates|NNS or|CC executing|VBG an|DT authenticated|JJ code|NN module|NN may|MD result|VB in|IN a|DT system|NN hang|NN
problem	an|DT uncorrectable|JJ error|NN (|( ia32_mc3_status.mcacod=0400|NN and|CC ia32_mc3_status.mscod=0080|NN )|) may|MD be|VB logged|VBN for|IN processors|NNS that|WDT have|VBP more|JJR than|IN 2.5mb|CD last-level-cache|JJ per|IN core|NN on|IN attempting|VBG to|TO load|VB a|DT microcode|NN update|NN or|CC execute|VB an|DT authenticated|JJ code|NN module|NN .|. this|DT issue|NN does|VBZ not|RB occur|VB with|IN microcode|NN updates|NNS with|IN a|DT signature|NN of|IN 0x0b000021|CD and|CC greater|JJR .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB when|WRB attempting|VBG to|TO load|VB a|DT microcode|NN update|NN or|CC execute|VB an|DT authenticated|JJ code|NN module|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bdf91|NN nvdimm|NNS data|NNS may|MD not|RB be|VB preserved|VBN correctly|RB on|IN power|NN loss|NN or|CC adr|JJ activation|NN
problem	when|WRB entering|VBG adr|NN (|( asynchronous|JJ dram|IN self-refresh|JJ )|) ,|, whether|IN through|IN power|NN loss|NN or|CC a|DT specific|JJ adr|NN command|NN ,|, concurrent|JJ reads|NNS to|TO the|DT nvdimm|NN may|MD prevent|VB the|DT data|NN from|IN being|VBG properly|RB preserved|VBN .|.
implication	after|IN an|DT adr|JJ event|NN ,|, memory|NN data|NNS may|MD be|VB incorrect|JJ and|CC may|MD lead|VB to|TO an|DT ecc|JJ error|NN on|IN next|JJ access|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bdf92|NN link|VBP down|IN events|NNS behind|IN pcie|JJ device|NN connected|VBN to|TO cpu|VB root|NN ports|NNS can|MD cause|VB cto|JJ >|NNP 50ms|CD on|IN other|JJ root|NN ports|NNS
problem	when|WRB a|DT downstream|NN switch|NN connected|VBN to|TO a|DT cpu|JJ root|NN port|NN experiences|VBZ a|DT link|NN down|IN it|PRP may|MD cause|VB a|DT back|JJ pressure|NN event|NN that|IN prevents|VBZ other|JJ cpu|JJ root|NN ports|NNS from|IN completing|VBG transaction|NN for|IN >|JJ 50ms|CD but|CC less|JJR than|IN 100ms|CD .|.
implication	when|WRB intentionally|RB disabling|VBG a|DT pcie|NN link|NN in|IN the|DT system|NN the|DT iio|JJ arbiter|NN can|MD get|VB stuck|VBN for|IN >|$ 50ms|CD causing|VBG other|JJ endpoints|NNS to|TO exceed|VB their|PRP$ ct|JJ value|NN (|( of|IN 50ms|CD )|) which|WDT is|VBZ reported|VBN as|IN a|DT fatal|JJ system|NN err2|JJ condition|NN .|.
workaround	set|VBN pcie|NN ctos|NN to|TO 100ms|CD or|CC greater|JJR if|IN in|IN a|DT vulnerable|JJ configuration|NN .|.
title	table|JJ 2.|CD intel|NN xeon|NN processor|NN e7-8800/4800|JJ integrated|VBN core/uncore|NN errata|NNS bdex1|VBP hsx43|JJ pcie*|NN ur|NN and|CC ca|MD responses|NNS may|MD be|VB sent|VBN before|IN link|NN enters|NNS ler|VBP state|NN
problem	completions|NNS with|IN ur|JJ (|( uncorrectable|JJ response|NN )|) and|CC ca|MD (|( completer|VB abort|NN )|) status|NN should|MD trigger|VB ler|NN (|( live|JJ error|NN recovery|NN )|) .|. further|RBR ,|, these|DT packets|NNS should|MD be|VB dropped|VBN upon|IN entering|VBG ler|NN .|. due|JJ to|TO this|DT erratum|NN ,|, these|DT completions|NNS may|MD not|RB be|VB dropped|VBN when|WRB ler|NN is|VBZ triggered|VBN .|.
implication	since|IN these|DT packets|NNS contain|VBP no|DT data|NN ,|, there|EX is|VBZ no|DT loss|NN of|IN error|NN containment|NN .|. these|DT packets|NNS will|MD trigger|VB ler|JJ mode|NN ;|: the|DT link|NN will|MD be|VB disabled|VBN .|.
workaround	none|NN .|.
title	bdex2|NN ddr4|NN cap|NN unable|JJ to|TO determine|VB which|WDT dimm|NN caused|VBD cap|NN
problem	due|JJ to|TO a|DT logic|JJ issue|NN ddr4|NN command|NN address|NN parity|NN (|( cap|NN )|) feature|NN can|MD correct|VB a|DT cap|NN error|NN ,|, but|CC will|MD not|RB be|VB able|JJ to|TO determine|VB the|DT dimm|NN which|WDT failed|VBD .|. (|( formaly|JJ ex2|NN ,|, ex24|NN and|CC ex28|NN )|) .|.
implication	unable|JJ to|TO determine|VB which|WDT dimm|NN had|VBD a|DT ddr4|JJ cap|NN error|NN if|IN more|JJR than|IN 1|CD dimm|JJ per|IN channel|NN (|( dpc|NN )|) .|.
workaround	none|NN .|.
title	bdex3|NN error|NN source|NN id|NN not|RB logged|VBD when|WRB performing|VBG mmio|RB write|VB to|TO region|NN outside|IN memory|NN endpoint|NN bars|NNS of|IN downstream|NN device|NN
problem	the|DT root|NN port|NN does|VBZ not|RB log|VB the|DT error|NN source|NN id|NN when|WRB performing|VBG an|DT aligned|VBN write|NN to|TO mmio|VB address|NN within|IN root|NN port|NN aperture|NN but|CC outside|IN the|DT bars|NNS of|IN downstream|NN device|NN .|.
implication	determination|NN of|IN error|NN source|NN not|RB possible|JJ on|IN a|DT mmio|NN write|JJ outside|JJ bars|NNS of|IN downstream|NN device|NN by|IN reading|VBG errsrcid|JJ register|NN .|. only|RB applies|VBZ to|TO a|DT mmio|NN write|NN ,|, a|DT read|NN will|MD log|VB error|NN source|NN id|NN .|.
workaround	none|NN .|.
title	bdex4|NN dimmtempstat_|NN [|NNP 2-0|JJ ]|NN and|CC alldimmtempstat|NN and|CC peci|NN service|NN 14\22|CD may|MD return|VB data|NNS for|IN opposite|JJ intel|NN c102/c104|NN &|CC c112/c114|NN scalable|JJ memory|NN buffer|NN channel|NN
problem	in|IN some|DT cases|NNS dimmtempstat_|VBP [|JJ 2-0|JJ ]|NN and|CC alldimmtempstat|NN and|CC peci|NN service|NN 14\22|CD may|MD return|VB data|NNS for|IN opposite|JJ intel|NN c102/c104|NN &|CC c112/c114|NN scalable|JJ memory|NN buffer|NN channel|NN .|. this|DT only|JJ applies|VBZ to|TO channel|VB 0|CD and|CC 1|CD of|IN the|DT respective|JJ imc|NN ,|, and|CC channel|VB 2|CD and|CC 3|CD are|VBP not|RB impacted|VBN by|IN this|DT issue|NN .|.
implication	sw|NN or|CC fw|NN polling|VBG a|DT intel|NN c102/c104|NN &|CC c112/c114|NN scalable|JJ memory|NN buffer|NN ddr|NN channel|NN will|MD not|RB know|VB specific|JJ channel|NNS the|DT reading|NN is|VBZ for|IN .|.
workaround	sw|NN or|CC fw|NN polling|NN dimmtempstat_|NN [|NNP 2-0|JJ ]|NN and|CC alldimmtempstat|NN should|MD take|VB this|DT behavior|NN into|IN account|NN .|.
title	bdex5|NN clear|JJ of|IN one|CD dimmtempstat_|NN [|VBZ 2-0|JJ ]|NN and|CC mxbtempstat|NN csr|NN ev_asrt_temp*|JJ field|NN clears|VBZ all|DT ev_asrt_temp*|NN fields|NNS
problem	a|DT clear|JJ (|( write|NN of|IN 1|CD to|TO this|DT rw1c|JJ field|NN )|) to|TO a|DT respective|JJ dimmtempstat_|NN [|NNP 2-0|JJ ]|NN and|CC mxbtempstat|NN csr|NN ev_asrt_temp*|JJ field|NN clears|VBZ all|DT ev_asrt_temp*|JJ fields|NNS in|IN the|DT respective|JJ csr|NN .|.
implication	ev_asrt_temp*|NN fields|NNS are|VBP asserted|VBN only|RB once|RB on|IN a|DT thermal|JJ transition|NN crossing|VBG the|DT respective|JJ ev_asrt_temp*|NN threshold|NN .|. it|PRP is|VBZ possible|JJ that|IN a|DT thermal|JJ transition|NN could|MD occur|VB between|IN the|DT reading|NN and|CC clearing|VBG dimmtempstat_|JJ [|JJ 2-0|JJ ]|NN and|CC mxbtempstat|NN ev_asrt_temp*|NN fields|NNS and|CC such|JJ transition|NN could|MD be|VB lost|VBN (|( i.e|NN .|. firmware|NN polls|NNS ev_asrt_templo|VBP then|RB clears|VBZ ev_asrt_templo|NN ,|, but|CC in|IN between|IN the|DT reading|NN and|CC the|DT clearing|NN ev_asrt_temmid|NN is|VBZ logged|VBN and|CC cleared|VBN )|) .|.
workaround	clear|JJ ev_asrt_temp*|NN fields|NNS as|RB soon|RB as|IN possible|JJ after|IN reading|VBG them|PRP .|. log|VB all|DT bits|NNS on|IN a|DT read|NN of|IN the|DT ev_asrt_temp*|NN fields|NNS .|.
title	bdex6|JJ back-to-back|JJ page|NN walks|NNS due|JJ to|TO instruction|VB fetches|NNS may|MD cause|VB a|DT system|NN hang|NN
problem	multiple|JJ code|NN fetches|NNS in|IN quick|JJ succession|NN that|WDT generate|VBP page|NN walks|NNS may|MD result|VB in|IN a|DT system|NN hang|NN causing|VBG an|DT internal|JJ timer|NN error|NN (|( an|DT mcacod|NN value|NN of|IN 0400h|CD )|) logged|VBD into|IN ia32_mci_status|JJ bits|NNS [|VBP 15:0|CD ]|NN .|.
implication	due|JJ to|TO this|DT erratum|NN ,|, the|DT processor|NN may|MD hang|VB and|CC report|VB a|DT machine|NN check|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bdex7|NN movntdqa|NN from|IN wc|JJ memory|NN may|MD pass|VB earlier|JJR locked|VBN instructions|NNS
problem	an|DT execution|NN of|IN (|( v|NN )|) movntdqa|NN (|( streaming|VBG load|NN instruction|NN )|) that|WDT loads|VBZ from|IN wc|NN (|( write|JJ combining|NN )|) memory|NN may|MD appear|VB to|TO pass|VB an|DT earlier|JJR locked|JJ instruction|NN that|WDT accesses|VBZ a|DT different|JJ cache|NN line|NN .|.
implication	software|NN that|WDT expects|VBZ a|DT lock|NN to|TO fence|VB subsequent|JJ (|( v|NN )|) movntdqa|NN instructions|NNS may|MD not|RB operate|VB properly|RB .|.
workaround	none|NN identified|VBN .|. software|NN that|WDT relies|VBZ on|IN a|DT locked|JJ instruction|NN to|TO fence|VB subsequent|JJ executions|NNS of|IN (|( v|NN )|) movntdqa|NN should|MD insert|VB an|DT mfence|NN instruction|NN between|IN the|DT locked|JJ instruction|NN and|CC subsequent|JJ (|( v|NN )|) movntdqa|NN instruction|NN .|.
title	bdex8|NN jtag|NN boundary|JJ scan|NN for|IN intel|NN quickpath|NN interconnect|NN (|( intel|JJ qpi|NN )|) and|CC pcie*|JJ lanes|NNS may|MD report|VB incorrect|VB stuck|VBN at|IN 1|CD errors|NNS
problem	boundary|JJ scan|JJ testing|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS may|MD incorrectly|RB report|VB a|DT recurring|VBG stuck|NN at|IN 1|CD failure|NN on|IN intel|NN qpi|NN and|CC pcie|NN receiver|NN lanes|NNS .|. this|DT erratum|VBZ only|RB affects|VBZ boundary|JJ scan|JJ testing|NN and|CC does|VBZ not|RB affect|VB functional|JJ operation|NN of|IN the|DT intel|NN qpi|NN and|CC pcie|NN interfaces|NNS .|.
implication	this|DT erratum|NN may|MD result|VB in|IN boundary|JJ scan|JJ test|NN failures|NNS reported|VBN on|IN one|CD or|CC more|JJR of|IN the|DT intel|NN qpi|NN and|CC pcie|NN lanes|NNS .|.
workaround	none|NN identified|VBN .|.
title	cacheable|JJ mmio|NN requests|NNS may|MD block|VB pcie*|VB memory|NN requests|NNS in|IN smm|NN mode|NN
problem	when|WRB operating|VBG in|IN smm|JJ mode|NN ,|, cacheable|JJ mmio|NN requests|NNS may|MD prevent|VB pcie|JJ memory|NN requests|NNS from|IN completing|VBG .|.
implication	if|IN pcie|JJ memory|NN requests|NNS are|VBP blocked|VBN by|IN cacheable|JJ mmio|NN requests|NNS ,|, the|DT system|NN may|MD hang|VB .|.
workaround	do|VB not|RB issue|VB cacheable|JJ mmio|JJ request|NN during|IN smm|JJ mode|NN .|.
title	ddrcrclktraining|VBG csr|NN can|MD not|RB be|VB read|VBN
problem	due|JJ to|TO this|DT erratum|NN ,|, two|CD fields|NNS in|IN ddrcrclktraining|VBG csr|NN (|( bus|NN :|: 2|CD ;|: device:17|NN ;|: function|NN :|: 5|CD ;|: offset|VBN :|: a1ch|NN )|) ,|, that|WDT should|MD have|VB been|VBN read-write|JJ ,|, vmselogicdelay0|FW (|( bit|VB 29|CD )|) and|CC vmselogicdelay2|$ (|( bit|VB 30|CD )|) ,|, are|VBP write-only|RB ;|: reading|VBG the|DT csr|NN always|RB returns|VBZ 0s|CD for|IN these|DT fields|NNS .|.
implication	data|NNS read|VBP from|IN this|DT register|NN is|VBZ not|RB reliable|JJ .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO affect|VB processor|NN functionality|NN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN no_alloc_cycles|VBZ counts|NNS incorrectly|RB on|IN logical|JJ processors|NNS 2|CD and|CC 3|CD
problem	due|JJ to|TO this|DT erratum|NN ,|, all|DT sub-events|NNS of|IN performance|NN monitoring|NN event|NN no_alloc_cycles|NNS (|( event|NN cah|NN )|) will|MD be|VB incorrect|JJ on|IN logical|JJ processors|NNS 2|CD and|CC 3.|CD logical|JJ processors|NNS 0|CD and|CC 1|CD are|VBP not|RB affected|VBN by|IN this|DT erratum|NN .|.
implication	using|VBG the|DT no_alloc_cycles|NNS performance|NN monitoring|NN event|NN on|IN logical|JJ processors|NNS 2|CD or|CC 3|CD will|MD not|RB provide|VB reliable|JJ results|NNS .|.
workaround	use|IN the|DT results|NNS of|IN the|DT no_alloc_cycles|NNS performance|NN monitoring|NN event|NN only|RB when|WRB running|VBG the|DT workload|NN on|IN logical|JJ processors|NNS 0|CD and/or|RB 1|CD .|.
title	a|DT and/or|JJ d|JJ bit|NN may|MD be|VB set|VBN on|IN a|DT paging-structure|JJ entry|NN that|WDT is|VBZ not|RB present|JJ or|CC has|VBZ reserved|VBN bit|RB set|JJ
problem	the|DT a|DT (|( accessed|VBN ,|, bit|RB 5|CD )|) and/or|NN d|NN (|( dirty|JJ ,|, bit|RB 6|CD )|) bits|NNS in|IN a|DT paging-structure|JJ entry|NN (|( e.g.|NN ,|, a|DT page-table|JJ entry|NN )|) may|MD be|VB set|VBN to|TO 1|CD even|RB when|WRB that|DT entry|NN has|VBZ its|PRP$ present|JJ bit|NN cleared|VBD or|CC has|VBZ a|DT reserved|VBN bit|NN set|VBN .|. this|DT can|MD only|RB occur|VB when|WRB one|CD logical|NN processor|NN has|VBZ cleared|VBN the|DT present|JJ bit|NN or|CC set|VB a|DT reserved|JJ bit|NN in|IN a|DT paging-structure|JJ entry|NN ,|, while|IN at|IN the|DT same|JJ time|NN another|DT logical|JJ processor|NN accesses|VBZ the|DT contents|NNS of|IN a|DT linear|JJ address|NN mapped|VBN by|IN that|DT entry|NN .|.
implication	software|NN that|WDT does|VBZ not|RB expect|VB hardware|NN to|TO modify|VB a|DT paging-structure|JJ entry|NN when|WRB it|PRP is|VBZ marked|VBN not|RB present|JJ ,|, or|CC has|VBZ a|DT reserved|VBN bit|NN set|VBN ,|, may|MD behave|VB unexpectedly|RB .|.
workaround	operating|VBG systems|NNS can|MD take|VB steps|NNS to|TO ensure|VB they|PRP are|VBP not|RB exposed|VBN to|TO this|DT erratum|NN .|.
title	pci|NN express|NN inbound|NN memory|NN write|NN with|IN ro|NN and|CC ns|JJ attributes|NNS set|VBP will|MD cause|VB the|DT processor|NN to|TO hang|VB intel|NN xeon|NNP phi|NN processor|NN x200|NNP product|NN family|NN
problem	inbound|JJ memory|NN writes|VBZ with|IN the|DT ro|NN (|( relaxed|JJ ordering|VBG )|) and|CC ns|$ (|( no|DT snoop|NN )|) attributes|VBZ set|VBN in|IN the|DT tlp|NN will|MD cause|VB the|DT processor|NN to|TO hang|VB .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD experience|VB a|DT hang|NN .|.
workaround	bios|NNS should|MD disable|VB relaxed|RP ordering|VBG for|IN inbound|JJ transactions|NNS .|.
title	cltt|NN peci|VBZ pass-through|JJ mode|NN does|VBZ not|RB work|VB
problem	when|WRB cltt|NN (|( closed|JJ loop|NN thermal|JJ throttling|NN )|) peci|VBZ pass-through|JJ mode|NN is|VBZ enabled|VBN ,|, peci|FW thermal|JJ update|JJ messages|NNS are|VBP dropped|VBN .|.
implication	integrated|JJ memory|NN controller|NN does|VBZ not|RB receive|VB thermal|JJ data|NNS from|IN the|DT peci|NN update|JJ messages|NNS .|.
workaround	do|VB not|RB use|VB cltt|JJ peci|JJ pass-through|JJ mode|NN for|IN ddr|NN throttling|NN .|.
title	uncorrectable|JJ memory|NN machine|NN check|NN may|MD not|RB set|VB ia32_mc3_status.en|NN
problem	when|WRB an|DT uncorrectable|JJ memory|NN error|NN follows|VBZ a|DT correctable|JJ memory|NN error|NN ,|, the|DT error|NN logged|VBD may|MD not|RB set|VB the|DT en|JJ field|NN (|( bit|RB 60|CD )|) in|IN the|DT ia32_mc3_status|NN msr|NN (|( 40ch|CD )|) .|.
implication	an|DT uncorrectable|JJ machine|NN check|NN may|MD be|VB logged|VBN with|IN en|FW incorrectly|RB set|VBN to|TO 0|CD ,|, possibly|RB leading|VBG to|TO unexpected|JJ machine|NN check|NN handler|NN behavior|NN .|.
workaround	none|NN identified|VBN .|.
title	package|NN c6|NN may|MD cause|VB incorrect|JJ apic|NN timer|NN value|NN
problem	the|DT apic|NN timer|NN ccr|NN (|( current|JJ count|NN register|NN )|) may|MD be|VB too|RB high|JJ after|IN waking|VBG from|IN package|NN c6|NN .|. the|DT next|JJ timer|NN interrupt|NN will|MD be|VB delivered|VBN at|IN the|DT correct|JJ time|NN .|. however|RB ,|, in|IN periodic|JJ mode|NN ,|, the|DT reload|NN of|IN the|DT apic|JJ timer|NN may|MD be|VB delayed|VBN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, ccr|JJ reads|NNS may|MD be|VB too|RB high|JJ and|CC in|IN periodic|JJ mode|NN an|DT apic|NN timer|NN interrupt|NN may|MD occur|VB later|JJR than|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	unsynchronized|JJ cross-modifying|JJ code|NN operations|NNS can|MD cause|VB unexpected|JJ instruction|NN execution|NN results|NNS
problem	the|DT act|NN of|IN one|CD processor|NN or|CC system|NN bus|JJ master|NN writing|VBG data|NNS into|IN a|DT currently|RB executing|VBG code|NN segment|NN of|IN a|DT second|JJ processor|NN with|IN the|DT intent|NN of|IN having|VBG the|DT second|JJ processor|NN execute|NN that|WDT data|VBZ as|IN code|NN is|VBZ called|VBN cross-modifying|JJ code|NN (|( xmc|NNP )|) .|. xmc|CC that|IN does|VBZ not|RB force|VB the|DT second|JJ processor|NN to|TO execute|VB a|DT synchronizing|NN instruction|NN prior|RB to|TO execution|NN of|IN the|DT new|JJ code|NN is|VBZ called|VBN unsynchronized|JJ xmc|NN .|. software|NN using|VBG unsynchronized|JJ xmc|NN to|TO modify|VB the|DT instruction|NN byte|NN stream|NN of|IN a|DT processor|NN can|MD see|VB unexpected|JJ or|CC unpredictable|JJ execution|NN behavior|NN from|IN the|DT processor|NN that|WDT is|VBZ executing|VBG the|DT modified|JJ code|NN .|.
implication	in|IN this|DT case|NN the|DT phrase|NN unexpected|VBD or|CC unpredictable|JJ execution|NN behavior|NN encompasses|VBZ the|DT generation|NN of|IN most|JJS of|IN the|DT exceptions|NNS listed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|RB including|VBG a|DT general|JJ protection|NN fault|NN (|( gpf|NN )|) or|CC other|JJ unexpected|JJ behaviors|NNS .|. in|IN the|DT event|NN that|IN unpredictable|JJ execution|NN causes|VBZ a|DT gpf|NN the|DT application|NN executing|VBG the|DT unsynchronized|JJ xmc|NN operation|NN would|MD be|VB terminated|VBN by|IN the|DT operating|NN system|NN .|.
workaround	in|IN order|NN to|TO avoid|VB this|DT erratum|NN programmers|NNS should|MD use|VB the|DT xmc|JJ synchronization|NN algorithm|NN as|IN detailed|VBN in|IN the|DT intel|NN architecture|NN software|NN developer|NN 's|POS manual|JJ volume|NN 3|CD :|: system|NN programming|VBG guide|NN ,|, section|NN :|: handling|NN self-|JJ and|CC cross-modifying|JJ code|NN .|.
title	upper|JJ 48|CD bits|NNS of|IN the|DT scatter/gather|NN mask|NN register|NN do|VBP not|RB function|VB as|IN expected|VBN
problem	when|WRB one|CD element|NN of|IN a|DT scatter|NN or|CC gather|NN instruction|NN faults|NNS ,|, the|DT upper|JJ 48|CD bits|NNS of|IN the|DT mask|NN register|NN will|MD be|VB cleared|VBN .|. ideally|RB ,|, only|RB bits|VBZ corresponding|VBG to|TO completed|VBN operations|NNS should|MD be|VB cleared|VBN .|.
implication	intel|NN advanced|VBD vector|NN extensions|NNS 512|CD (|( intel|JJ avx-512|NN )|) instructions|NNS supported|VBN by|IN knl|NN use|NN only|RB the|DT lower|JJR 16|CD bits|NNS of|IN these|DT mask|NN registers|NNS .|. intel|NN has|VBZ not|RB observed|VBN this|DT erratum|NN to|TO affect|VB commercially|RB available|JJ software|NN .|.
workaround	none|NN identified|VBD
title	dr6|NN may|MD be|VB zero|CD after|IN data|NNS breakpoint|NN on|IN gather|NN ,|, scatter|NN or|CC vrsqrt14|NN instructions|NNS
problem	if|IN gather|RB ,|, scatter|NN or|CC vrsqrt14|NN instructions|NNS trigger|VBP a|DT data|NN breakpoint|NN ,|, the|DT debug|NN status|NN register|NN (|( dr6|NN )|) may|MD be|VB cleared|VBN .|.
implication	software|NN will|MD see|VB a|DT breakpoint|NN trap|NN but|CC with|IN no|DT indication|NN of|IN which|WDT data|NNS breakpoint|NN register|NN was|VBD triggered|VBN .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN event|NN cpu_clk_unhalted.thread_p|NN counts|VBZ incorrectly|RB on|IN counter|NN 1|CD if|IN anythread|JJ bit|NN is|VBZ set|VBN for|IN counter|NN 0|CD
problem	due|JJ to|TO this|DT erratum|NN ,|, gp|NN (|( general-purpose|JJ )|) counter|VBP 1|CD may|MD overcount|VB cpu_clk_unhalted.thread_p|NN (|( event|NN 3ch|CD umask|JJ 00h|CD )|) if|IN ia32_perfevtsel0.anythread|NN (|( msr|JJ 186h|CD ,|, bit|RB 21|CD )|) is|VBZ set|VBN .|.
implication	cpu_clk_unhalted.thread_p|JJ event|NN should|MD not|RB be|VB relied|VBN upon|IN on|IN gp|NN counter|NN 1|CD .|.
workaround	use|NN only|RB gp|VBZ counter|JJ 0|CD or|CC fixed|VBN counter|RB 1|CD for|IN unhalted|JJ core|NN cycles|NNS .|.
title	an|DT instruction|NN with7or|NN more|JJR prefixes|NNS may|MD cause|VB a|DT spurious|JJ #|# pf|NN or|CC spuriously|RB read|JJ uc|JJ memory|NN
problem	an|DT instruction|NN with|IN 7|CD or|CC more|JJR prefixes|NNS can|MD result|VB in|IN a|DT spurious|JJ code|NN fetch|NN that|WDT may|MD signal|VB a|DT #|# pf|NN (|( page|VB fault|NN )|) or|CC read|VBN uc|JJ (|( un-cacheable|JJ )|) memory|NN .|.
implication	a|DT spurious|JJ uc|JJ memory|NN access|NN may|MD result|VB in|IN unexpected|JJ and|CC undesired|JJ side|NN effect|NN (|( s|NN )|) .|. the|DT os|NN may|MD mishandle|VB a|DT spurious|JJ #|# pf|NNS due|JJ to|TO there|EX being|VBG no|DT reason|NN for|IN the|DT #|# pf|NN
workaround	avoid|NN using|VBG 7|CD or|CC more|JJR prefixes|NNS on|IN an|DT instruction|NN .|. if|IN limiting|VBG the|DT number|NN of|IN prefixes|NNS is|VBZ not|RB feasible|JJ then|RB marking|VBG mmio|NN (|( memory|NN mapped|VBN i/o|NN )|) as|IN xd|NN (|( execute|JJ disable|NN )|) in|IN the|DT page|NN tables|NNS will|MD prevent|VB speculative|JJ reads|NNS from|IN uc|JJ mmio|NN .|.
title	machine|NN check|NN exception|NN mscod|NN is|VBZ incorrect|JJ for|IN poisoned|JJ case|NN intel|NN xeon|NNP phi|NN processor|NN x200|NNP product|NN family|NN
problem	when|WRB poisoned|VBN data|NN is|VBZ received|VBN at|IN the|DT edc|NN ,|, mscod|NN should|MD be|VB logged|VBN as|IN a|DT data|NN error|NN (|( encoding|VBG =|RB 0x2|CD )|) .|. instead|RB ,|, the|DT encoding|NN is|VBZ set|VBN for|IN an|DT uncorrectable|JJ error|NN (|( 0x40|CD )|) .|. the|DT effected|JJ machine|NN check|NN bank|NN registers|NNS are|VBP ia32_mc7_status|VBN through|IN ia32_mc14_status|NN .|.
implication	error|NN reporting|NN for|IN poisoned|VBN data|NN is|VBZ incorrectly|RB reported|VBN as|IN an|DT uncorrected|JJ error|NN and|CC not|RB a|DT data|NN error|NN .|. the|DT error|NN flow|NN will|MD be|VB incorrect|JJ for|IN poisoned|VBN data|NNS .|.
workaround	none|NN identified|VBN .|.
title	poc_reset_straps|NNS csr|NN does|VBZ not|RB report|VB correct|NN values|NNS
problem	the|DT poc_reset_straps|NNS csr|NN (|( bus|NN :|: 1|CD ;|: device|NN 30|CD ;|: function|NN 1|CD ;|: offset|VBN :|: a0h|NN )|) does|VBZ not|RB correctly|VB report|VB the|DT strap|JJ settings|NNS .|.
implication	the|DT register|NN can|MD not|RB be|VB used|VBN to|TO check|VB the|DT strap|NN settings|NNS .|.
workaround	a|DT bios|NN workaround|NN has|VBZ been|VBN identified|VBN .|. contact|JJ intel|NN representative|NN for|IN more|JJR information|NN .|.
title	invalid|JJ vex|NN instructions|NNS may|MD not|RB signal|VB a|DT #|# gp|NN
problem	under|IN certain|JJ conditions|NNS ,|, invalid|JJ vex|NN instructions|NNS with|IN prefixes|NNS may|MD not|RB signal|VB a|DT #|# gp|NN .|. implication|NN processor|NN may|MD not|RB operate|VB as|IN expected|VBN with|IN invalid|JJ vex|NN instructions|NNS .|.
workaround	none|NN identified|VBN .|.
title	performance|NN monitoring|NN ovfuncore|IN capability|NN is|VBZ not|RB functional|JJ
problem	due|JJ to|TO this|DT erratum|NN ,|, ia32_perf_global_status.ovfuncore|NN (|( msr|JJ 38eh|CD ,|, bit|NN [|JJ 61|CD ]|NN )|) is|VBZ always|RB 0|CD and|CC writing|VBG 1|CD to|TO ia32_perf_global_ovf_ctrl.clrovfuncore|VB (|( msr|PRP 390h|CD ,|, bit|NN [|JJ 61|CD ]|NN )|) signals|NNS #|# gp|NN .|.
implication	software|NN attempting|VBG to|TO use|VB ovfuncore|IN capability|NN may|MD not|RB function|VB as|IN expected|VBN .|.
workaround	none|NN identified|VBN .|.
title	peci|NN pcs|NNS (|( package|NN configuration|NN space|NN )|) read|NN for|IN max|JJ thread|JJ id|NN is|VBZ incorrect|JJ
problem	the|DT peci|NN command|NN rdpkgconfig|NN (|( index|NN 0|CD )|) with|IN data|NNS max|NNS thread|VBP id|NN always|RB returns|VBZ a|DT value|NN of|IN 0x12f|CD regardless|NN of|IN the|DT number|NN of|IN tiles|NNS enabled|VBN .|.
implication	this|DT peci|JJ command|NN does|VBZ not|RB report|VB an|DT accurate|JJ max|NN thread|NN id|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	bist|NN results|NNS always|RB indicate|VBP bist|JJ failure|NN
problem	bist|NN results|NNS in|IN bist_results_cfg_2|NN (|( bus|JJ 0|CD ,|, device|NN 8|CD ,|, function1|NN ,|, offset|VB 0xb8|CD ,|, bits|NNS [|VBP 5:0|CD ]|NN )|) returns|VBZ 0|CD regardless|NN of|IN actual|JJ bist|NN status|NN .|.
implication	bist|NN results|NNS in|IN bist_results_cfg_2|NN are|VBP incorrect|JJ .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	incorrect|JJ linear-address|JJ translation|NN may|MD be|VB used|VBN for|IN instruction|NN fetch|NN intel|NN xeon|NNP phi|NN processor|NN x200|NNP product|NN family|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS when|WRB mt|NN is|VBZ active|JJ ,|, operations|NNS which|WDT should|MD invalidate|VB instruction|NN tlb|IN entries|NNS may|MD fail|VB to|TO do|VB so|RB .|. this|DT may|MD lead|VB a|DT later|JJ instruction|NN fetch|NN using|VBG a|DT stale|JJ linear|JJ address|NN translation|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT processor|NN may|MD use|VB incorrect|JJ translations|NNS ,|, this|DT may|MD result|VB in|IN unexpected|JJ faults|NNS or|CC other|JJ unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	accesses|NNS between|IN tohm|NN and|CC 2^45|CD -|: 1|CD may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN
problem	a|DT cpu|JJ access|NN to|TO addresses|NNS at|IN or|CC above|IN tohm|NN (|( top|NN of|IN high|JJ memory|NN )|) as|IN configured|VBN in|IN the|DT tohm|NN csr|NN (|( bus|NN :|: 0|CD ;|: device|NN :|: 5|CD ;|: function|NN :|: 0|CD ;|: offset|VBN :|: d8h|NN )|) and|CC below|IN 2^45|CD may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN when|WRB the|DT l1|NN data|NNS prefetcher|NN is|VBZ enabled|VBN .|.
implication	unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	this|DT address|NN range|NN inclusively|RB between|IN tohm|NN and|CC 2^45|CD -|: 1|CD should|MD be|VB marked|VBN as|IN not|RB present|JJ in|IN page|NN or|CC ept|JJ tables|NNS and|CC not|RB used|VBN .|. alternatively|RB ,|, msr_misc_feature_control.l1_data_prefetch_disable|JJ (|( msr|JJ 01a4h|CD ,|, bit|RB 0|CD )|)
title	system|NN may|MD hang|VB when|WRB loading|VBG a|DT second|JJ microcode|NN update|NN
problem	system|NN may|MD hang|VB during|IN warm|JJ reset|NN with|IN a|DT pcu_mc_status.mccod|NN =|NN 0x0402|CD and|CC pcu_mc_status|NN .|. msec_fw|NN =|VBZ 0x9c|CD or|CC 0x9e|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB during|IN a|DT warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	programmatic|JJ and|CC peci|JJ smbus|JJ access|NN may|MD not|RB work|VB as|RB intended|JJ
problem	when|WRB bios|NNS locks|VBZ access|NN to|TO smbcntl_0|VB (|( bus|JJ 1|CD ;|: device|NN 30|CD ;|: function|NN 0|CD ;|: offset|VB 108h|CD )|) and|CC smbcntl_1|NN (|( bus|JJ 1|CD ;|: device|NN 30|CD ;|: function|NN ;|: offset|CC 108h|CD )|) ,|, programmatic|JJ access|NN outside|IN smm|NN and|CC peci|JJ access|NN may|MD not|RB be|VB able|JJ to|TO select|VB their|PRP$ intended|VBN smbus|NN devices|NNS .|.
implication	smbus|JJ transactions|NNS will|MD reference|VB the|DT previously|RB addressed|JJ devices|NNS .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT partial|JJ mitigation|NN for|IN this|DT erratum|NN that|WDT enables|VBZ peci|JJ access|NN to|TO change|VB the|DT unlocked|JJ portions|NNS of|IN smbcntl_0|NN and|CC smbcntl_1|NN .|.
title	system|NN may|MD hang|VB during|IN warm|JJ reset|NN
problem	system|NN may|MD hang|VB during|IN warm|JJ reset|NN with|IN a|DT pcu_mc_status.mccod|NN =|NN 0x0402|CD and|CC pcu_mc_status|NN .|. msec_fw|NN =|VBZ 0x9c|CD or|CC 0x9e|CD .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB during|IN a|DT warm|JJ reset|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	operating|VBG with|IN ddr4-2400|JJ memory|NN may|MD cause|VB unpredictable|JJ system|NN behavior|JJ intel|NN xeon|NNP phi|NN processor|NN x200|NNP product|NN family|NN
problem	operating|VBG the|DT processor|NN with|IN ddr4|JJ memory|NN configured|VBD to|TO operate|VB at|IN 2400|CD mt/s|NN may|MD cause|VB unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB the|DT erratum|NN occurs|VBZ ,|, the|DT system|NN will|MD exhibit|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	enabling|VBG ddr|JJ opportunistic|JJ self|NN refresh|NN may|MD lead|VB to|TO memory|JJ errors|NNS
problem	correctable|JJ and|CC uncorrectable|JJ memory|NN errors|NNS may|MD occur|VB when|WRB ddr|JJ opportunistic|JJ self-|JJ refresh|NN is|VBZ enabled|VBN .|.
implication	the|DT system|NN may|MD experience|VB a|DT higher|JJR rate|NN of|IN memory|NN errors|NNS when|WRB ddr|JJ opportunistic|JJ self-refresh|NN is|VBZ enabled|VBN ,|, potentially|RB leading|VBG to|TO a|DT system|NN crash|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB code|NN changes|NNS to|TO work|VB around|RP this|DT erratum|NN .|.
title	certain|JJ memory|NN controller|NN uncorrectable|JJ errors|NNS do|VBP not|RB signal|VB a|DT machine|NN check|NN
problem	uncorrectable|JJ errors|NNS logged|VBD into|IN the|DT ia32_mci_status|NN registers|NNS for|IN bank|NN 7|CD to|TO bank|NN 16|CD do|VBP not|RB signal|VB a|DT machine|NN check|NN exception|NN if|IN the|DT error|NN cause|NN was|VBD ca|MD parity|NN ,|, data|NN parity|NN ,|, or|CC byte|NN en|IN parity|NN (|( mscod|JJ value|NN of|IN 0001h|CD ,|, 0002h|CD ,|, or|CC 0004h|CD ,|, respectively|RB )|) .|.
implication	the|DT system|NN may|MD continue|VB execution|NN after|IN encountering|VBG an|DT uncorrectable|JJ error|NN instead|RB of|IN responding|VBG to|TO a|DT machine|NN check|NN exception|NN .|. uncorrectable|JJ errors|NNS may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. implementing|VBG this|DT workaround|NN will|MD cause|VB signaling|NN of|IN ierr|JJ #|# instead|RB of|IN mcerr|NNS #|# when|WRB this|DT uncorrectable|JJ error|NN occurs|VBZ .|. there|EX may|MD be|VB an|DT increased|JJ delay|NN in|IN error|NN reporting|NN .|.
title	pcc|NN is|VBZ not|RB set|VBN for|IN certain|JJ memory|NN controller|NN uncorrectable|JJ errors|NNS when|WRB poison|NN is|VBZ enabled|VBN
problem	pcc|JJ field|NN (|( bit|JJ [|JJ 57|CD ]|NN )|) of|IN ia32_mci_status|NN registers|NNS for|IN bank|NN 7|CD to|TO bank|NN 16|CD is|VBZ not|RB set|VBN as|IN expected|VBN for|IN a|DT ca|MD parity|NN error|NN (|( mscod|JJ value|NN of|IN 0001h|CD )|) when|WRB poison|NN is|VBZ enabled|VBN .|.
implication	the|DT machine|NN check|NN handlers|NNS incorrectly|RB log|VBP the|DT error|NN as|IN an|DT uncorrectable|JJ error|NN with|IN no|DT action|NN ,|, instead|RB of|IN logging|VBG an|DT uncorrectable|JJ error|NN and|CC signaling|VBG a|DT machine|NN check|NN exception|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. implementing|VBG this|DT workaround|NN will|MD cause|VB signaling|NN of|IN ierr|JJ #|# when|WRB this|DT uncorrectable|JJ error|NN type|NN occurs|VBZ ,|, in|IN addition|NN to|TO the|DT machine|NN check|NN exception|NN .|. there|EX may|MD be|VB an|DT increased|JJ delay|NN in|IN error|NN reporting|NN .|.
title	memory|NN controller|NN machine|NN check|NN errors|NNS may|MD be|VB incorrectly|RB logged|VBN intel|NN xeon|NN phi|NN processor|NN x200|NNP product|NN family|NN
problem	uc|NN (|( uncorrectable|JJ )|) errors|NNS logged|VBD into|IN the|DT ia32_mci_status|NN registers|NNS for|IN bank|NN 7|CD to|TO bank|NN 16|CD will|MD not|RB indicate|VB pcc=1|NN (|( processor|JJ context|NN corrupt|NN ,|, bit|RB 57|CD )|) and|CC over=1|$ (|( bit|VB 62|CD )|) if|IN the|DT error|NN is|VBZ overwriting|VBG a|DT previous|JJ ucna|NN (|( uncorrected|JJ no|DT action|NN required|VBN )|) error|NN .|.
implication	the|DT system|NN may|MD continue|VB execution|NN after|IN encountering|VBG an|DT uncorrectable|JJ error|NN instead|RB of|IN responding|VBG to|TO a|DT machine|NN check|NN exception|NN .|. uncorrectable|JJ errors|NNS may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN the|DT bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|. implementing|VBG this|DT workaround|NN will|MD cause|VB signaling|NN of|IN ierr|JJ #|# instead|RB of|IN mcerr|NNS #|# when|WRB this|DT uncorrectable|JJ error|NN occurs|VBZ .|. there|EX may|MD be|VB an|DT increased|JJ delay|NN in|IN error|NN reporting|NN .|.
title	complex|JJ set|NN of|IN conditions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN
problem	a|DT complex|JJ set|NN of|IN micro-architectural|JJ conditions|NNS may|MD result|VB in|IN unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD exhibit|VB unpredictable|JJ system|NN behavior|NN .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB processor|JJ configuration|NN data|NNS and|CC code|NN changes|NNS as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	processor|NN may|MD hang|VB and|CC machine|NN check|NN
problem	under|IN complex|JJ micro-architectural|JJ conditions|NNS ,|, the|DT processor|NN may|MD hang|VB ,|, resulting|VBG in|IN an|DT internal|JJ timer|NN error|NN machine|NN check|NN (|( ia32_mci_status.mcacod=400h|NN ;|: bits|NNS [|VBP 15:0|CD ]|NN )|) .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, the|DT system|NN may|MD hang|VB .|.
workaround	it|PRP is|VBZ possible|JJ for|IN bios|NNS to|TO contain|VB a|DT workaround|NN for|IN this|DT erratum|NN .|.
title	unpredictable|JJ system|NN behavior|NN may|MD occur|VB with|IN mcdram|JJ scrubbing|NN enabled|VBD
problem	when|WRB the|DT mcdram|NN controller|NN is|VBZ configured|VBN in|IN a|DT cache|NN or|CC hybrid|JJ mode|NN and|CC error|NN scrubbing|NN is|VBZ enabled|VBN ,|, a|DT complex|JJ set|NN of|IN micro-architectural|JJ conditions|NNS may|MD lead|VB to|TO unpredictable|JJ system|NN behavior|NN .|.
implication	when|WRB this|DT erratum|NN occurs|VBZ ,|, unpredictable|JJ system|NN behavior|NN may|MD occur|VB .|.
workaround	bios|NNS code|NN change|NN has|VBZ been|VBN identified|VBN and|CC may|MD be|VB implemented|VBN as|IN a|DT workaround|NN for|IN this|DT erratum|NN .|.
