
*** Running vivado
    with args -log vga_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vga_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.953 ; gain = 201.000
WARNING: [Project 1-153] The current project device 'xc7a50ticsg324-1l' does not match with the device on the 'DIGILENTINC.COM:BASYS3:PART0:1.2' board part. A device change to match the device on 'DIGILENTINC.COM:BASYS3:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to artix7 (xc7a35tcpg236-1)
Command: read_checkpoint -auto_incremental -incremental D:/SSC/VGA/VGA.srcs/utils_1/imports/synth_artixa7/vga_controller.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/SSC/VGA/VGA.srcs/utils_1/imports/synth_artixa7/vga_controller.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vga_controller -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.441 ; gain = 411.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/SSC/VGA/VGA.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-3491] module 'bram' declared at 'D:/SSC/VGA/VGA.srcs/sources_1/new/bram.vhd:7' bound to instance 'ram' of component 'bram' [D:/SSC/VGA/VGA.srcs/sources_1/new/vga_controller.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bram' [D:/SSC/VGA/VGA.srcs/sources_1/new/bram.vhd:14]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [D:/SSC/VGA/VGA.srcs/sources_1/new/bram.vhd:17]
ERROR: [Synth 8-285] failed synthesizing module 'bram' [D:/SSC/VGA/VGA.srcs/sources_1/new/bram.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'vga_controller' [D:/SSC/VGA/VGA.srcs/sources_1/new/vga_controller.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1507.523 ; gain = 640.230
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 18:26:42 2023...
