Protel Design System Design Rule Check
PCB File : E:\Altium Designer¿ª·¢\IM°å²âÊÔµ×°å\PCB1.PcbDoc
Date     : 2024/8/9
Time     : 9:52:34

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-12(79.992mm,40.501mm) on Top Layer And Pad FPC1-13(79.992mm,41.001mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-14(79.992mm,41.501mm) on Top Layer And Pad FPC1-15(79.992mm,42.001mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-4(79.992mm,36.501mm) on Top Layer And Pad FPC1-5(79.992mm,37.001mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad FPC1-6(79.992mm,37.501mm) on Top Layer And Pad FPC1-7(79.992mm,38.001mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.254mm) Between Pad U1-6(41.671mm,26.289mm) on Top Layer And Via (43.053mm,26.289mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.254mm) Between Pad U1-7(41.671mm,27.559mm) on Top Layer And Via (43.053mm,27.559mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-1(9.077mm,14.3mm) on Top Layer And Pad USB-2(9.077mm,13.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad USB-3(9.077mm,12.7mm) on Top Layer And Pad USB-4(9.077mm,11.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :8

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (10.405mm,15.367mm) on Top Overlay And Pad C3-2(10.795mm,15.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (10.405mm,17.637mm) on Top Overlay And Pad C3-1(10.795mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Arc (10.405mm,17.637mm) on Top Overlay And Pad USB-5(8.469mm,17.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (11.185mm,15.367mm) on Top Overlay And Pad C3-2(10.795mm,15.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (11.185mm,17.637mm) on Top Overlay And Pad C3-1(10.795mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,21.479mm) on Top Overlay And Pad C12-2(15.621mm,21.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,23.749mm) on Top Overlay And Pad C12-1(15.621mm,23.384mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,25.281mm) on Top Overlay And Pad C13-2(15.621mm,25.646mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,27.551mm) on Top Overlay And Pad C13-1(15.621mm,27.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,29.091mm) on Top Overlay And Pad C11-1(15.621mm,29.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (15.231mm,31.361mm) on Top Overlay And Pad C11-2(15.621mm,30.996mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,21.479mm) on Top Overlay And Pad C12-2(15.621mm,21.844mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,23.749mm) on Top Overlay And Pad C12-1(15.621mm,23.384mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,25.281mm) on Top Overlay And Pad C13-2(15.621mm,25.646mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,27.551mm) on Top Overlay And Pad C13-1(15.621mm,27.186mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,29.091mm) on Top Overlay And Pad C11-1(15.621mm,29.456mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (16.011mm,31.361mm) on Top Overlay And Pad C11-2(15.621mm,30.996mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (18.169mm,34.916mm) on Top Overlay And Pad C16-2(18.534mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (18.169mm,35.696mm) on Top Overlay And Pad C16-2(18.534mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Arc (18.69mm,31.539mm) on Top Overlay And Pad U3-1(18.99mm,30.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (20.439mm,34.916mm) on Top Overlay And Pad C16-1(20.074mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (20.439mm,35.696mm) on Top Overlay And Pad C16-1(20.074mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Arc (24.744mm,36.874mm) on Top Overlay And Pad U4-1(24.444mm,37.719mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.28mm,33.274mm) on Top Overlay And Pad C5-1(26.67mm,33.639mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.28mm,35.544mm) on Top Overlay And Pad C5-2(26.67mm,35.179mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.788mm,28.067mm) on Top Overlay And Pad C14-2(27.178mm,28.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.788mm,30.337mm) on Top Overlay And Pad C14-1(27.178mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.915mm,21.852mm) on Top Overlay And Pad C15-2(27.305mm,22.217mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.915mm,24.122mm) on Top Overlay And Pad C15-1(27.305mm,23.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.06mm,33.274mm) on Top Overlay And Pad C5-1(26.67mm,33.639mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.06mm,35.544mm) on Top Overlay And Pad C5-2(26.67mm,35.179mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.568mm,28.067mm) on Top Overlay And Pad C14-2(27.178mm,28.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.568mm,30.337mm) on Top Overlay And Pad C14-1(27.178mm,29.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.695mm,21.852mm) on Top Overlay And Pad C15-2(27.305mm,22.217mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (27.695mm,24.122mm) on Top Overlay And Pad C15-1(27.305mm,23.757mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (31.25mm,31.36mm) on Top Overlay And Pad C6-1(31.615mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (31.25mm,32.14mm) on Top Overlay And Pad C6-1(31.615mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (31.671mm,42.799mm) on Top Overlay And Pad C4-1(28.671mm,42.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (31.671mm,42.799mm) on Top Overlay And Pad C4-2(34.671mm,42.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Arc (32.385mm,32.939mm) on Top Overlay And Pad U6-9(32.385mm,35.814mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (33.52mm,31.36mm) on Top Overlay And Pad C6-2(33.155mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (33.52mm,32.14mm) on Top Overlay And Pad C6-2(33.155mm,31.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (36.307mm,29.596mm) on Top Overlay And Pad U1-1(36.307mm,28.829mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.458mm,24.629mm) on Top Overlay And Pad C2-2(44.823mm,25.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.458mm,25.409mm) on Top Overlay And Pad C2-2(44.823mm,25.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.458mm,27.804mm) on Top Overlay And Pad C1-2(44.823mm,28.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (44.458mm,28.584mm) on Top Overlay And Pad C1-2(44.823mm,28.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.728mm,24.629mm) on Top Overlay And Pad C2-1(46.363mm,25.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.728mm,25.409mm) on Top Overlay And Pad C2-1(46.363mm,25.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.728mm,27.804mm) on Top Overlay And Pad C1-1(46.363mm,28.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.728mm,28.584mm) on Top Overlay And Pad C1-1(46.363mm,28.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.506mm,32.376mm) on Top Overlay And Pad C9-2(47.871mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.506mm,33.156mm) on Top Overlay And Pad C9-2(47.871mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.506mm,34.916mm) on Top Overlay And Pad C8-2(47.871mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.506mm,35.696mm) on Top Overlay And Pad C8-2(47.871mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (49.657mm,39.243mm) on Top Overlay And Pad C7-1(47.507mm,39.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (49.657mm,39.243mm) on Top Overlay And Pad C7-2(51.807mm,39.243mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.776mm,32.376mm) on Top Overlay And Pad C9-1(49.411mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.776mm,33.156mm) on Top Overlay And Pad C9-1(49.411mm,32.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.776mm,34.916mm) on Top Overlay And Pad C8-1(49.411mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.776mm,35.696mm) on Top Overlay And Pad C8-1(49.411mm,35.306mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.902mm,25.789mm) on Top Overlay And Pad C20-2(50.292mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.902mm,28.059mm) on Top Overlay And Pad C20-1(50.292mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (50.682mm,25.789mm) on Top Overlay And Pad C20-2(50.292mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (50.682mm,28.059mm) on Top Overlay And Pad C20-1(50.292mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.696mm,25.789mm) on Top Overlay And Pad C18-2(53.086mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.696mm,28.059mm) on Top Overlay And Pad C18-1(53.086mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.476mm,25.789mm) on Top Overlay And Pad C18-2(53.086mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.476mm,28.059mm) on Top Overlay And Pad C18-1(53.086mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.364mm,25.789mm) on Top Overlay And Pad C19-2(63.754mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.364mm,28.059mm) on Top Overlay And Pad C19-1(63.754mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.144mm,25.789mm) on Top Overlay And Pad C19-2(63.754mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.144mm,28.059mm) on Top Overlay And Pad C19-1(63.754mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.031mm,25.789mm) on Top Overlay And Pad C17-2(66.421mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.031mm,28.059mm) on Top Overlay And Pad C17-1(66.421mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.811mm,25.789mm) on Top Overlay And Pad C17-2(66.421mm,26.154mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.811mm,28.059mm) on Top Overlay And Pad C17-1(66.421mm,27.694mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (79.756mm,34.417mm) on Top Overlay And Pad FPC1-1(79.992mm,35.001mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(46.363mm,28.194mm) on Top Layer And Track (45.993mm,27.404mm)(46.728mm,27.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(46.363mm,28.194mm) on Top Layer And Track (45.993mm,28.984mm)(46.728mm,28.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(46.363mm,28.194mm) on Top Layer And Track (47.128mm,27.804mm)(47.128mm,28.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(15.621mm,29.456mm) on Top Layer And Track (14.831mm,29.091mm)(14.831mm,29.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(15.621mm,29.456mm) on Top Layer And Track (15.231mm,28.691mm)(16.011mm,28.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-1(15.621mm,29.456mm) on Top Layer And Track (16.411mm,29.091mm)(16.411mm,29.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(15.621mm,30.996mm) on Top Layer And Track (14.831mm,30.626mm)(14.831mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(15.621mm,30.996mm) on Top Layer And Track (15.231mm,31.761mm)(16.011mm,31.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C11-2(15.621mm,30.996mm) on Top Layer And Track (16.411mm,30.626mm)(16.411mm,31.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(44.823mm,28.194mm) on Top Layer And Track (44.058mm,27.804mm)(44.058mm,28.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(44.823mm,28.194mm) on Top Layer And Track (44.458mm,27.404mm)(45.193mm,27.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(44.823mm,28.194mm) on Top Layer And Track (44.458mm,28.984mm)(45.193mm,28.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(15.621mm,23.384mm) on Top Layer And Track (14.831mm,23.014mm)(14.831mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(15.621mm,23.384mm) on Top Layer And Track (15.231mm,24.149mm)(16.011mm,24.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(15.621mm,23.384mm) on Top Layer And Track (16.411mm,23.014mm)(16.411mm,23.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(15.621mm,21.844mm) on Top Layer And Track (14.831mm,21.479mm)(14.831mm,22.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(15.621mm,21.844mm) on Top Layer And Track (15.231mm,21.079mm)(16.011mm,21.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(15.621mm,21.844mm) on Top Layer And Track (16.411mm,21.479mm)(16.411mm,22.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(15.621mm,27.186mm) on Top Layer And Track (14.831mm,26.816mm)(14.831mm,27.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(15.621mm,27.186mm) on Top Layer And Track (15.231mm,27.951mm)(16.011mm,27.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-1(15.621mm,27.186mm) on Top Layer And Track (16.411mm,26.816mm)(16.411mm,27.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(15.621mm,25.646mm) on Top Layer And Track (14.831mm,25.281mm)(14.831mm,26.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(15.621mm,25.646mm) on Top Layer And Track (15.231mm,24.881mm)(16.011mm,24.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C13-2(15.621mm,25.646mm) on Top Layer And Track (16.411mm,25.281mm)(16.411mm,26.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(27.178mm,29.972mm) on Top Layer And Track (26.388mm,29.602mm)(26.388mm,30.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(27.178mm,29.972mm) on Top Layer And Track (26.788mm,30.737mm)(27.568mm,30.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-1(27.178mm,29.972mm) on Top Layer And Track (27.968mm,29.602mm)(27.968mm,30.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(27.178mm,28.432mm) on Top Layer And Track (26.388mm,28.067mm)(26.388mm,28.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(27.178mm,28.432mm) on Top Layer And Track (26.788mm,27.667mm)(27.568mm,27.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C14-2(27.178mm,28.432mm) on Top Layer And Track (27.968mm,28.067mm)(27.968mm,28.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(27.305mm,23.757mm) on Top Layer And Track (26.515mm,23.387mm)(26.515mm,24.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(27.305mm,23.757mm) on Top Layer And Track (26.915mm,24.522mm)(27.695mm,24.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-1(27.305mm,23.757mm) on Top Layer And Track (28.095mm,23.387mm)(28.095mm,24.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(27.305mm,22.217mm) on Top Layer And Track (26.515mm,21.852mm)(26.515mm,22.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(27.305mm,22.217mm) on Top Layer And Track (26.915mm,21.452mm)(27.695mm,21.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C15-2(27.305mm,22.217mm) on Top Layer And Track (28.095mm,21.852mm)(28.095mm,22.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(20.074mm,35.306mm) on Top Layer And Track (19.704mm,34.516mm)(20.439mm,34.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(20.074mm,35.306mm) on Top Layer And Track (19.704mm,36.096mm)(20.439mm,36.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-1(20.074mm,35.306mm) on Top Layer And Track (20.839mm,34.916mm)(20.839mm,35.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(18.534mm,35.306mm) on Top Layer And Track (17.769mm,34.916mm)(17.769mm,35.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(18.534mm,35.306mm) on Top Layer And Track (18.169mm,34.516mm)(18.904mm,34.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C16-2(18.534mm,35.306mm) on Top Layer And Track (18.169mm,36.096mm)(18.904mm,36.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(66.421mm,27.694mm) on Top Layer And Track (65.631mm,27.324mm)(65.631mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(66.421mm,27.694mm) on Top Layer And Track (66.031mm,28.459mm)(66.811mm,28.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(66.421mm,27.694mm) on Top Layer And Track (67.211mm,27.324mm)(67.211mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(66.421mm,26.154mm) on Top Layer And Track (65.631mm,25.789mm)(65.631mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(66.421mm,26.154mm) on Top Layer And Track (66.031mm,25.389mm)(66.811mm,25.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(66.421mm,26.154mm) on Top Layer And Track (67.211mm,25.789mm)(67.211mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(53.086mm,27.694mm) on Top Layer And Track (52.296mm,27.324mm)(52.296mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(53.086mm,27.694mm) on Top Layer And Track (52.696mm,28.459mm)(53.476mm,28.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(53.086mm,27.694mm) on Top Layer And Track (53.876mm,27.324mm)(53.876mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(53.086mm,26.154mm) on Top Layer And Track (52.296mm,25.789mm)(52.296mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(53.086mm,26.154mm) on Top Layer And Track (52.696mm,25.389mm)(53.476mm,25.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-2(53.086mm,26.154mm) on Top Layer And Track (53.876mm,25.789mm)(53.876mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(63.754mm,27.694mm) on Top Layer And Track (62.964mm,27.324mm)(62.964mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(63.754mm,27.694mm) on Top Layer And Track (63.364mm,28.459mm)(64.144mm,28.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(63.754mm,27.694mm) on Top Layer And Track (64.544mm,27.324mm)(64.544mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(63.754mm,26.154mm) on Top Layer And Track (62.964mm,25.789mm)(62.964mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(63.754mm,26.154mm) on Top Layer And Track (63.364mm,25.389mm)(64.144mm,25.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(63.754mm,26.154mm) on Top Layer And Track (64.544mm,25.789mm)(64.544mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(50.292mm,27.694mm) on Top Layer And Track (49.502mm,27.324mm)(49.502mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(50.292mm,27.694mm) on Top Layer And Track (49.902mm,28.459mm)(50.682mm,28.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(50.292mm,27.694mm) on Top Layer And Track (51.082mm,27.324mm)(51.082mm,28.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(50.292mm,26.154mm) on Top Layer And Track (49.502mm,25.789mm)(49.502mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(50.292mm,26.154mm) on Top Layer And Track (49.902mm,25.389mm)(50.682mm,25.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(50.292mm,26.154mm) on Top Layer And Track (51.082mm,25.789mm)(51.082mm,26.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(46.363mm,25.019mm) on Top Layer And Track (45.993mm,24.229mm)(46.728mm,24.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(46.363mm,25.019mm) on Top Layer And Track (45.993mm,25.809mm)(46.728mm,25.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(46.363mm,25.019mm) on Top Layer And Track (47.128mm,24.629mm)(47.128mm,25.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(44.823mm,25.019mm) on Top Layer And Track (44.058mm,24.629mm)(44.058mm,25.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(44.823mm,25.019mm) on Top Layer And Track (44.458mm,24.229mm)(45.193mm,24.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(44.823mm,25.019mm) on Top Layer And Track (44.458mm,25.809mm)(45.193mm,25.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(10.795mm,17.272mm) on Top Layer And Track (10.005mm,16.902mm)(10.005mm,17.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(10.795mm,17.272mm) on Top Layer And Track (10.405mm,18.037mm)(11.185mm,18.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(10.795mm,17.272mm) on Top Layer And Track (11.585mm,16.902mm)(11.585mm,17.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(10.795mm,15.732mm) on Top Layer And Track (10.005mm,15.367mm)(10.005mm,16.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(10.795mm,15.732mm) on Top Layer And Track (10.405mm,14.967mm)(11.185mm,14.967mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(10.795mm,15.732mm) on Top Layer And Track (11.585mm,15.367mm)(11.585mm,16.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(28.671mm,42.799mm) on Top Layer And Track (28.371mm,41.049mm)(28.371mm,44.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(34.671mm,42.799mm) on Top Layer And Track (34.971mm,39.499mm)(34.971mm,46.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(26.67mm,33.639mm) on Top Layer And Track (25.88mm,33.274mm)(25.88mm,34.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(26.67mm,33.639mm) on Top Layer And Track (26.28mm,32.874mm)(27.06mm,32.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(26.67mm,33.639mm) on Top Layer And Track (27.46mm,33.274mm)(27.46mm,34.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(26.67mm,35.179mm) on Top Layer And Track (25.88mm,34.809mm)(25.88mm,35.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(26.67mm,35.179mm) on Top Layer And Track (26.28mm,35.944mm)(27.06mm,35.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(26.67mm,35.179mm) on Top Layer And Track (27.46mm,34.809mm)(27.46mm,35.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(31.615mm,31.75mm) on Top Layer And Track (30.85mm,31.36mm)(30.85mm,32.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(31.615mm,31.75mm) on Top Layer And Track (31.25mm,30.96mm)(31.985mm,30.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-1(31.615mm,31.75mm) on Top Layer And Track (31.25mm,32.54mm)(31.985mm,32.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(33.155mm,31.75mm) on Top Layer And Track (32.785mm,30.96mm)(33.52mm,30.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(33.155mm,31.75mm) on Top Layer And Track (32.785mm,32.54mm)(33.52mm,32.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C6-2(33.155mm,31.75mm) on Top Layer And Track (33.92mm,31.36mm)(33.92mm,32.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(47.507mm,39.243mm) on Top Layer And Track (47.557mm,38.143mm)(47.557mm,40.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(51.807mm,39.243mm) on Top Layer And Track (51.757mm,37.143mm)(51.757mm,41.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(49.411mm,35.306mm) on Top Layer And Track (49.041mm,34.516mm)(49.776mm,34.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(49.411mm,35.306mm) on Top Layer And Track (49.041mm,36.096mm)(49.776mm,36.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-1(49.411mm,35.306mm) on Top Layer And Track (50.176mm,34.916mm)(50.176mm,35.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(47.871mm,35.306mm) on Top Layer And Track (47.106mm,34.916mm)(47.106mm,35.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(47.871mm,35.306mm) on Top Layer And Track (47.506mm,34.516mm)(48.241mm,34.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C8-2(47.871mm,35.306mm) on Top Layer And Track (47.506mm,36.096mm)(48.241mm,36.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(49.411mm,32.766mm) on Top Layer And Track (49.041mm,31.976mm)(49.776mm,31.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(49.411mm,32.766mm) on Top Layer And Track (49.041mm,33.556mm)(49.776mm,33.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-1(49.411mm,32.766mm) on Top Layer And Track (50.176mm,32.376mm)(50.176mm,33.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(47.871mm,32.766mm) on Top Layer And Track (47.106mm,32.376mm)(47.106mm,33.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(47.871mm,32.766mm) on Top Layer And Track (47.506mm,31.976mm)(48.241mm,31.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C9-2(47.871mm,32.766mm) on Top Layer And Track (47.506mm,33.556mm)(48.241mm,33.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad D1-1(38.43mm,32.512mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad D1-1(38.43mm,32.512mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-2(43.612mm,32.512mm) on Top Layer And Track (43.278mm,30.607mm)(43.278mm,31.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-2(43.612mm,32.512mm) on Top Layer And Track (43.278mm,33.813mm)(43.278mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-1(79.992mm,35.001mm) on Top Layer And Track (80.28mm,32.551mm)(80.28mm,34.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad FPC1-20(79.992mm,44.501mm) on Top Layer And Track (80.264mm,44.974mm)(80.264mm,46.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-21(82.567mm,46.191mm) on Top Layer And Track (80.264mm,46.951mm)(81.086mm,46.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-21(82.567mm,46.191mm) on Top Layer And Track (84.049mm,46.951mm)(85.192mm,46.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-22(82.567mm,33.311mm) on Top Layer And Track (80.28mm,32.551mm)(81.086mm,32.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad FPC1-22(82.567mm,33.311mm) on Top Layer And Track (84.049mm,32.551mm)(85.192mm,32.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP3-1(8.001mm,44.958mm) on Multi-Layer And Track (9.301mm,41.743mm)(9.301mm,44.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP3-1(8.001mm,44.958mm) on Multi-Layer And Track (9.301mm,45.553mm)(9.301mm,47.263mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP3-2(8.001mm,41.148mm) on Multi-Layer And Track (9.301mm,38.843mm)(9.301mm,40.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP3-2(8.001mm,41.148mm) on Multi-Layer And Track (9.301mm,41.743mm)(9.301mm,44.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-1(8.001mm,35.702mm) on Multi-Layer And Track (9.301mm,32.797mm)(9.301mm,35.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-1(8.001mm,35.702mm) on Multi-Layer And Track (9.301mm,36.297mm)(9.301mm,37.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(8.001mm,32.202mm) on Multi-Layer And Track (9.301mm,29.297mm)(9.301mm,31.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(8.001mm,32.202mm) on Multi-Layer And Track (9.301mm,31.128mm)(9.301mm,31.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-2(8.001mm,32.202mm) on Multi-Layer And Track (9.301mm,32.797mm)(9.301mm,35.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-3(8.001mm,28.702mm) on Multi-Layer And Track (9.301mm,25.797mm)(9.301mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-3(8.001mm,28.702mm) on Multi-Layer And Track (9.301mm,29.297mm)(9.301mm,31.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-4(8.001mm,25.202mm) on Multi-Layer And Track (9.301mm,22.297mm)(9.301mm,24.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-4(8.001mm,25.202mm) on Multi-Layer And Track (9.301mm,25.797mm)(9.301mm,28.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-5(8.001mm,21.703mm) on Multi-Layer And Track (9.301mm,19.452mm)(9.301mm,21.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JP4-5(8.001mm,21.703mm) on Multi-Layer And Track (9.301mm,22.297mm)(9.301mm,24.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad L1-1(44.021mm,38.354mm) on Top Layer And Track (44.521mm,35.054mm)(44.521mm,36.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad L1-1(44.021mm,38.354mm) on Top Layer And Track (44.521mm,40.354mm)(44.521mm,41.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad L1-2(38.021mm,38.354mm) on Top Layer And Track (37.521mm,35.054mm)(37.521mm,36.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad L1-2(38.021mm,38.354mm) on Top Layer And Track (37.521mm,40.354mm)(37.521mm,41.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(71.874mm,22.225mm) on Top Layer And Track (71.109mm,21.435mm)(71.109mm,23.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(71.874mm,22.225mm) on Top Layer And Track (71.109mm,21.435mm)(72.244mm,21.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-1(71.874mm,22.225mm) on Top Layer And Track (71.109mm,23.015mm)(72.244mm,23.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(73.414mm,22.225mm) on Top Layer And Track (73.044mm,21.435mm)(74.179mm,21.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(73.414mm,22.225mm) on Top Layer And Track (73.044mm,23.015mm)(74.179mm,23.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R10-2(73.414mm,22.225mm) on Top Layer And Track (74.179mm,21.435mm)(74.179mm,23.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(31.742mm,25.273mm) on Top Layer And Track (30.977mm,24.483mm)(30.977mm,26.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(31.742mm,25.273mm) on Top Layer And Track (30.977mm,24.483mm)(32.112mm,24.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(31.742mm,25.273mm) on Top Layer And Track (30.977mm,26.063mm)(32.112mm,26.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(71.874mm,24.765mm) on Top Layer And Track (71.109mm,23.975mm)(71.109mm,25.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(71.874mm,24.765mm) on Top Layer And Track (71.109mm,23.975mm)(72.244mm,23.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-1(71.874mm,24.765mm) on Top Layer And Track (71.109mm,25.555mm)(72.244mm,25.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(73.414mm,24.765mm) on Top Layer And Track (73.044mm,23.975mm)(74.179mm,23.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(73.414mm,24.765mm) on Top Layer And Track (73.044mm,25.555mm)(74.179mm,25.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R11-2(73.414mm,24.765mm) on Top Layer And Track (74.179mm,23.975mm)(74.179mm,25.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(33.282mm,25.273mm) on Top Layer And Track (32.912mm,24.483mm)(34.047mm,24.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(33.282mm,25.273mm) on Top Layer And Track (32.912mm,26.063mm)(34.047mm,26.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(33.282mm,25.273mm) on Top Layer And Track (34.047mm,24.483mm)(34.047mm,26.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(71.874mm,27.559mm) on Top Layer And Track (71.109mm,26.769mm)(71.109mm,28.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(71.874mm,27.559mm) on Top Layer And Track (71.109mm,26.769mm)(72.244mm,26.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-1(71.874mm,27.559mm) on Top Layer And Track (71.109mm,28.349mm)(72.244mm,28.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(73.414mm,27.559mm) on Top Layer And Track (73.044mm,26.769mm)(74.179mm,26.769mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(73.414mm,27.559mm) on Top Layer And Track (73.044mm,28.349mm)(74.179mm,28.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R12-2(73.414mm,27.559mm) on Top Layer And Track (74.179mm,26.769mm)(74.179mm,28.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(71.874mm,30.099mm) on Top Layer And Track (71.109mm,29.309mm)(71.109mm,30.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(71.874mm,30.099mm) on Top Layer And Track (71.109mm,29.309mm)(72.244mm,29.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-1(71.874mm,30.099mm) on Top Layer And Track (71.109mm,30.889mm)(72.244mm,30.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(73.414mm,30.099mm) on Top Layer And Track (73.044mm,29.309mm)(74.179mm,29.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(73.414mm,30.099mm) on Top Layer And Track (73.044mm,30.889mm)(74.179mm,30.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R13-2(73.414mm,30.099mm) on Top Layer And Track (74.179mm,29.309mm)(74.179mm,30.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(31.742mm,27.94mm) on Top Layer And Track (30.977mm,27.15mm)(30.977mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(31.742mm,27.94mm) on Top Layer And Track (30.977mm,27.15mm)(32.112mm,27.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(31.742mm,27.94mm) on Top Layer And Track (30.977mm,28.73mm)(32.112mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(33.282mm,27.94mm) on Top Layer And Track (32.912mm,27.15mm)(34.047mm,27.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(33.282mm,27.94mm) on Top Layer And Track (32.912mm,28.73mm)(34.047mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(33.282mm,27.94mm) on Top Layer And Track (34.047mm,27.15mm)(34.047mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(42.537mm,44.069mm) on Top Layer And Track (41.772mm,43.279mm)(41.772mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(42.537mm,44.069mm) on Top Layer And Track (41.772mm,43.279mm)(42.907mm,43.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-1(42.537mm,44.069mm) on Top Layer And Track (41.772mm,44.859mm)(42.907mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(44.077mm,44.069mm) on Top Layer And Track (43.707mm,43.279mm)(44.842mm,43.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(44.077mm,44.069mm) on Top Layer And Track (43.707mm,44.859mm)(44.842mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R3-2(44.077mm,44.069mm) on Top Layer And Track (44.842mm,43.279mm)(44.842mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(38.473mm,44.069mm) on Top Layer And Track (37.708mm,43.279mm)(37.708mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(38.473mm,44.069mm) on Top Layer And Track (37.708mm,43.279mm)(38.843mm,43.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-1(38.473mm,44.069mm) on Top Layer And Track (37.708mm,44.859mm)(38.843mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(40.013mm,44.069mm) on Top Layer And Track (39.643mm,43.279mm)(40.778mm,43.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(40.013mm,44.069mm) on Top Layer And Track (39.643mm,44.859mm)(40.778mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R4-2(40.013mm,44.069mm) on Top Layer And Track (40.778mm,43.279mm)(40.778mm,44.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(15.621mm,40.394mm) on Top Layer And Track (14.831mm,40.024mm)(14.831mm,41.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(15.621mm,40.394mm) on Top Layer And Track (14.831mm,41.159mm)(16.411mm,41.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-1(15.621mm,40.394mm) on Top Layer And Track (16.411mm,40.024mm)(16.411mm,41.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(15.621mm,38.854mm) on Top Layer And Track (14.831mm,38.089mm)(14.831mm,39.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(15.621mm,38.854mm) on Top Layer And Track (14.831mm,38.089mm)(16.411mm,38.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R7-2(15.621mm,38.854mm) on Top Layer And Track (16.411mm,38.089mm)(16.411mm,39.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(15.621mm,36.33mm) on Top Layer And Track (14.831mm,35.96mm)(14.831mm,37.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(15.621mm,36.33mm) on Top Layer And Track (14.831mm,37.095mm)(16.411mm,37.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-1(15.621mm,36.33mm) on Top Layer And Track (16.411mm,35.96mm)(16.411mm,37.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(15.621mm,34.79mm) on Top Layer And Track (14.831mm,34.025mm)(14.831mm,35.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(15.621mm,34.79mm) on Top Layer And Track (14.831mm,34.025mm)(16.411mm,34.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R8-2(15.621mm,34.79mm) on Top Layer And Track (16.411mm,34.025mm)(16.411mm,35.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(15.621mm,44.339mm) on Top Layer And Track (14.831mm,43.969mm)(14.831mm,45.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(15.621mm,44.339mm) on Top Layer And Track (14.831mm,45.104mm)(16.411mm,45.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-1(15.621mm,44.339mm) on Top Layer And Track (16.411mm,43.969mm)(16.411mm,45.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(15.621mm,42.799mm) on Top Layer And Track (14.831mm,42.034mm)(14.831mm,43.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(15.621mm,42.799mm) on Top Layer And Track (14.831mm,42.034mm)(16.411mm,42.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R9-2(15.621mm,42.799mm) on Top Layer And Track (16.411mm,42.034mm)(16.411mm,43.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (8.644mm,3.382mm)(8.944mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (8.944mm,3.082mm)(9.044mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.044mm,3.082mm)(9.744mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.051mm,4.792mm)(9.391mm,4.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.391mm,4.452mm)(9.391mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.391mm,4.452mm)(9.722mm,4.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.744mm,3.082mm)(9.844mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad RX-1(9.401mm,3.773mm) on Top Layer And Track (9.844mm,3.082mm)(10.144mm,3.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (8.642mm,5.962mm)(10.121mm,5.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.041mm,4.792mm)(9.051mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.041mm,4.792mm)(9.722mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.051mm,4.792mm)(9.391mm,4.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.391mm,4.452mm)(9.391mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.391mm,4.452mm)(9.722mm,4.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad RX-2(9.395mm,5.371mm) on Top Layer And Track (9.722mm,4.782mm)(9.722mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad SW1-1(66.04mm,9.906mm) on Top Layer And Track (64.114mm,9.222mm)(65.417mm,9.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad SW1-1(66.04mm,9.906mm) on Top Layer And Track (66.663mm,9.222mm)(67.966mm,9.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad SW1-2(66.04mm,2.286mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad SW1-2(66.04mm,2.286mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (11.946mm,3.382mm)(12.246mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (12.246mm,3.082mm)(12.346mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (12.346mm,3.082mm)(13.046mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (12.353mm,4.792mm)(12.693mm,4.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (12.693mm,4.452mm)(12.693mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (12.693mm,4.452mm)(13.024mm,4.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (13.046mm,3.082mm)(13.146mm,3.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad TX-1(12.703mm,3.773mm) on Top Layer And Track (13.146mm,3.082mm)(13.446mm,3.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (11.944mm,5.962mm)(13.423mm,5.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (12.343mm,4.792mm)(12.353mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (12.343mm,4.792mm)(13.024mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (12.353mm,4.792mm)(12.693mm,4.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (12.693mm,4.452mm)(12.693mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (12.693mm,4.452mm)(13.024mm,4.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad TX-2(12.697mm,5.371mm) on Top Layer And Track (13.024mm,4.782mm)(13.024mm,4.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-1(36.307mm,28.829mm) on Top Layer And Track (37.468mm,24.348mm)(37.468mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-2(36.307mm,27.559mm) on Top Layer And Track (37.468mm,24.348mm)(37.468mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-3(36.307mm,26.289mm) on Top Layer And Track (37.468mm,24.348mm)(37.468mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-4(36.307mm,25.019mm) on Top Layer And Track (37.468mm,24.348mm)(37.468mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-5(41.671mm,25.019mm) on Top Layer And Track (40.51mm,24.348mm)(40.51mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-6(41.671mm,26.289mm) on Top Layer And Track (40.51mm,24.348mm)(40.51mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-7(41.671mm,27.559mm) on Top Layer And Track (40.51mm,24.348mm)(40.51mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U1-8(41.671mm,28.829mm) on Top Layer And Track (40.51mm,24.348mm)(40.51mm,29.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-1(18.99mm,30.734mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-10(24.19mm,23.114mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-11(24.19mm,24.384mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-12(24.19mm,25.654mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-13(24.19mm,26.924mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-14(24.19mm,28.194mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-15(24.19mm,29.464mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-16(24.19mm,30.734mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-2(18.99mm,29.464mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-3(18.99mm,28.194mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-4(18.99mm,26.924mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-5(18.99mm,25.654mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-6(18.99mm,24.384mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-7(18.99mm,23.114mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-8(18.99mm,21.844mm) on Top Layer And Track (20.19mm,21.314mm)(20.19mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U3-9(24.19mm,21.844mm) on Top Layer And Track (22.99mm,21.314mm)(22.99mm,31.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-1(24.444mm,37.719mm) on Top Layer And Track (23.244mm,37.224mm)(23.244mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-2(24.444mm,38.989mm) on Top Layer And Track (23.244mm,37.224mm)(23.244mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-3(24.444mm,40.259mm) on Top Layer And Track (23.244mm,37.224mm)(23.244mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-4(24.444mm,41.529mm) on Top Layer And Track (23.244mm,37.224mm)(23.244mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-5(19.244mm,41.529mm) on Top Layer And Track (20.444mm,37.224mm)(20.444mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-6(19.244mm,40.259mm) on Top Layer And Track (20.444mm,37.224mm)(20.444mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-7(19.244mm,38.989mm) on Top Layer And Track (20.444mm,37.224mm)(20.444mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad U4-8(19.244mm,37.719mm) on Top Layer And Track (20.444mm,37.224mm)(20.444mm,42.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-1(56.185mm,23.876mm) on Top Layer And Track (54.929mm,25.197mm)(62.041mm,25.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad U5-2(58.468mm,30.316mm) on Top Layer And Track (54.929mm,29.007mm)(62.041mm,29.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-2(58.485mm,23.876mm) on Top Layer And Track (54.929mm,25.197mm)(62.041mm,25.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad U5-3(60.785mm,23.876mm) on Top Layer And Track (54.929mm,25.197mm)(62.041mm,25.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U6-1(35.085mm,33.909mm) on Top Layer And Track (33.185mm,33.264mm)(34.435mm,33.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-1(35.085mm,33.909mm) on Top Layer And Track (34.435mm,33.264mm)(34.435mm,33.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-1(35.085mm,33.909mm) on Top Layer And Track (34.435mm,34.44mm)(34.435mm,34.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-2(35.085mm,35.179mm) on Top Layer And Track (34.435mm,34.44mm)(34.435mm,34.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-2(35.085mm,35.179mm) on Top Layer And Track (34.435mm,35.71mm)(34.435mm,35.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-3(35.085mm,36.449mm) on Top Layer And Track (34.435mm,35.71mm)(34.435mm,35.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-3(35.085mm,36.449mm) on Top Layer And Track (34.435mm,36.98mm)(34.435mm,37.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U6-4(35.085mm,37.719mm) on Top Layer And Track (30.335mm,38.364mm)(34.435mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-4(35.085mm,37.719mm) on Top Layer And Track (34.435mm,36.98mm)(34.435mm,37.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-4(35.085mm,37.719mm) on Top Layer And Track (34.435mm,38.25mm)(34.435mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-5(29.685mm,37.719mm) on Top Layer And Track (30.335mm,36.98mm)(30.335mm,37.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-5(29.685mm,37.719mm) on Top Layer And Track (30.335mm,38.25mm)(30.335mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U6-5(29.685mm,37.719mm) on Top Layer And Track (30.335mm,38.364mm)(34.435mm,38.364mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-6(29.685mm,36.449mm) on Top Layer And Track (30.335mm,35.71mm)(30.335mm,35.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-6(29.685mm,36.449mm) on Top Layer And Track (30.335mm,36.98mm)(30.335mm,37.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-7(29.685mm,35.179mm) on Top Layer And Track (30.335mm,34.44mm)(30.335mm,34.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-7(29.685mm,35.179mm) on Top Layer And Track (30.335mm,35.71mm)(30.335mm,35.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-8(29.685mm,33.909mm) on Top Layer And Track (30.335mm,33.264mm)(30.335mm,33.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U6-8(29.685mm,33.909mm) on Top Layer And Track (30.335mm,33.264mm)(31.585mm,33.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-8(29.685mm,33.909mm) on Top Layer And Track (30.335mm,34.44mm)(30.335mm,34.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (16.383mm,9.017mm)(24.257mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (17.358mm,7.874mm)(18.134mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (18.134mm,6.892mm)(18.134mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (18.134mm,6.892mm)(18.148mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (18.148mm,6.878mm)(20.104mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (20.09mm,6.892mm)(20.09mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (20.09mm,6.892mm)(20.104mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART1-1(19.108mm,7.874mm) on Multi-Layer And Track (20.09mm,7.874mm)(20.662mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (16.383mm,9.017mm)(24.257mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (20.09mm,7.874mm)(20.662mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (20.662mm,6.872mm)(20.662mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (20.662mm,6.872mm)(22.528mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (22.542mm,6.886mm)(22.542mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART1-2(21.648mm,7.874mm) on Multi-Layer And Track (22.554mm,7.874mm)(23.152mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (25.273mm,9.017mm)(33.147mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (26.297mm,7.874mm)(27.073mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (27.073mm,6.892mm)(27.073mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (27.073mm,6.892mm)(27.087mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (27.087mm,6.878mm)(29.043mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (29.029mm,6.892mm)(29.029mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (29.029mm,6.892mm)(29.043mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART2-1(28.047mm,7.874mm) on Multi-Layer And Track (29.029mm,7.874mm)(29.601mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (25.273mm,9.017mm)(33.147mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (29.029mm,7.874mm)(29.601mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (29.601mm,6.872mm)(29.601mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (29.601mm,6.872mm)(31.467mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (31.481mm,6.886mm)(31.481mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART2-2(30.587mm,7.874mm) on Multi-Layer And Track (31.493mm,7.874mm)(32.091mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (34.163mm,9.017mm)(42.037mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (35.236mm,7.874mm)(36.012mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (36.012mm,6.892mm)(36.012mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (36.012mm,6.892mm)(36.026mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (36.026mm,6.878mm)(37.982mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (37.968mm,6.892mm)(37.968mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (37.968mm,6.892mm)(37.982mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART3-1(36.986mm,7.874mm) on Multi-Layer And Track (37.968mm,7.874mm)(38.54mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (34.163mm,9.017mm)(42.037mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (37.968mm,7.874mm)(38.54mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (38.54mm,6.872mm)(38.54mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (38.54mm,6.872mm)(40.406mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (40.42mm,6.886mm)(40.42mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART3-2(39.526mm,7.874mm) on Multi-Layer And Track (40.432mm,7.874mm)(41.03mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (43.18mm,9.017mm)(51.054mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (44.175mm,7.874mm)(44.951mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (44.951mm,6.892mm)(44.951mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (44.951mm,6.892mm)(44.965mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (44.965mm,6.878mm)(46.921mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (46.907mm,6.892mm)(46.907mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (46.907mm,6.892mm)(46.921mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART4-1(45.925mm,7.874mm) on Multi-Layer And Track (46.907mm,7.874mm)(47.479mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (43.18mm,9.017mm)(51.054mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (46.907mm,7.874mm)(47.479mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (47.479mm,6.872mm)(47.479mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (47.479mm,6.872mm)(49.345mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (49.359mm,6.886mm)(49.359mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART4-2(48.465mm,7.874mm) on Multi-Layer And Track (49.371mm,7.874mm)(49.969mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (52.07mm,9.017mm)(59.944mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (53.114mm,7.874mm)(53.89mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (53.89mm,6.892mm)(53.89mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (53.89mm,6.892mm)(53.904mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (53.904mm,6.878mm)(55.86mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (55.846mm,6.892mm)(55.846mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (55.846mm,6.892mm)(55.86mm,6.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Pad UART5-1(54.864mm,7.874mm) on Multi-Layer And Track (55.846mm,7.874mm)(56.418mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (52.07mm,9.017mm)(59.944mm,9.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (55.846mm,7.874mm)(56.418mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (56.418mm,6.872mm)(56.418mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (56.418mm,6.872mm)(58.284mm,6.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (58.298mm,6.886mm)(58.298mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UART5-2(57.404mm,7.874mm) on Multi-Layer And Track (58.31mm,7.874mm)(58.908mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad USB-1(9.077mm,14.3mm) on Top Layer And Track (10.474mm,14.3mm)(10.855mm,13.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad USB-1(9.077mm,14.3mm) on Top Layer And Track (10.474mm,14.3mm)(10.855mm,14.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad USB-5(8.469mm,17.15mm) on Top Layer And Track (10.005mm,15.367mm)(10.005mm,16.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad USB-5(8.469mm,17.15mm) on Top Layer And Track (10.005mm,16.902mm)(10.005mm,17.637mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad WK_UP-1(72.263mm,9.906mm) on Top Layer And Track (70.337mm,9.222mm)(71.64mm,9.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad WK_UP-1(72.263mm,9.906mm) on Top Layer And Track (72.886mm,9.222mm)(74.189mm,9.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad WK_UP-2(72.263mm,2.286mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad WK_UP-2(72.263mm,2.286mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
Rule Violations :447

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "232TX" (10.355mm,33.465mm) on Top Overlay And Track (9.779mm,30.48mm)(11.557mm,30.48mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "232TX" (10.355mm,33.465mm) on Top Overlay And Track (9.779mm,33.782mm)(11.43mm,33.782mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "3.3V" (76.61mm,3.746mm) on Top Overlay And Track (76.327mm,3.048mm)(76.327mm,31.496mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "3.3V" (76.61mm,3.746mm) on Top Overlay And Track (80.01mm,3.048mm)(80.01mm,31.496mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "485A" (10.242mm,26.67mm) on Top Overlay And Track (11.557mm,19.431mm)(11.557mm,37.973mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "485A" (10.242mm,26.67mm) on Top Overlay And Track (9.779mm,26.797mm)(11.43mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.008mm < 0.254mm) Between Text "485A" (10.242mm,26.67mm) on Top Overlay And Track (9.906mm,23.368mm)(11.557mm,23.368mm) on Top Overlay Silk Text to Silk Clearance [0.008mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "485B" (10.231mm,22.956mm) on Top Overlay And Track (11.557mm,19.431mm)(11.557mm,37.973mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "B0" (79.502mm,16.637mm) on Top Overlay And Track (78.168mm,8.255mm)(78.168mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "B6" (79.629mm,19.05mm) on Top Overlay And Track (80.01mm,3.048mm)(80.01mm,31.496mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "B8" (79.629mm,21.717mm) on Top Overlay And Track (80.01mm,3.048mm)(80.01mm,31.496mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "C6" (79.521mm,24.214mm) on Top Overlay And Track (76.327mm,26.162mm)(80.01mm,26.162mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C6" (79.521mm,24.214mm) on Top Overlay And Track (78.168mm,8.255mm)(78.168mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "C7" (77.738mm,24.214mm) on Top Overlay And Track (76.327mm,26.162mm)(80.01mm,26.162mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C8" (79.53mm,26.561mm) on Top Overlay And Track (78.168mm,8.255mm)(78.168mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C9" (77.728mm,26.6mm) on Top Overlay And Track (76.327mm,28.575mm)(80.01mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "E11" (77.724mm,8.525mm) on Top Overlay And Track (76.327mm,10.922mm)(80.01mm,10.922mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "E11" (77.724mm,8.525mm) on Top Overlay And Track (76.327mm,8.255mm)(80.01mm,8.255mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "E13" (79.482mm,11.172mm) on Top Overlay And Track (76.327mm,10.922mm)(80.01mm,10.922mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "E13" (79.482mm,11.172mm) on Top Overlay And Track (76.327mm,13.462mm)(80.01mm,13.462mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "E14" (77.738mm,11.141mm) on Top Overlay And Track (76.327mm,10.922mm)(80.01mm,10.922mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.133mm < 0.254mm) Between Text "E14" (77.738mm,11.141mm) on Top Overlay And Track (76.327mm,13.462mm)(80.01mm,13.462mm) on Top Overlay Silk Text to Silk Clearance [0.133mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "E9" (79.502mm,8.89mm) on Top Overlay And Track (78.168mm,8.255mm)(78.168mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "GND" (10.202mm,37.264mm) on Top Overlay And Track (11.557mm,19.431mm)(11.557mm,37.973mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "GND" (76.835mm,29.464mm) on Top Overlay And Track (80.01mm,3.048mm)(80.01mm,31.496mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "RX" (21.086mm,9.345mm) on Top Overlay And Track (16.383mm,11.049mm)(24.257mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "RX" (21.086mm,9.345mm) on Top Overlay And Track (16.383mm,9.017mm)(24.257mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "RX" (30.018mm,9.345mm) on Top Overlay And Track (25.273mm,11.049mm)(33.147mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "RX" (30.018mm,9.345mm) on Top Overlay And Track (25.273mm,9.017mm)(33.147mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "RX" (38.874mm,9.331mm) on Top Overlay And Track (34.163mm,11.049mm)(42.037mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "RX" (38.874mm,9.331mm) on Top Overlay And Track (34.163mm,9.017mm)(42.037mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "RX" (47.928mm,9.405mm) on Top Overlay And Track (43.18mm,11.049mm)(51.054mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "RX" (56.687mm,9.349mm) on Top Overlay And Track (52.07mm,11.049mm)(59.944mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "RX" (56.687mm,9.349mm) on Top Overlay And Track (52.07mm,9.017mm)(59.944mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "TX" (17mm,9.272mm) on Top Overlay And Track (16.383mm,11.049mm)(24.257mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "TX" (17mm,9.272mm) on Top Overlay And Track (16.383mm,9.017mm)(24.257mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "TX" (25.956mm,9.37mm) on Top Overlay And Track (25.273mm,11.049mm)(33.147mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "TX" (25.956mm,9.37mm) on Top Overlay And Track (25.273mm,9.017mm)(33.147mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "TX" (34.855mm,9.331mm) on Top Overlay And Track (34.163mm,11.049mm)(42.037mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "TX" (34.855mm,9.331mm) on Top Overlay And Track (34.163mm,9.017mm)(42.037mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "TX" (43.835mm,9.368mm) on Top Overlay And Track (43.18mm,11.049mm)(51.054mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "TX" (43.835mm,9.368mm) on Top Overlay And Track (43.18mm,9.017mm)(51.054mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "TX" (52.704mm,9.349mm) on Top Overlay And Track (52.07mm,11.049mm)(59.944mm,11.049mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "TX" (52.704mm,9.349mm) on Top Overlay And Track (52.07mm,9.017mm)(59.944mm,9.017mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "Z" (48.26mm,43.95mm) on Top Overlay And Track (48.895mm,44.867mm)(49.276mm,44.486mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
Rule Violations :45

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02