


`timescale 1ns / 1ps

module demux_3_8_test_fixture;

// Inputs
reg I0;
reg I1;
reg I2;
reg EN;

// Outputs
wire Y0;
wire Y1;
wire Y2;
wire Y3;
wire Y4;
wire Y5;
wire Y6;
wire Y7;







endmodule
