0.6
2018.2
Jun 14 2018
20:41:02
A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.srcs/sources_1/new/ALU.v,1537931448,verilog,,A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.srcs/sources_1/new/ALU_inst.v,,ALU,,,,,,,,
A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.srcs/sources_1/new/ALU_inst.v,1537931639,verilog,,,,ALU_inst,,,,,,,,
