{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605430296775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605430296794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 15 16:51:36 2020 " "Processing started: Sun Nov 15 16:51:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605430296794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430296794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430296794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605430297932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605430297932 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/lab1.v " "Can't analyze file -- file output_files/lab1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605430315539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430315569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430315569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605430316216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(32) " "Verilog HDL assignment warning at lab1.v(32): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316219 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(33) " "Verilog HDL assignment warning at lab1.v(33): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316219 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(34) " "Verilog HDL assignment warning at lab1.v(34): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316219 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(35) " "Verilog HDL assignment warning at lab1.v(35): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316220 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(36) " "Verilog HDL assignment warning at lab1.v(36): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316220 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(45) " "Verilog HDL assignment warning at lab1.v(45): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316225 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(46) " "Verilog HDL assignment warning at lab1.v(46): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316226 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(51) " "Verilog HDL assignment warning at lab1.v(51): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316226 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(52) " "Verilog HDL assignment warning at lab1.v(52): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316226 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(53) " "Verilog HDL assignment warning at lab1.v(53): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316226 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(67) " "Verilog HDL assignment warning at lab1.v(67): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316232 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(68) " "Verilog HDL assignment warning at lab1.v(68): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316232 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(73) " "Verilog HDL assignment warning at lab1.v(73): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316233 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(74) " "Verilog HDL assignment warning at lab1.v(74): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316233 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(75) " "Verilog HDL assignment warning at lab1.v(75): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316233 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(76) " "Verilog HDL assignment warning at lab1.v(76): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316233 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(89) " "Verilog HDL assignment warning at lab1.v(89): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316241 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(90) " "Verilog HDL assignment warning at lab1.v(90): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316241 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(97) " "Verilog HDL assignment warning at lab1.v(97): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316241 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(98) " "Verilog HDL assignment warning at lab1.v(98): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316241 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(99) " "Verilog HDL assignment warning at lab1.v(99): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316241 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(117) " "Verilog HDL assignment warning at lab1.v(117): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316247 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(118) " "Verilog HDL assignment warning at lab1.v(118): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316247 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab1.v(119) " "Verilog HDL assignment warning at lab1.v(119): truncated value with size 32 to match size of target (5)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605430316248 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h7 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h7\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316256 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h6 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h6\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316256 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h5 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316256 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h0 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h3 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h4 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"h4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316257 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o1 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"o1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o2 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"o2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex5 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex6 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316258 "|lab1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex7 lab1.v(14) " "Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable \"hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1605430316259 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[0\] lab1.v(43) " "Inferred latch for \"hex7\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316278 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[1\] lab1.v(43) " "Inferred latch for \"hex7\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316278 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[2\] lab1.v(43) " "Inferred latch for \"hex7\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[3\] lab1.v(43) " "Inferred latch for \"hex7\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[4\] lab1.v(43) " "Inferred latch for \"hex7\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[5\] lab1.v(43) " "Inferred latch for \"hex7\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex7\[6\] lab1.v(43) " "Inferred latch for \"hex7\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[0\] lab1.v(43) " "Inferred latch for \"hex6\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[1\] lab1.v(43) " "Inferred latch for \"hex6\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[2\] lab1.v(43) " "Inferred latch for \"hex6\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[3\] lab1.v(43) " "Inferred latch for \"hex6\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316279 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[4\] lab1.v(43) " "Inferred latch for \"hex6\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[5\] lab1.v(43) " "Inferred latch for \"hex6\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex6\[6\] lab1.v(43) " "Inferred latch for \"hex6\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[0\] lab1.v(43) " "Inferred latch for \"hex5\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[1\] lab1.v(43) " "Inferred latch for \"hex5\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[2\] lab1.v(43) " "Inferred latch for \"hex5\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[3\] lab1.v(43) " "Inferred latch for \"hex5\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[4\] lab1.v(43) " "Inferred latch for \"hex5\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[5\] lab1.v(43) " "Inferred latch for \"hex5\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316280 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex5\[6\] lab1.v(43) " "Inferred latch for \"hex5\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] lab1.v(43) " "Inferred latch for \"hex4\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] lab1.v(43) " "Inferred latch for \"hex4\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] lab1.v(43) " "Inferred latch for \"hex4\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] lab1.v(43) " "Inferred latch for \"hex4\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] lab1.v(43) " "Inferred latch for \"hex4\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] lab1.v(43) " "Inferred latch for \"hex4\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] lab1.v(43) " "Inferred latch for \"hex4\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] lab1.v(43) " "Inferred latch for \"hex3\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316281 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] lab1.v(43) " "Inferred latch for \"hex3\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] lab1.v(43) " "Inferred latch for \"hex3\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] lab1.v(43) " "Inferred latch for \"hex3\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] lab1.v(43) " "Inferred latch for \"hex3\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] lab1.v(43) " "Inferred latch for \"hex3\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] lab1.v(43) " "Inferred latch for \"hex3\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] lab1.v(43) " "Inferred latch for \"hex2\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] lab1.v(43) " "Inferred latch for \"hex2\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] lab1.v(43) " "Inferred latch for \"hex2\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] lab1.v(43) " "Inferred latch for \"hex2\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316282 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] lab1.v(43) " "Inferred latch for \"hex2\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] lab1.v(43) " "Inferred latch for \"hex2\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] lab1.v(43) " "Inferred latch for \"hex2\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] lab1.v(43) " "Inferred latch for \"hex1\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] lab1.v(43) " "Inferred latch for \"hex1\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] lab1.v(43) " "Inferred latch for \"hex1\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] lab1.v(43) " "Inferred latch for \"hex1\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] lab1.v(43) " "Inferred latch for \"hex1\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316283 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] lab1.v(43) " "Inferred latch for \"hex1\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316284 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] lab1.v(43) " "Inferred latch for \"hex1\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316284 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] lab1.v(43) " "Inferred latch for \"hex0\[0\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] lab1.v(43) " "Inferred latch for \"hex0\[1\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] lab1.v(43) " "Inferred latch for \"hex0\[2\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] lab1.v(43) " "Inferred latch for \"hex0\[3\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] lab1.v(43) " "Inferred latch for \"hex0\[4\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] lab1.v(43) " "Inferred latch for \"hex0\[5\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] lab1.v(43) " "Inferred latch for \"hex0\[6\]\" at lab1.v(43)" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430316285 "|lab1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[4\]\$latch " "LATCH primitive \"hex0\[4\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[3\]\$latch " "LATCH primitive \"hex0\[3\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[2\]\$latch " "LATCH primitive \"hex0\[2\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[1\]\$latch " "LATCH primitive \"hex0\[1\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[0\]\$latch " "LATCH primitive \"hex0\[0\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[6\]\$latch " "LATCH primitive \"hex1\[6\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[5\]\$latch " "LATCH primitive \"hex1\[5\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317752 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[4\]\$latch " "LATCH primitive \"hex1\[4\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[3\]\$latch " "LATCH primitive \"hex1\[3\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[2\]\$latch " "LATCH primitive \"hex1\[2\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[1\]\$latch " "LATCH primitive \"hex1\[1\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex1\[0\]\$latch " "LATCH primitive \"hex1\[0\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[6\]\$latch " "LATCH primitive \"hex2\[6\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[5\]\$latch " "LATCH primitive \"hex2\[5\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[4\]\$latch " "LATCH primitive \"hex2\[4\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[3\]\$latch " "LATCH primitive \"hex2\[3\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317753 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[2\]\$latch " "LATCH primitive \"hex2\[2\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[1\]\$latch " "LATCH primitive \"hex2\[1\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex2\[0\]\$latch " "LATCH primitive \"hex2\[0\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[6\]\$latch " "LATCH primitive \"hex3\[6\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[5\]\$latch " "LATCH primitive \"hex3\[5\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317754 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[4\]\$latch " "LATCH primitive \"hex3\[4\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[3\]\$latch " "LATCH primitive \"hex3\[3\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317755 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[2\]\$latch " "LATCH primitive \"hex3\[2\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[1\]\$latch " "LATCH primitive \"hex3\[1\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex3\[0\]\$latch " "LATCH primitive \"hex3\[0\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317756 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[6\]\$latch " "LATCH primitive \"hex4\[6\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[5\]\$latch " "LATCH primitive \"hex4\[5\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[4\]\$latch " "LATCH primitive \"hex4\[4\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[3\]\$latch " "LATCH primitive \"hex4\[3\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[2\]\$latch " "LATCH primitive \"hex4\[2\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[1\]\$latch " "LATCH primitive \"hex4\[1\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex4\[0\]\$latch " "LATCH primitive \"hex4\[0\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[6\]\$latch " "LATCH primitive \"hex0\[6\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317757 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hex0\[5\]\$latch " "LATCH primitive \"hex0\[5\]\$latch\" is permanently enabled" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605430317758 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "lab1.v" "Mod4" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "lab1.v" "Mult0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "lab1.v" "Mod6" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab1.v" "Mod0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "lab1.v" "Mod10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "lab1.v" "Mod13" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "lab1.v" "Div6" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "lab1.v" "Mod7" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "lab1.v" "Div4" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "lab1.v" "Mod5" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "lab1.v" "Div0" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "lab1.v" "Mod1" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "lab1.v" "Div9" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "lab1.v" "Mod11" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "lab1.v" "Div11" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "lab1.v" "Mod14" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "lab1.v" "Div5" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "lab1.v" "Div7" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "lab1.v" "Mod8" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "lab1.v" "Div1" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "lab1.v" "Mod2" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "lab1.v" "Div10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "lab1.v" "Mod12" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "lab1.v" "Div12" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod15\"" {  } { { "lab1.v" "Mod15" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "lab1.v" "Div2" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "lab1.v" "Mod3" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "lab1.v" "Div8" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "lab1.v" "Mod9" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "lab1.v" "Div3" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430318232 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605430318232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430318420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430318421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430318421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430318421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430318421 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430318421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430318513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430318513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430318601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430318601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430318690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430318690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430318827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430318827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430318946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430318946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430319099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319100 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430319100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430319285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430319285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430319350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430319350 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430319350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430319460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430319460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430319533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430319533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430319618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430319618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430320065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320065 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430320065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430320159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430320159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430320383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320383 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430320383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430320475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430320475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430320575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430320575 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430320575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430321218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321219 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430321219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430321636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430321636 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430321636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430321914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430321914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430322933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430322933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430322933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430322933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430322933 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430322933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430323029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430323029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430323158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430323158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430323285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430323285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430323725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430323725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430323725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430323725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605430323725 ""}  } { { "lab1.v" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605430323725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430323873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430323873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430324098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430324098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605430324269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430324269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605430329148 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_vam:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_s6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_s6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod14\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|op_13~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod11\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod15\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod12\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1605430331152 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1605430331152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605430332074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605430332074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3831 " "Implemented 3831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605430332610 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605430332610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3756 " "Implemented 3756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605430332610 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605430332610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605430332610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605430332661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 15 16:52:12 2020 " "Processing ended: Sun Nov 15 16:52:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605430332661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605430332661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605430332661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605430332661 ""}
