digraph logic25CD80A0291935A0 {
graph [label="logic25CD80A0291935A0", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic25CD80A0291935A0_p_738_out [label="p_738_out", shape=invhouse, color="#e4f1b2"];
logic25CD80A0291935A0_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic25CD80A0291935A0_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic25CD80A0291935A0_p_727_in [label="p_727_in", shape=house, color="#e4f1b2"];
}
N_16C4D950 [label="N_16C4D950\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_724_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_724_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic25CD80A0291935A0_p_738_out -> N_16C4D950 [label="1", taillabel=<p_738_out>, headlabel=<P_5D5B590>, headlabel=<#0:1>];
logic25CD80A0291935A0_pop_si_data -> N_16C4D950 [label="1", taillabel=<pop_si_data>, headlabel=<B>, headlabel=<#0:1>];
logic25CD80A0291935A0_p_10_in -> N_16C4D950 [label="1", taillabel=<p_10_in>, headlabel=<A>, headlabel=<#0:1>];
N_16C4D950 -> logic25CD80A0291935A0_p_727_in [label="1", taillabel=<out[p_727_in]>, headlabel=<p_727_in>, headlabel=<#0:1>];
}
