// Seed: 1844275328
module module_0 (
    input tri id_0
);
  assign id_2[1][1] = id_2;
  assign id_3 = id_0;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    input logic id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11
);
  always id_0 <= {1{id_8}};
  module_0 modCall_1 (id_5);
  assign modCall_1.type_0 = 0;
  wire id_13;
endmodule
