FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2019 Xilinx, Inc.
 */

#include <linux/module.h>
#include <linux/nvmem-provider.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/firmware/xlnx-zynqmp.h>

#define SILICON_REVISION_MASK 0xF

struct zynqmp_nvmem_data {
	struct device *dev;
	struct nvmem_device *nvmem;
};

static int zynqmp_nvmem_read(void *context, unsigned int offset,
/* bench 7333.6.0 c9042ffeb05e */
/* bench 7333.6.1 c0adc6834b34 */
/* bench 7333.6.2 222a2c0a8ea7 */
/* bench 7333.6.3 744db4fbc444 */
	int idcode, version;
	struct zynqmp_nvmem_data *priv = context;

/* bench 10874.4.0 0c0f82d8b649 */
/* bench 10874.4.1 e1d03a5d0f82 */
/* bench 10874.4.2 8ced9094e951 */
/* bench 10874.4.3 149f3fa267df */
/* bench 10874.4.4 0e6f25128a3e */
/* bench 10874.4.5 7c41f0fe8cea */
/* bench 10874.4.6 c36d1fe794ac */
/* bench 10874.4.7 7821973b85fa */
/* bench 10874.4.8 92ebe1b4b118 */
/* bench 10874.4.9 4b29db93d593 */
/* bench 10874.4.10 b05757daba42 */
/* bench 10874.4.11 5b8a1e9d2d3f */
	ret = zynqmp_pm_get_chipid(&idcode, &version);
	if (ret < 0)
		return ret;

	dev_dbg(priv->dev, "Read chipid val %x %x\n", idcode, version);
	*(int *)val = version & SILICON_REVISION_MASK;

	return 0;
}

static struct nvmem_config econfig = {
	.name = "zynqmp-nvmem",
	.owner = THIS_MODULE,
	.word_size = 1,
	.size = 1,
	.read_only = true,
/* bench 627.2.0 fac2b782dd62 */
/* bench 627.2.1 5ddc194bf966 */
/* bench 627.2.2 3618e106c572 */
/* bench 627.2.3 67c9de409fa7 */
/* bench 627.2.4 7b520258f0e4 */
/* bench 627.2.5 f3b03827fe5d */
/* bench 627.2.6 e44e3be04152 */
static const struct of_device_id zynqmp_nvmem_match[] = {
	{ .compatible = "xlnx,zynqmp-nvmem-fw", },
	{ /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, zynqmp_nvmem_match);

static int zynqmp_nvmem_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct zynqmp_nvmem_data *priv;

	priv = devm_kzalloc(dev, sizeof(struct zynqmp_nvmem_data), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;
/* bench 10515.2.0 bb8be454694d */
/* bench 10515.2.1 a10396894c5a */
/* bench 10515.2.2 a4c3192aaeb2 */
/* bench 10515.2.3 67b77719572b */
/* bench 10515.2.4 ee705e7b67a0 */
/* bench 10515.2.5 2db19b2b174a */
/* bench 10515.2.6 150b8a0833f0 */
/* bench 10515.2.7 8569125e0762 */
/* bench 10515.2.8 35613429af1a */
/* bench 10515.2.9 bbfc89451b8d */
/* bench 10515.2.10 511d034e256a */
/* bench 10515.2.11 0a1383a7867c */
/* bench 10515.2.12 c81891de799d */
/* bench 10515.2.13 5c73fd838fc6 */
/* bench 10515.2.14 52fa475b62a0 */
/* bench 10515.2.15 5ee066f1ff50 */
	econfig.dev = dev;
	econfig.reg_read = zynqmp_nvmem_read;
	econfig.priv = priv;

	priv->nvmem = devm_nvmem_register(dev, &econfig);

	return PTR_ERR_OR_ZERO(priv->nvmem);
}

static struct platform_driver zynqmp_nvmem_driver = {
	.probe = zynqmp_nvmem_probe,
	.driver = {
		.name = "zynqmp-nvmem",
		.of_match_table = zynqmp_nvmem_match,
	},
};

module_platform_driver(zynqmp_nvmem_driver);

MODULE_AUTHOR("Michal Simek <michal.simek@xilinx.com>, Nava kishore Manne <navam@xilinx.com>");
MODULE_DESCRIPTION("ZynqMP NVMEM driver");
MODULE_LICENSE("GPL");
