<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<azone>
    <rzone name="R7KA8P1KFLCAC.rzone"/>
    <partition>
        <memory parent="RAM" name="RAM_CPU0_S" size="0xE2000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="RAM" name="SHARED_MEM" size="0x8000" offset="0xE2000" security="s" Pname="CPU0" info="@user"/>
        <memory parent="RAM" name="RAM_CPU0_C" size="0x0" offset="0xEA000" security="c" Pname="CPU0"/>
        <memory parent="RAM" name="RAM_CPU1_S" size="0xEA000" offset="0xEA000" security="s" Pname="CPU1"/>
        <memory parent="RAM" name="RAM_CPU1_C" size="0x0" offset="0x1D4000" security="c" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU0_S" size="0x80000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU0_C" size="0x0" offset="0x80000" security="c" Pname="CPU0"/>
        <memory parent="FLASH" name="FLASH_CPU1_S" size="0x80000" offset="0x80000" security="s" Pname="CPU1"/>
        <memory parent="FLASH" name="FLASH_CPU1_C" size="0x0" offset="0x100000" security="c" Pname="CPU1"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DATA_FLASH" name="DATA_FLASH_CPU1_S" size="0x0" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="SDRAM" name="SDRAM_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="SDRAM" name="SDRAM_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS0" name="OSPI0_CS0_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU0_S" size="0x8000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI0_CS1" name="OSPI0_CS1_CPU1_S" size="0x8000000" offset="0x8000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS0" name="OSPI1_CS0_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU0_S" size="0x4000000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OSPI1_CS1" name="OSPI1_CS1_CPU1_S" size="0x4000000" offset="0x4000000" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS0" name="OPTION_SETTING_OFS0_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS2" name="OPTION_SETTING_OFS2_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_SAS" name="OPTION_SETTING_SAS_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEC" name="OPTION_SETTING_OFS1_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS1_SEL" name="OPTION_SETTING_OFS1_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEC" name="OPTION_SETTING_OFS3_SEC_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU0_S" size="0x2" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3_SEL" name="OPTION_SETTING_OFS3_SEL_CPU1_S" size="0x2" offset="0x2" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS_SEC" name="OPTION_SETTING_BPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S" size="0x40" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS_SEC" name="OPTION_SETTING_OTP_PBPS_SEC_CPU1_S" size="0x40" offset="0x40" security="s" Pname="CPU1"/>
        <memory parent="ITCM" name="ITCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="DTCM" name="DTCM_CPU0_S" size="0x20000" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="CTCM" name="CTCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <memory parent="STCM" name="STCM_CPU1_S" size="0x10000" offset="0x0" security="s" Pname="CPU1"/>
        <peripheral name="PORT0.CPU0" group="PORT">
            <slot name="P000.CPU0" secure="true"/>
            <slot name="P006.CPU0" secure="true"/>
            <slot name="P008.CPU0" secure="true"/>
            <slot name="P009.CPU0" secure="true"/>
            <slot name="P012.CPU0" secure="true"/>
            <slot name="P013.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT1.CPU0" group="PORT">
            <slot name="P107.CPU0" secure="true"/>
            <slot name="P109.CPU0" secure="true"/>
            <slot name="P111.CPU0" secure="true"/>
            <slot name="P112.CPU0" secure="true"/>
            <slot name="P113.CPU0" secure="true"/>
            <slot name="P114.CPU0" secure="true"/>
            <slot name="P115.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT2.CPU0" group="PORT">
            <slot name="P200.CPU0" secure="true"/>
            <slot name="P208.CPU0" secure="true"/>
            <slot name="P209.CPU0" secure="true"/>
            <slot name="P210.CPU0" secure="true"/>
            <slot name="P211.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT3.CPU0" group="PORT">
            <slot name="P300.CPU0" secure="true"/>
            <slot name="P301.CPU0" secure="true"/>
            <slot name="P302.CPU0" secure="true"/>
            <slot name="P303.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT5.CPU0" group="PORT">
            <slot name="P501.CPU0" secure="true"/>
            <slot name="P503.CPU0" secure="true"/>
            <slot name="P504.CPU0" secure="true"/>
            <slot name="P505.CPU0" secure="true"/>
            <slot name="P506.CPU0" secure="true"/>
            <slot name="P507.CPU0" secure="true"/>
            <slot name="P508.CPU0" secure="true"/>
            <slot name="P509.CPU0" secure="true"/>
            <slot name="P510.CPU0" secure="true"/>
            <slot name="P514.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT6.CPU0" group="PORT">
            <slot name="P600.CPU0" secure="true"/>
            <slot name="P606.CPU0" secure="true"/>
            <slot name="P607.CPU0" secure="true"/>
            <slot name="P608.CPU0" secure="true"/>
            <slot name="P609.CPU0" secure="true"/>
            <slot name="P610.CPU0" secure="true"/>
            <slot name="P611.CPU0" secure="true"/>
            <slot name="P612.CPU0" secure="true"/>
            <slot name="P613.CPU0" secure="true"/>
            <slot name="P614.CPU0" secure="true"/>
            <slot name="P615.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT7.CPU0" group="PORT">
            <slot name="P708.CPU0" secure="true"/>
            <slot name="P709.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORT8.CPU0" group="PORT">
            <slot name="P813.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTA.CPU0" group="PORT">
            <slot name="PA00.CPU0" secure="true"/>
            <slot name="PA01.CPU0" secure="true"/>
            <slot name="PA02.CPU0" secure="true"/>
            <slot name="PA03.CPU0" secure="true"/>
            <slot name="PA04.CPU0" secure="true"/>
            <slot name="PA05.CPU0" secure="true"/>
            <slot name="PA06.CPU0" secure="true"/>
            <slot name="PA07.CPU0" secure="true"/>
            <slot name="PA08.CPU0" secure="true"/>
            <slot name="PA09.CPU0" secure="true"/>
            <slot name="PA10.CPU0" secure="true"/>
            <slot name="PA11.CPU0" secure="true"/>
            <slot name="PA12.CPU0" secure="true"/>
            <slot name="PA13.CPU0" secure="true"/>
            <slot name="PA14.CPU0" secure="true"/>
            <slot name="PA15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTC.CPU0" group="PORT">
            <slot name="PC00.CPU0" secure="true"/>
            <slot name="PC01.CPU0" secure="true"/>
            <slot name="PC02.CPU0" secure="true"/>
            <slot name="PC03.CPU0" secure="true"/>
            <slot name="PC04.CPU0" secure="true"/>
            <slot name="PC05.CPU0" secure="true"/>
            <slot name="PC06.CPU0" secure="true"/>
            <slot name="PC07.CPU0" secure="true"/>
            <slot name="PC08.CPU0" secure="true"/>
            <slot name="PC09.CPU0" secure="true"/>
            <slot name="PC10.CPU0" secure="true"/>
            <slot name="PC11.CPU0" secure="true"/>
            <slot name="PC12.CPU0" secure="true"/>
            <slot name="PC13.CPU0" secure="true"/>
            <slot name="PC14.CPU0" secure="true"/>
            <slot name="PC15.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="PORTD.CPU0" group="PORT">
            <slot name="PD00.CPU0" secure="true"/>
            <slot name="PD02.CPU0" secure="true"/>
            <slot name="PD03.CPU0" secure="true"/>
        </peripheral>
        <peripheral name="RTC.CPU0" security="s"/>
        <peripheral name="ICU.CPU0">
            <slot name="IRQ0.CPU0" secure="true"/>
            <slot name="IRQ1.CPU0" secure="true"/>
            <slot name="IRQ2.CPU0" secure="true"/>
            <slot name="IRQ3.CPU0" secure="true"/>
            <slot name="IRQ4.CPU0" secure="true"/>
            <slot name="IRQ5.CPU0" secure="true"/>
            <slot name="IRQ6.CPU0" secure="true"/>
            <slot name="IRQ7.CPU0" secure="true"/>
            <slot name="IRQ8.CPU0" secure="true"/>
            <slot name="IRQ9.CPU0" secure="true"/>
            <slot name="IRQ10.CPU0" secure="true"/>
            <slot name="IRQ11.CPU0" secure="true"/>
            <slot name="IRQ12.CPU0" secure="true"/>
            <slot name="IRQ13.CPU0" secure="true"/>
            <slot name="IRQ14.CPU0" secure="true"/>
            <slot name="IRQ15.CPU0" secure="true"/>
            <slot name="IRQ16.CPU0" secure="true"/>
            <slot name="IRQ17.CPU0" secure="true"/>
            <slot name="IRQ18.CPU0" secure="true"/>
            <slot name="IRQ19.CPU0" secure="true"/>
            <slot name="IRQ20.CPU0" secure="true"/>
            <slot name="IRQ21.CPU0" secure="true"/>
        </peripheral>
        <memory parent="OPTION_SETTING_OFS1" name="OPTION_SETTING_OFS1_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OFS3" name="OPTION_SETTING_OFS3_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_BPS" name="OPTION_SETTING_BPS_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <memory parent="OPTION_SETTING_OTP_PBPS" name="OPTION_SETTING_OTP_PBPS_CPU0_S" size="0x0" offset="0x0" security="s" Pname="CPU0"/>
        <peripheral name="ICU.CPU1">
            <slot name="IRQ0.CPU1" secure="true"/>
            <slot name="IRQ1.CPU1" secure="true"/>
            <slot name="IRQ2.CPU1" secure="true"/>
            <slot name="IRQ3.CPU1" secure="true"/>
            <slot name="IRQ4.CPU1" secure="true"/>
        </peripheral>
    </partition>
    <zones>
        <zone name="CPU0_S" Pname="CPU0" security="s">
            <assign memory="RAM_CPU0_S"/>
            <assign memory="SHARED_MEM"/>
            <assign memory="RAM_CPU0_C"/>
            <assign memory="FLASH_CPU0_S"/>
            <assign memory="FLASH_CPU0_C"/>
            <assign memory="DATA_FLASH_CPU0_S"/>
            <assign memory="SDRAM_CPU0_S"/>
            <assign memory="OSPI0_CS0_CPU0_S"/>
            <assign memory="OSPI0_CS1_CPU0_S"/>
            <assign memory="OSPI1_CS0_CPU0_S"/>
            <assign memory="OSPI1_CS1_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS0_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS2_CPU0_S"/>
            <assign memory="OPTION_SETTING_SAS_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS1_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS1_SEL_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS3_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS3_SEL_CPU0_S"/>
            <assign memory="OPTION_SETTING_BPS_SEC_CPU0_S"/>
            <assign memory="OPTION_SETTING_OTP_PBPS_SEC_CPU0_S"/>
            <assign memory="ITCM_CPU0_S"/>
            <assign memory="DTCM_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS1_CPU0_S"/>
            <assign memory="OPTION_SETTING_OFS3_CPU0_S"/>
            <assign memory="OPTION_SETTING_BPS_CPU0_S"/>
            <assign memory="OPTION_SETTING_OTP_PBPS_CPU0_S"/>
            <assign group="PORT" peripheral="PORT0.P000"/>
            <assign group="PORT" peripheral="PORT0.P006"/>
            <assign group="PORT" peripheral="PORT0.P008"/>
            <assign group="PORT" peripheral="PORT0.P009"/>
            <assign group="PORT" peripheral="PORT0.P012"/>
            <assign group="PORT" peripheral="PORT0.P013"/>
            <assign group="PORT" peripheral="PORT1.P107"/>
            <assign group="PORT" peripheral="PORT1.P109"/>
            <assign group="PORT" peripheral="PORT1.P111"/>
            <assign group="PORT" peripheral="PORT1.P112"/>
            <assign group="PORT" peripheral="PORT1.P113"/>
            <assign group="PORT" peripheral="PORT1.P114"/>
            <assign group="PORT" peripheral="PORT1.P115"/>
            <assign group="PORT" peripheral="PORT2.P200"/>
            <assign group="PORT" peripheral="PORT2.P208"/>
            <assign group="PORT" peripheral="PORT2.P209"/>
            <assign group="PORT" peripheral="PORT2.P210"/>
            <assign group="PORT" peripheral="PORT2.P211"/>
            <assign group="PORT" peripheral="PORT3.P300"/>
            <assign group="PORT" peripheral="PORT3.P301"/>
            <assign group="PORT" peripheral="PORT3.P302"/>
            <assign group="PORT" peripheral="PORT3.P303"/>
            <assign group="PORT" peripheral="PORT5.P501"/>
            <assign group="PORT" peripheral="PORT5.P503"/>
            <assign group="PORT" peripheral="PORT5.P504"/>
            <assign group="PORT" peripheral="PORT5.P505"/>
            <assign group="PORT" peripheral="PORT5.P506"/>
            <assign group="PORT" peripheral="PORT5.P507"/>
            <assign group="PORT" peripheral="PORT5.P508"/>
            <assign group="PORT" peripheral="PORT5.P509"/>
            <assign group="PORT" peripheral="PORT5.P510"/>
            <assign group="PORT" peripheral="PORT5.P514"/>
            <assign group="PORT" peripheral="PORT6.P600"/>
            <assign group="PORT" peripheral="PORT6.P606"/>
            <assign group="PORT" peripheral="PORT6.P607"/>
            <assign group="PORT" peripheral="PORT6.P608"/>
            <assign group="PORT" peripheral="PORT6.P609"/>
            <assign group="PORT" peripheral="PORT6.P610"/>
            <assign group="PORT" peripheral="PORT6.P611"/>
            <assign group="PORT" peripheral="PORT6.P612"/>
            <assign group="PORT" peripheral="PORT6.P613"/>
            <assign group="PORT" peripheral="PORT6.P614"/>
            <assign group="PORT" peripheral="PORT6.P615"/>
            <assign group="PORT" peripheral="PORT7.P708"/>
            <assign group="PORT" peripheral="PORT7.P709"/>
            <assign group="PORT" peripheral="PORT8.P813"/>
            <assign group="PORT" peripheral="PORTA.PA00"/>
            <assign group="PORT" peripheral="PORTA.PA01"/>
            <assign group="PORT" peripheral="PORTA.PA02"/>
            <assign group="PORT" peripheral="PORTA.PA03"/>
            <assign group="PORT" peripheral="PORTA.PA04"/>
            <assign group="PORT" peripheral="PORTA.PA05"/>
            <assign group="PORT" peripheral="PORTA.PA06"/>
            <assign group="PORT" peripheral="PORTA.PA07"/>
            <assign group="PORT" peripheral="PORTA.PA08"/>
            <assign group="PORT" peripheral="PORTA.PA09"/>
            <assign group="PORT" peripheral="PORTA.PA10"/>
            <assign group="PORT" peripheral="PORTA.PA11"/>
            <assign group="PORT" peripheral="PORTA.PA12"/>
            <assign group="PORT" peripheral="PORTA.PA13"/>
            <assign group="PORT" peripheral="PORTA.PA14"/>
            <assign group="PORT" peripheral="PORTA.PA15"/>
            <assign group="PORT" peripheral="PORTC.PC00"/>
            <assign group="PORT" peripheral="PORTC.PC01"/>
            <assign group="PORT" peripheral="PORTC.PC02"/>
            <assign group="PORT" peripheral="PORTC.PC03"/>
            <assign group="PORT" peripheral="PORTC.PC04"/>
            <assign group="PORT" peripheral="PORTC.PC05"/>
            <assign group="PORT" peripheral="PORTC.PC06"/>
            <assign group="PORT" peripheral="PORTC.PC07"/>
            <assign group="PORT" peripheral="PORTC.PC08"/>
            <assign group="PORT" peripheral="PORTC.PC09"/>
            <assign group="PORT" peripheral="PORTC.PC10"/>
            <assign group="PORT" peripheral="PORTC.PC11"/>
            <assign group="PORT" peripheral="PORTC.PC12"/>
            <assign group="PORT" peripheral="PORTC.PC13"/>
            <assign group="PORT" peripheral="PORTC.PC14"/>
            <assign group="PORT" peripheral="PORTC.PC15"/>
            <assign group="PORT" peripheral="PORTD.PD00"/>
            <assign group="PORT" peripheral="PORTD.PD02"/>
            <assign group="PORT" peripheral="PORTD.PD03"/>
            <assign peripheral="RTC"/>
            <assign peripheral="ICU.IRQ0"/>
            <assign peripheral="ICU.IRQ1"/>
            <assign peripheral="ICU.IRQ2"/>
            <assign peripheral="ICU.IRQ3"/>
            <assign peripheral="ICU.IRQ4"/>
            <assign peripheral="ICU.IRQ5"/>
            <assign peripheral="ICU.IRQ6"/>
            <assign peripheral="ICU.IRQ7"/>
            <assign peripheral="ICU.IRQ8"/>
            <assign peripheral="ICU.IRQ9"/>
            <assign peripheral="ICU.IRQ10"/>
            <assign peripheral="ICU.IRQ11"/>
            <assign peripheral="ICU.IRQ12"/>
            <assign peripheral="ICU.IRQ13"/>
            <assign peripheral="ICU.IRQ14"/>
            <assign peripheral="ICU.IRQ15"/>
            <assign peripheral="ICU.IRQ16"/>
            <assign peripheral="ICU.IRQ17"/>
            <assign peripheral="ICU.IRQ18"/>
            <assign peripheral="ICU.IRQ19"/>
            <assign peripheral="ICU.IRQ20"/>
            <assign peripheral="ICU.IRQ21"/>
        </zone>
    </zones>
</azone>
