#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  8 20:55:37 2023
# Process ID: 292681
# Current directory: /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1
# Command line: vivado -log design_1_convolve_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_convolve_0_0.tcl
# Log file: /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/design_1_convolve_0_0.vds
# Journal file: /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/vivado.jou
# Running On: sekiro-XPS-13-9310, OS: Linux, CPU Frequency: 1964.095 MHz, CPU Physical cores: 4, Host memory: 16464 MB
#-----------------------------------------------------------
source design_1_convolve_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1268.207 ; gain = 0.023 ; free physical = 546 ; free virtual = 12887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sekiro/Desktop/Shortcuts/Vivado/RC/RC_IP_REPO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_convolve_0_0
Command: synth_design -top design_1_convolve_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 292999
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1982.414 ; gain = 373.738 ; free physical = 168 ; free virtual = 8580
Synthesis current peak Physical Memory [PSS] (MB): peak = 1223.727; parent = 1083.461; children = 142.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.172; parent = 1985.387; children = 969.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_convolve_0_0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/synth/design_1_convolve_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0.vhd:5' bound to instance 'U0' of component 'accelerator_v1_0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/synth/design_1_convolve_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0_S00_AXI' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0_S00_AXI.vhd:13' bound to instance 'accelerator_v1_0_S00_AXI_inst' of component 'accelerator_v1_0_S00_AXI' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0_S00_AXI' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-638] synthesizing module 'wrapper' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'wrapper_memory_map' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper_memory_map.vhd:57]
INFO: [Synth 8-3491] module 'mmap_request_fifo' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/synth/mmap_request_fifo.vhd:59' bound to instance 'U_MMAP_REQUEST_FIFO' of component 'mmap_request_fifo' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper_memory_map.vhd:188]
INFO: [Synth 8-638] synthesizing module 'mmap_request_fifo' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/synth/mmap_request_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 51 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 51 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/synth/mmap_request_fifo.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'mmap_request_fifo' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/synth/mmap_request_fifo.vhd:75]
INFO: [Synth 8-3491] module 'mmap_data_fifo' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/synth/mmap_data_fifo.vhd:59' bound to instance 'U_MMAP_RD_DATA_FIFO' of component 'mmap_data_fifo' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper_memory_map.vhd:220]
INFO: [Synth 8-638] synthesizing module 'mmap_data_fifo' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/synth/mmap_data_fifo.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/synth/mmap_data_fifo.vhd:545]
INFO: [Synth 8-256] done synthesizing module 'mmap_data_fifo' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/synth/mmap_data_fifo.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'wrapper_memory_map' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper_memory_map.vhd:57]
INFO: [Synth 8-638] synthesizing module 'user_app' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/user_app.vhd:52]
INFO: [Synth 8-638] synthesizing module 'memory_map' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/memory_map.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'memory_map' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/memory_map.vhd:41]
INFO: [Synth 8-638] synthesizing module 'sliding_buffer' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/sliding_buffer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sliding_buffer' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/sliding_buffer.vhd:48]
INFO: [Synth 8-638] synthesizing module 'kernel_buffer' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/kernel_buffer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kernel_buffer' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/kernel_buffer.vhd:48]
INFO: [Synth 8-638] synthesizing module 'mult_add_tree' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/mult_add_tree.vhd:36]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized1' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized2' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized3' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized4' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-638] synthesizing module 'add_tree_unsigned_arch__parameterized5' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized5' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized4' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized3' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized2' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized1' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch__parameterized0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'add_tree_unsigned_arch' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/add_tree.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mult_add_tree' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/mult_add_tree.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clipper' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/clipper.vhd:30]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/clipper.vhd:33]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/clipper.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'clipper' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/clipper.vhd:30]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'user_app' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/user_app.vhd:52]
INFO: [Synth 8-638] synthesizing module 'dram_read' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:61]
	Parameter DEST_EXT_HSK bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 4 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_handshake' declared at '/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468' bound to instance 'xpm_cdc_handshake_address' of component 'xpm_cdc_handshake' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:113]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-638] synthesizing module 'address_generator' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/address_generator.vhd:26]
WARNING: [Synth 8-614] signal 'start_address' is read in the process but is not in the sensitivity list [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/address_generator.vhd:63]
WARNING: [Synth 8-614] signal 'size' is read in the process but is not in the sensitivity list [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/address_generator.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'address_generator' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/address_generator.vhd:26]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:59' bound to instance 'DMA_READ_FIFO' of component 'fifo_generator_0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:150]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 32 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:546]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (0#1) [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/counter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'dram_read' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:61]
INFO: [Synth 8-637] synthesizing blackbox instance 'U_DRAM1_WR' of component 'dram_wr' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper.vhd:301]
INFO: [Synth 8-638] synthesizing module 'dram_model' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_model.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ram_sync_read' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/ram.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'ram_sync_read' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/ram.vhd:117]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay__parameterized0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay__parameterized0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay__parameterized1' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay__parameterized1' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay__parameterized2' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay__parameterized2' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'dram_model' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_model.vhd:46]
INFO: [Synth 8-638] synthesizing module 'dram_model__parameterized0' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_model.vhd:46]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay__parameterized3' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay__parameterized3' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay__parameterized4' [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay__parameterized4' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'dram_model__parameterized0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_model.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0_S00_AXI' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_convolve_0_0' (0#1) [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/synth/design_1_convolve_0_0.vhd:83]
WARNING: [Synth 8-3848] Net sw_rst in module/entity memory_map does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/memory_map.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element count_r_reg was removed.  [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/address_generator.vhd:51]
WARNING: [Synth 8-3848] Net debug_count in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:47]
WARNING: [Synth 8-3848] Net debug_dma_size in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:48]
WARNING: [Synth 8-3848] Net debug_dma_start_addr in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:49]
WARNING: [Synth 8-3848] Net debug_dma_addr in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:50]
WARNING: [Synth 8-3848] Net debug_dma_prog_full in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:51]
WARNING: [Synth 8-3848] Net debug_dma_empty in module/entity dram_read does not have driver. [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/src/dram_read.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ipshared/bcd3/hdl/accelerator_v1_0_S00_AXI.vhd:256]
WARNING: [Synth 8-7129] Port clk in module xil_defaultlib_delay__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module xil_defaultlib_delay__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module xil_defaultlib_delay__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module xil_defaultlib_delay__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module xil_defaultlib_delay__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module xil_defaultlib_delay__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[8] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[8] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[7] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[6] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[6] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[5] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[6] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[5] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[6] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[5] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[0] in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_pf_as is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[6] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[5] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_WR[0] in module wr_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module wr_bin_cntr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_RD_EN in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[7] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[6] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[5] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_as__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module rd_bin_cntr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2413.734 ; gain = 805.059 ; free physical = 649 ; free virtual = 8732
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 142.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3383.523; parent = 2413.738; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2413.734 ; gain = 805.059 ; free physical = 652 ; free virtual = 8735
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 142.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3383.523; parent = 2413.738; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2413.734 ; gain = 805.059 ; free physical = 649 ; free virtual = 8732
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 142.952
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3383.523; parent = 2413.738; children = 969.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2413.734 ; gain = 0.000 ; free physical = 547 ; free virtual = 8626
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0'
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/mmap_data_fifo.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/mmap_data_fifo.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/mmap_request_fifo.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/mmap_request_fifo.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_convolve_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_convolve_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0'
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/mmap_data_fifo_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_data_fifo/mmap_data_fifo_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/mmap_request_fifo_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Finished Parsing XDC File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/mmap_request_fifo/mmap_request_fifo_clocks.xdc] for cell 'U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_convolve_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_convolve_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_convolve_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_convolve_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_convolve_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_convolve_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 21 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.641 ; gain = 0.000 ; free physical = 1822 ; free virtual = 9903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2489.641 ; gain = 0.000 ; free physical = 2352 ; free virtual = 10433
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sekiro/Program/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 3290 ; free virtual = 11400
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 167.985
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.414; parent = 2457.629; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 3290 ; free virtual = 11400
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 167.985
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.414; parent = 2457.629; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0. (constraint file  /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0. (constraint file  /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0. (constraint file  /home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/xpm_cdc_handshake_address. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/xpm_cdc_handshake_address/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/xpm_cdc_handshake_address/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/DMA_READ_FIFO/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 3290 ; free virtual = 11400
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 167.985
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.414; parent = 2457.629; children = 969.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'address_generator'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
             wait_for_en |                               01 |                               01
                     run |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'address_generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 5113 ; free virtual = 13227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.414; parent = 2457.629; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   39 Bit       Adders := 1     
	   2 Input   38 Bit       Adders := 2     
	   2 Input   37 Bit       Adders := 4     
	   2 Input   36 Bit       Adders := 8     
	   2 Input   35 Bit       Adders := 16    
	   2 Input   34 Bit       Adders := 32    
	   2 Input   33 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 117   
+---Registers : 
	               51 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 32    
	               33 Bit    Registers := 64    
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 259   
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 114   
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 32    
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[0].product_reg[0], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[0].product_reg[0] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[0].product_reg[0].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[0].product_reg[0]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[0].product_reg[0].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[1].product_reg[1], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[1].product_reg[1] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[1].product_reg[1].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[1].product_reg[1]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[1].product_reg[1].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[2].product_reg[2], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[2].product_reg[2] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[2].product_reg[2].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[2].product_reg[2]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[2].product_reg[2].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[3].product_reg[3], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[3].product_reg[3] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[3].product_reg[3].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[3].product_reg[3]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[3].product_reg[3].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[4].product_reg[4], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[4].product_reg[4] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[4].product_reg[4].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[4].product_reg[4]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[4].product_reg[4].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[5].product_reg[5], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[5].product_reg[5] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[5].product_reg[5].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[5].product_reg[5]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[5].product_reg[5].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[6].product_reg[6], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[6].product_reg[6] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[6].product_reg[6].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[6].product_reg[6]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[6].product_reg[6].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[7].product_reg[7], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[7].product_reg[7] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[7].product_reg[7].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[7].product_reg[7]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[7].product_reg[7].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[8].product_reg[8], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[8].product_reg[8] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[8].product_reg[8].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[8].product_reg[8]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[8].product_reg[8].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[9].product_reg[9], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[9].product_reg[9] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[9].product_reg[9].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[9].product_reg[9]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[9].product_reg[9].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[10].product_reg[10], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[10].product_reg[10] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[10].product_reg[10].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[10].product_reg[10]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[10].product_reg[10].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[11].product_reg[11], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[11].product_reg[11] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[11].product_reg[11].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[11].product_reg[11]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[11].product_reg[11].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[12].product_reg[12], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[12].product_reg[12] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[12].product_reg[12].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[12].product_reg[12]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[12].product_reg[12].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[13].product_reg[13], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[13].product_reg[13] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[13].product_reg[13].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[13].product_reg[13]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[13].product_reg[13].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[14].product_reg[14], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[14].product_reg[14] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[14].product_reg[14].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[14].product_reg[14]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[14].product_reg[14].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[15].product_reg[15], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[15].product_reg[15] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[15].product_reg[15].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[15].product_reg[15]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[15].product_reg[15].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[16].product_reg[16], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[16].product_reg[16] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[16].product_reg[16].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[16].product_reg[16]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[16].product_reg[16].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[17].product_reg[17], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[17].product_reg[17] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[17].product_reg[17].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[17].product_reg[17]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[17].product_reg[17].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[18].product_reg[18], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[18].product_reg[18] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[18].product_reg[18].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[18].product_reg[18]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[18].product_reg[18].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[19].product_reg[19], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[19].product_reg[19] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[19].product_reg[19].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[19].product_reg[19]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[19].product_reg[19].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[20].product_reg[20], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[20].product_reg[20] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[20].product_reg[20].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[20].product_reg[20]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[20].product_reg[20].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[21].product_reg[21], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[21].product_reg[21] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[21].product_reg[21].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[21].product_reg[21]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[21].product_reg[21].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[22].product_reg[22], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[22].product_reg[22] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[22].product_reg[22].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[22].product_reg[22]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[22].product_reg[22].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[23].product_reg[23], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[23].product_reg[23] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[23].product_reg[23].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[23].product_reg[23]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[23].product_reg[23].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[24].product_reg[24], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[24].product_reg[24] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[24].product_reg[24].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[24].product_reg[24]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[24].product_reg[24].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[25].product_reg[25], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[25].product_reg[25] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[25].product_reg[25].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[25].product_reg[25]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[25].product_reg[25].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[26].product_reg[26], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[26].product_reg[26] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[26].product_reg[26].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[26].product_reg[26]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[26].product_reg[26].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[27].product_reg[27], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[27].product_reg[27] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[27].product_reg[27].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[27].product_reg[27]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[27].product_reg[27].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[28].product_reg[28], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[28].product_reg[28] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[28].product_reg[28].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[28].product_reg[28]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[28].product_reg[28].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[29].product_reg[29], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[29].product_reg[29] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[29].product_reg[29].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[29].product_reg[29]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[29].product_reg[29].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[30].product_reg[30], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[30].product_reg[30] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[30].product_reg[30].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[30].product_reg[30]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[30].product_reg[30].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[31].product_reg[31], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[31].product_reg[31] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[31].product_reg[31].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[31].product_reg[31]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[31].product_reg[31].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[32].product_reg[32], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[32].product_reg[32] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[32].product_reg[32].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[32].product_reg[32]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[32].product_reg[32].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[33].product_reg[33], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[33].product_reg[33] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[33].product_reg[33].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[33].product_reg[33]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[33].product_reg[33].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[34].product_reg[34], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[34].product_reg[34] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[34].product_reg[34].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[34].product_reg[34]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[34].product_reg[34].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[35].product_reg[35], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[35].product_reg[35] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[35].product_reg[35].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[35].product_reg[35]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[35].product_reg[35].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[36].product_reg[36], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[36].product_reg[36] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[36].product_reg[36].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[36].product_reg[36]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[36].product_reg[36].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[37].product_reg[37], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[37].product_reg[37] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[37].product_reg[37].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[37].product_reg[37]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[37].product_reg[37].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[38].product_reg[38], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[38].product_reg[38] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[38].product_reg[38].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[38].product_reg[38]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[38].product_reg[38].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[39].product_reg[39], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[39].product_reg[39] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[39].product_reg[39].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[39].product_reg[39]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[39].product_reg[39].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[40].product_reg[40], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[40].product_reg[40] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[40].product_reg[40].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[40].product_reg[40]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[40].product_reg[40].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[41].product_reg[41], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[41].product_reg[41] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[41].product_reg[41].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[41].product_reg[41]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[41].product_reg[41].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[42].product_reg[42], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[42].product_reg[42] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[42].product_reg[42].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[42].product_reg[42]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[42].product_reg[42].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[43].product_reg[43], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[43].product_reg[43] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[43].product_reg[43].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[43].product_reg[43]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[43].product_reg[43].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[44].product_reg[44], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[44].product_reg[44] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[44].product_reg[44].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[44].product_reg[44]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[44].product_reg[44].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[45].product_reg[45], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[45].product_reg[45] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[45].product_reg[45].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[45].product_reg[45]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[45].product_reg[45].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[46].product_reg[46], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[46].product_reg[46] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[46].product_reg[46].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[46].product_reg[46]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[46].product_reg[46].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[47].product_reg[47], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[47].product_reg[47] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[47].product_reg[47].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[47].product_reg[47]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[47].product_reg[47].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[48].product_reg[48], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[48].product_reg[48] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[48].product_reg[48].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[48].product_reg[48]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[48].product_reg[48].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[49].product_reg[49], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[49].product_reg[49] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[49].product_reg[49].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[49].product_reg[49]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[49].product_reg[49].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[50].product_reg[50], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[50].product_reg[50] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[50].product_reg[50].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[50].product_reg[50]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[50].product_reg[50].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[51].product_reg[51], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[51].product_reg[51] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[51].product_reg[51].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[51].product_reg[51]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[51].product_reg[51].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[52].product_reg[52], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[52].product_reg[52] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[52].product_reg[52].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[52].product_reg[52]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[52].product_reg[52].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[53].product_reg[53], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[53].product_reg[53] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[53].product_reg[53].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[53].product_reg[53]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[53].product_reg[53].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[54].product_reg[54], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[54].product_reg[54] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[54].product_reg[54].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[54].product_reg[54]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[54].product_reg[54].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[55].product_reg[55], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[55].product_reg[55] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[55].product_reg[55].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[55].product_reg[55]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[55].product_reg[55].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[56].product_reg[56], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[56].product_reg[56] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[56].product_reg[56].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[56].product_reg[56]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[56].product_reg[56].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[57].product_reg[57], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[57].product_reg[57] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[57].product_reg[57].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[57].product_reg[57]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[57].product_reg[57].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[58].product_reg[58], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[58].product_reg[58] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[58].product_reg[58].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[58].product_reg[58]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[58].product_reg[58].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[59].product_reg[59], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[59].product_reg[59] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[59].product_reg[59].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[59].product_reg[59]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[59].product_reg[59].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[60].product_reg[60], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[60].product_reg[60] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[60].product_reg[60].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[60].product_reg[60]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[60].product_reg[60].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[61].product_reg[61], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[61].product_reg[61] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[61].product_reg[61].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[61].product_reg[61]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[61].product_reg[61].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[62].product_reg[62], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[62].product_reg[62] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[62].product_reg[62].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[62].product_reg[62]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[62].product_reg[62].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[63].product_reg[63], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[63].product_reg[63] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[63].product_reg[63].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[63].product_reg[63]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[63].product_reg[63].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[64].product_reg[64], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[64].product_reg[64] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[64].product_reg[64].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[64].product_reg[64]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[64].product_reg[64].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[65].product_reg[65], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[65].product_reg[65] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[65].product_reg[65].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[65].product_reg[65]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[65].product_reg[65].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[66].product_reg[66], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[66].product_reg[66] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[66].product_reg[66].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[66].product_reg[66]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[66].product_reg[66].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[67].product_reg[67], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[67].product_reg[67] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[67].product_reg[67].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[67].product_reg[67]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[67].product_reg[67].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[68].product_reg[68], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[68].product_reg[68] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[68].product_reg[68].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[68].product_reg[68]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[68].product_reg[68].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[69].product_reg[69], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[69].product_reg[69] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[69].product_reg[69].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[69].product_reg[69]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[69].product_reg[69].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[70].product_reg[70], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[70].product_reg[70] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[70].product_reg[70].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[70].product_reg[70]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[70].product_reg[70].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[71].product_reg[71], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[71].product_reg[71] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[71].product_reg[71].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[71].product_reg[71]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[71].product_reg[71].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[72].product_reg[72], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[72].product_reg[72] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[72].product_reg[72].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[72].product_reg[72]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[72].product_reg[72].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[73].product_reg[73], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[73].product_reg[73] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[73].product_reg[73].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[73].product_reg[73]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[73].product_reg[73].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[74].product_reg[74], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[74].product_reg[74] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[74].product_reg[74].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[74].product_reg[74]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[74].product_reg[74].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[75].product_reg[75], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[75].product_reg[75] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[75].product_reg[75].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[75].product_reg[75]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[75].product_reg[75].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[76].product_reg[76], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[76].product_reg[76] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[76].product_reg[76].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[76].product_reg[76]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[76].product_reg[76].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[77].product_reg[77], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[77].product_reg[77] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[77].product_reg[77].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[77].product_reg[77]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[77].product_reg[77].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[78].product_reg[78], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[78].product_reg[78] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[78].product_reg[78].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[78].product_reg[78]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[78].product_reg[78].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[79].product_reg[79], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[79].product_reg[79] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[79].product_reg[79].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[79].product_reg[79]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[79].product_reg[79].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[80].product_reg[80], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[80].product_reg[80] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[80].product_reg[80].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[80].product_reg[80]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[80].product_reg[80].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[81].product_reg[81], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[81].product_reg[81] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[81].product_reg[81].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[81].product_reg[81]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[81].product_reg[81].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[82].product_reg[82], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[82].product_reg[82] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[82].product_reg[82].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[82].product_reg[82]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[82].product_reg[82].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[83].product_reg[83], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[83].product_reg[83] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[83].product_reg[83].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[83].product_reg[83]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[83].product_reg[83].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[84].product_reg[84], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[84].product_reg[84] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[84].product_reg[84].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[84].product_reg[84]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[84].product_reg[84].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[85].product_reg[85], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[85].product_reg[85] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[85].product_reg[85].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[85].product_reg[85]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[85].product_reg[85].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[86].product_reg[86], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[86].product_reg[86] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[86].product_reg[86].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[86].product_reg[86]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[86].product_reg[86].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[87].product_reg[87], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[87].product_reg[87] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[87].product_reg[87].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[87].product_reg[87]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[87].product_reg[87].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[88].product_reg[88], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[88].product_reg[88] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[88].product_reg[88].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[88].product_reg[88]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[88].product_reg[88].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[89].product_reg[89], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[89].product_reg[89] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[89].product_reg[89].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[89].product_reg[89]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[89].product_reg[89].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[90].product_reg[90], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[90].product_reg[90] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[90].product_reg[90].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[90].product_reg[90]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[90].product_reg[90].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[91].product_reg[91], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[91].product_reg[91] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[91].product_reg[91].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[91].product_reg[91]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[91].product_reg[91].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[92].product_reg[92], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[92].product_reg[92] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[92].product_reg[92].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[92].product_reg[92]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[92].product_reg[92].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[93].product_reg[93], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[93].product_reg[93] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[93].product_reg[93].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[93].product_reg[93]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[93].product_reg[93].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[94].product_reg[94], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[94].product_reg[94] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[94].product_reg[94].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[94].product_reg[94]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[94].product_reg[94].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[95].product_reg[95], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[95].product_reg[95] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[95].product_reg[95].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[95].product_reg[95]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[95].product_reg[95].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[96].product_reg[96], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[96].product_reg[96] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[96].product_reg[96].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[96].product_reg[96]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[96].product_reg[96].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[97].product_reg[97], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[97].product_reg[97] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[97].product_reg[97].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[97].product_reg[97]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[97].product_reg[97].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[98].product_reg[98], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[98].product_reg[98] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[98].product_reg[98].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[98].product_reg[98]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[98].product_reg[98].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[99].product_reg[99], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[99].product_reg[99] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[99].product_reg[99].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[99].product_reg[99]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[99].product_reg[99].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[100].product_reg[100], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[100].product_reg[100] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[100].product_reg[100].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[100].product_reg[100]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[100].product_reg[100].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[101].product_reg[101], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[101].product_reg[101] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[101].product_reg[101].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[101].product_reg[101]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[101].product_reg[101].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[102].product_reg[102], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[102].product_reg[102] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[102].product_reg[102].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[102].product_reg[102]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[102].product_reg[102].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[103].product_reg[103], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[103].product_reg[103] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[103].product_reg[103].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[103].product_reg[103]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[103].product_reg[103].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[104].product_reg[104], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[104].product_reg[104] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[104].product_reg[104].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[104].product_reg[104]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[104].product_reg[104].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[105].product_reg[105], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[105].product_reg[105] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[105].product_reg[105].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[105].product_reg[105]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[105].product_reg[105].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[106].product_reg[106], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[106].product_reg[106] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[106].product_reg[106].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[106].product_reg[106]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[106].product_reg[106].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[107].product_reg[107], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[107].product_reg[107] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[107].product_reg[107].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[107].product_reg[107]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[107].product_reg[107].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[108].product_reg[108], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[108].product_reg[108] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[108].product_reg[108].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[108].product_reg[108]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[108].product_reg[108].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[109].product_reg[109], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[109].product_reg[109] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[109].product_reg[109].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[109].product_reg[109]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[109].product_reg[109].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[110].product_reg[110], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[110].product_reg[110] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[110].product_reg[110].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[110].product_reg[110]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[110].product_reg[110].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[111].product_reg[111], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[111].product_reg[111] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[111].product_reg[111].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[111].product_reg[111]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[111].product_reg[111].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[112].product_reg[112], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[112].product_reg[112] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[112].product_reg[112].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[112].product_reg[112]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[112].product_reg[112].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[113].product_reg[113], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[113].product_reg[113] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[113].product_reg[113].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[113].product_reg[113]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[113].product_reg[113].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[114].product_reg[114], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[114].product_reg[114] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[114].product_reg[114].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[114].product_reg[114]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[114].product_reg[114].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[115].product_reg[115], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[115].product_reg[115] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[115].product_reg[115].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[115].product_reg[115]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[115].product_reg[115].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[116].product_reg[116], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[116].product_reg[116] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[116].product_reg[116].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[116].product_reg[116]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[116].product_reg[116].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[117].product_reg[117], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[117].product_reg[117] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[117].product_reg[117].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[117].product_reg[117]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[117].product_reg[117].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[118].product_reg[118], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[118].product_reg[118] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[118].product_reg[118].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[118].product_reg[118]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[118].product_reg[118].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[119].product_reg[119], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[119].product_reg[119] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[119].product_reg[119].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[119].product_reg[119]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[119].product_reg[119].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[120].product_reg[120], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[120].product_reg[120] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[120].product_reg[120].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[120].product_reg[120]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[120].product_reg[120].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[121].product_reg[121], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[121].product_reg[121] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[121].product_reg[121].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[121].product_reg[121]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[121].product_reg[121].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[122].product_reg[122], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[122].product_reg[122] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[122].product_reg[122].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[122].product_reg[122]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[122].product_reg[122].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[123].product_reg[123], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[123].product_reg[123] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[123].product_reg[123].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[123].product_reg[123]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[123].product_reg[123].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[124].product_reg[124], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[124].product_reg[124] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[124].product_reg[124].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[124].product_reg[124]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[124].product_reg[124].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[125].product_reg[125], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[125].product_reg[125] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[125].product_reg[125].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[125].product_reg[125]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[125].product_reg[125].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[126].product_reg[126], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[126].product_reg[126] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[126].product_reg[126].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[126].product_reg[126]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[126].product_reg[126].
DSP Report: Generating DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[127].product_reg[127], operation Mode is: (A*B)'.
DSP Report: register U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[127].product_reg[127] is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[127].product_reg[127].
DSP Report: operator U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[127].product_reg[127]0 is absorbed into DSP U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MULT_ADD_TREE/U_MULT[127].product_reg[127].
INFO: [Synth 8-3917] design design_1_convolve_0_0 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_convolve_0_0 has port s00_axi_rresp[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 5079 ; free virtual = 13221
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_convolve_0_0 | U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|design_1_convolve_0_0 | U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:24 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4966 ; free virtual = 13108
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4959 ; free virtual = 13101
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_convolve_0_0 | U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|design_1_convolve_0_0 | U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4844 ; free virtual = 13068
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4702 ; free virtual = 12989
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4698 ; free virtual = 12985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4636 ; free virtual = 12971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4636 ; free virtual = 12971
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4606 ; free virtual = 12950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4605 ; free virtual = 12949
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_7 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|fifo_generator_v13_2_7 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|design_1_convolve_0_0  | U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[8][31]                                                                                                                | 9      | 32    | NO           | YES                | YES               | 32     | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mult_add_tree | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dram_wr       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dram_wr_bbox |     1|
|2     |CARRY4       |  1177|
|3     |DSP48E1      |   128|
|4     |LUT1         |    66|
|5     |LUT2         |  4323|
|6     |LUT3         |    58|
|7     |LUT4         |   113|
|8     |LUT5         |   550|
|9     |LUT6         |   123|
|10    |RAMB18E1     |     2|
|12    |RAMB36E1     |    65|
|15    |SRL16E       |    41|
|16    |FDCE         |  4234|
|17    |FDPE         |     2|
|18    |FDRE         |  5066|
|19    |FDSE         |    36|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4604 ; free virtual = 12950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1671.380; parent = 1531.408; children = 202.854
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.430; parent = 2473.645; children = 969.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 2489.641 ; gain = 805.059 ; free physical = 4669 ; free virtual = 13012
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 2489.641 ; gain = 880.965 ; free physical = 4657 ; free virtual = 13000
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/dram_wr.edif]
Finished Parsing EDIF File [/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.gen/sources_1/bd/design_1/ip/design_1_convolve_0_0/src/dram_wr.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2489.641 ; gain = 0.000 ; free physical = 4676 ; free virtual = 13035
INFO: [Netlist 29-17] Analyzing 1395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/data_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_ready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_rst_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/go_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/size_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/start_addr_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/user_rst_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/wr_en_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/done_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_addr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_data_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dram_wr_en_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/ready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.652 ; gain = 0.000 ; free physical = 4939 ; free virtual = 13168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d8395ca3
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2497.652 ; gain = 1220.539 ; free physical = 5171 ; free virtual = 13400
INFO: [Common 17-1381] The checkpoint '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/design_1_convolve_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_convolve_0_0, cache-ID = 9a1c2826c9e20117
INFO: [Coretcl 2-1174] Renamed 243 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sekiro/Desktop/Shortcuts/Vivado/RC/Final/convolve_test/convolve_test.runs/design_1_convolve_0_0_synth_1/design_1_convolve_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_convolve_0_0_utilization_synth.rpt -pb design_1_convolve_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 20:58:03 2023...
