

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:38:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2683773|  2683773|  2683773|  2683773|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |  2683772|  2683772|    103222|          -|          -|    26|    no    |
        | + Col_Loop         |   103220|   103220|      3970|          -|          -|    26|    no    |
        |  ++ Filter1_Loop   |     3968|     3968|       124|          -|          -|    32|    no    |
        |   +++ W_Row_Loop   |      120|      120|        40|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |       12|       12|         4|          -|          -|     3|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    549|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    289|    -|
|Register         |        -|      -|     311|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     682|   1782|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_1_fu_673_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_726_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_620_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_700_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_710_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_12_fu_740_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln26_13_fu_753_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_763_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln26_2_fu_415_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_533_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_560_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_5_fu_587_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_6_fu_634_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_7_fu_647_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_8_fu_657_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln26_9_fu_687_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_493_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_449_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_393_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_355_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_379_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_431_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_367_p2            |     +    |      0|  0|  15|           5|           1|
    |wr_fu_469_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_523_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_554_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_581_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_608_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_487_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_809_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_373_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_425_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_463_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_667_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_720_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_614_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_797_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_791_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_361_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_803_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 549|         303|         280|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  97|         20|    1|         20|
    |c_0_reg_209          |   9|          2|    5|         10|
    |ch_0_0_reg_265       |   9|          2|    2|          4|
    |ch_0_1_reg_287       |   9|          2|    2|          4|
    |ch_0_2_reg_310       |   9|          2|    2|          4|
    |conv_input_address0  |  21|          4|   12|         48|
    |f_0_reg_220          |   9|          2|    6|         12|
    |grp_fu_321_p0        |  27|          5|   32|        160|
    |grp_fu_321_p1        |  15|          3|   32|         96|
    |grp_fu_330_p0        |  21|          4|   32|        128|
    |phi_mul_reg_197      |   9|          2|   10|         20|
    |r_0_reg_185          |   9|          2|    5|         10|
    |w_sum_0_reg_242      |   9|          2|   32|         64|
    |w_sum_2_0_reg_254    |   9|          2|   32|         64|
    |w_sum_2_1_reg_276    |   9|          2|   32|         64|
    |w_sum_2_2_reg_298    |   9|          2|   32|         64|
    |wr_0_reg_231         |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 289|         60|  271|        776|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln24_1_reg_956     |   2|   0|    2|          0|
    |add_ln24_2_reg_984     |   2|   0|    2|          0|
    |add_ln24_reg_928       |   2|   0|    2|          0|
    |add_ln8_reg_824        |  10|   0|   10|          0|
    |ap_CS_fsm              |  19|   0|   19|          0|
    |c_0_reg_209            |   5|   0|    5|          0|
    |c_reg_840              |   5|   0|    5|          0|
    |ch_0_0_reg_265         |   2|   0|    2|          0|
    |ch_0_1_reg_287         |   2|   0|    2|          0|
    |ch_0_2_reg_310         |   2|   0|    2|          0|
    |conv_out_addr_reg_885  |  15|   0|   15|          0|
    |f_0_reg_220            |   6|   0|    6|          0|
    |f_reg_868              |   6|   0|    6|          0|
    |phi_mul_reg_197        |  10|   0|   10|          0|
    |r_0_reg_185            |   5|   0|    5|          0|
    |r_reg_832              |   5|   0|    5|          0|
    |sub_ln26_2_reg_905     |  13|   0|   13|          0|
    |sub_ln26_3_reg_910     |  13|   0|   13|          0|
    |sub_ln26_4_reg_915     |  13|   0|   13|          0|
    |sub_ln26_reg_898       |   5|   0|    5|          0|
    |w_sum_0_reg_242        |  32|   0|   32|          0|
    |w_sum_2_0_reg_254      |  32|   0|   32|          0|
    |w_sum_2_1_reg_276      |  32|   0|   32|          0|
    |w_sum_2_2_reg_298      |  32|   0|   32|          0|
    |wr_0_reg_231           |   2|   0|    2|          0|
    |wr_reg_893             |   2|   0|    2|          0|
    |zext_ln14_reg_860      |   5|   0|   12|          7|
    |zext_ln26_1_reg_850    |  10|   0|   16|          6|
    |zext_ln26_2_reg_855    |   5|   0|   12|          7|
    |zext_ln26_reg_873      |   6|   0|   64|         58|
    |zext_ln35_2_reg_878    |   6|   0|   10|          4|
    |zext_ln35_reg_845      |   5|   0|   12|          7|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 311|   0|  400|         89|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 18 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 5 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv_1/conv_1.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %11, label %Row_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 32 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 33 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 34 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv_1/conv_1.cpp:11]   --->   Operation 36 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv_1/conv_1.cpp:11]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 42 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %c_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 43 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 44 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 45 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i15 %tmp_8 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %c to i12" [conv_1/conv_1.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 48 'add' 'add_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %add_ln26_2 to i12" [conv_1/conv_1.cpp:14]   --->   Operation 49 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 50 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv_1/conv_1.cpp:41]   --->   Operation 51 'specregionend' 'empty_15' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 52 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 53 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv_1/conv_1.cpp:14]   --->   Operation 56 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:14]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 59 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 60 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 61 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %f_0 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 62 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_1, %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 63 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 64 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 65 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 66 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 67 'specregionend' 'empty_14' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 68 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.82>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Col_Loop_end ]"   --->   Operation 69 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_2_2, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 70 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 71 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 72 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 74 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %tmp_9 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_3, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 79 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %r_0, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 80 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 81 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i10 %tmp_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 82 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 83 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %tmp_11 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 84 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_4, %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 85 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 86 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i12 %zext_ln35, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 87 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 88 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_3 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl2_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i12 %zext_ln26_2, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 92 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_4 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 93 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i12 %add_ln26_4 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 94 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 95 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl1_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 96 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i12 %zext_ln14, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_5 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 98 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i12 %add_ln26_5 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 99 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 100 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.67ns)   --->   "%sub_ln26_4 = sub i13 %p_shl_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 101 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 102 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 103 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 104 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 105 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv_1/conv_1.cpp:26]   --->   Operation 106 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv_1/conv_1.cpp:24]   --->   Operation 107 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 108 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.56ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 110 'add' 'add_ln24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop, label %6" [conv_1/conv_1.cpp:24]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %ch_0_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %ch_0_0 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln26_7, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 114 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i10 %zext_ln35_2, %tmp_17_cast" [conv_1/conv_1.cpp:26]   --->   Operation 116 'add' 'add_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i10 %add_ln26_7 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 118 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.67ns)   --->   "%add_ln26_8 = add i13 %zext_ln26_6, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 123 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 123 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 124 'specregionend' 'empty_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 125 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.76ns)   --->   "br label %7" [conv_1/conv_1.cpp:24]   --->   Operation 126 'br' <Predicate = (icmp_ln24)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 129 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 129 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 130 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 130 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 131 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 133 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:24]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 6.76>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_2_0, %W_Col_Loop ], [ %w_sum_3_1, %8 ]" [conv_1/conv_1.cpp:26]   --->   Operation 135 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop ], [ %add_ln24_1, %8 ]" [conv_1/conv_1.cpp:24]   --->   Operation 136 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.95ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -1" [conv_1/conv_1.cpp:24]   --->   Operation 137 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.56ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv_1/conv_1.cpp:24]   --->   Operation 139 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop1, label %8" [conv_1/conv_1.cpp:24]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %ch_0_1 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 141 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i2 %ch_0_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 142 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln26_11, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 143 'add' 'add_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_19_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 144 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i10 %zext_ln35_2, %tmp_19_cast" [conv_1/conv_1.cpp:26]   --->   Operation 145 'add' 'add_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i10 %add_ln26_10 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 146 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_weights_1_add = getelementptr [288 x float]* @conv_1_weights_1, i64 0, i64 %zext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 147 'getelementptr' 'conv_1_weights_1_add' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.67ns)   --->   "%add_ln26_11 = add i13 %zext_ln26_10, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 148 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i13 %add_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 150 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 151 'load' 'conv_1_weights_1_loa' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 152 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 152 'load' 'conv_input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 153 'specregionend' 'empty_9' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 154 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.76ns)   --->   "br label %9" [conv_1/conv_1.cpp:24]   --->   Operation 155 'br' <Predicate = (icmp_ln24_1)> <Delay = 1.76>

State 11 <SV = 7> <Delay = 15.6>
ST_11 : Operation 156 [1/2] (3.25ns)   --->   "%conv_1_weights_1_loa = load float* %conv_1_weights_1_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 156 'load' 'conv_1_weights_1_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_11 : Operation 157 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 158 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 158 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 34.9>
ST_12 : Operation 159 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_loa, %conv_input_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 160 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 22.5>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 162 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %7" [conv_1/conv_1.cpp:24]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 6.76>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_2_1, %W_Col_Loop1 ], [ %w_sum_3_2, %10 ]" [conv_1/conv_1.cpp:26]   --->   Operation 164 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop1 ], [ %add_ln24_2, %10 ]" [conv_1/conv_1.cpp:24]   --->   Operation 165 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.95ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -1" [conv_1/conv_1.cpp:24]   --->   Operation 166 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 167 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.56ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv_1/conv_1.cpp:24]   --->   Operation 168 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end, label %10" [conv_1/conv_1.cpp:24]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_2 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 170 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %ch_0_2 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 171 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln26_15, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 172 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 173 'bitconcatenate' 'tmp_21_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i10 %zext_ln35_2, %tmp_21_cast" [conv_1/conv_1.cpp:26]   --->   Operation 174 'add' 'add_ln26_13' <Predicate = (!icmp_ln24_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i10 %add_ln26_13 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%conv_1_weights_2_add = getelementptr [288 x float]* @conv_1_weights_2, i64 0, i64 %zext_ln26_16" [conv_1/conv_1.cpp:26]   --->   Operation 176 'getelementptr' 'conv_1_weights_2_add' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.67ns)   --->   "%add_ln26_14 = add i13 %zext_ln26_14, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 177 'add' 'add_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i13 %add_ln26_14 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 178 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_17" [conv_1/conv_1.cpp:26]   --->   Operation 179 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 180 [2/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 180 'load' 'conv_1_weights_2_loa' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 181 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 181 'load' 'conv_input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 182 'specregionend' 'empty_11' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 183 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 15.6>
ST_15 : Operation 184 [1/2] (3.25ns)   --->   "%conv_1_weights_2_loa = load float* %conv_1_weights_2_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 184 'load' 'conv_1_weights_2_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_15 : Operation 185 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 185 'load' 'conv_input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 186 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 186 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 34.9>
ST_16 : Operation 187 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_loa, %conv_input_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 187 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 188 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 22.5>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 189 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "br label %9" [conv_1/conv_1.cpp:24]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 25.8>
ST_18 : Operation 192 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 192 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_18 : Operation 193 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 193 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 33.5>
ST_19 : Operation 194 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 194 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 195 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 196 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 197 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 198 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 199 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 200 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 201 'fcmp' 'tmp_7' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_7" [conv_1/conv_1.cpp:34]   --->   Operation 202 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 203 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 204 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 205 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000]
br_ln8               (br               ) [ 01111111111111111111]
r_0                  (phi              ) [ 00101111111111111111]
phi_mul              (phi              ) [ 00111111111111111111]
add_ln8              (add              ) [ 01111111111111111111]
icmp_ln8             (icmp             ) [ 00111111111111111111]
empty                (speclooptripcount) [ 00000000000000000000]
r                    (add              ) [ 01111111111111111111]
br_ln8               (br               ) [ 00000000000000000000]
specloopname_ln9     (specloopname     ) [ 00000000000000000000]
tmp_1                (specregionbegin  ) [ 00011111111111111111]
br_ln11              (br               ) [ 00111111111111111111]
ret_ln42             (ret              ) [ 00000000000000000000]
c_0                  (phi              ) [ 00010000000000000000]
icmp_ln11            (icmp             ) [ 00111111111111111111]
empty_4              (speclooptripcount) [ 00000000000000000000]
c                    (add              ) [ 00111111111111111111]
br_ln11              (br               ) [ 00000000000000000000]
specloopname_ln12    (specloopname     ) [ 00000000000000000000]
tmp_2                (specregionbegin  ) [ 00001111111111111111]
zext_ln35            (zext             ) [ 00001111111111111111]
zext_ln35_1          (zext             ) [ 00000000000000000000]
add_ln35             (add              ) [ 00000000000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_1          (zext             ) [ 00001111111111111111]
zext_ln26_2          (zext             ) [ 00001111111111111111]
add_ln26_2           (add              ) [ 00000000000000000000]
zext_ln14            (zext             ) [ 00001111111111111111]
br_ln14              (br               ) [ 00111111111111111111]
empty_15             (specregionend    ) [ 00000000000000000000]
br_ln8               (br               ) [ 01111111111111111111]
f_0                  (phi              ) [ 00001000000000000000]
icmp_ln14            (icmp             ) [ 00111111111111111111]
empty_5              (speclooptripcount) [ 00000000000000000000]
f                    (add              ) [ 00111111111111111111]
br_ln14              (br               ) [ 00000000000000000000]
specloopname_ln15    (specloopname     ) [ 00000000000000000000]
tmp_3                (specregionbegin  ) [ 00000111111111111111]
zext_ln26            (zext             ) [ 00000111111111111100]
zext_ln35_2          (zext             ) [ 00000111111111111100]
zext_ln35_3          (zext             ) [ 00000000000000000000]
add_ln35_1           (add              ) [ 00000000000000000000]
zext_ln35_4          (zext             ) [ 00000000000000000000]
conv_out_addr        (getelementptr    ) [ 00000111111111111111]
br_ln18              (br               ) [ 00111111111111111111]
empty_14             (specregionend    ) [ 00000000000000000000]
br_ln11              (br               ) [ 00111111111111111111]
wr_0                 (phi              ) [ 00000100000000000000]
w_sum_0              (phi              ) [ 00000111110000000011]
zext_ln18            (zext             ) [ 00000000000000000000]
icmp_ln18            (icmp             ) [ 00111111111111111111]
empty_6              (speclooptripcount) [ 00000000000000000000]
wr                   (add              ) [ 00111111111111111111]
br_ln18              (br               ) [ 00000000000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_3          (zext             ) [ 00000000000000000000]
sub_ln26             (sub              ) [ 00000011111111111100]
add_ln26             (add              ) [ 00000000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_4          (zext             ) [ 00000000000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_5          (zext             ) [ 00000000000000000000]
sub_ln26_1           (sub              ) [ 00000000000000000000]
sext_ln26            (sext             ) [ 00000000000000000000]
add_ln26_3           (add              ) [ 00000000000000000000]
sext_ln26_1          (sext             ) [ 00000000000000000000]
trunc_ln26           (trunc            ) [ 00000000000000000000]
p_shl2_cast          (bitconcatenate   ) [ 00000000000000000000]
sub_ln26_2           (sub              ) [ 00000011110000000000]
add_ln26_4           (add              ) [ 00000000000000000000]
sext_ln26_2          (sext             ) [ 00000000000000000000]
trunc_ln26_1         (trunc            ) [ 00000000000000000000]
p_shl1_cast          (bitconcatenate   ) [ 00000000000000000000]
sub_ln26_3           (sub              ) [ 00000011111111000000]
add_ln26_5           (add              ) [ 00000000000000000000]
sext_ln26_3          (sext             ) [ 00000000000000000000]
trunc_ln26_2         (trunc            ) [ 00000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000000000]
sub_ln26_4           (sub              ) [ 00000011111111111100]
tmp_4                (specregionbegin  ) [ 00000011110000000000]
br_ln24              (br               ) [ 00111111111111111111]
conv_1_bias_addr     (getelementptr    ) [ 00000000000000000010]
w_sum_2_0            (phi              ) [ 00000011111111000000]
ch_0_0               (phi              ) [ 00000010000000000000]
icmp_ln24            (icmp             ) [ 00111111111111111111]
empty_8              (speclooptripcount) [ 00000000000000000000]
add_ln24             (add              ) [ 00111111111111111111]
br_ln24              (br               ) [ 00000000000000000000]
zext_ln26_6          (zext             ) [ 00000000000000000000]
zext_ln26_7          (zext             ) [ 00000000000000000000]
add_ln26_6           (add              ) [ 00000000000000000000]
tmp_17_cast          (bitconcatenate   ) [ 00000000000000000000]
add_ln26_7           (add              ) [ 00000000000000000000]
zext_ln26_8          (zext             ) [ 00000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 00000001000000000000]
add_ln26_8           (add              ) [ 00000000000000000000]
zext_ln26_9          (zext             ) [ 00000000000000000000]
conv_input_addr      (getelementptr    ) [ 00000001000000000000]
empty_7              (specregionend    ) [ 00000000000000000000]
tmp_5                (specregionbegin  ) [ 00000000001111000000]
br_ln24              (br               ) [ 00111111111111111111]
conv_1_weights_0_loa (load             ) [ 00000000100000000000]
conv_input_load      (load             ) [ 00000000100000000000]
tmp_s                (fmul             ) [ 00000000010000000000]
specloopname_ln25    (specloopname     ) [ 00000000000000000000]
w_sum_3              (fadd             ) [ 00111111111111111111]
br_ln24              (br               ) [ 00111111111111111111]
w_sum_2_1            (phi              ) [ 00000000001111111100]
ch_0_1               (phi              ) [ 00000000001000000000]
icmp_ln24_1          (icmp             ) [ 00111111111111111111]
empty_10             (speclooptripcount) [ 00000000000000000000]
add_ln24_1           (add              ) [ 00111111111111111111]
br_ln24              (br               ) [ 00000000000000000000]
zext_ln26_10         (zext             ) [ 00000000000000000000]
zext_ln26_11         (zext             ) [ 00000000000000000000]
add_ln26_9           (add              ) [ 00000000000000000000]
tmp_19_cast          (bitconcatenate   ) [ 00000000000000000000]
add_ln26_10          (add              ) [ 00000000000000000000]
zext_ln26_12         (zext             ) [ 00000000000000000000]
conv_1_weights_1_add (getelementptr    ) [ 00000000000100000000]
add_ln26_11          (add              ) [ 00000000000000000000]
zext_ln26_13         (zext             ) [ 00000000000000000000]
conv_input_addr_1    (getelementptr    ) [ 00000000000100000000]
empty_9              (specregionend    ) [ 00000000000000000000]
tmp_6                (specregionbegin  ) [ 00000000000000111100]
br_ln24              (br               ) [ 00111111111111111111]
conv_1_weights_1_loa (load             ) [ 00000000000010000000]
conv_input_load_1    (load             ) [ 00000000000010000000]
tmp_1_1              (fmul             ) [ 00000000000001000000]
specloopname_ln25    (specloopname     ) [ 00000000000000000000]
w_sum_3_1            (fadd             ) [ 00111111111111111111]
br_ln24              (br               ) [ 00111111111111111111]
w_sum_2_2            (phi              ) [ 00111100000000111111]
ch_0_2               (phi              ) [ 00000000000000100000]
icmp_ln24_2          (icmp             ) [ 00111111111111111111]
empty_12             (speclooptripcount) [ 00000000000000000000]
add_ln24_2           (add              ) [ 00111111111111111111]
br_ln24              (br               ) [ 00000000000000000000]
zext_ln26_14         (zext             ) [ 00000000000000000000]
zext_ln26_15         (zext             ) [ 00000000000000000000]
add_ln26_12          (add              ) [ 00000000000000000000]
tmp_21_cast          (bitconcatenate   ) [ 00000000000000000000]
add_ln26_13          (add              ) [ 00000000000000000000]
zext_ln26_16         (zext             ) [ 00000000000000000000]
conv_1_weights_2_add (getelementptr    ) [ 00000000000000010000]
add_ln26_14          (add              ) [ 00000000000000000000]
zext_ln26_17         (zext             ) [ 00000000000000000000]
conv_input_addr_2    (getelementptr    ) [ 00000000000000010000]
empty_11             (specregionend    ) [ 00000000000000000000]
br_ln18              (br               ) [ 00111111111111111111]
conv_1_weights_2_loa (load             ) [ 00000000000000001000]
conv_input_load_2    (load             ) [ 00000000000000001000]
tmp_1_2              (fmul             ) [ 00000000000000000100]
specloopname_ln25    (specloopname     ) [ 00000000000000000000]
w_sum_3_2            (fadd             ) [ 00111111111111111111]
br_ln24              (br               ) [ 00111111111111111111]
conv_1_bias_load     (load             ) [ 00000000000000000001]
w_sum                (fadd             ) [ 00000000000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000]
trunc_ln34           (trunc            ) [ 00000000000000000000]
icmp_ln34            (icmp             ) [ 00000000000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000000000]
or_ln34              (or               ) [ 00000000000000000000]
tmp_7                (fcmp             ) [ 00000000000000000000]
and_ln34             (and              ) [ 00000000000000000000]
w_sum_1              (select           ) [ 00000000000000000000]
store_ln35           (store            ) [ 00000000000000000000]
empty_13             (specregionend    ) [ 00000000000000000000]
br_ln14              (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_1_bias_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="1"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_1_weights_0_add_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_input_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/6 conv_input_load_1/10 conv_input_load_2/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_1_weights_1_add_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_add/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="conv_input_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="13" slack="0"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_loa/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv_1_weights_2_add_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_add/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_input_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_loa/14 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln35_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="3"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/19 "/>
</bind>
</comp>

<comp id="185" class="1005" name="r_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="phi_mul_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="1"/>
<pin id="199" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="phi_mul_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="c_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="f_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="f_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="wr_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="wr_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="w_sum_0_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="w_sum_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="254" class="1005" name="w_sum_2_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="w_sum_2_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="ch_0_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="ch_0_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="276" class="1005" name="w_sum_2_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="w_sum_2_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="ch_0_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="1"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="ch_0_1_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="2" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/10 "/>
</bind>
</comp>

<comp id="298" class="1005" name="w_sum_2_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="w_sum_2_2_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="32" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/14 "/>
</bind>
</comp>

<comp id="310" class="1005" name="ch_0_2_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="1"/>
<pin id="312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="ch_0_2_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="2" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/8 w_sum_3_1/12 w_sum_3_2/16 w_sum/18 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/11 tmp_1_2/15 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_7_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="345" class="1005" name="reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_1 conv_input_load_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="6" slack="0"/>
<pin id="358" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="r_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="c_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln35_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln35_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln35_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="1"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_8_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln26_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln26_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln26_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln14_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln14_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="f_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln26_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln35_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln35_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln35_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="1"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln35_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln18_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln18_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="wr_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln26_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln26_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln26_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="3"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_10_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln26_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_11_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln26_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln26_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln26_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln26_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="2"/>
<pin id="535" dir="0" index="1" bw="11" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln26_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="12" slack="0"/>
<pin id="540" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln26_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl2_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="0"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sub_ln26_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="13" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="0"/>
<pin id="557" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln26_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="2"/>
<pin id="562" dir="0" index="1" bw="11" slack="0"/>
<pin id="563" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln26_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln26_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="p_shl1_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="0" index="1" bw="11" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sub_ln26_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="0"/>
<pin id="583" dir="0" index="1" bw="12" slack="0"/>
<pin id="584" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln26_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="2"/>
<pin id="589" dir="0" index="1" bw="11" slack="0"/>
<pin id="590" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln26_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="0"/>
<pin id="594" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln26_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_2/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_shl_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sub_ln26_4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="0"/>
<pin id="611" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_4/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln24_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln24_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln26_6_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln26_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln26_6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="1"/>
<pin id="637" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_17_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="5" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln26_7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="2"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln26_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln26_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="0" index="1" bw="13" slack="1"/>
<pin id="660" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_9_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln24_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="2" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln24_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln26_10_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln26_11_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/10 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln26_9_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="0" index="1" bw="5" slack="2"/>
<pin id="690" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_19_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln26_10_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="3"/>
<pin id="702" dir="0" index="1" bw="10" slack="0"/>
<pin id="703" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln26_12_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="10" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln26_11_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="0" index="1" bw="13" slack="2"/>
<pin id="713" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln26_13_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="13" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln24_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="0"/>
<pin id="722" dir="0" index="1" bw="2" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln24_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/14 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln26_14_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/14 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln26_15_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/14 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln26_12_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="3"/>
<pin id="743" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_21_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="0"/>
<pin id="747" dir="0" index="1" bw="5" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_cast/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln26_13_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="4"/>
<pin id="755" dir="0" index="1" bw="10" slack="0"/>
<pin id="756" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_13/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln26_16_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln26_14_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="13" slack="3"/>
<pin id="766" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_14/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln26_17_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="13" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="bitcast_ln34_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/19 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln34_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/19 "/>
</bind>
</comp>

<comp id="791" class="1004" name="icmp_ln34_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/19 "/>
</bind>
</comp>

<comp id="797" class="1004" name="icmp_ln34_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="23" slack="0"/>
<pin id="799" dir="0" index="1" bw="23" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/19 "/>
</bind>
</comp>

<comp id="803" class="1004" name="or_ln34_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/19 "/>
</bind>
</comp>

<comp id="809" class="1004" name="and_ln34_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/19 "/>
</bind>
</comp>

<comp id="815" class="1004" name="w_sum_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="0" index="2" bw="32" slack="0"/>
<pin id="819" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/19 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln8_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="832" class="1005" name="r_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="840" class="1005" name="c_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="845" class="1005" name="zext_ln35_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="2"/>
<pin id="847" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="850" class="1005" name="zext_ln26_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="zext_ln26_2_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="12" slack="2"/>
<pin id="857" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="zext_ln14_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="2"/>
<pin id="862" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="868" class="1005" name="f_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="0"/>
<pin id="870" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="873" class="1005" name="zext_ln26_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="878" class="1005" name="zext_ln35_2_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="2"/>
<pin id="880" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="conv_out_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="15" slack="3"/>
<pin id="887" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="wr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="898" class="1005" name="sub_ln26_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="905" class="1005" name="sub_ln26_2_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="13" slack="1"/>
<pin id="907" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="910" class="1005" name="sub_ln26_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="13" slack="2"/>
<pin id="912" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="915" class="1005" name="sub_ln26_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="13" slack="3"/>
<pin id="917" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln26_4 "/>
</bind>
</comp>

<comp id="920" class="1005" name="conv_1_bias_addr_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="1"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln24_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="2" slack="0"/>
<pin id="930" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="933" class="1005" name="conv_1_weights_0_add_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="1"/>
<pin id="935" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="938" class="1005" name="conv_input_addr_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="1"/>
<pin id="940" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="943" class="1005" name="conv_1_weights_0_loa_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="948" class="1005" name="w_sum_3_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln24_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="conv_1_weights_1_add_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="1"/>
<pin id="963" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_add "/>
</bind>
</comp>

<comp id="966" class="1005" name="conv_input_addr_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="12" slack="1"/>
<pin id="968" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="conv_1_weights_1_loa_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_loa "/>
</bind>
</comp>

<comp id="976" class="1005" name="w_sum_3_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln24_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="0"/>
<pin id="986" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="conv_1_weights_2_add_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="1"/>
<pin id="991" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_add "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv_input_addr_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="12" slack="1"/>
<pin id="996" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="999" class="1005" name="conv_1_weights_2_loa_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_loa "/>
</bind>
</comp>

<comp id="1004" class="1005" name="w_sum_3_2_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="conv_1_bias_load_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="145" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="159" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="263"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="285"><net_src comp="254" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="308"><net_src comp="276" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="254" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="276" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="298" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="242" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="106" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="330" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="126" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="132" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="152" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="173" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="343"><net_src comp="321" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="132" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="353"><net_src comp="330" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="359"><net_src comp="201" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="189" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="189" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="213" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="213" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="30" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="213" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="213" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="197" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="379" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="213" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="224" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="224" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="224" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="224" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="224" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="462"><net_src comp="235" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="235" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="235" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="235" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="459" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="185" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="459" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="72" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="18" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="493" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="507" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="533" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="538" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="529" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="76" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="58" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="565" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="529" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="587" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="58" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="592" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="269" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="62" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="269" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="66" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="269" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="269" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="18" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="661"><net_src comp="626" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="671"><net_src comp="291" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="62" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="291" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="291" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="291" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="72" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="18" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="714"><net_src comp="679" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="724"><net_src comp="314" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="62" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="314" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="66" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="314" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="314" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="18" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="767"><net_src comp="732" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="776"><net_src comp="321" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="82" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="84" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="86" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="773" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="777" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="88" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="787" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="791" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="339" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="321" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="60" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="827"><net_src comp="355" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="835"><net_src comp="367" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="843"><net_src comp="379" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="848"><net_src comp="385" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="853"><net_src comp="407" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="858"><net_src comp="411" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="863"><net_src comp="421" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="871"><net_src comp="431" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="876"><net_src comp="437" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="881"><net_src comp="441" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="888"><net_src comp="92" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="896"><net_src comp="469" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="901"><net_src comp="487" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="908"><net_src comp="554" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="913"><net_src comp="581" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="918"><net_src comp="608" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="923"><net_src comp="99" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="931"><net_src comp="620" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="936"><net_src comp="112" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="941"><net_src comp="119" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="946"><net_src comp="126" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="951"><net_src comp="321" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="959"><net_src comp="673" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="964"><net_src comp="138" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="969"><net_src comp="145" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="974"><net_src comp="152" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="979"><net_src comp="321" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="987"><net_src comp="726" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="992"><net_src comp="159" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="997"><net_src comp="166" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1002"><net_src comp="173" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1007"><net_src comp="321" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1012"><net_src comp="106" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="321" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {19 }
 - Input state : 
	Port: conv_1 : conv_input | {6 7 10 11 14 15 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_weights_1 | {10 11 }
	Port: conv_1 : conv_1_weights_2 | {14 15 }
	Port: conv_1 : conv_1_bias | {5 18 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		zext_ln35_1 : 1
		add_ln35 : 2
		tmp_8 : 3
		zext_ln26_1 : 4
		zext_ln26_2 : 2
		add_ln26_2 : 1
		zext_ln14 : 2
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_2 : 1
		zext_ln35_3 : 1
		add_ln35_1 : 2
		zext_ln35_4 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_9 : 1
		zext_ln26_3 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_10 : 3
		zext_ln26_4 : 4
		tmp_11 : 3
		zext_ln26_5 : 4
		sub_ln26_1 : 5
		sext_ln26 : 6
		add_ln26_3 : 7
		sext_ln26_1 : 8
		trunc_ln26 : 8
		p_shl2_cast : 9
		sub_ln26_2 : 10
		add_ln26_4 : 7
		sext_ln26_2 : 8
		trunc_ln26_1 : 8
		p_shl1_cast : 9
		sub_ln26_3 : 10
		add_ln26_5 : 7
		sext_ln26_3 : 8
		trunc_ln26_2 : 8
		p_shl_cast : 9
		sub_ln26_4 : 10
		conv_1_bias_load : 1
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_6 : 1
		zext_ln26_7 : 1
		add_ln26_6 : 2
		tmp_17_cast : 3
		add_ln26_7 : 4
		zext_ln26_8 : 5
		conv_1_weights_0_add : 6
		add_ln26_8 : 2
		zext_ln26_9 : 3
		conv_input_addr : 4
		conv_1_weights_0_loa : 7
		conv_input_load : 5
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_10 : 1
		zext_ln26_11 : 1
		add_ln26_9 : 2
		tmp_19_cast : 3
		add_ln26_10 : 4
		zext_ln26_12 : 5
		conv_1_weights_1_add : 6
		add_ln26_11 : 2
		zext_ln26_13 : 3
		conv_input_addr_1 : 4
		conv_1_weights_1_loa : 7
		conv_input_load_1 : 5
	State 11
		tmp_1_1 : 1
	State 12
		w_sum_3_1 : 1
	State 13
	State 14
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_14 : 1
		zext_ln26_15 : 1
		add_ln26_12 : 2
		tmp_21_cast : 3
		add_ln26_13 : 4
		zext_ln26_16 : 5
		conv_1_weights_2_add : 6
		add_ln26_14 : 2
		zext_ln26_17 : 3
		conv_input_addr_2 : 4
		conv_1_weights_2_loa : 7
		conv_input_load_2 : 5
	State 15
		tmp_1_2 : 1
	State 16
		w_sum_3_2 : 1
	State 17
	State 18
		w_sum : 1
	State 19
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_7 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_321     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_330     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_355   |    0    |    0    |    14   |
|          |       r_fu_367      |    0    |    0    |    15   |
|          |       c_fu_379      |    0    |    0    |    15   |
|          |   add_ln35_fu_393   |    0    |    0    |    14   |
|          |  add_ln26_2_fu_415  |    0    |    0    |    15   |
|          |       f_fu_431      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_449  |    0    |    0    |    21   |
|          |      wr_fu_469      |    0    |    0    |    10   |
|          |   add_ln26_fu_493   |    0    |    0    |    15   |
|          |  add_ln26_3_fu_533  |    0    |    0    |    13   |
|          |  add_ln26_4_fu_560  |    0    |    0    |    13   |
|    add   |  add_ln26_5_fu_587  |    0    |    0    |    13   |
|          |   add_ln24_fu_620   |    0    |    0    |    10   |
|          |  add_ln26_6_fu_634  |    0    |    0    |    15   |
|          |  add_ln26_7_fu_647  |    0    |    0    |    14   |
|          |  add_ln26_8_fu_657  |    0    |    0    |    17   |
|          |  add_ln24_1_fu_673  |    0    |    0    |    10   |
|          |  add_ln26_9_fu_687  |    0    |    0    |    15   |
|          |  add_ln26_10_fu_700 |    0    |    0    |    14   |
|          |  add_ln26_11_fu_710 |    0    |    0    |    17   |
|          |  add_ln24_2_fu_726  |    0    |    0    |    10   |
|          |  add_ln26_12_fu_740 |    0    |    0    |    15   |
|          |  add_ln26_13_fu_753 |    0    |    0    |    14   |
|          |  add_ln26_14_fu_763 |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_7_fu_339    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_361   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_373  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_425  |    0    |    0    |    11   |
|          |   icmp_ln18_fu_463  |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_614  |    0    |    0    |    8    |
|          |  icmp_ln24_1_fu_667 |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_720 |    0    |    0    |    8    |
|          |   icmp_ln34_fu_791  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_797 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_487   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_523  |    0    |    0    |    14   |
|    sub   |  sub_ln26_2_fu_554  |    0    |    0    |    17   |
|          |  sub_ln26_3_fu_581  |    0    |    0    |    17   |
|          |  sub_ln26_4_fu_608  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_1_fu_815   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_803   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_809   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_385  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_389 |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_407 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_411 |    0    |    0    |    0    |
|          |   zext_ln14_fu_421  |    0    |    0    |    0    |
|          |   zext_ln26_fu_437  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_441 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_445 |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_454 |    0    |    0    |    0    |
|          |   zext_ln18_fu_459  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_483 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_507 |    0    |    0    |    0    |
|   zext   |  zext_ln26_5_fu_519 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_626 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_630 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_652 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_662 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_679 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_683 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_705 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_715 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_732 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_736 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_758 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_768 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_8_fu_399    |    0    |    0    |    0    |
|          |     tmp_9_fu_475    |    0    |    0    |    0    |
|          |    tmp_10_fu_499    |    0    |    0    |    0    |
|          |    tmp_11_fu_511    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_546 |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_573 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_600  |    0    |    0    |    0    |
|          |  tmp_17_cast_fu_639 |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_692 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_745 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln26_fu_529  |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_538 |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_565 |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_592 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln26_fu_542  |    0    |    0    |    0    |
|   trunc  | trunc_ln26_1_fu_569 |    0    |    0    |    0    |
|          | trunc_ln26_2_fu_596 |    0    |    0    |    0    |
|          |  trunc_ln34_fu_787  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_777     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   371   |   1493  |
|----------|---------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
|conv_1_weights_1|    1   |    0   |    0   |
|conv_1_weights_2|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln24_1_reg_956     |    2   |
|     add_ln24_2_reg_984     |    2   |
|      add_ln24_reg_928      |    2   |
|       add_ln8_reg_824      |   10   |
|         c_0_reg_209        |    5   |
|          c_reg_840         |    5   |
|       ch_0_0_reg_265       |    2   |
|       ch_0_1_reg_287       |    2   |
|       ch_0_2_reg_310       |    2   |
|  conv_1_bias_addr_reg_920  |    5   |
|  conv_1_bias_load_reg_1009 |   32   |
|conv_1_weights_0_add_reg_933|    9   |
|conv_1_weights_0_loa_reg_943|   32   |
|conv_1_weights_1_add_reg_961|    9   |
|conv_1_weights_1_loa_reg_971|   32   |
|conv_1_weights_2_add_reg_989|    9   |
|conv_1_weights_2_loa_reg_999|   32   |
|  conv_input_addr_1_reg_966 |   12   |
|  conv_input_addr_2_reg_994 |   12   |
|   conv_input_addr_reg_938  |   12   |
|    conv_out_addr_reg_885   |   15   |
|         f_0_reg_220        |    6   |
|          f_reg_868         |    6   |
|       phi_mul_reg_197      |   10   |
|         r_0_reg_185        |    5   |
|          r_reg_832         |    5   |
|           reg_345          |   32   |
|           reg_350          |   32   |
|     sub_ln26_2_reg_905     |   13   |
|     sub_ln26_3_reg_910     |   13   |
|     sub_ln26_4_reg_915     |   13   |
|      sub_ln26_reg_898      |    5   |
|       w_sum_0_reg_242      |   32   |
|      w_sum_2_0_reg_254     |   32   |
|      w_sum_2_1_reg_276     |   32   |
|      w_sum_2_2_reg_298     |   32   |
|      w_sum_3_1_reg_976     |   32   |
|     w_sum_3_2_reg_1004     |   32   |
|       w_sum_3_reg_948      |   32   |
|        wr_0_reg_231        |    2   |
|         wr_reg_893         |    2   |
|      zext_ln14_reg_860     |   12   |
|     zext_ln26_1_reg_850    |   16   |
|     zext_ln26_2_reg_855    |   12   |
|      zext_ln26_reg_873     |   64   |
|     zext_ln35_2_reg_878    |   10   |
|      zext_ln35_reg_845     |   12   |
+----------------------------+--------+
|            Total           |   737  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_132 |  p0  |   6  |  12  |   72   ||    33   |
| grp_access_fu_152 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    9    |
|    r_0_reg_185    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_197  |  p0  |   2  |  10  |   20   ||    9    |
|  w_sum_0_reg_242  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_321    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_321    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_330    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_330    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   742  ||  21.777 ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1493  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   180  |
|  Register |    -   |    -   |    -   |   737  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   21   |  1108  |  1673  |
+-----------+--------+--------+--------+--------+--------+
