* T-Spice 13.00 Simulation	Mon Apr 23 16:40:17 2012	C:\Documents and Settings\Dhiraj\Desktop\VLSI Designs\PMOS_Design\PMOS_Design.sp
* Command line: tspice -o "C:\Documents and Settings\Dhiraj\Desktop\VLSI Designs\PMOS_Design\PMOS_Design.out" "C:\Documents and Settings\Dhiraj\Desktop\VLSI Designs\PMOS_Design\PMOS_Design.sp" 
* T-Spice Win32 13.00.20080321.01:01:33

*SEDIT: Alter blocks = 0

* Accuracy and Convergence options:
* numndset|dchold = 100
* 
* Timestep and Integration options:
*  relq|relchgtol = 0.0005
* 
* Model Evaluation options:
*            dcap = 2                    defnrb = 0 [sq]               defnrd = 0 [sq]
*          defnrs = 0 [sq]                 tnom = 25 [deg C]
* 
* General options:
*            temp = 25 [deg C]          threads = 2
* 
* Output options:
*           acout = 1                    ingold = 0
* 


*  Device and node counts:
*             MOSFETs - 1                 MOSFET geometries - 2       
*                BJTs - 0                             JFETs - 0       
*             MESFETs - 0                            Diodes - 0       
*          Capacitors - 0                         Resistors - 1       
*           Inductors - 0                  Mutual inductors - 0       
*  Transmission lines - 0        Coupled transmission lines - 0       
*     Voltage sources - 2                   Current sources - 0       
*                VCVS - 0                              VCCS - 0       
*                CCVS - 0                              CCCS - 0       
*    V-control switch - 0                  I-control switch - 0       
*       Macro devices - 0        External C model instances - 0       
*         HDL devices - 0       
*         Subcircuits - 0              Subcircuit instances - 0       
*   Independent nodes - 1                    Boundary nodes - 3       
*         Total nodes - 4       


*SEDIT: Alter=0
*SEDIT: Analysis types DCOP 0 ACMODEL 0 AC 0 TRANSIENT 0 TRANSFER 1 NOISE 0 

*WEDIT: XFER cycles V1  51
*WEDIT: .dc V1        0        5      0.1
TRANSFER ANALYSIS
        V1<V>  id(MPMOS_1)<A>
 0.0000e+000  0.0000e+000
 1.0000e-001 -2.9584e-005
 2.0000e-001 -6.3349e-005
 3.0000e-001 -1.0105e-004
 4.0000e-001 -1.4245e-004
 5.0000e-001 -1.8734e-004
 6.0000e-001 -2.3522e-004
 7.0000e-001 -2.8182e-004
 8.0000e-001 -3.1272e-004
 9.0000e-001 -3.2909e-004
 1.0000e+000 -3.3909e-004
 1.1000e+000 -3.4610e-004
 1.2000e+000 -3.5146e-004
 1.3000e+000 -3.5577e-004
 1.4000e+000 -3.5937e-004
 1.5000e+000 -3.6247e-004
 1.6000e+000 -3.6517e-004
 1.7000e+000 -3.6758e-004
 1.8000e+000 -3.6974e-004
 1.9000e+000 -3.7171e-004
 2.0000e+000 -3.7351e-004
 2.1000e+000 -3.7517e-004
 2.2000e+000 -3.7671e-004
 2.3000e+000 -3.7815e-004
 2.4000e+000 -3.7950e-004
 2.5000e+000 -3.8077e-004
 2.6000e+000 -3.8197e-004
 2.7000e+000 -3.8310e-004
 2.8000e+000 -3.8418e-004
 2.9000e+000 -3.8521e-004
 3.0000e+000 -3.8619e-004
 3.1000e+000 -3.8712e-004
 3.2000e+000 -3.8802e-004
 3.3000e+000 -3.8888e-004
 3.4000e+000 -3.8971e-004
 3.5000e+000 -3.9051e-004
 3.6000e+000 -3.9128e-004
 3.7000e+000 -3.9202e-004
 3.8000e+000 -3.9274e-004
 3.9000e+000 -3.9343e-004
 4.0000e+000 -3.9411e-004
 4.1000e+000 -3.9476e-004
 4.2000e+000 -3.9539e-004
 4.3000e+000 -3.9601e-004
 4.4000e+000 -3.9661e-004
 4.5000e+000 -3.9719e-004
 4.6000e+000 -3.9775e-004
 4.7000e+000 -3.9831e-004
 4.8000e+000 -3.9885e-004
 4.9000e+000 -3.9937e-004
 5.0000e+000 -3.9988e-004
*

* Parsing                      0.00 seconds
* DC Analysis                  0.09 seconds
* Overhead                     1.77 seconds
* -----------------------------------------
* Total                        1.86 seconds

* Simulation completed

* End of T-Spice output file
