Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 29 16:25:46 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.069        0.000                      0                  193        0.106        0.000                      0                  193        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.069        0.000                      0                  193        0.106        0.000                      0                  193        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 2.225ns (44.936%)  route 2.726ns (55.064%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.008 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/O[3]
                         net (fo=1, routed)           0.949     9.957    U_DISPLAY_NUMBER_CONTROLLER/data0[28]
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.306    10.263 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[28]_i_1/O
                         net (fo=1, routed)           0.000    10.263    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[28]
    SLICE_X6Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[28]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)        0.081    15.332    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[28]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.383ns (48.804%)  route 2.500ns (51.196%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.809    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.143 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[1]
                         net (fo=1, routed)           0.722     9.865    U_DISPLAY_NUMBER_CONTROLLER/data0[30]
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.329    10.194 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[30]_i_1/O
                         net (fo=1, routed)           0.000    10.194    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[30]
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.075    15.351    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 2.241ns (46.441%)  route 2.584ns (53.559%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.809    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.031 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[0]
                         net (fo=1, routed)           0.807     9.838    U_DISPLAY_NUMBER_CONTROLLER/data0[29]
    SLICE_X6Y101         LUT5 (Prop_lut5_I4_O)        0.299    10.137 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[29]_i_1/O
                         net (fo=1, routed)           0.000    10.137    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[29]
    SLICE_X6Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X6Y101         FDCE (Setup_fdce_C_D)        0.079    15.330    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 2.111ns (44.906%)  route 2.590ns (55.094%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.894 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[3]
                         net (fo=1, routed)           0.813     9.706    U_DISPLAY_NUMBER_CONTROLLER/data0[24]
    SLICE_X3Y100         LUT5 (Prop_lut5_I4_O)        0.306    10.012 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[24]_i_1/O
                         net (fo=1, routed)           0.000    10.012    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[24]
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.590    15.012    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.032    15.268    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.997ns (43.088%)  route 2.638ns (56.912%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.779 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.861     9.640    U_DISPLAY_NUMBER_CONTROLLER/data0[20]
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.306     9.946 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[20]_i_1/O
                         net (fo=1, routed)           0.000     9.946    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[20]
    SLICE_X5Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.604    15.027    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)        0.031    15.202    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.287ns (48.639%)  route 2.415ns (51.361%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.809    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[2]
                         net (fo=1, routed)           0.638     9.685    U_DISPLAY_NUMBER_CONTROLLER/data0[31]
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.328    10.013 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_1/O
                         net (fo=1, routed)           0.000    10.013    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[31]
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.075    15.351    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.899ns (42.351%)  route 2.585ns (57.649%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.688 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/O[0]
                         net (fo=1, routed)           0.808     9.496    U_DISPLAY_NUMBER_CONTROLLER/data0[17]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.299     9.795 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[17]_i_1/O
                         net (fo=1, routed)           0.000     9.795    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[17]
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.606    15.029    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)        0.029    15.202    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 2.243ns (49.585%)  route 2.281ns (50.415%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.695    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.029 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/O[1]
                         net (fo=1, routed)           0.503     9.532    U_DISPLAY_NUMBER_CONTROLLER/data0[26]
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.303     9.835 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[26]_i_1/O
                         net (fo=1, routed)           0.000     9.835    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[26]
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)        0.032    15.308    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[26]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 2.129ns (47.358%)  route 2.367ns (52.642%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.915 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[1]
                         net (fo=1, routed)           0.589     9.504    U_DISPLAY_NUMBER_CONTROLLER/data0[22]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.303     9.807 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[22]_i_1/O
                         net (fo=1, routed)           0.000     9.807    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[22]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.031    15.282    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 2.013ns (44.973%)  route 2.463ns (55.027%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.709     5.311    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.777     7.544    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.124 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.238 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.238    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.352    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.466    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.581    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.803 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[0]
                         net (fo=1, routed)           0.686     9.488    U_DISPLAY_NUMBER_CONTROLLER/data0[21]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.299     9.787 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[21]_i_1/O
                         net (fo=1, routed)           0.000     9.787    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[21]
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.588    15.010    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.029    15.280    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  U_DEBOUNCER_J1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    U_DEBOUNCER_J1/cnt_reg[8]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_DEBOUNCER_J1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER_J1/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.604     1.523    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_DEBOUNCER_J1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     1.785    U_DEBOUNCER_J1/cnt_reg[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_DEBOUNCER_J1/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_DEBOUNCER_J1/cnt_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  U_DEBOUNCER_J1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    U_DEBOUNCER_J1/cnt_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  U_DEBOUNCER_J1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    U_DEBOUNCER_J1/cnt_reg[8]_i_1_n_5
    SLICE_X7Y101         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.868     2.034    U_DEBOUNCER_J1/CLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  U_DEBOUNCER_J1/cnt_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    U_DEBOUNCER_J1/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_COUNT_PULS/PULS_OUT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.605     1.524    U_COUNT_PULS/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_COUNT_PULS/PULS_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_COUNT_PULS/PULS_OUT_reg[25]/Q
                         net (fo=1, routed)           0.112     1.777    U_DISPLAY_NUMBER_CONTROLLER/PULS_OUT_reg[25]
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[25]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.075     1.615    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_COUNT_PULS/PULS_OUT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.599     1.518    U_COUNT_PULS/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  U_COUNT_PULS/PULS_OUT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_COUNT_PULS/PULS_OUT_reg[29]/Q
                         net (fo=1, routed)           0.112     1.771    U_DISPLAY_NUMBER_CONTROLLER/PULS_OUT_reg[29]
    SLICE_X3Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.070     1.604    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_COUNT_PULS/PULS_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.598     1.517    U_COUNT_PULS/CLK_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_COUNT_PULS/PULS_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_COUNT_PULS/PULS_OUT_reg[1]/Q
                         net (fo=1, routed)           0.112     1.770    U_DISPLAY_NUMBER_CONTROLLER/PULS_OUT_reg[1]
    SLICE_X3Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.066     1.600    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_COUNT_PULS/PULS_OUT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.605     1.524    U_COUNT_PULS/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_COUNT_PULS/PULS_OUT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_COUNT_PULS/PULS_OUT_reg[26]/Q
                         net (fo=1, routed)           0.112     1.777    U_DISPLAY_NUMBER_CONTROLLER/PULS_OUT_reg[26]
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.878     2.043    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.066     1.606    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_COUNT_PULS/PULS_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    U_COUNT_PULS/PULS_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     U_COUNT_PULS/PULS_OUT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     U_COUNT_PULS/PULS_OUT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     U_COUNT_PULS/PULS_OUT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     U_COUNT_PULS/PULS_OUT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    U_COUNT_PULS/PULS_OUT_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    U_COUNT_PULS/cnt_regJ1_0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    U_COUNT_PULS/cnt_regJ1_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    U_DEBOUNCER_J1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    U_DEBOUNCER_J1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    U_DEBOUNCER_J1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    U_DEBOUNCER_J1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    U_DEBOUNCER_J1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y100    U_DEBOUNCER_J1/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    U_DEBOUNCER_J1/cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    U_DEBOUNCER_J1/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    U_DEBOUNCER_J1/stble_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_COUNT_PULS/PULS_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y103    U_COUNT_PULS/PULS_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     U_COUNT_PULS/PULS_OUT_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     U_COUNT_PULS/PULS_OUT_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y98     U_COUNT_PULS/PULS_OUT_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     U_COUNT_PULS/PULS_OUT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y101    U_COUNT_PULS/PULS_OUT_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    U_COUNT_PULS/cnt_regJ1_0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    U_COUNT_PULS/cnt_regJ1_0_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    U_COUNT_PULS/cnt_regJ1_0_reg[2]/C



