# Day 001 Half Adder

### Block Diagram 
![half_adder_blockDiagram](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_blockDiagram.PNG)

### Description
The Half Adder is a combinational logic circuit that performs the binary addition of two 1-bit binary digits (**a_i**, **b_i**). The sum of this additon is output to the **sum_o** signal and the carry is output on the **cout_o** signal. 

### Truth table

![half_adder_truthTable](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_truthTable.PNG)

### Karnaugh Maps for sum_o and cout_o

![half_adder_karnaughMap](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_karnaughMaps.PNG)


### Boolean Expressions for sum_o and cout_o

![half_adder_booleanExpression](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_booleanExpression.PNG)

### Circuit Diagram derived from Boolean Expressions 

![half_adder_circuitDiagram](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_circuitDiagram.PNG)

### Expected Timing Diagram and Resulting Simulation Timing

![half_adder_timingDiagram](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_timingDiagram.PNG)
![half_adder_circuitDiagram](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_simulationTimingDiagram.PNG)
