;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, -10
	JMN 16, #1
	SPL 96, #0
	ADD #130, 9
	SUB @-127, 100
	SUB 300, 99
	SLT 1, 20
	SUB @121, 106
	SPL 96, #0
	SPL 96, #0
	CMP @1, 2
	SUB #0, -5
	MOV @15, 900
	SUB 300, 99
	SPL 0, -5
	SPL 74, #421
	SPL 74, #421
	DAT #-150, #1
	MOV @609, @802
	SUB #0, -5
	SPL 0, #2
	DAT #0, <-52
	SLT @-13, 0
	CMP @1, 2
	DAT #10, #9
	JMN 0, #2
	ADD 10, 9
	ADD 10, 26
	CMP @-127, 100
	JMP 300, 90
	SUB 1, 20
	JMZ 300, 90
	ADD 19, 26
	SLT 0, <-522
	SUB @1, 2
	MOV -7, <-20
	JMZ <600, #2
	ADD #270, <1
	ADD #130, 959
	SPL @500, <-52
	DAT #0, <2
	MOV -7, <-20
	SUB @-13, 0
	CMP -207, <-120
	DJN 300, 99
	DJN 300, 99
	MOV -1, <-20
