Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:15:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/spramblock/post_route_timing.rpt
| Design       : spramblock
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
new_ram/ram_reg_0_15_0_0/SP/CLK
                               new_ram/out_reg[0]/D           9.019         
new_ram/ram_reg_0_15_13_13/SP/CLK
                               new_ram/out_reg[13]/D          9.019         
new_ram/ram_reg_0_15_17_17/SP/CLK
                               new_ram/out_reg[17]/D          9.019         
new_ram/ram_reg_0_15_20_20/SP/CLK
                               new_ram/out_reg[20]/D          9.019         
new_ram/ram_reg_0_15_24_24/SP/CLK
                               new_ram/out_reg[24]/D          9.019         
new_ram/ram_reg_0_15_28_28/SP/CLK
                               new_ram/out_reg[28]/D          9.019         
new_ram/ram_reg_0_15_31_31/SP/CLK
                               new_ram/out_reg[31]/D          9.019         
new_ram/ram_reg_0_15_6_6/SP/CLK
                               new_ram/out_reg[6]/D           9.019         
new_ram/ram_reg_0_15_11_11/SP/CLK
                               new_ram/out_reg[11]/D          9.027         
new_ram/ram_reg_0_15_15_15/SP/CLK
                               new_ram/out_reg[15]/D          9.027         
new_ram/ram_reg_0_15_19_19/SP/CLK
                               new_ram/out_reg[19]/D          9.027         
new_ram/ram_reg_0_15_22_22/SP/CLK
                               new_ram/out_reg[22]/D          9.027         
new_ram/ram_reg_0_15_26_26/SP/CLK
                               new_ram/out_reg[26]/D          9.027         
new_ram/ram_reg_0_15_2_2/SP/CLK
                               new_ram/out_reg[2]/D           9.027         
new_ram/ram_reg_0_15_4_4/SP/CLK
                               new_ram/out_reg[4]/D           9.027         
new_ram/ram_reg_0_15_8_8/SP/CLK
                               new_ram/out_reg[8]/D           9.027         
new_ram/ram_reg_0_15_12_12/SP/CLK
                               new_ram/out_reg[12]/D          9.028         
new_ram/ram_reg_0_15_16_16/SP/CLK
                               new_ram/out_reg[16]/D          9.028         
new_ram/ram_reg_0_15_1_1/SP/CLK
                               new_ram/out_reg[1]/D           9.028         
new_ram/ram_reg_0_15_23_23/SP/CLK
                               new_ram/out_reg[23]/D          9.028         
new_ram/ram_reg_0_15_27_27/SP/CLK
                               new_ram/out_reg[27]/D          9.028         
new_ram/ram_reg_0_15_30_30/SP/CLK
                               new_ram/out_reg[30]/D          9.028         
new_ram/ram_reg_0_15_5_5/SP/CLK
                               new_ram/out_reg[5]/D           9.028         
new_ram/ram_reg_0_15_9_9/SP/CLK
                               new_ram/out_reg[9]/D           9.028         
new_ram/ram_reg_0_15_10_10/SP/CLK
                               new_ram/out_reg[10]/D          9.029         
new_ram/ram_reg_0_15_14_14/SP/CLK
                               new_ram/out_reg[14]/D          9.029         
new_ram/ram_reg_0_15_18_18/SP/CLK
                               new_ram/out_reg[18]/D          9.029         
new_ram/ram_reg_0_15_21_21/SP/CLK
                               new_ram/out_reg[21]/D          9.029         
new_ram/ram_reg_0_15_25_25/SP/CLK
                               new_ram/out_reg[25]/D          9.029         
new_ram/ram_reg_0_15_29_29/SP/CLK
                               new_ram/out_reg[29]/D          9.029         
new_ram/ram_reg_0_15_3_3/SP/CLK
                               new_ram/out_reg[3]/D           9.029         
new_ram/ram_reg_0_15_7_7/SP/CLK
                               new_ram/out_reg[7]/D           9.029         



