

================================================================
== Vitis HLS Report for 'receive4DDR_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       31|       31|         2|          1|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_03 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 5 'alloca' 'j_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_temp = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 6 'alloca' 'data_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %norm_rx0_V_last_V, i16 %norm_rx0_V_strb_V, i16 %norm_rx0_V_keep_V, i128 %norm_rx0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data_temp_2_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_data_temp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_temp_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_2"   --->   Operation 12 'read' 'data_temp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data_temp_1_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_data_temp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_temp_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_1"   --->   Operation 14 'read' 'data_temp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_1_read"   --->   Operation 15 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 16 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_1_read, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 17 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_2_read"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_4_out"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_2_read, i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln39 = muxlogic i6 1"   --->   Operation 21 'muxlogic' 'muxLogicData_to_store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln39 = muxlogic i6 %j_03"   --->   Operation 22 'muxlogic' 'muxLogicAddr_to_store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln39 = store i6 1, i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 23 'store' 'store_ln39' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i6 %j_03"   --->   Operation 25 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%icmp_ln39 = icmp_eq  i6 %j, i6 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.inc65.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 28 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%j_7 = add i6 %j, i6 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 29 'add' 'j_7' <Predicate = (!icmp_ln39)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 30 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41]   --->   Operation 32 'read' 'empty' <Predicate = (!icmp_ln39)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i161 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41]   --->   Operation 33 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i128 %tmp_data" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 34 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln39 = muxlogic i6 %j_7"   --->   Operation 36 'muxlogic' 'muxLogicData_to_store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln39 = muxlogic i6 %j_03"   --->   Operation 37 'muxlogic' 'muxLogicAddr_to_store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%store_ln39 = store i6 %j_7, i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 38 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.39>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp"   --->   Operation 61 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_temp_load = load i128 %data_temp"   --->   Operation 62 'load' 'data_temp_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i128 %data_temp_load"   --->   Operation 63 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %data_temp_5_out, i128 %data_temp_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_4_out_load = muxlogic i128 %data_temp_4_out"   --->   Operation 39 'muxlogic' 'MuxLogicAddr_to_data_temp_4_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_temp_4_out_load = load i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 40 'load' 'data_temp_4_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load_1 = muxlogic i128 %data_temp"   --->   Operation 41 'muxlogic' 'MuxLogicAddr_to_data_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_temp_load_1 = load i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 42 'load' 'data_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:40]   --->   Operation 43 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 45 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.51ns)   --->   "%select_ln42 = select i1 %trunc_ln39, i128 %data_temp_4_out_load, i128 %data_temp_load_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 46 'select' 'select_ln42' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_temp_3 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %select_ln42, i32 %trunc_ln42, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 47 'partset' 'data_temp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.51ns)   --->   "%select_ln43 = select i1 %trunc_ln39, i128 %data_temp_load_1, i128 %data_temp_4_out_load" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 48 'select' 'select_ln43' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %select_ln43, i96 %tmp_2, i32 0, i32 95" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 49 'partset' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.51ns)   --->   "%data_temp_5 = select i1 %trunc_ln39, i128 %tmp_1, i128 %data_temp_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 50 'select' 'data_temp_5' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.51ns)   --->   "%data_temp_4 = select i1 %trunc_ln39, i128 %data_temp_3, i128 %tmp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 51 'select' 'data_temp_4' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln46 = muxlogic i128 %data_temp_3"   --->   Operation 52 'muxlogic' 'muxLogicData_to_write_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.96ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:46]   --->   Operation 53 'write' 'write_ln46' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_5"   --->   Operation 54 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 55 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_5, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_4"   --->   Operation 57 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_4_out"   --->   Operation 58 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_4, i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 60 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 2.108ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) of constant 1 on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39 [28]  (0.397 ns)
	'load' operation 6 bit ('j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) on local variable 'j', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln39', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39) [33]  (0.711 ns)
	axis read operation ('empty', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41) on port 'norm_rx0_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41) [46]  (1.000 ns)

 <State 2>: 1.559ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('MuxLogicAddr_to_data_temp_4_out_load') [36]  (0.000 ns)
	'load' operation 128 bit ('data_temp_4_out_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43) on local variable 'data_temp_4_out' [37]  (0.000 ns)
	'select' operation 128 bit ('select_ln42', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42) [49]  (0.512 ns)
	'select' operation 128 bit ('data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45) [54]  (0.512 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln31') [58]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31) of variable 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45 on local variable 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31 [60]  (0.535 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
