// Seed: 1731388579
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_8;
  assign id_6 = id_8;
  assign id_6 = 1;
  uwire id_9, id_10;
  supply1 id_11;
  assign id_9 = id_11;
  wire id_12;
  wire id_13;
  assign id_5 = -1'b0 - 1;
  if (-1) wire id_14;
  else tri0 id_15 = id_10, id_16 = id_9;
endmodule
module module_1;
  assign id_1 = -1;
  initial if (id_1) id_2 = -1 & id_2 | 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  final id_3;
endmodule
