* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Oct 23 2022 21:13:27

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : sample_fifo.M_waddr_q_1_0_a2_0_0_0
T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g3_2
T_10_24_wire_logic_cluster/lc_1/in_0

End 

Net : M_reset_cond_out_g_0
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_32_glb2local_0
T_16_32_lc_trk_g0_4
T_16_32_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_24_glb2local_1
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_glb2local_1
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_glb2local_3
T_11_20_lc_trk_g0_7
T_11_20_wire_logic_cluster/lc_4/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_24_glb2local_1
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_3/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_glb2local_3
T_13_24_lc_trk_g0_7
T_13_24_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_glb2local_3
T_13_24_lc_trk_g0_7
T_13_24_wire_logic_cluster/lc_1/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_24_glb2local_3
T_13_24_lc_trk_g0_7
T_13_24_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_24_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_29_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_25_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_31_wire_logic_cluster/lc_5/s_r

End 

Net : reset_cond.M_reset_cond_out_0
T_32_16_wire_logic_cluster/lc_7/out
T_33_17_lc_trk_g0_7
T_33_17_wire_gbuf/in

End 

Net : GB_BUFFER_M_reset_cond_out_g_0_THRU_CO
T_16_32_wire_logic_cluster/lc_5/out
T_16_33_lc_trk_g0_5
T_16_33_wire_gbuf/in

End 

Net : N_508_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_glb2local_3
T_10_24_lc_trk_g0_7
T_10_24_wire_logic_cluster/lc_2/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_glb2local_3
T_10_24_lc_trk_g0_7
T_10_24_input_2_7
T_10_24_wire_logic_cluster/lc_7/in_2

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_24_glb2local_3
T_10_24_lc_trk_g0_7
T_10_24_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_glb2local_0
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_6/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_glb2local_2
T_14_24_lc_trk_g0_6
T_14_24_wire_logic_cluster/lc_3/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_glb2local_0
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_5/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_glb2local_2
T_14_24_lc_trk_g0_6
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_glb2local_2
T_14_24_lc_trk_g0_6
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_glb2local_0
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_7/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_23_glb2local_1
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_4/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_32_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_32_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_32_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_32_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_32_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_31_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_30_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_29_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_26_wire_logic_cluster/lc_5/s_r

End 

Net : sample_fifo.M_waddr_q_1_0_a2_1_0
T_10_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g1_7
T_10_24_wire_logic_cluster/lc_1/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_24_THRU_CO
T_15_29_wire_logic_cluster/lc_0/out
T_16_27_sp4_v_t_44
T_16_31_lc_trk_g1_1
T_16_31_wire_logic_cluster/lc_0/in_0

End 

Net : slower_clock.M_count_qZ0Z_0
T_14_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g0_3
T_15_26_wire_logic_cluster/lc_0/in_1

T_14_26_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g1_3
T_14_27_wire_logic_cluster/lc_7/in_3

T_14_26_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_2/in_0

T_14_26_wire_logic_cluster/lc_3/out
T_14_26_lc_trk_g1_3
T_14_26_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_15_29_0_
T_15_29_wire_logic_cluster/carry_in_mux/cout
T_15_29_wire_logic_cluster/lc_0/in_3

Net : slower_clock.M_count_qZ0Z_1
T_14_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g0_2
T_15_26_input_2_0
T_15_26_wire_logic_cluster/lc_0/in_2

T_14_26_wire_logic_cluster/lc_2/out
T_14_27_lc_trk_g0_2
T_14_27_wire_logic_cluster/lc_1/in_3

T_14_26_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g3_2
T_14_26_wire_logic_cluster/lc_2/in_3

End 

Net : N_169_0
T_12_24_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_44
T_12_17_sp4_v_t_40
T_9_17_sp4_h_l_5
T_5_17_sp4_h_l_1
T_0_17_span4_horz_1
T_0_17_lc_trk_g0_1
T_0_17_wire_gbuf/in

End 

Net : N_169_0_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_21_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_19_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_23_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_19_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_20_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_20_wire_logic_cluster/lc_2/cen

End 

Net : slower_clock.M_count_qZ0Z_2
T_15_26_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g3_1
T_15_26_wire_logic_cluster/lc_1/in_1

T_15_26_wire_logic_cluster/lc_1/out
T_14_27_lc_trk_g1_1
T_14_27_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.M_count_qZ0Z_3
T_15_26_wire_logic_cluster/lc_2/out
T_15_26_lc_trk_g1_2
T_15_26_wire_logic_cluster/lc_2/in_1

T_15_26_wire_logic_cluster/lc_2/out
T_14_27_lc_trk_g1_2
T_14_27_wire_logic_cluster/lc_1/in_0

End 

Net : slower_clock.M_count_qZ0Z_4
T_15_26_wire_logic_cluster/lc_3/out
T_15_26_lc_trk_g1_3
T_15_26_wire_logic_cluster/lc_3/in_1

T_15_26_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g0_3
T_14_27_input_2_1
T_14_27_wire_logic_cluster/lc_1/in_2

End 

Net : slower_clock.M_count_qZ0Z_5
T_15_26_wire_logic_cluster/lc_4/out
T_15_26_lc_trk_g3_4
T_15_26_wire_logic_cluster/lc_4/in_1

T_15_26_wire_logic_cluster/lc_4/out
T_14_27_lc_trk_g0_4
T_14_27_wire_logic_cluster/lc_5/in_3

End 

Net : sample_fifo.N_108_cascade_
T_10_24_wire_logic_cluster/lc_0/ltout
T_10_24_wire_logic_cluster/lc_1/in_2

End 

Net : slower_clock.M_count_qZ0Z_6
T_15_26_wire_logic_cluster/lc_5/out
T_15_26_lc_trk_g1_5
T_15_26_wire_logic_cluster/lc_5/in_1

T_15_26_wire_logic_cluster/lc_5/out
T_14_27_lc_trk_g1_5
T_14_27_wire_logic_cluster/lc_5/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_23
T_15_28_wire_logic_cluster/lc_6/cout
T_15_28_wire_logic_cluster/lc_7/in_3

Net : slower_clock.un1_M_count_d_1_cry_23_THRU_CO
T_15_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g1_7
T_14_29_wire_logic_cluster/lc_7/in_1

End 

Net : slower_clock.M_count_qZ0Z_7
T_15_26_wire_logic_cluster/lc_6/out
T_15_26_lc_trk_g1_6
T_15_26_wire_logic_cluster/lc_6/in_1

T_15_26_wire_logic_cluster/lc_6/out
T_14_27_lc_trk_g1_6
T_14_27_wire_logic_cluster/lc_5/in_0

End 

Net : M_samples_to_send_qZ0Z_0
T_12_22_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_6/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_4/in_3

End 

Net : N_202
T_12_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g1_6
T_12_24_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_7/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_1/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_5/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_8_20_sp4_v_t_42
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_7/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_5/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_1/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_12_16_sp4_v_t_36
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_3/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_7/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_13_20_sp4_h_l_6
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_36
T_9_20_sp4_h_l_7
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_3_23_sp12_h_l_0
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_1/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_3_23_sp12_h_l_0
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_5/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_3_23_sp12_h_l_0
T_7_23_lc_trk_g1_3
T_7_23_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_6/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_20_lc_trk_g2_3
T_12_20_wire_logic_cluster/lc_0/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_12_17_sp12_v_t_23
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_4/in_3

T_12_23_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_3/in_0

End 

Net : M_samples_to_send_qZ0Z_1
T_12_22_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_4/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_22_THRU_CO
T_15_28_wire_logic_cluster/lc_6/out
T_14_29_lc_trk_g0_6
T_14_29_wire_logic_cluster/lc_5/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_22
T_15_28_wire_logic_cluster/lc_5/cout
T_15_28_wire_logic_cluster/lc_6/in_3

Net : slower_clock.M_count_qZ0Z_8
T_15_26_wire_logic_cluster/lc_7/out
T_15_26_lc_trk_g3_7
T_15_26_wire_logic_cluster/lc_7/in_1

T_15_26_wire_logic_cluster/lc_7/out
T_14_27_lc_trk_g0_7
T_14_27_input_2_5
T_14_27_wire_logic_cluster/lc_5/in_2

End 

Net : slower_clock.M_count_d7_THRU_CO
T_13_28_wire_logic_cluster/lc_7/out
T_13_25_sp4_v_t_38
T_14_29_sp4_h_l_3
T_15_29_lc_trk_g3_3
T_15_29_wire_logic_cluster/lc_2/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_13_27_sp4_v_t_46
T_14_31_sp4_h_l_11
T_16_31_lc_trk_g3_6
T_16_31_wire_logic_cluster/lc_0/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_25_sp4_v_t_39
T_14_26_lc_trk_g3_7
T_14_26_wire_logic_cluster/lc_3/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g1_7
T_14_28_wire_logic_cluster/lc_4/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g1_7
T_14_28_wire_logic_cluster/lc_2/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_2/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_4/in_0

T_13_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g1_7
T_14_28_wire_logic_cluster/lc_3/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g1_7
T_14_28_wire_logic_cluster/lc_5/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_1/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_3/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_5/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g3_7
T_14_29_wire_logic_cluster/lc_7/in_3

T_13_28_wire_logic_cluster/lc_7/out
T_13_29_lc_trk_g1_7
T_13_29_wire_logic_cluster/lc_7/in_3

End 

Net : slower_clock.M_count_qZ0Z_25
T_16_31_wire_logic_cluster/lc_0/out
T_16_29_sp4_v_t_45
T_13_29_sp4_h_l_8
T_14_29_lc_trk_g2_0
T_14_29_wire_logic_cluster/lc_6/in_0

T_16_31_wire_logic_cluster/lc_0/out
T_16_29_sp4_v_t_45
T_13_29_sp4_h_l_8
T_15_29_lc_trk_g2_5
T_15_29_wire_logic_cluster/lc_0/in_1

T_16_31_wire_logic_cluster/lc_0/out
T_16_31_lc_trk_g1_0
T_16_31_wire_logic_cluster/lc_0/in_1

End 

Net : slower_clock.M_count_d7_2_and
T_14_29_wire_logic_cluster/lc_6/out
T_13_28_lc_trk_g3_6
T_13_28_wire_logic_cluster/lc_2/in_1

End 

Net : slower_clock.M_count_d7
T_13_28_wire_logic_cluster/lc_6/cout
T_13_28_wire_logic_cluster/lc_7/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_20_THRU_CO
T_15_28_wire_logic_cluster/lc_4/out
T_14_29_lc_trk_g1_4
T_14_29_wire_logic_cluster/lc_3/in_0

End 

Net : slower_clock.un1_M_count_d_1_cry_20
T_15_28_wire_logic_cluster/lc_3/cout
T_15_28_wire_logic_cluster/lc_4/in_3

Net : N_211_cascade_
T_12_24_wire_logic_cluster/lc_1/ltout
T_12_24_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_N_170_1_cascade_
T_12_24_wire_logic_cluster/lc_0/ltout
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.M_state_qZ0Z_1
T_13_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_7/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_45
T_13_22_lc_trk_g2_0
T_13_22_wire_logic_cluster/lc_7/in_3

T_13_24_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_44
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_1/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_44
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_0
T_15_20_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_44
T_14_22_lc_trk_g3_1
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g3_4
T_13_24_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.M_state_qZ0Z_0
T_13_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g2_1
T_12_24_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g1_1
T_14_24_wire_logic_cluster/lc_7/in_3

T_13_24_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_43
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_1/in_3

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_wire_logic_cluster/lc_5/in_1

T_13_24_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_43
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_3/in_1

T_13_24_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_43
T_15_21_sp4_h_l_6
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_0/in_3

T_13_24_wire_logic_cluster/lc_1/out
T_14_21_sp4_v_t_43
T_14_22_lc_trk_g3_3
T_14_22_wire_logic_cluster/lc_4/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_21
T_15_28_wire_logic_cluster/lc_4/cout
T_15_28_wire_logic_cluster/lc_5/in_3

Net : slow_clock.un1_M_count_d_1_cry_21
T_14_32_wire_logic_cluster/lc_4/cout
T_14_32_wire_logic_cluster/lc_5/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_21_THRU_CO
T_15_28_wire_logic_cluster/lc_5/out
T_14_29_lc_trk_g0_5
T_14_29_wire_logic_cluster/lc_4/in_3

End 

Net : slow_clock.M_count_qZ0Z_1
T_15_30_wire_logic_cluster/lc_5/out
T_14_30_lc_trk_g2_5
T_14_30_wire_logic_cluster/lc_0/in_1

T_15_30_wire_logic_cluster/lc_5/out
T_14_30_sp4_h_l_2
T_13_30_lc_trk_g0_2
T_13_30_wire_logic_cluster/lc_1/in_3

T_15_30_wire_logic_cluster/lc_5/out
T_15_30_lc_trk_g1_5
T_15_30_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_22
T_14_32_wire_logic_cluster/lc_5/out
T_15_32_lc_trk_g1_5
T_15_32_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.M_count_qZ0Z_0
T_15_30_wire_logic_cluster/lc_6/out
T_14_30_lc_trk_g2_6
T_14_30_input_2_0
T_14_30_wire_logic_cluster/lc_0/in_2

T_15_30_wire_logic_cluster/lc_6/out
T_15_31_lc_trk_g0_6
T_15_31_wire_logic_cluster/lc_7/in_3

T_15_30_wire_logic_cluster/lc_6/out
T_15_30_lc_trk_g3_6
T_15_30_wire_logic_cluster/lc_5/in_0

T_15_30_wire_logic_cluster/lc_6/out
T_15_30_lc_trk_g3_6
T_15_30_wire_logic_cluster/lc_6/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_26
T_15_29_wire_logic_cluster/lc_1/cout
T_15_29_wire_logic_cluster/lc_2/in_3

End 

Net : slower_clock.M_count_qZ0Z_9
T_14_28_wire_logic_cluster/lc_2/out
T_15_27_lc_trk_g3_2
T_15_27_wire_logic_cluster/lc_0/in_1

T_14_28_wire_logic_cluster/lc_2/out
T_14_28_lc_trk_g0_2
T_14_28_wire_logic_cluster/lc_1/in_3

T_14_28_wire_logic_cluster/lc_2/out
T_14_28_lc_trk_g0_2
T_14_28_input_2_2
T_14_28_wire_logic_cluster/lc_2/in_2

End 

Net : slow_clock.M_count_qZ0Z_2
T_14_30_wire_logic_cluster/lc_1/out
T_14_30_lc_trk_g3_1
T_14_30_wire_logic_cluster/lc_1/in_1

T_14_30_wire_logic_cluster/lc_1/out
T_13_30_lc_trk_g3_1
T_13_30_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_18
T_14_32_wire_logic_cluster/lc_1/out
T_15_29_sp4_v_t_43
T_15_30_lc_trk_g2_3
T_15_30_wire_logic_cluster/lc_2/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_17
T_14_32_wire_logic_cluster/lc_0/cout
T_14_32_wire_logic_cluster/lc_1/in_3

Net : slower_clock.M_count_d7_4_and
T_14_27_wire_logic_cluster/lc_0/out
T_13_28_lc_trk_g1_0
T_13_28_wire_logic_cluster/lc_4/in_1

End 

Net : slower_clock.M_count_qZ0Z_26
T_15_29_wire_logic_cluster/lc_1/out
T_15_27_sp4_v_t_47
T_12_27_sp4_h_l_10
T_14_27_lc_trk_g3_7
T_14_27_input_2_0
T_14_27_wire_logic_cluster/lc_0/in_2

T_15_29_wire_logic_cluster/lc_1/out
T_15_29_lc_trk_g3_1
T_15_29_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_25
T_15_29_wire_logic_cluster/lc_0/cout
T_15_29_wire_logic_cluster/lc_1/in_3

Net : adcs.M_spi_cycle_qZ0Z_0
T_12_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_0/in_0

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g3_5
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_42
T_9_25_sp4_h_l_7
T_10_25_lc_trk_g3_7
T_10_25_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_13_20_sp4_v_t_38
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g2_5
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.M_spi_cycle_q_RNI6JTAZ0Z_3
T_11_22_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_40
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g0_0
T_11_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_4/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g0_0
T_12_22_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g0_0
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_40
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_37
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_0/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_37
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_2/in_3

End 

Net : adcs.M_samples_q_esr_RNO_0Z0Z_7
T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.N_1247_0
T_11_20_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_44
T_9_20_sp4_h_l_2
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_5/cen

End 

Net : slower_clock.M_count_qZ0Z_10
T_15_27_wire_logic_cluster/lc_1/out
T_15_27_lc_trk_g3_1
T_15_27_wire_logic_cluster/lc_1/in_1

T_15_27_wire_logic_cluster/lc_1/out
T_14_27_lc_trk_g3_1
T_14_27_wire_logic_cluster/lc_7/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_18
T_15_28_wire_logic_cluster/lc_1/cout
T_15_28_wire_logic_cluster/lc_2/in_3

Net : slower_clock.un1_M_count_d_1_cry_18_THRU_CO
T_15_28_wire_logic_cluster/lc_2/out
T_14_29_lc_trk_g1_2
T_14_29_wire_logic_cluster/lc_2/in_1

End 

Net : adcs.M_spi_cycle_qZ0Z_3
T_11_23_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g1_6
T_11_22_wire_logic_cluster/lc_0/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_17_sp12_v_t_23
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_input_2_6
T_11_23_wire_logic_cluster/lc_6/in_2

T_11_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_6/in_0

End 

Net : adcs.N_262
T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_46
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.M_count_qZ0Z_3
T_14_30_wire_logic_cluster/lc_2/out
T_14_30_lc_trk_g1_2
T_14_30_wire_logic_cluster/lc_2/in_1

T_14_30_wire_logic_cluster/lc_2/out
T_14_30_sp4_h_l_9
T_16_30_lc_trk_g2_4
T_16_30_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.M_spi_cycle_qZ0Z_2
T_11_23_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g0_7
T_11_22_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g0_7
T_11_22_wire_logic_cluster/lc_0/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_7/out
T_11_18_sp12_v_t_22
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_7/in_0

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g2_7
T_11_23_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g2_7
T_12_24_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g2_7
T_12_24_wire_logic_cluster/lc_6/in_3

End 

Net : slower_clock.M_count_d7_0_and
T_14_28_wire_logic_cluster/lc_1/out
T_13_28_lc_trk_g2_1
T_13_28_wire_logic_cluster/lc_0/in_1

End 

Net : slower_clock.M_count_qZ0Z_15
T_14_28_wire_logic_cluster/lc_4/out
T_14_28_lc_trk_g3_4
T_14_28_wire_logic_cluster/lc_1/in_0

T_14_28_wire_logic_cluster/lc_4/out
T_15_27_lc_trk_g3_4
T_15_27_wire_logic_cluster/lc_6/in_1

T_14_28_wire_logic_cluster/lc_4/out
T_14_28_lc_trk_g3_4
T_14_28_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.M_spi_cycle_qZ0Z_1
T_12_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_input_2_0
T_11_22_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g0_1
T_11_23_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_47
T_12_24_lc_trk_g1_2
T_12_24_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g0_1
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_12_22_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g0_1
T_12_23_wire_logic_cluster/lc_3/in_0

End 

Net : slower_clock.M_count_qZ0Z_14
T_14_28_wire_logic_cluster/lc_3/out
T_14_28_lc_trk_g1_3
T_14_28_wire_logic_cluster/lc_1/in_1

T_14_28_wire_logic_cluster/lc_3/out
T_15_27_lc_trk_g3_3
T_15_27_wire_logic_cluster/lc_5/in_1

T_14_28_wire_logic_cluster/lc_3/out
T_14_28_lc_trk_g0_3
T_14_28_wire_logic_cluster/lc_3/in_0

End 

Net : slower_clock.M_count_qZ0Z_11
T_15_27_wire_logic_cluster/lc_2/out
T_15_27_lc_trk_g1_2
T_15_27_wire_logic_cluster/lc_2/in_1

T_15_27_wire_logic_cluster/lc_2/out
T_14_27_lc_trk_g3_2
T_14_27_wire_logic_cluster/lc_7/in_0

End 

Net : adcs.M_samples_d_0_sqmuxa
T_11_22_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_45
T_11_20_lc_trk_g2_0
T_11_20_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_8_21_sp4_h_l_5
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_40
T_8_21_sp4_h_l_5
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_11_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_4/in_3

T_11_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_0/in_3

End 

Net : slower_clock.M_count_qZ0Z_16
T_14_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g0_5
T_14_28_input_2_1
T_14_28_wire_logic_cluster/lc_1/in_2

T_14_28_wire_logic_cluster/lc_5/out
T_15_27_lc_trk_g3_5
T_15_27_wire_logic_cluster/lc_7/in_1

T_14_28_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g0_5
T_14_28_wire_logic_cluster/lc_5/in_0

End 

Net : M_send_sync_byte_qZ0
T_11_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g1_1
T_12_24_wire_logic_cluster/lc_1/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_6/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_1/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_5/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_4/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_14_20_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_sp4_h_l_7
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_18
T_14_32_wire_logic_cluster/lc_1/cout
T_14_32_wire_logic_cluster/lc_2/in_3

Net : slow_clock.M_count_q_RNO_0Z0Z_19
T_14_32_wire_logic_cluster/lc_2/out
T_15_32_lc_trk_g0_2
T_15_32_wire_logic_cluster/lc_3/in_3

End 

Net : slow_clock.M_count_qZ0Z_4
T_14_30_wire_logic_cluster/lc_3/out
T_14_30_lc_trk_g1_3
T_14_30_wire_logic_cluster/lc_3/in_1

T_14_30_wire_logic_cluster/lc_3/out
T_14_30_sp4_h_l_11
T_16_30_lc_trk_g2_6
T_16_30_wire_logic_cluster/lc_3/in_1

End 

Net : adcs.M_spi_cycle_qZ0Z_4
T_11_23_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_5/out
T_11_19_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g2_5
T_11_23_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g3_5
T_12_24_input_2_6
T_12_24_wire_logic_cluster/lc_6/in_2

T_11_23_wire_logic_cluster/lc_5/out
T_11_22_sp4_v_t_42
T_11_26_lc_trk_g1_7
T_11_26_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.M_count_qZ0Z_21
T_14_29_wire_logic_cluster/lc_3/out
T_14_29_lc_trk_g1_3
T_14_29_wire_logic_cluster/lc_0/in_0

T_14_29_wire_logic_cluster/lc_3/out
T_15_28_lc_trk_g2_3
T_15_28_wire_logic_cluster/lc_4/in_1

T_14_29_wire_logic_cluster/lc_3/out
T_14_29_lc_trk_g1_3
T_14_29_wire_logic_cluster/lc_3/in_1

End 

Net : slower_clock.M_count_d7_1_and
T_14_29_wire_logic_cluster/lc_0/out
T_13_28_lc_trk_g2_0
T_13_28_wire_logic_cluster/lc_1/in_1

End 

Net : adcs.un4_M_samples_d_ac0_5_0_a0_0_cascade_
T_11_20_wire_logic_cluster/lc_5/ltout
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : adcs.N_195_cascade_
T_11_20_wire_logic_cluster/lc_6/ltout
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : slower_clock.M_count_qZ0Z_19
T_14_29_wire_logic_cluster/lc_2/out
T_14_29_lc_trk_g3_2
T_14_29_wire_logic_cluster/lc_0/in_1

T_14_29_wire_logic_cluster/lc_2/out
T_15_28_lc_trk_g3_2
T_15_28_wire_logic_cluster/lc_2/in_1

T_14_29_wire_logic_cluster/lc_2/out
T_14_29_lc_trk_g3_2
T_14_29_wire_logic_cluster/lc_2/in_3

End 

Net : slower_clock.M_count_qZ0Z_12
T_15_27_wire_logic_cluster/lc_3/out
T_15_27_lc_trk_g1_3
T_15_27_wire_logic_cluster/lc_3/in_1

T_15_27_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g2_3
T_14_27_input_2_7
T_14_27_wire_logic_cluster/lc_7/in_2

End 

Net : slower_clock.M_count_qZ0Z_22
T_14_29_wire_logic_cluster/lc_4/out
T_14_29_lc_trk_g0_4
T_14_29_input_2_0
T_14_29_wire_logic_cluster/lc_0/in_2

T_14_29_wire_logic_cluster/lc_4/out
T_15_28_lc_trk_g2_4
T_15_28_wire_logic_cluster/lc_5/in_1

T_14_29_wire_logic_cluster/lc_4/out
T_14_29_lc_trk_g0_4
T_14_29_input_2_4
T_14_29_wire_logic_cluster/lc_4/in_2

End 

Net : N_190
T_11_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_45
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_19_sp4_v_t_45
T_11_23_sp4_v_t_41
T_11_26_lc_trk_g1_1
T_11_26_wire_logic_cluster/lc_1/in_3

End 

Net : N_346
T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_7/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_sp4_h_l_10
T_5_23_sp4_h_l_6
T_8_19_sp4_v_t_43
T_8_22_lc_trk_g1_3
T_8_22_wire_bram/ram/WCLKE

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g2_1
T_11_24_wire_logic_cluster/lc_2/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_39
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_39
T_9_21_lc_trk_g0_2
T_9_21_input_2_6
T_9_21_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_43
T_8_24_sp4_h_l_6
T_8_24_lc_trk_g1_3
T_8_24_wire_bram/ram/WCLKE

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_5/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_7/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g1_1
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g1_1
T_9_24_input_2_6
T_9_24_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g1_1
T_9_24_wire_logic_cluster/lc_5/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g1_1
T_9_24_input_2_2
T_9_24_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_5/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_4/in_1

End 

Net : M_adcs_fifo_data_9
T_9_23_wire_logic_cluster/lc_6/out
T_9_21_sp4_v_t_41
T_6_21_sp4_h_l_4
T_8_21_lc_trk_g2_1
T_8_21_wire_bram/ram/WDATA_9

End 

Net : M_adcs_fifo_data_13
T_9_23_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_43
T_6_21_sp4_h_l_0
T_8_21_lc_trk_g2_5
T_8_21_wire_bram/ram/WDATA_13

End 

Net : adcs.N_187_cascade_
T_11_23_wire_logic_cluster/lc_3/ltout
T_11_23_wire_logic_cluster/lc_4/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_16_THRU_CO
T_15_28_wire_logic_cluster/lc_0/out
T_14_29_lc_trk_g0_0
T_14_29_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_15_28_0_
T_15_28_wire_logic_cluster/carry_in_mux/cout
T_15_28_wire_logic_cluster/lc_0/in_3

Net : slow_clock.M_count_qZ0Z_5
T_14_30_wire_logic_cluster/lc_4/out
T_14_30_lc_trk_g3_4
T_14_30_wire_logic_cluster/lc_4/in_1

T_14_30_wire_logic_cluster/lc_4/out
T_15_30_sp4_h_l_8
T_16_30_lc_trk_g3_0
T_16_30_wire_logic_cluster/lc_3/in_0

End 

Net : adcs.M_samples_d_0_sqmuxa_0
T_9_21_wire_logic_cluster/lc_2/out
T_9_19_sp12_v_t_23
T_10_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_19_sp12_v_t_23
T_10_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_19_sp12_v_t_23
T_10_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_19_sp12_v_t_23
T_10_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_19_sp12_v_t_23
T_10_19_sp12_h_l_0
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_37
T_7_20_sp4_h_l_6
T_11_20_sp4_h_l_6
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_4/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_2/out
T_9_17_sp4_v_t_41
T_10_21_sp4_h_l_10
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_2/out
T_4_21_sp12_h_l_0
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_1/cen

T_9_21_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_9_21_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

End 

Net : slower_clock.M_count_qZ0Z_17
T_14_29_wire_logic_cluster/lc_1/out
T_14_29_lc_trk_g2_1
T_14_29_wire_logic_cluster/lc_0/in_3

T_14_29_wire_logic_cluster/lc_1/out
T_15_28_lc_trk_g2_1
T_15_28_wire_logic_cluster/lc_0/in_1

T_14_29_wire_logic_cluster/lc_1/out
T_14_29_lc_trk_g2_1
T_14_29_wire_logic_cluster/lc_1/in_0

End 

Net : slower_clock.M_count_qZ0Z_24
T_14_29_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g2_7
T_14_29_wire_logic_cluster/lc_6/in_1

T_14_29_wire_logic_cluster/lc_7/out
T_15_28_lc_trk_g3_7
T_15_28_wire_logic_cluster/lc_7/in_1

T_14_29_wire_logic_cluster/lc_7/out
T_14_29_lc_trk_g2_7
T_14_29_wire_logic_cluster/lc_7/in_0

End 

Net : slower_clock.M_count_qZ0Z_13
T_15_27_wire_logic_cluster/lc_4/out
T_15_27_lc_trk_g1_4
T_15_27_wire_logic_cluster/lc_4/in_1

T_15_27_wire_logic_cluster/lc_4/out
T_14_27_lc_trk_g3_4
T_14_27_wire_logic_cluster/lc_0/in_3

End 

Net : slower_clock.M_count_qZ0Z_27
T_15_29_wire_logic_cluster/lc_2/out
T_14_29_lc_trk_g2_2
T_14_29_input_2_6
T_14_29_wire_logic_cluster/lc_6/in_2

T_15_29_wire_logic_cluster/lc_2/out
T_15_29_lc_trk_g3_2
T_15_29_wire_logic_cluster/lc_2/in_1

End 

Net : slow_clock.M_count_qZ0Z_6
T_15_30_wire_logic_cluster/lc_7/out
T_14_30_lc_trk_g3_7
T_14_30_wire_logic_cluster/lc_5/in_1

T_15_30_wire_logic_cluster/lc_7/out
T_16_30_lc_trk_g0_7
T_16_30_input_2_3
T_16_30_wire_logic_cluster/lc_3/in_2

End 

Net : slower_clock.M_count_d7_3_and
T_14_27_wire_logic_cluster/lc_7/out
T_13_28_lc_trk_g1_7
T_13_28_wire_logic_cluster/lc_3/in_1

End 

Net : slower_clock.M_count_qZ0Z_23
T_14_29_wire_logic_cluster/lc_5/out
T_14_29_lc_trk_g2_5
T_14_29_wire_logic_cluster/lc_6/in_3

T_14_29_wire_logic_cluster/lc_5/out
T_15_28_lc_trk_g2_5
T_15_28_wire_logic_cluster/lc_6/in_1

T_14_29_wire_logic_cluster/lc_5/out
T_14_29_lc_trk_g2_5
T_14_29_wire_logic_cluster/lc_5/in_0

End 

Net : M_read_fifo_requested_qZ0
T_13_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_2/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_4/in_3

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_input_2_1
T_14_25_wire_logic_cluster/lc_1/in_2

T_13_24_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_7/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_2/in_1

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_input_2_3
T_14_25_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_2/in_3

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_4/in_1

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_11
T_12_20_sp4_v_t_41
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_sp4_h_l_11
T_12_20_sp4_v_t_41
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_4/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_47
T_13_23_lc_trk_g0_1
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_2/in_1

T_13_24_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_wire_logic_cluster/lc_6/in_3

T_13_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g1_3
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.M_count_qZ0Z_7
T_14_30_wire_logic_cluster/lc_6/out
T_14_30_lc_trk_g1_6
T_14_30_wire_logic_cluster/lc_6/in_1

T_14_30_wire_logic_cluster/lc_6/out
T_15_29_sp4_v_t_45
T_15_32_lc_trk_g0_5
T_15_32_wire_logic_cluster/lc_7/in_0

End 

Net : slower_clock.M_count_qZ0Z_20
T_15_28_wire_logic_cluster/lc_3/out
T_14_27_lc_trk_g3_3
T_14_27_wire_logic_cluster/lc_0/in_0

T_15_28_wire_logic_cluster/lc_3/out
T_15_28_lc_trk_g1_3
T_15_28_wire_logic_cluster/lc_3/in_1

End 

Net : slow_clock.M_count_qZ0Z_11
T_16_29_wire_logic_cluster/lc_2/out
T_16_29_sp4_h_l_9
T_15_29_sp4_v_t_44
T_14_31_lc_trk_g2_1
T_14_31_wire_logic_cluster/lc_2/in_1

T_16_29_wire_logic_cluster/lc_2/out
T_16_29_sp4_h_l_9
T_15_29_sp4_v_t_44
T_15_31_lc_trk_g3_1
T_15_31_wire_logic_cluster/lc_0/in_0

End 

Net : M_adcs_fifo_data_11
T_9_23_wire_logic_cluster/lc_3/out
T_9_20_sp4_v_t_46
T_8_21_lc_trk_g3_6
T_8_21_wire_bram/ram/WDATA_11

End 

Net : M_adcs_fifo_data_14
T_9_23_wire_logic_cluster/lc_2/out
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_bram/ram/WDATA_14

End 

Net : M_adcs_fifo_data_22
T_11_24_wire_logic_cluster/lc_2/out
T_9_24_sp4_h_l_1
T_8_24_lc_trk_g1_1
T_8_24_wire_bram/ram/WDATA_6

End 

Net : M_adcs_fifo_data_2
T_9_21_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g0_6
T_8_22_wire_bram/ram/WDATA_2

End 

Net : M_adcs_fifo_data_15
T_9_21_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g2_3
T_8_21_wire_bram/ram/WDATA_15

End 

Net : slow_clock.M_count_d7_20
T_15_31_wire_logic_cluster/lc_1/out
T_16_28_sp4_v_t_43
T_16_29_lc_trk_g2_3
T_16_29_wire_logic_cluster/lc_2/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_14_31_sp4_h_l_10
T_13_31_lc_trk_g0_2
T_13_31_wire_logic_cluster/lc_3/in_3

T_15_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g0_1
T_15_30_wire_logic_cluster/lc_6/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g0_1
T_15_30_wire_logic_cluster/lc_2/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_15_32_lc_trk_g1_1
T_15_32_wire_logic_cluster/lc_3/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_15_32_lc_trk_g1_1
T_15_32_wire_logic_cluster/lc_5/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g0_1
T_15_30_wire_logic_cluster/lc_4/in_1

T_15_31_wire_logic_cluster/lc_1/out
T_15_30_lc_trk_g0_1
T_15_30_input_2_7
T_15_30_wire_logic_cluster/lc_7/in_2

T_15_31_wire_logic_cluster/lc_1/out
T_15_31_lc_trk_g1_1
T_15_31_wire_logic_cluster/lc_5/in_3

End 

Net : slow_clock.M_count_d7_12
T_14_28_wire_logic_cluster/lc_0/out
T_15_26_sp4_v_t_44
T_15_30_sp4_v_t_40
T_15_31_lc_trk_g2_0
T_15_31_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.M_count_qZ0Z_15
T_14_31_wire_logic_cluster/lc_6/out
T_14_25_sp12_v_t_23
T_14_28_lc_trk_g3_3
T_14_28_input_2_0
T_14_28_wire_logic_cluster/lc_0/in_2

T_14_31_wire_logic_cluster/lc_6/out
T_14_31_lc_trk_g1_6
T_14_31_wire_logic_cluster/lc_6/in_1

End 

Net : slower_clock.M_count_qZ0Z_18
T_15_28_wire_logic_cluster/lc_1/out
T_14_27_lc_trk_g2_1
T_14_27_wire_logic_cluster/lc_0/in_1

T_15_28_wire_logic_cluster/lc_1/out
T_15_28_lc_trk_g3_1
T_15_28_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_15_THRU_CO
T_15_27_wire_logic_cluster/lc_7/out
T_14_28_lc_trk_g0_7
T_14_28_input_2_5
T_14_28_wire_logic_cluster/lc_5/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_15
T_15_27_wire_logic_cluster/lc_6/cout
T_15_27_wire_logic_cluster/lc_7/in_3

Net : slow_clock.M_count_qZ0Z_8
T_15_30_wire_logic_cluster/lc_4/out
T_14_30_lc_trk_g2_4
T_14_30_wire_logic_cluster/lc_7/in_1

T_15_30_wire_logic_cluster/lc_4/out
T_15_31_lc_trk_g1_4
T_15_31_wire_logic_cluster/lc_0/in_3

End 

Net : slow_clock.M_count_qZ0Z_13
T_14_31_wire_logic_cluster/lc_4/out
T_14_27_sp4_v_t_45
T_14_28_lc_trk_g3_5
T_14_28_wire_logic_cluster/lc_0/in_0

T_14_31_wire_logic_cluster/lc_4/out
T_14_31_lc_trk_g3_4
T_14_31_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_11
T_14_31_wire_logic_cluster/lc_2/out
T_14_31_sp4_h_l_9
T_17_27_sp4_v_t_44
T_16_29_lc_trk_g2_1
T_16_29_wire_logic_cluster/lc_2/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_10
T_14_31_wire_logic_cluster/lc_1/cout
T_14_31_wire_logic_cluster/lc_2/in_3

Net : slower_clock.M_count_d7_5_and
T_14_27_wire_logic_cluster/lc_1/out
T_13_28_lc_trk_g1_1
T_13_28_wire_logic_cluster/lc_5/in_1

End 

Net : slow_clock.M_count_qZ0Z_12
T_14_31_wire_logic_cluster/lc_3/out
T_14_27_sp4_v_t_43
T_14_28_lc_trk_g2_3
T_14_28_wire_logic_cluster/lc_0/in_1

T_14_31_wire_logic_cluster/lc_3/out
T_14_31_lc_trk_g1_3
T_14_31_wire_logic_cluster/lc_3/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_14
T_15_27_wire_logic_cluster/lc_5/cout
T_15_27_wire_logic_cluster/lc_6/in_3

Net : slower_clock.un1_M_count_d_1_cry_14_THRU_CO
T_15_27_wire_logic_cluster/lc_6/out
T_14_28_lc_trk_g1_6
T_14_28_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.M_count_qZ0Z_10
T_14_31_wire_logic_cluster/lc_1/out
T_14_27_sp4_v_t_39
T_14_28_lc_trk_g2_7
T_14_28_wire_logic_cluster/lc_0/in_3

T_14_31_wire_logic_cluster/lc_1/out
T_14_31_lc_trk_g3_1
T_14_31_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_20
T_14_32_wire_logic_cluster/lc_3/cout
T_14_32_wire_logic_cluster/lc_4/in_3

Net : slower_clock.M_count_d7_6_and
T_14_27_wire_logic_cluster/lc_5/out
T_13_28_lc_trk_g0_5
T_13_28_wire_logic_cluster/lc_6/in_1

End 

Net : sample_fifo.M_raddr_qZ0Z_1
T_13_23_wire_logic_cluster/lc_3/out
T_11_23_sp4_h_l_3
T_10_23_lc_trk_g0_3
T_10_23_wire_logic_cluster/lc_0/in_3

T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_4/in_3

T_13_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g3_3
T_12_23_wire_logic_cluster/lc_5/in_3

T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_3/in_0

End 

Net : N_198_i_cascade_
T_10_23_wire_logic_cluster/lc_0/ltout
T_10_23_wire_logic_cluster/lc_1/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_13_THRU_CO
T_15_27_wire_logic_cluster/lc_5/out
T_14_28_lc_trk_g1_5
T_14_28_wire_logic_cluster/lc_3/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_13
T_15_27_wire_logic_cluster/lc_4/cout
T_15_27_wire_logic_cluster/lc_5/in_3

Net : N_346_cascade_
T_10_23_wire_logic_cluster/lc_1/ltout
T_10_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_adcs_fifo_data_3
T_10_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_36
T_7_22_sp4_h_l_7
T_8_22_lc_trk_g2_7
T_8_22_wire_bram/ram/WDATA_3

End 

Net : slow_clock.un1_M_count_d_1_cry_19
T_14_32_wire_logic_cluster/lc_2/cout
T_14_32_wire_logic_cluster/lc_3/in_3

Net : slower_clock.un1_M_count_d_1_cry_19
T_15_28_wire_logic_cluster/lc_2/cout
T_15_28_wire_logic_cluster/lc_3/in_3

Net : M_adcs_fifo_data_12
T_9_22_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g2_0
T_8_21_wire_bram/ram/WDATA_12

End 

Net : M_adcs_fifo_data_4
T_9_22_wire_logic_cluster/lc_3/out
T_8_22_lc_trk_g3_3
T_8_22_wire_bram/ram/WDATA_4

End 

Net : M_adcs_fifo_data_5
T_9_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g3_2
T_8_22_wire_bram/ram/WDATA_5

End 

Net : M_adcs_fifo_data_10
T_9_22_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g3_7
T_8_21_wire_bram/ram/WDATA_10

End 

Net : M_adcs_fifo_data_1
T_9_23_wire_logic_cluster/lc_0/out
T_8_22_lc_trk_g3_0
T_8_22_wire_bram/ram/WDATA_1

End 

Net : M_adcs_fifo_data_17
T_9_24_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g3_4
T_8_24_wire_bram/ram/WDATA_1

End 

Net : M_adcs_fifo_data_18
T_9_24_wire_logic_cluster/lc_6/out
T_8_24_lc_trk_g2_6
T_8_24_wire_bram/ram/WDATA_2

End 

Net : M_adcs_fifo_data_19
T_9_23_wire_logic_cluster/lc_1/out
T_8_24_lc_trk_g0_1
T_8_24_wire_bram/ram/WDATA_3

End 

Net : M_adcs_fifo_data_20
T_9_24_wire_logic_cluster/lc_5/out
T_8_24_lc_trk_g3_5
T_8_24_wire_bram/ram/WDATA_4

End 

Net : M_adcs_fifo_data_21
T_9_24_wire_logic_cluster/lc_2/out
T_8_24_lc_trk_g3_2
T_8_24_wire_bram/ram/WDATA_5

End 

Net : M_adcs_fifo_data_6
T_9_22_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_wire_bram/ram/WDATA_6

End 

Net : M_adcs_fifo_data_23
T_9_23_wire_logic_cluster/lc_5/out
T_8_24_lc_trk_g0_5
T_8_24_wire_bram/ram/WDATA_7

End 

Net : M_adcs_fifo_data_7
T_9_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g2_1
T_8_22_wire_bram/ram/WDATA_7

End 

Net : adcs.M_spi_cycle_q_RNIR468Z0Z_1
T_12_22_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g0_6
T_12_23_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_4
T_10_22_lc_trk_g1_4
T_10_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_12_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_4
T_10_18_sp4_v_t_41
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_4
T_10_18_sp4_v_t_41
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_36
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_0/in_0

End 

Net : slow_clock.un1_M_count_d_1_cry_13
T_14_31_wire_logic_cluster/lc_4/cout
T_14_31_wire_logic_cluster/lc_5/in_3

Net : adcs.M_samples_q_esr_RNO_0Z0Z_15
T_12_23_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g0_2
T_12_24_wire_logic_cluster/lc_3/in_3

End 

Net : slow_clock.M_count_qZ0Z_9
T_15_31_wire_logic_cluster/lc_5/out
T_14_31_lc_trk_g2_5
T_14_31_wire_logic_cluster/lc_0/in_1

T_15_31_wire_logic_cluster/lc_5/out
T_15_31_lc_trk_g2_5
T_15_31_wire_logic_cluster/lc_0/in_1

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_14
T_14_31_wire_logic_cluster/lc_5/out
T_15_31_lc_trk_g0_5
T_15_31_wire_logic_cluster/lc_2/in_3

End 

Net : adcs.N_579_0
T_12_24_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_0/cen

End 

Net : N_158_i
T_9_23_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g0_4
T_8_24_wire_bram/ram/WDATA_0

End 

Net : uart_tx.M_ctr_q_RNO_0Z0Z_3
T_14_23_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.N_170_1_i
T_14_24_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_43
T_14_23_lc_trk_g3_3
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_2
T_14_23_wire_logic_cluster/lc_2/cout
T_14_23_wire_logic_cluster/lc_3/in_3

Net : N_162_i
T_9_22_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g2_4
T_8_22_wire_bram/ram/WDATA_0

End 

Net : adcs.M_spi_cycle_q_RNIHNE5_0Z0Z_1
T_11_22_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g2_6
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g2_6
T_12_21_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g2_6
T_12_21_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g3_6
T_11_22_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g0_6
T_12_22_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_11_16_sp4_v_t_41
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_11_16_sp4_v_t_41
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_41
T_11_16_sp4_v_t_41
T_11_20_lc_trk_g0_4
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

End 

Net : N_160_i
T_9_22_wire_logic_cluster/lc_5/out
T_8_21_lc_trk_g3_5
T_8_21_wire_bram/ram/WDATA_8

End 

Net : uart_tx.M_txReg_d_3
T_14_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_bitCtr_qZ0Z_2
T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_4/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g3_6
T_14_21_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx.M_txReg_d_3_7_ns_1
T_13_22_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_5
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_6
T_13_21_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g1_6
T_13_22_wire_logic_cluster/lc_1/in_0

End 

Net : adcs.N_195
T_11_20_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_6/out
T_11_19_sp4_v_t_44
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_19_sp4_v_t_44
T_10_22_lc_trk_g3_4
T_10_22_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_0/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_7/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_1/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_3/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_4/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_2/in_3

T_11_20_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.N_191
T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_4/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_0/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g3_6
T_9_21_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx.M_savedData_qZ0Z_2
T_13_21_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_17
T_15_28_wire_logic_cluster/lc_0/cout
T_15_28_wire_logic_cluster/lc_1/in_3

Net : sample_fifo.M_waddr_qZ0Z_1
T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_0/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_9_23_sp4_h_l_0
T_8_23_sp4_v_t_43
T_8_24_lc_trk_g3_3
T_8_24_input0_6
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1

T_10_23_wire_logic_cluster/lc_4/out
T_9_23_sp4_h_l_0
T_8_23_sp4_v_t_43
T_8_24_lc_trk_g3_3
T_8_24_input0_6
T_8_24_wire_bram/ram/WADDR_1

T_10_23_wire_logic_cluster/lc_4/out
T_11_23_sp4_h_l_8
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_6/in_3

T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_4/in_0

End 

Net : sample_fifo_M_raddr_q_0
T_13_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_7
T_10_23_lc_trk_g1_7
T_10_23_wire_logic_cluster/lc_1/in_1

T_13_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_4/in_1

T_13_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_7
T_10_23_sp4_v_t_36
T_10_24_lc_trk_g2_4
T_10_24_wire_logic_cluster/lc_7/in_3

T_13_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g2_5
T_12_23_wire_logic_cluster/lc_1/in_0

T_13_23_wire_logic_cluster/lc_5/out
T_11_23_sp4_h_l_7
T_10_23_sp4_v_t_36
T_10_24_lc_trk_g2_4
T_10_24_wire_logic_cluster/lc_0/in_0

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g3_5
T_13_23_wire_logic_cluster/lc_5/in_1

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g3_5
T_13_23_wire_logic_cluster/lc_3/in_3

End 

Net : slow_clock.M_count_d7_13
T_15_32_wire_logic_cluster/lc_7/out
T_15_31_lc_trk_g0_7
T_15_31_wire_logic_cluster/lc_1/in_0

End 

Net : adcs.N_201
T_11_21_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_47
T_10_19_lc_trk_g0_1
T_10_19_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx.N_169_cascade_
T_13_24_wire_logic_cluster/lc_5/ltout
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.N_166_0
T_14_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.M_state_q_ns_0_0_0
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g2_6
T_13_24_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx.M_ctr_qZ1Z_2
T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx.M_ctr_qZ0Z_0
T_14_22_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.M_state_q_ns_0_o2_1_0_cascade_
T_14_23_wire_logic_cluster/lc_6/ltout
T_14_23_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_14_32_0_
T_14_32_wire_logic_cluster/carry_in_mux/cout
T_14_32_wire_logic_cluster/lc_0/in_3

Net : adcs.N_203
T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_8_19_sp4_h_l_9
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_3/in_0

End 

Net : uart_tx_N_170_1
T_12_24_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_45
T_13_22_sp4_h_l_1
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g0_0
T_13_24_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_45
T_13_22_sp4_h_l_1
T_16_18_sp4_v_t_36
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_5/s_r

T_12_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_8
T_14_20_sp4_v_t_45
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_8
T_14_20_sp4_v_t_45
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_45
T_13_22_sp4_h_l_1
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_8
T_14_20_sp4_v_t_45
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_45
T_13_22_sp4_h_l_1
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_45
T_13_22_sp4_h_l_1
T_13_22_lc_trk_g0_4
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_0/out
T_12_24_sp4_h_l_5
T_15_20_sp4_v_t_46
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_12_24_sp4_h_l_5
T_11_24_lc_trk_g0_5
T_11_24_wire_logic_cluster/lc_1/in_0

End 

Net : N_175_i
T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

T_13_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_3/cen

End 

Net : adcs.fifo_data_i_a3_4_0
T_11_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_1
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : adcs.M_samples_qZ0Z_20
T_10_19_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_44
T_11_22_sp4_h_l_9
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_6/out
T_10_18_sp4_v_t_44
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_6/in_0

End 

Net : adcs.N_204
T_12_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_8
T_10_17_sp4_v_t_45
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_8
T_10_21_lc_trk_g1_0
T_10_21_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.M_count_qZ0Z_18
T_15_30_wire_logic_cluster/lc_2/out
T_15_29_sp4_v_t_36
T_15_32_lc_trk_g0_4
T_15_32_wire_logic_cluster/lc_7/in_3

T_15_30_wire_logic_cluster/lc_2/out
T_15_29_sp4_v_t_36
T_14_32_lc_trk_g2_4
T_14_32_wire_logic_cluster/lc_1/in_1

End 

Net : sample_fifo.ram.M_sample_fifo_dout_6
T_8_22_wire_bram/ram/RDATA_6
T_8_20_sp4_v_t_47
T_9_20_sp4_h_l_10
T_13_20_sp4_h_l_1
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_9
T_14_31_wire_logic_cluster/lc_0/out
T_15_31_lc_trk_g0_0
T_15_31_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_14_31_0_
T_14_31_wire_logic_cluster/carry_in_mux/cout
T_14_31_wire_logic_cluster/lc_0/in_3

Net : adcs.N_206
T_12_21_wire_logic_cluster/lc_1/out
T_11_21_sp4_h_l_10
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_5/in_0

End 

Net : sample_fifo_M_waddr_q_0
T_10_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_1/in_0

T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_2/in_0

T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_7/in_1

T_10_24_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_47
T_10_23_lc_trk_g3_7
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_10
T_8_24_lc_trk_g1_2
T_8_24_input0_7
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0

T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_input_2_0
T_10_24_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_1/out
T_9_24_sp4_h_l_10
T_8_24_lc_trk_g1_2
T_8_24_input0_7
T_8_24_wire_bram/ram/WADDR_0

T_10_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g0_1
T_11_24_wire_logic_cluster/lc_6/in_1

End 

Net : adcs.fifo_data_i_a3_4_16
T_10_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g2_3
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : adcs.M_samples_qZ0Z_5
T_10_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_10_23_lc_trk_g1_6
T_10_23_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_6
T_10_19_sp4_v_t_43
T_10_23_sp4_v_t_39
T_9_24_lc_trk_g2_7
T_9_24_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.N_199
T_10_22_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_22_lc_trk_g0_4
T_10_22_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_3
T_14_23_wire_logic_cluster/lc_3/cout
T_14_23_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.M_main_clock_count_qZ0Z_0
T_10_27_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g2_7
T_11_26_wire_logic_cluster/lc_0/in_3

T_10_27_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g0_7
T_10_26_wire_logic_cluster/lc_0/in_1

T_10_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g1_7
T_10_27_wire_logic_cluster/lc_7/in_3

T_10_27_wire_logic_cluster/lc_7/out
T_11_27_lc_trk_g1_7
T_11_27_wire_logic_cluster/lc_5/in_3

End 

Net : adcs.M_main_clock_count_d7_3
T_11_26_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_41
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_10_25_lc_trk_g2_0
T_10_25_wire_logic_cluster/lc_7/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_41
T_12_19_sp4_v_t_41
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_1/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_41
T_12_19_sp4_v_t_41
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g0_0
T_10_27_wire_logic_cluster/lc_4/in_0

T_11_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g0_0
T_10_27_wire_logic_cluster/lc_7/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_1/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g0_0
T_10_27_wire_logic_cluster/lc_3/in_1

T_11_26_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g3_0
T_10_26_input_2_5
T_10_26_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx.M_ctr_q_RNO_0Z0Z_4_cascade_
T_14_23_wire_logic_cluster/lc_4/ltout
T_14_23_wire_logic_cluster/lc_5/in_2

End 

Net : adcs.M_main_clock_count_qZ0Z_4
T_10_27_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g2_4
T_11_26_wire_logic_cluster/lc_0/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g0_4
T_10_26_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g1_4
T_10_27_wire_logic_cluster/lc_4/in_1

End 

Net : adcs.un1_M_spi_cycle_q_1_c2
T_12_24_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_6/in_0

T_12_24_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g3_5
T_11_23_wire_logic_cluster/lc_5/in_3

End 

Net : adcs.M_samples_qZ0Z_21
T_10_19_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_47
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_2/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_46
T_9_22_lc_trk_g2_3
T_9_22_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g2_7
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : adcs.M_main_clock_count_qZ0Z_5
T_10_27_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g3_3
T_11_26_wire_logic_cluster/lc_6/in_0

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g0_3
T_10_26_wire_logic_cluster/lc_4/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g0_3
T_10_27_input_2_3
T_10_27_wire_logic_cluster/lc_3/in_2

End 

Net : sample_fifo.N_209
T_12_23_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_43
T_13_24_lc_trk_g0_6
T_13_24_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_3/in_1

End 

Net : sample_fifo.N_197_i
T_13_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_1/in_3

T_13_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g2_4
T_12_23_wire_logic_cluster/lc_7/in_3

End 

Net : adcs.M_main_clock_count_d7_4
T_11_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_37
T_12_24_lc_trk_g2_5
T_12_24_input_2_5
T_12_24_wire_logic_cluster/lc_5/in_2

T_11_26_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g3_6
T_10_25_wire_logic_cluster/lc_7/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_37
T_12_19_sp4_v_t_37
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_37
T_12_19_sp4_v_t_37
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_1/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g1_6
T_10_27_wire_logic_cluster/lc_7/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g1_6
T_10_27_wire_logic_cluster/lc_3/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g2_6
T_10_26_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g0_6
T_12_26_wire_logic_cluster/lc_1/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g1_6
T_10_27_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.N_208
T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : adcs.M_samples_qZ0Z_6
T_11_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_7
T_10_20_sp4_v_t_42
T_10_23_lc_trk_g1_2
T_10_23_input_2_3
T_10_23_wire_logic_cluster/lc_3/in_2

T_11_20_wire_logic_cluster/lc_1/out
T_11_17_sp12_v_t_22
T_11_24_lc_trk_g3_2
T_11_24_wire_logic_cluster/lc_2/in_1

T_11_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_7
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_3

End 

Net : adcs.M_main_clock_count_qZ0Z_3
T_12_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g2_1
T_11_26_wire_logic_cluster/lc_0/in_1

T_12_26_wire_logic_cluster/lc_1/out
T_11_26_sp4_h_l_10
T_10_26_lc_trk_g1_2
T_10_26_wire_logic_cluster/lc_2/in_1

T_12_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_1/in_0

End 

Net : uart_tx.M_ctr_qZ0Z_4
T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_7/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : sample_fifo.N_182_i
T_12_23_wire_logic_cluster/lc_7/out
T_2_23_sp12_h_l_1
T_8_23_lc_trk_g1_6
T_8_23_input0_7
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0

T_12_23_wire_logic_cluster/lc_7/out
T_2_23_sp12_h_l_1
T_8_23_lc_trk_g1_6
T_8_23_input0_7
T_8_23_wire_bram/ram/RADDR_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_14
T_8_21_wire_bram/ram/RDATA_14
T_9_21_sp4_h_l_2
T_12_17_sp4_v_t_39
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_6/in_0

End 

Net : slow_clock.M_count_qZ0Z_19
T_15_32_wire_logic_cluster/lc_3/out
T_15_32_lc_trk_g1_3
T_15_32_wire_logic_cluster/lc_7/in_1

T_15_32_wire_logic_cluster/lc_3/out
T_14_32_lc_trk_g2_3
T_14_32_wire_logic_cluster/lc_2/in_1

End 

Net : slow_clock.M_count_qZ0Z_14
T_15_31_wire_logic_cluster/lc_2/out
T_14_31_lc_trk_g2_2
T_14_31_wire_logic_cluster/lc_5/in_1

T_15_31_wire_logic_cluster/lc_2/out
T_15_31_lc_trk_g0_2
T_15_31_input_2_0
T_15_31_wire_logic_cluster/lc_0/in_2

End 

Net : N_211
T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_8_24_sp12_h_l_1
T_7_12_sp12_v_t_22
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_8_24_sp12_h_l_1
T_7_12_sp12_v_t_22
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_5/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_8_24_sp12_h_l_1
T_7_12_sp12_v_t_22
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_7/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_input_2_7
T_7_21_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_input_2_1
T_7_21_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_12_16_sp4_v_t_40
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_12_16_sp4_v_t_40
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_13_20_sp4_h_l_7
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_input_2_3
T_9_20_wire_logic_cluster/lc_3/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_input_2_7
T_9_20_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_9_20_sp4_h_l_8
T_9_20_lc_trk_g0_5
T_9_20_input_2_1
T_9_20_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_20_lc_trk_g3_2
T_12_20_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_20_lc_trk_g3_2
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_13_sp12_v_t_22
T_12_20_lc_trk_g3_2
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_12_22_lc_trk_g2_2
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_12_22_lc_trk_g2_2
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g1_1
T_13_24_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.M_main_clock_count_qZ0Z_2
T_10_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g0_1
T_11_26_wire_logic_cluster/lc_6/in_1

T_10_26_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g3_1
T_10_26_wire_logic_cluster/lc_1/in_1

End 

Net : slower_clock.un1_M_count_d_1_cry_8_THRU_CO
T_15_27_wire_logic_cluster/lc_0/out
T_14_28_lc_trk_g1_0
T_14_28_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_15_27_0_
T_15_27_wire_logic_cluster/carry_in_mux/cout
T_15_27_wire_logic_cluster/lc_0/in_3

Net : sample_fifo.ram.M_sample_fifo_dout_16
T_8_24_wire_bram/ram/RDATA_0
T_9_23_sp4_v_t_47
T_9_19_sp4_v_t_43
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_2/in_0

End 

Net : sample_fifo.M_waddr_delay_qZ0Z_1
T_13_23_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_4/in_1

T_13_23_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_5/in_0

End 

Net : slow_clock.M_count_d7_14_cascade_
T_15_31_wire_logic_cluster/lc_0/ltout
T_15_31_wire_logic_cluster/lc_1/in_2

End 

Net : slow_clock.M_count_d7_16
T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_17_30_sp4_h_l_3
T_16_30_sp4_v_t_38
T_15_31_lc_trk_g2_6
T_15_31_wire_logic_cluster/lc_2/in_0

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_17_30_sp4_h_l_3
T_16_30_sp4_v_t_38
T_15_32_lc_trk_g0_3
T_15_32_input_2_3
T_15_32_wire_logic_cluster/lc_3/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_17_30_sp4_h_l_3
T_16_30_sp4_v_t_38
T_15_32_lc_trk_g0_3
T_15_32_input_2_5
T_15_32_wire_logic_cluster/lc_5/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_16_26_sp4_v_t_42
T_16_29_lc_trk_g0_2
T_16_29_input_2_2
T_16_29_wire_logic_cluster/lc_2/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_16_30_sp4_v_t_42
T_15_31_lc_trk_g3_2
T_15_31_input_2_5
T_15_31_wire_logic_cluster/lc_5/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_15_30_lc_trk_g2_2
T_15_30_wire_logic_cluster/lc_7/in_1

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_15_30_lc_trk_g2_2
T_15_30_input_2_6
T_15_30_wire_logic_cluster/lc_6/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_15_30_lc_trk_g2_2
T_15_30_input_2_2
T_15_30_wire_logic_cluster/lc_2/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_30_sp4_h_l_7
T_15_30_lc_trk_g2_2
T_15_30_input_2_4
T_15_30_wire_logic_cluster/lc_4/in_2

T_13_30_wire_logic_cluster/lc_1/out
T_13_31_lc_trk_g0_1
T_13_31_wire_logic_cluster/lc_3/in_0

End 

Net : slow_clock.M_count_d7_20_cascade_
T_15_31_wire_logic_cluster/lc_1/ltout
T_15_31_wire_logic_cluster/lc_2/in_2

End 

Net : slow_clock.M_count_qZ0Z_20
T_14_32_wire_logic_cluster/lc_3/out
T_14_29_sp4_v_t_46
T_13_30_lc_trk_g3_6
T_13_30_wire_logic_cluster/lc_1/in_0

T_14_32_wire_logic_cluster/lc_3/out
T_14_32_lc_trk_g1_3
T_14_32_wire_logic_cluster/lc_3/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_15
T_14_31_wire_logic_cluster/lc_6/cout
T_14_31_wire_logic_cluster/lc_7/in_3

Net : slow_clock.M_count_qZ0Z_22
T_15_32_wire_logic_cluster/lc_5/out
T_15_32_lc_trk_g2_5
T_15_32_input_2_7
T_15_32_wire_logic_cluster/lc_7/in_2

T_15_32_wire_logic_cluster/lc_5/out
T_14_32_lc_trk_g3_5
T_14_32_wire_logic_cluster/lc_5/in_1

End 

Net : adcs.M_main_clock_count_qZ0Z_6
T_10_26_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g1_5
T_11_26_input_2_6
T_11_26_wire_logic_cluster/lc_6/in_2

T_10_26_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx.M_ctr_qZ1Z_3
T_14_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_7/in_1

T_14_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_3/in_1

End 

Net : sample_fifo.ram.M_sample_fifo_dout_22
T_8_24_wire_bram/ram/RDATA_6
T_9_20_sp4_v_t_38
T_10_20_sp4_h_l_3
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_2/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_21
T_8_24_wire_bram/ram/RDATA_5
T_8_20_sp4_v_t_41
T_9_20_sp4_h_l_4
T_9_20_lc_trk_g1_1
T_9_20_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_4_cascade_
T_13_22_wire_logic_cluster/lc_4/ltout
T_13_22_wire_logic_cluster/lc_5/in_2

End 

Net : sample_fifo.ram.M_sample_fifo_dout_4
T_8_22_wire_bram/ram/RDATA_4
T_9_19_sp4_v_t_47
T_10_19_sp4_h_l_10
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_4/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_1
T_8_22_wire_bram/ram/RDATA_1
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_10
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_savedData_qZ0Z_4
T_13_21_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.M_savedData_qZ0Z_0
T_13_21_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_4/in_3

End 

Net : N_198_i
T_10_23_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_7/in_0

T_10_23_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g1_0
T_10_24_wire_logic_cluster/lc_0/in_1

End 

Net : slow_clock.M_count_qZ0Z_21
T_14_32_wire_logic_cluster/lc_4/out
T_14_28_sp4_v_t_45
T_13_30_lc_trk_g0_3
T_13_30_input_2_1
T_13_30_wire_logic_cluster/lc_1/in_2

T_14_32_wire_logic_cluster/lc_4/out
T_14_32_lc_trk_g3_4
T_14_32_wire_logic_cluster/lc_4/in_1

End 

Net : slow_clock.M_count_qZ0Z_17
T_14_32_wire_logic_cluster/lc_0/out
T_15_31_lc_trk_g3_0
T_15_31_wire_logic_cluster/lc_7/in_0

T_14_32_wire_logic_cluster/lc_0/out
T_14_32_lc_trk_g3_0
T_14_32_wire_logic_cluster/lc_0/in_1

End 

Net : adcs.M_main_clock_count_qZ0Z_1
T_11_27_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g0_5
T_11_26_wire_logic_cluster/lc_6/in_3

T_11_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g3_5
T_10_26_input_2_0
T_10_26_wire_logic_cluster/lc_0/in_2

T_11_27_wire_logic_cluster/lc_5/out
T_11_27_lc_trk_g3_5
T_11_27_wire_logic_cluster/lc_5/in_1

End 

Net : slow_clock.M_count_d7_11
T_15_31_wire_logic_cluster/lc_7/out
T_15_31_lc_trk_g3_7
T_15_31_wire_logic_cluster/lc_1/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_0
T_8_22_wire_bram/ram/RDATA_0
T_8_19_sp4_v_t_38
T_9_19_sp4_h_l_8
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx.M_ctr_qZ0Z_1
T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : slow_clock.M_count_qZ0Z_16
T_14_31_wire_logic_cluster/lc_7/out
T_15_31_lc_trk_g1_7
T_15_31_wire_logic_cluster/lc_7/in_1

T_14_31_wire_logic_cluster/lc_7/out
T_14_31_lc_trk_g3_7
T_14_31_wire_logic_cluster/lc_7/in_1

End 

Net : slow_clock.M_count_d7_15
T_16_30_wire_logic_cluster/lc_3/out
T_16_27_sp4_v_t_46
T_16_31_sp4_v_t_39
T_13_31_sp4_h_l_2
T_13_31_lc_trk_g1_7
T_13_31_wire_logic_cluster/lc_3/in_1

T_16_30_wire_logic_cluster/lc_3/out
T_16_27_sp4_v_t_46
T_16_31_sp4_v_t_39
T_15_32_lc_trk_g2_7
T_15_32_wire_logic_cluster/lc_3/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_16_27_sp4_v_t_46
T_16_31_sp4_v_t_39
T_15_32_lc_trk_g2_7
T_15_32_wire_logic_cluster/lc_5/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_15_30_lc_trk_g3_3
T_15_30_wire_logic_cluster/lc_6/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_16_29_lc_trk_g1_3
T_16_29_wire_logic_cluster/lc_2/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_15_30_lc_trk_g3_3
T_15_30_wire_logic_cluster/lc_2/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_15_30_lc_trk_g3_3
T_15_30_wire_logic_cluster/lc_4/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g0_3
T_15_31_wire_logic_cluster/lc_5/in_0

T_16_30_wire_logic_cluster/lc_3/out
T_15_31_lc_trk_g0_3
T_15_31_wire_logic_cluster/lc_2/in_1

T_16_30_wire_logic_cluster/lc_3/out
T_15_30_lc_trk_g3_3
T_15_30_wire_logic_cluster/lc_7/in_3

End 

Net : slow_clock.un1_M_count_d_1_cry_14
T_14_31_wire_logic_cluster/lc_5/cout
T_14_31_wire_logic_cluster/lc_6/in_3

Net : adcs.M_samples_qZ0Z_4
T_10_19_wire_logic_cluster/lc_1/out
T_10_16_sp12_v_t_22
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_3/in_1

T_10_19_wire_logic_cluster/lc_1/out
T_10_16_sp12_v_t_22
T_10_23_sp4_v_t_38
T_9_24_lc_trk_g2_6
T_9_24_wire_logic_cluster/lc_5/in_1

T_10_19_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_1/in_3

End 

Net : adcs.M_samples_qZ0Z_12
T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : adcs.fifo_data_i_a3_4_8
T_10_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_36
T_9_22_lc_trk_g0_1
T_9_22_wire_logic_cluster/lc_5/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_5
T_8_22_wire_bram/ram/RDATA_5
T_9_22_sp4_h_l_4
T_12_18_sp4_v_t_41
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_3/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_17
T_8_24_wire_bram/ram/RDATA_1
T_9_23_sp4_v_t_45
T_9_19_sp4_v_t_45
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.N_200
T_11_22_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g2_3
T_10_21_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_7/in_3

End 

Net : adcs.N_191_cascade_
T_10_21_wire_logic_cluster/lc_6/ltout
T_10_21_wire_logic_cluster/lc_7/in_2

End 

Net : adcs.M_samples_qZ0Z_3
T_10_19_wire_logic_cluster/lc_4/out
T_10_11_sp12_v_t_23
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_11_19_sp4_h_l_8
T_10_19_sp4_v_t_45
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_4/in_0

End 

Net : adcs.M_samples_qZ0Z_7
T_10_20_wire_logic_cluster/lc_4/out
T_10_12_sp12_v_t_23
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_10_19_sp4_v_t_40
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_5/in_1

End 

Net : adcs.fifo_data_i_a3_3_16
T_10_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g2_7
T_9_23_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.fifo_data_i_a3_3_8
T_10_23_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_5/in_1

End 

Net : adcs.M_samples_qZ0Z_9
T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_6/in_3

T_9_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g0_0
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

End 

Net : adcs.M_samples_qZ0Z_15
T_11_25_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_37
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_5/in_0

T_11_25_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_37
T_8_21_sp4_h_l_6
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_3/in_1

End 

Net : adcs.M_samples_qZ0Z_10
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g1_1
T_9_22_wire_logic_cluster/lc_7/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

End 

Net : adcs.M_samples_qZ0Z_22
T_12_21_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_2/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_44
T_9_22_sp4_h_l_2
T_9_22_lc_trk_g0_7
T_9_22_wire_logic_cluster/lc_6/in_3

T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_2/in_1

End 

Net : sample_fifo.ram.M_sample_fifo_dout_13
T_8_21_wire_bram/ram/RDATA_13
T_9_20_sp4_v_t_37
T_10_20_sp4_h_l_5
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_23
T_8_24_wire_bram/ram/RDATA_7
T_8_20_sp4_v_t_37
T_9_20_sp4_h_l_0
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.N_131_0
T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_6/in_3

End 

Net : adcs.M_samples_qZ0Z_14
T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_10_21_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_47
T_10_21_sp4_v_t_43
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

End 

Net : sample_fifo.M_read_fifo_requested_d_2_sqmuxa_0_a3Z0Z_0_cascade_
T_13_24_wire_logic_cluster/lc_2/ltout
T_13_24_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_7
T_13_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_2/in_0

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_2
T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : adcs.M_samples_qZ0Z_11
T_10_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_46
T_10_23_lc_trk_g0_6
T_10_23_wire_logic_cluster/lc_5/in_1

T_10_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_46
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_7/in_0

End 

Net : adcs.M_samples_d_3_0_1_6_cascade_
T_11_20_wire_logic_cluster/lc_0/ltout
T_11_20_wire_logic_cluster/lc_1/in_2

End 

Net : adcs.M_samples_d_3_0_1_4_cascade_
T_10_19_wire_logic_cluster/lc_0/ltout
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : adcs.N_207
T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_3/in_1

End 

Net : adcs.M_samples_d_3_0_1_5_cascade_
T_10_19_wire_logic_cluster/lc_2/ltout
T_10_19_wire_logic_cluster/lc_3/in_2

End 

Net : adcs.M_samples_qZ0Z_23
T_12_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g3_3
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_10_22_sp4_h_l_3
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_3/in_0

End 

Net : sample_fifo.M_send_sync_byte_d_0_sqmuxa_i_i_a3Z0Z_3_cascade_
T_14_24_wire_logic_cluster/lc_1/ltout
T_14_24_wire_logic_cluster/lc_2/in_2

End 

Net : N_261
T_14_24_wire_logic_cluster/lc_2/out
T_12_24_sp4_h_l_1
T_11_24_lc_trk_g1_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_14_24_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g1_2
T_14_25_wire_logic_cluster/lc_7/in_0

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_0/in_1

T_14_24_wire_logic_cluster/lc_2/out
T_14_25_lc_trk_g1_2
T_14_25_wire_logic_cluster/lc_6/in_1

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_6/in_1

End 

Net : M_samples_until_sync_byte_qZ0Z_3
T_14_25_wire_logic_cluster/lc_7/out
T_14_23_sp4_v_t_43
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_1/in_0

T_14_25_wire_logic_cluster/lc_7/out
T_14_25_lc_trk_g1_7
T_14_25_wire_logic_cluster/lc_3/in_1

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_8
T_14_30_wire_logic_cluster/lc_7/out
T_15_30_lc_trk_g0_7
T_15_30_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.M_samples_qZ0Z_2
T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_46
T_8_24_sp4_h_l_4
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_6/in_3

T_11_21_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_7/in_1

End 

Net : slow_clock.un1_M_count_d_1_cry_7
T_14_30_wire_logic_cluster/lc_6/cout
T_14_30_wire_logic_cluster/lc_7/in_3

Net : adcs.M_samples_qZ0Z_17
T_10_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g0_3
T_9_23_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g1_3
T_10_22_wire_logic_cluster/lc_3/in_1

End 

Net : adcs.fifo_data_i_a3_3_0
T_11_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_10
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : adcs.M_samples_qZ0Z_18
T_11_21_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_3/out
T_9_21_sp4_h_l_3
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_6/in_3

T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g2_3
T_11_21_input_2_3
T_11_21_wire_logic_cluster/lc_3/in_2

End 

Net : adcs.M_samples_qZ0Z_13
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_2/in_3

T_10_21_wire_logic_cluster/lc_4/out
T_10_20_sp4_v_t_40
T_9_23_lc_trk_g3_0
T_9_23_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_3
T_13_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : sample_fifo.ram.M_sample_fifo_dout_11
T_8_21_wire_bram/ram/RDATA_11
T_7_21_sp4_h_l_0
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_2/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_7
T_8_22_wire_bram/ram/RDATA_7
T_9_18_sp4_v_t_36
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_bitCtr_qZ0Z_1
T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_5/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_18_sp12_v_t_23
T_13_24_lc_trk_g2_4
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_6/in_1

End 

Net : adcs.M_spi_cycle_q_RNIHNE5_0Z0Z_1_cascade_
T_11_22_wire_logic_cluster/lc_6/ltout
T_11_22_wire_logic_cluster/lc_7/in_2

End 

Net : adcs.M_samples_qZ0Z_19
T_11_21_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g0_6
T_11_22_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_6/out
T_11_20_sp4_v_t_44
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_6/in_1

End 

Net : slow_clock.M_count_q_RNO_0Z0Z_6
T_14_30_wire_logic_cluster/lc_5/out
T_15_30_lc_trk_g0_5
T_15_30_wire_logic_cluster/lc_7/in_0

End 

Net : slow_clock.un1_M_count_d_1_cry_5
T_14_30_wire_logic_cluster/lc_4/cout
T_14_30_wire_logic_cluster/lc_5/in_3

Net : slow_clock.un1_M_count_d_1_cry_12
T_14_31_wire_logic_cluster/lc_3/cout
T_14_31_wire_logic_cluster/lc_4/in_3

Net : slower_clock.un1_M_count_d_1_cry_12
T_15_27_wire_logic_cluster/lc_3/cout
T_15_27_wire_logic_cluster/lc_4/in_3

Net : uart_tx.M_bitCtr_qZ1Z_0
T_14_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

T_14_22_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_40
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx.M_ctr_q_RNO_0Z0Z_0
T_14_23_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_wire_logic_cluster/lc_2/in_0

End 

Net : adcs.M_spi_cycle_q_RNI0MKH1Z0Z_0
T_10_25_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx.M_state_q_ns_0_a2_1_3_0_cascade_
T_13_24_wire_logic_cluster/lc_0/ltout
T_13_24_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.M_state_q_ns_0_a2_1_1_0
T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_0/in_3

End 

Net : adcs.un1_M_main_clock_count_d_1_cry_2
T_10_26_wire_logic_cluster/lc_1/cout
T_10_26_wire_logic_cluster/lc_2/in_3

Net : adcs.un1_M_main_clock_count_d_1_cry_2_THRU_CO
T_10_26_wire_logic_cluster/lc_2/out
T_10_26_sp4_h_l_9
T_12_26_lc_trk_g3_4
T_12_26_input_2_1
T_12_26_wire_logic_cluster/lc_1/in_2

End 

Net : slow_clock.un1_M_count_d_1_cry_11
T_14_31_wire_logic_cluster/lc_2/cout
T_14_31_wire_logic_cluster/lc_3/in_3

Net : slower_clock.un1_M_count_d_1_cry_11
T_15_27_wire_logic_cluster/lc_2/cout
T_15_27_wire_logic_cluster/lc_3/in_3

Net : M_samples_until_sync_byte_q_RNO_0Z0Z_1
T_14_25_wire_logic_cluster/lc_1/out
T_14_23_sp4_v_t_47
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_0/in_0

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_0
T_14_25_wire_logic_cluster/lc_0/cout
T_14_25_wire_logic_cluster/lc_1/in_3

Net : sample_fifo.ram.M_sample_fifo_dout_2
T_8_22_wire_bram/ram/RDATA_2
T_8_18_sp4_v_t_47
T_7_21_lc_trk_g3_7
T_7_21_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx.un1_M_ctr_q_3_cry_1
T_14_23_wire_logic_cluster/lc_1/cout
T_14_23_wire_logic_cluster/lc_2/in_3

Net : M_samples_until_sync_byte_qZ0Z_0
T_14_24_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g0_6
T_14_25_input_2_0
T_14_25_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_2/in_1

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g2_6
T_14_24_wire_logic_cluster/lc_6/in_0

End 

Net : adcs.M_samples_qZ0Z_16
T_11_21_wire_logic_cluster/lc_4/out
T_10_21_sp4_h_l_0
T_6_21_sp4_h_l_3
T_9_21_sp4_v_t_38
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_4/out
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_4/in_0

End 

Net : sample_fifo.N_235
T_12_23_wire_logic_cluster/lc_5/out
T_4_23_sp12_h_l_1
T_8_23_lc_trk_g0_2
T_8_23_input0_6
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1

T_12_23_wire_logic_cluster/lc_5/out
T_4_23_sp12_h_l_1
T_8_23_lc_trk_g0_2
T_8_23_input0_6
T_8_23_wire_bram/ram/RADDR_1

End 

Net : sample_fifo.N_213_cascade_
T_12_23_wire_logic_cluster/lc_4/ltout
T_12_23_wire_logic_cluster/lc_5/in_2

End 

Net : sample_fifo.M_waddr_delay_qZ0Z_0
T_11_24_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_40
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_40
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_40
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_6/out
T_11_23_sp4_v_t_44
T_12_23_sp4_h_l_9
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_5/in_0

End 

Net : adcs.un1_M_main_clock_count_d_1_cry_4_THRU_CO
T_10_26_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_3/in_3

End 

Net : adcs.un1_M_main_clock_count_d_1_cry_4
T_10_26_wire_logic_cluster/lc_3/cout
T_10_26_wire_logic_cluster/lc_4/in_3

Net : un1_M_samples_until_sync_byte_q_1_cry_3_c_RNIISAZ0Z01
T_14_25_wire_logic_cluster/lc_4/out
T_14_25_lc_trk_g1_4
T_14_25_wire_logic_cluster/lc_6/in_3

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_3
T_14_25_wire_logic_cluster/lc_3/cout
T_14_25_wire_logic_cluster/lc_4/in_3

Net : M_samples_until_sync_byte_qZ0Z_2
T_14_24_wire_logic_cluster/lc_3/out
T_14_23_sp4_v_t_38
T_14_25_lc_trk_g3_3
T_14_25_input_2_2
T_14_25_wire_logic_cluster/lc_2/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_2
T_14_25_wire_logic_cluster/lc_2/cout
T_14_25_wire_logic_cluster/lc_3/in_3

Net : M_samples_until_sync_byte_q_RNO_0Z0Z_3
T_14_25_wire_logic_cluster/lc_3/out
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_7/in_1

End 

Net : adcs.un1_M_main_clock_count_d_1_cry_3
T_10_26_wire_logic_cluster/lc_2/cout
T_10_26_wire_logic_cluster/lc_3/in_3

Net : adcs.un1_M_main_clock_count_d_1_cry_3_THRU_CO
T_10_26_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g1_3
T_10_27_input_2_4
T_10_27_wire_logic_cluster/lc_4/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_10
T_15_27_wire_logic_cluster/lc_1/cout
T_15_27_wire_logic_cluster/lc_2/in_3

Net : adcs.N_208_cascade_
T_11_21_wire_logic_cluster/lc_1/ltout
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : adcs.N_201_cascade_
T_11_21_wire_logic_cluster/lc_5/ltout
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx.un1_M_ctr_q_3_cry_0
T_14_23_wire_logic_cluster/lc_0/cout
T_14_23_wire_logic_cluster/lc_1/in_3

Net : adcs.N_199_cascade_
T_10_22_wire_logic_cluster/lc_4/ltout
T_10_22_wire_logic_cluster/lc_5/in_2

End 

Net : sample_fifo.ram.M_sample_fifo_dout_20
T_8_24_wire_bram/ram/RDATA_4
T_7_23_lc_trk_g2_3
T_7_23_wire_logic_cluster/lc_7/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_8
T_8_21_wire_bram/ram/RDATA_8
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_4/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_19
T_8_24_wire_bram/ram/RDATA_3
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_5/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_10
T_8_21_wire_bram/ram/RDATA_10
T_7_21_lc_trk_g3_5
T_7_21_wire_logic_cluster/lc_0/in_0

End 

Net : sample_fifo.ram.M_sample_fifo_dout_18
T_8_24_wire_bram/ram/RDATA_2
T_7_23_lc_trk_g2_5
T_7_23_wire_logic_cluster/lc_1/in_0

End 

Net : M_samples_until_sync_byte_qZ0Z_4
T_14_25_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g1_6
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_14_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g2_6
T_14_25_input_2_4
T_14_25_wire_logic_cluster/lc_4/in_2

End 

Net : adcs.M_samples_qZ0Z_1
T_10_22_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_5/out
T_10_21_sp4_v_t_42
T_9_24_lc_trk_g3_2
T_9_24_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g1_5
T_10_22_wire_logic_cluster/lc_5/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_9
T_15_27_wire_logic_cluster/lc_0/cout
T_15_27_wire_logic_cluster/lc_1/in_3

Net : slow_clock.un1_M_count_d_1_cry_9
T_14_31_wire_logic_cluster/lc_0/cout
T_14_31_wire_logic_cluster/lc_1/in_3

Net : M_samples_until_sync_byte_qZ0Z_1
T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g2_0
T_14_24_wire_logic_cluster/lc_1/in_3

T_14_24_wire_logic_cluster/lc_0/out
T_14_25_lc_trk_g0_0
T_14_25_wire_logic_cluster/lc_1/in_1

End 

Net : adcs.M_samples_qZ0Z_0
T_11_21_wire_logic_cluster/lc_2/out
T_11_21_sp4_h_l_9
T_10_21_sp4_v_t_38
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_2/in_1

End 

Net : sample_fifo.ram.M_sample_fifo_dout_9
T_8_21_wire_bram/ram/RDATA_9
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_1/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_15
T_8_21_wire_bram/ram/RDATA_15
T_9_20_lc_trk_g2_0
T_9_20_wire_logic_cluster/lc_5/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_3
T_8_22_wire_bram/ram/RDATA_3
T_7_21_lc_trk_g2_4
T_7_21_wire_logic_cluster/lc_5/in_3

End 

Net : sample_fifo.ram.M_sample_fifo_dout_12
T_8_21_wire_bram/ram/RDATA_12
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx.N_124_i
T_14_22_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_5/in_0

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g1_1
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_1_c_RNIEMZ0Z801
T_14_25_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_3/in_3

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_1
T_14_25_wire_logic_cluster/lc_1/cout
T_14_25_wire_logic_cluster/lc_2/in_3

Net : uart_tx.M_savedData_qZ0Z_5
T_13_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx.M_txReg_q_RNOZ0Z_1_cascade_
T_14_21_wire_logic_cluster/lc_0/ltout
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx.M_savedData_qZ0Z_1
T_13_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : M_samples_until_sync_byte_qZ0Z_5
T_14_25_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_2/in_0

T_14_25_wire_logic_cluster/lc_5/out
T_14_25_lc_trk_g0_5
T_14_25_input_2_5
T_14_25_wire_logic_cluster/lc_5/in_2

End 

Net : adcs.N_206_cascade_
T_12_21_wire_logic_cluster/lc_1/ltout
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : adcs.M_spi_cycle_q_RNIR468Z0Z_1_cascade_
T_12_22_wire_logic_cluster/lc_6/ltout
T_12_22_wire_logic_cluster/lc_7/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_7
T_15_26_wire_logic_cluster/lc_6/cout
T_15_26_wire_logic_cluster/lc_7/in_3

Net : slower_clock.un1_M_count_d_1_cry_6
T_15_26_wire_logic_cluster/lc_5/cout
T_15_26_wire_logic_cluster/lc_6/in_3

Net : slow_clock.un1_M_count_d_1_cry_6
T_14_30_wire_logic_cluster/lc_5/cout
T_14_30_wire_logic_cluster/lc_6/in_3

Net : N_261_cascade_
T_14_24_wire_logic_cluster/lc_2/ltout
T_14_24_wire_logic_cluster/lc_3/in_2

End 

Net : adcs.un1_M_main_clock_count_d_1_cry_5
T_10_26_wire_logic_cluster/lc_4/cout
T_10_26_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_samples_until_sync_byte_q_1_cry_4
T_14_25_wire_logic_cluster/lc_4/cout
T_14_25_wire_logic_cluster/lc_5/in_3

End 

Net : M_samples_buffer_qZ0Z_12
T_7_21_wire_logic_cluster/lc_7/out
T_7_19_sp4_v_t_43
T_8_19_sp4_h_l_6
T_12_19_sp4_h_l_2
T_12_19_lc_trk_g1_7
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_5
T_15_26_wire_logic_cluster/lc_4/cout
T_15_26_wire_logic_cluster/lc_5/in_3

Net : slow_clock.un1_M_count_d_1_cry_4
T_14_30_wire_logic_cluster/lc_3/cout
T_14_30_wire_logic_cluster/lc_4/in_3

Net : slower_clock.un1_M_count_d_1_cry_4
T_15_26_wire_logic_cluster/lc_3/cout
T_15_26_wire_logic_cluster/lc_4/in_3

Net : adcs.M_samples_qZ0Z_8
T_10_21_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g1_0
T_9_22_input_2_5
T_9_22_wire_logic_cluster/lc_5/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g0_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

End 

Net : M_samples_buffer_qZ0Z_0
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_14_19_sp4_v_t_41
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx.N_124_i_cascade_
T_14_22_wire_logic_cluster/lc_1/ltout
T_14_22_wire_logic_cluster/lc_2/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_3
T_15_26_wire_logic_cluster/lc_2/cout
T_15_26_wire_logic_cluster/lc_3/in_3

Net : slow_clock.un1_M_count_d_1_cry_3
T_14_30_wire_logic_cluster/lc_2/cout
T_14_30_wire_logic_cluster/lc_3/in_3

Net : M_samples_buffer_qZ0Z_8
T_9_20_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_40
T_10_19_sp4_h_l_5
T_11_19_lc_trk_g2_5
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : M_samples_buffer_qZ0Z_18
T_7_23_wire_logic_cluster/lc_1/out
T_7_21_sp4_v_t_47
T_8_21_sp4_h_l_3
T_7_21_lc_trk_g1_3
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

End 

Net : M_samples_buffer_qZ0Z_7
T_9_20_wire_logic_cluster/lc_0/out
T_10_17_sp4_v_t_41
T_11_21_sp4_h_l_4
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : slower_clock.un1_M_count_d_1_cry_2
T_15_26_wire_logic_cluster/lc_1/cout
T_15_26_wire_logic_cluster/lc_2/in_3

Net : slow_clock.un1_M_count_d_1_cry_2
T_14_30_wire_logic_cluster/lc_1/cout
T_14_30_wire_logic_cluster/lc_2/in_3

Net : M_samples_buffer_qZ0Z_2
T_7_21_wire_logic_cluster/lc_1/out
T_3_21_sp12_h_l_1
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : M_samples_buffer_qZ0Z_21
T_9_20_wire_logic_cluster/lc_6/out
T_8_20_sp12_h_l_0
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : M_samples_buffer_qZ0Z_9
T_9_20_wire_logic_cluster/lc_1/out
T_5_20_sp12_h_l_1
T_12_20_lc_trk_g1_1
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

End 

Net : slower_clock.un1_M_count_d_1_cry_1
T_15_26_wire_logic_cluster/lc_0/cout
T_15_26_wire_logic_cluster/lc_1/in_3

Net : slow_clock.un1_M_count_d_1_cry_1
T_14_30_wire_logic_cluster/lc_0/cout
T_14_30_wire_logic_cluster/lc_1/in_3

Net : adcs.un1_M_main_clock_count_d_1_cry_1
T_10_26_wire_logic_cluster/lc_0/cout
T_10_26_wire_logic_cluster/lc_1/in_3

Net : M_samples_buffer_qZ0Z_3
T_7_21_wire_logic_cluster/lc_5/out
T_7_21_sp12_h_l_1
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : M_samples_buffer_qZ0Z_20
T_7_23_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_38
T_7_21_lc_trk_g2_6
T_7_21_wire_logic_cluster/lc_7/in_1

End 

Net : M_samples_buffer_qZ0Z_13
T_12_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_3
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : M_samples_buffer_qZ0Z_4
T_12_19_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_41
T_13_21_lc_trk_g0_1
T_13_21_wire_logic_cluster/lc_4/in_1

End 

Net : sample_fifo.N_197_i_cascade_
T_13_23_wire_logic_cluster/lc_4/ltout
T_13_23_wire_logic_cluster/lc_5/in_2

End 

Net : M_samples_buffer_qZ0Z_14
T_12_20_wire_logic_cluster/lc_6/out
T_12_20_sp4_h_l_1
T_14_20_lc_trk_g2_4
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

End 

Net : M_samples_buffer_qZ0Z_15
T_9_20_wire_logic_cluster/lc_5/out
T_8_20_sp4_h_l_2
T_9_20_lc_trk_g2_2
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

End 

Net : M_samples_buffer_qZ0Z_19
T_7_23_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_47
T_7_21_lc_trk_g2_2
T_7_21_input_2_2
T_7_21_wire_logic_cluster/lc_2/in_2

End 

Net : M_samples_buffer_qZ0Z_10
T_7_21_wire_logic_cluster/lc_0/out
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_1/in_1

End 

Net : M_samples_buffer_qZ0Z_11
T_7_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_5/in_1

End 

Net : M_samples_buffer_qZ0Z_23
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : led_c_1
T_13_29_wire_logic_cluster/lc_7/out
T_13_29_lc_trk_g3_7
T_13_29_wire_logic_cluster/lc_7/in_1

T_13_29_wire_logic_cluster/lc_7/out
T_3_29_sp12_h_l_1
T_14_17_sp12_v_t_22
T_15_17_sp12_h_l_1
T_26_5_sp12_v_t_22
T_26_4_sp4_v_t_46
T_27_4_sp4_h_l_4
T_31_4_sp4_h_l_0
T_33_4_lc_trk_g1_0
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_samples_buffer_qZ0Z_6
T_14_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : M_samples_buffer_qZ0Z_17
T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_1/in_1

End 

Net : led_c_0
T_13_31_wire_logic_cluster/lc_3/out
T_13_31_lc_trk_g0_3
T_13_31_input_2_3
T_13_31_wire_logic_cluster/lc_3/in_2

T_13_31_wire_logic_cluster/lc_3/out
T_13_30_sp12_v_t_22
T_13_18_sp12_v_t_22
T_13_6_sp12_v_t_22
T_14_6_sp12_h_l_1
T_26_6_sp12_h_l_1
T_33_6_lc_trk_g0_6
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_samples_buffer_qZ0Z_22
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g0_2
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : M_samples_buffer_qZ0Z_16
T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g0_2
T_9_20_input_2_4
T_9_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_samples_buffer_qZ0Z_1
T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : reset_cond.M_stage_qZ0Z_2
T_32_15_wire_logic_cluster/lc_7/out
T_32_16_lc_trk_g1_7
T_32_16_wire_logic_cluster/lc_7/in_3

End 

Net : reset_cond.M_stage_qZ0Z_1
T_31_15_wire_logic_cluster/lc_1/out
T_32_15_lc_trk_g1_1
T_32_15_wire_logic_cluster/lc_7/in_3

End 

Net : M_samples_buffer_qZ0Z_5
T_12_20_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_5/in_3

End 

Net : reset_cond.M_stage_qZ0Z_0
T_31_15_wire_logic_cluster/lc_4/out
T_31_15_lc_trk_g0_4
T_31_15_wire_logic_cluster/lc_1/in_3

End 

Net : usb_tx_c
T_15_21_wire_logic_cluster/lc_0/out
T_15_17_sp12_v_t_23
T_15_5_sp12_v_t_23
T_16_5_sp12_h_l_0
T_19_5_sp4_h_l_5
T_22_1_sp4_v_t_46
T_22_0_span4_vert_7
T_22_0_lc_trk_g0_7
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : adcs.N_264
T_12_24_wire_logic_cluster/lc_4/out
T_12_23_sp4_v_t_40
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_1/in_0

End 

Net : adcs.N_216
T_12_23_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_6/in_1

End 

Net : adc_c_2
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_19_lc_trk_g0_2
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_7/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_11_21_lc_trk_g1_1
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_21_sp4_v_t_39
T_10_22_lc_trk_g2_7
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_3/in_1

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_6/in_0

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_12_21_sp4_h_l_9
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_2/in_0

T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_10_17_sp4_h_l_11
T_13_17_sp4_v_t_46
T_13_21_sp4_v_t_42
T_12_22_lc_trk_g3_2
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

End 

Net : adc_c_1
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_11_18_sp4_v_t_41
T_10_21_lc_trk_g3_1
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_8_18_sp4_h_l_11
T_11_18_sp4_v_t_41
T_11_22_sp4_v_t_37
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_0/in_0

End 

Net : adc_c_0
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_19_lc_trk_g2_4
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_1/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_3/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_20_lc_trk_g0_1
T_10_20_wire_logic_cluster/lc_4/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_11_20_lc_trk_g2_1
T_11_20_wire_logic_cluster/lc_1/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_43
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_6/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_2/in_0

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_22_lc_trk_g1_1
T_10_22_wire_logic_cluster/lc_5/in_1

T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_8_18_sp4_h_l_1
T_11_18_sp4_v_t_43
T_11_21_lc_trk_g0_3
T_11_21_input_2_7
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : N_54
T_11_26_wire_logic_cluster/lc_1/out
T_7_26_sp12_h_l_1
T_6_26_sp12_v_t_22
T_6_29_sp4_v_t_42
T_2_33_span4_horz_r_1
T_3_33_lc_trk_g0_5
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_104_i
T_12_24_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_36
T_9_25_sp4_h_l_1
T_5_25_sp4_h_l_1
T_0_25_span4_horz_4
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_spi_cycle_q_rep0_i_0
T_9_25_wire_logic_cluster/lc_6/out
T_0_25_span12_horz_3
T_0_25_lc_trk_g0_3
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_6_22_wire_logic_cluster/lc_6/out
T_7_21_sp4_v_t_45
T_8_21_sp4_h_l_8
T_8_21_lc_trk_g1_5
T_8_21_wire_bram/ram/RE

T_6_22_wire_logic_cluster/lc_6/out
T_5_22_sp4_h_l_4
T_8_18_sp4_v_t_41
T_8_22_lc_trk_g0_4
T_8_22_wire_bram/ram/WE

T_6_22_wire_logic_cluster/lc_6/out
T_5_22_sp4_h_l_4
T_8_22_sp4_v_t_44
T_8_23_lc_trk_g2_4
T_8_23_wire_bram/ram/RE

T_6_22_wire_logic_cluster/lc_6/out
T_5_22_sp4_h_l_4
T_8_22_sp4_v_t_41
T_8_24_lc_trk_g2_4
T_8_24_wire_bram/ram/WE

End 

Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_18_5_sp12_h_l_0
T_29_5_sp12_v_t_23
T_29_11_sp4_v_t_39
T_30_15_sp4_h_l_2
T_31_15_lc_trk_g3_2
T_31_15_wire_logic_cluster/lc_4/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_18_5_sp12_h_l_0
T_29_5_sp12_v_t_23
T_29_11_sp4_v_t_39
T_30_15_sp4_h_l_2
T_31_15_lc_trk_g3_2
T_31_15_wire_logic_cluster/lc_1/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_18_5_sp12_h_l_0
T_29_5_sp12_v_t_23
T_29_11_sp4_v_t_39
T_30_15_sp4_h_l_2
T_32_15_lc_trk_g2_7
T_32_15_wire_logic_cluster/lc_7/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_18_5_sp12_h_l_0
T_29_5_sp12_v_t_23
T_30_17_sp12_h_l_0
T_29_17_sp4_h_l_1
T_32_13_sp4_v_t_42
T_32_16_lc_trk_g0_2
T_32_16_wire_logic_cluster/lc_7/in_1

End 

Net : clk_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_31_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_29_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_30_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_32_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_31_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_32_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_32_wire_logic_cluster/lc_3/clk

End 

