// Seed: 1900591195
module module_0 ();
  tri id_2;
  id_3(
      .id_0(id_4 * id_2), .id_1(1 > id_4), .id_2(1), .id_3(1 < id_4)
  );
  wor id_5 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  assign id_0 = id_3;
  wand id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  assign id_4 = 1;
  generate
    assign id_0 = id_3;
  endgenerate
  assign id_3 = 1;
endmodule
