$date
	Tue May 18 15:04:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Ramdom_creater $end
$var wire 1 ! out $end
$var reg 5 " D [4:0] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$scope module U1 $end
$var wire 5 % D [4:0] $end
$var wire 1 & F $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 1 ! out $end
$var reg 5 ' Q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
x&
b1 %
0$
0#
b1 "
x!
$end
#10
1&
0!
b1 '
1#
#20
1$
0#
#30
0&
1!
b10000 '
1#
#40
0#
#50
0!
b1000 '
1#
#60
0#
#70
1&
b100 '
1#
#80
0#
#90
0&
1!
b10010 '
1#
#100
0#
#110
1&
0!
b1001 '
1#
#120
0#
#130
1!
b10100 '
1#
#140
0#
#150
0&
b11010 '
1#
#160
0#
#170
0!
b1101 '
1#
#180
0#
#190
1&
b110 '
1#
#200
0#
#210
1!
b10011 '
1#
#220
0#
#230
b11001 '
1#
#240
0#
#250
b11100 '
1#
#260
0#
#270
b11110 '
1#
#280
0#
#290
0&
b11111 '
1#
#300
0#
#310
0!
b1111 '
1#
#320
0#
#330
b111 '
1#
#340
0#
#350
1&
b11 '
1#
#360
0#
#370
1!
b10001 '
1#
#380
0#
#390
0&
b11000 '
1#
#400
0#
#410
1&
0!
b1100 '
1#
#420
0#
#430
1!
b10110 '
1#
#440
0#
#450
b11011 '
1#
#460
0#
#470
0&
b11101 '
1#
#480
0#
#490
1&
0!
b1110 '
1#
#500
0#
#510
0&
1!
b10111 '
1#
#520
0#
#530
1&
0!
b1011 '
1#
#540
0#
#550
0&
1!
b10101 '
1#
#560
0#
#570
0!
b1010 '
1#
#580
0#
#590
b101 '
1#
#600
0#
#610
b10 '
1#
#620
0#
#630
1&
b1 '
1#
#640
0#
#650
0&
1!
b10000 '
1#
#660
0#
#670
0!
b1000 '
1#
#680
0#
#690
1&
b100 '
1#
#700
0#
#710
0&
1!
b10010 '
1#
#720
0#
#730
1&
0!
b1001 '
1#
#740
0#
#750
1!
b10100 '
1#
#760
0#
#770
0&
b11010 '
1#
#780
0#
#790
0!
b1101 '
1#
#800
0#
#810
1&
b110 '
1#
#820
0#
#830
1!
b10011 '
1#
#840
0#
#850
b11001 '
1#
#860
0#
#870
b11100 '
1#
#880
0#
#890
b11110 '
1#
#900
0#
#910
0&
b11111 '
1#
#920
0#
#930
0!
b1111 '
1#
#940
0#
#950
b111 '
1#
#960
0#
#970
1&
b11 '
1#
#980
0#
#990
1!
b10001 '
1#
#1000
0#
#1010
0&
b11000 '
1#
#1020
0#
#1030
1&
0!
b1100 '
1#
#1040
0#
#1050
1!
b10110 '
1#
#1060
0#
#1070
b11011 '
1#
#1080
