{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517859166363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517859166373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 19:32:46 2018 " "Processing started: Mon Feb 05 19:32:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517859166373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517859166373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultCal -c MultCal " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultCal -c MultCal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517859166373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1517859168605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/multcal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/multcal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultCal_tb " "Found entity 1: MultCal_tb" {  } { { "simulation/MultCal_tb.v" "" { Text "C:/FPGA_workspace/MultCal/simulation/MultCal_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517859216715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multcal.v 5 5 " "Found 5 design units, including 5 entities, in source file multcal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultCal " "Found entity 1: MultCal" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""} { "Info" "ISGN_ENTITY_NAME" "2 Multiplier2by3 " "Found entity 2: Multiplier2by3" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""} { "Info" "ISGN_ENTITY_NAME" "3 FirstR " "Found entity 3: FirstR" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""} { "Info" "ISGN_ENTITY_NAME" "4 SecondR " "Found entity 4: SecondR" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""} { "Info" "ISGN_ENTITY_NAME" "5 Adder1Bit " "Found entity 5: Adder1Bit" {  } { { "MultCal.v" "" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517859216725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultCal " "Elaborating entity \"MultCal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1517859217012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier2by3 Multiplier2by3:inner " "Elaborating entity \"Multiplier2by3\" for hierarchy \"Multiplier2by3:inner\"" {  } { { "MultCal.v" "inner" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517859217041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirstR Multiplier2by3:inner\|FirstR:comp1 " "Elaborating entity \"FirstR\" for hierarchy \"Multiplier2by3:inner\|FirstR:comp1\"" {  } { { "MultCal.v" "comp1" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517859217192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Multiplier2by3:inner\|FirstR:comp1\|Adder1Bit:top " "Elaborating entity \"Adder1Bit\" for hierarchy \"Multiplier2by3:inner\|FirstR:comp1\|Adder1Bit:top\"" {  } { { "MultCal.v" "top" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517859217215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondR Multiplier2by3:inner\|SecondR:comp_p2 " "Elaborating entity \"SecondR\" for hierarchy \"Multiplier2by3:inner\|SecondR:comp_p2\"" {  } { { "MultCal.v" "comp_p2" { Text "C:/FPGA_workspace/MultCal/MultCal.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517859217249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1517859219912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1517859220099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1517859222402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517859222402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1517859230146 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1517859230146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1517859230146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1517859230146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517859230850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 19:33:50 2018 " "Processing ended: Mon Feb 05 19:33:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517859230850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517859230850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517859230850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517859230850 ""}
