@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.3/msys/bin/g++.exe"
   Compiling LDPC_Out.cpp_pre.cpp.tb.cpp
   Compiling Out_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_LDPC_Out.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
correct data bit 
correct read position 
correct data bit 
correct read position 
correct data bit 
correct read position 
all test passed 

C:\Users\dougo\LDPC_Out\solution1\sim\verilog>call xelab xil_defaultlib.apatb_LDPC_Out_top -prj LDPC_Out.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s LDPC_Out  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_LDPC_Out_top -prj LDPC_Out.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s LDPC_Out 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/LDPC_Out.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LDPC_Out_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/LDPC_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_Out
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LDPC_Out
Compiling module xil_defaultlib.AESL_automem_mem_out0
Compiling module xil_defaultlib.AESL_automem_mem_out1
Compiling module xil_defaultlib.AESL_automem_mem_out2
Compiling module xil_defaultlib.AESL_automem_mem_out3
Compiling module xil_defaultlib.AESL_automem_mem_out4
Compiling module xil_defaultlib.AESL_automem_mem_out5
Compiling module xil_defaultlib.AESL_automem_mem_out6
Compiling module xil_defaultlib.AESL_automem_mem_out7
Compiling module xil_defaultlib.apatb_LDPC_Out_top
Built simulation snapshot LDPC_Out

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dougo/LDPC_Out/solution1/sim/verilog/xsim.dir/LDPC_Out/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dougo/LDPC_Out/solution1/sim/verilog/xsim.dir/LDPC_Out/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 10 20:35:05 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 10 20:35:05 2019...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/LDPC_Out/xsim_script.tcl
# xsim {LDPC_Out} -autoloadwcfg -tclbatch {LDPC_Out.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source LDPC_Out.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [0.00%] @ "165000"
// RTL Simulation : 2 / 4 [0.00%] @ "205000"
// RTL Simulation : 3 / 4 [0.00%] @ "245000"
// RTL Simulation : 4 / 4 [0.00%] @ "285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 325 ns : File "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/LDPC_Out.autotb.v" Line 934
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 10 20:35:13 2019...
correct data bit 
correct read position 
correct data bit 
correct read position 
correct data bit 
correct read position 
all test passed 
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
