# Simple Pipeline

A 5 stage pipeline of our ISA, using 1 cycle memory.
