INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sources_1/new/d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/Project5.2/Project5.2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
