m255
K3
13
cModel Technology
Z0 dF:\project\FPGA\AD_DA_forprime\modelsim
T_opt
Z1 VXF9hW0ZR;6zCZ8;189@J<0
Z2 04 3 4 work sim fast 0
Z3 =1-d8cb8aef4b55-59fc7233-303-4580
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OL;O;10.0c;49
Z7 dF:\project\FPGA\AD_DA_forprime\modelsim
T_opt1
VN6UICDZcShMcoVEYJQc^d3
R2
Z8 =13-d8cb8aef4b55-5a044fc9-1a2-3668
Z9 o-quiet -auto_acc_if_foreign -work work +acc
Z10 n@_opt1
R6
R7
vclk_divider
Z11 IO58^N;Y`NJR[1L0GKHC^<2
Z12 VJLhe8VlEKC;iDI=_=PU1Q0
Z13 dF:\project\project\w5500\w5500_verilog_test\w5500_src\modelsim
Z14 w1509700602
Z15 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v
Z16 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v
L0 9
Z17 OL;L;10.0c;49
r1
31
Z18 !s102 -nocovercells
Z19 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z20 !s100 dz`YHIZZEc[N_>^H8T?cI1
Z21 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v|
Z22 !s108 1510232005.857000
Z23 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v|
!s85 0
vmspi
Z24 IM<eHN^]<zoYUiXb22<zz^2
Z25 V`?`65I9AA?L1_jIlFoD]72
R13
Z26 w1510228978
Z27 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v
Z28 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v
L0 8
R17
r1
31
R18
R19
Z29 !s100 oCMDV6^]`MCj_L`16BW773
Z30 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v|
!s85 0
Z31 !s108 1510232007.245000
Z32 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v|
vsim
Z33 IR;4PSzoRfnd7TkBKzV]7I1
Z34 V^lFIGeJR6Lo[E6iNF_R4L3
R13
Z35 w1509769887
Z36 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v
Z37 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v
L0 3
R17
r1
31
R18
R19
Z38 !s100 oSMSH9o5Y<F3O3lNi;2fd3
Z39 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v|
Z40 !s108 1510232006.118000
Z41 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v|
!s85 0
vspi_control
Z42 I:zmM?;T@9JLkSEj]8;a822
Z43 VEl`6n?`SEU2QW_Ek`M`Bk0
R13
Z44 w1510231993
Z45 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v
Z46 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v
L0 11
R17
r1
31
R18
R19
Z47 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v|
Z48 !s100 3kPK?S:QP77]h^WjYK[k31
Z49 !s108 1510232006.285000
Z50 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v|
!s85 0
vspi_master
Z51 Ik^5@5SnAk^gGcAQo=BIog0
Z52 Vk1eK32T^hBBUfaMDG:1DB0
R13
Z53 w1509932860
Z54 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v
Z55 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v
L0 50
R17
r1
31
R18
R19
Z56 !s100 =14o9f6>f?k8K@HVbIolc3
Z57 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v|
Z58 !s108 1510232006.473000
Z59 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v|
!s85 0
vspi_slave
Z60 I77QabKYB2JzDIi@2_<ic<1
Z61 V;?21ZDi1?T@1POK68EXeN2
R13
Z62 w1450287590
Z63 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v
Z64 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v
L0 46
R17
r1
31
R18
R19
Z65 !s100 NGG^Tng^@@`:f5Gl=8>k83
Z66 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v|
Z67 !s108 1510232006.660000
Z68 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v|
!s85 0
vTB_SPI_MasSlv
Z69 IbhFV@RgnGMN>Xb;KlG0f[0
Z70 V1Kdo?53Tn^`QQ89VTm>K11
R13
R62
Z71 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v
Z72 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v
L0 44
R17
r1
31
R18
R19
Z73 n@t@b_@s@p@i_@mas@slv
Z74 !s100 A]3ded6g2KkI5mSKJK]zT1
Z75 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v|
Z76 !s108 1510232006.842000
Z77 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v|
!s85 0
vtop_module
Z78 I;<>jKY8J2a88EV]mgX8iE0
Z79 VAT^R1aJCId=U8flf7j55o3
R13
Z80 w1510231225
Z81 8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v
Z82 FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v
L0 1
R17
r1
31
R18
R19
Z83 !s100 jGmPHC7NO7h3@TSk9XjZ>1
Z84 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v|
Z85 !s108 1510232006.996000
Z86 !s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v|
!s85 0
