$date
	Sun Oct 23 05:37:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#703307
b11010 !
1"
#703310
b11010 &
b11010 %
1$
#703311
0"
#703314
b1101 &
b1101 %
#703318
b101000 &
b101000 %
#703322
b10100 &
b10100 %
#703326
b1010 &
b1010 %
#703330
b101 &
b101 %
#703334
b10000 &
b10000 %
#703338
b1000 &
b1000 %
#703342
b100 &
b100 %
#703346
b10 &
b10 %
#703350
b1 &
1#
b1 %
#703354
b0 &
b0 %
0#
0$
#1652423
b111 !
1"
#1652426
b111 &
b111 %
1$
#1652427
0"
#1652430
b10110 &
b10110 %
#1652434
b1011 &
b1011 %
#1652438
b100010 &
b100010 %
#1652442
b10001 &
b10001 %
#1652446
b110100 &
b110100 %
#1652450
b11010 &
b11010 %
#1652454
b1101 &
b1101 %
#1652458
b101000 &
b101000 %
#1652462
b10100 &
b10100 %
#1652466
b1010 &
b1010 %
#1652470
b101 &
b101 %
#1652474
b10000 &
b10000 %
#1652478
b1000 &
b1000 %
#1652482
b100 &
b100 %
#1652486
b10 &
b10 %
#1652490
b1 &
b1 %
1#
#1652494
b0 &
0#
b0 %
0$
#2630808
b11 !
1"
#2630810
b11 &
b11 %
1$
#2630811
0"
#2630814
b1010 &
b1010 %
#2630818
b101 &
b101 %
#2630822
b10000 &
b10000 %
#2630826
b1000 &
b1000 %
#2630830
b100 &
b100 %
#2630834
b10 &
b10 %
#2630838
b1 &
1#
b1 %
#2630842
b0 &
b0 %
0#
0$
#4500012
