// Seed: 581188243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  wire id_9;
endmodule
module module_1 (
    inout uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7,
    input supply1 id_8,
    input tri id_9,
    output logic id_10,
    output uwire id_11,
    output tri1 id_12
);
  wire id_14;
  wire id_15;
  always @(1'b0 or posedge 1) begin
    id_10 <= 1;
  end
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  module_0(
      id_20, id_19, id_14, id_14, id_17, id_17, id_19, id_24
  );
endmodule
