# Reading pref.tcl
radix define 7segHex { 
    "7'b1000000" "0" -color "white",
    "7'b1111001" "1" -color "white",
    "7'b0100100" "2" -color "white",
    "7'b0110000" "3" -color "white",
    "7'b0011001" "4" -color "white",
    "7'b0010010" "5" -color "white",
    "7'b0000010" "6" -color "white",
    "7'b1111000" "7" -color "white",
    "7'b0000000" "8" -color "white",
    "7'b0010000" "9" -color "white",
    "7'b0001000" "A" -color "white",
    "7'b0000011" "B" -color "white",
    "7'b1000110" "C" -color "white",
    "7'b0100001" "D" -color "white",
    "7'b0000110" "E" -color "white",
    "7'b0001110" "F" -color "white",
    "7'b1111111" "off" -color "white",

    -default binary
}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:58 on Nov 18,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 23:01:58 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:58 on Nov 18,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 23:01:58 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:58 on Nov 18,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:01:59 on Nov 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:59 on Nov 18,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 23:01:59 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:59 on Nov 18,2022
# vlog -reportprogress 300 ./UPC.sv 
# -- Compiling module UPC
# 
# Top level modules:
# 	UPC
# End time: 23:01:59 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:59 on Nov 18,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 23:01:59 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:59 on Nov 18,2022
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 23:01:59 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./runwaylights.sv 
# -- Compiling module runwaylights
# -- Compiling module runwaylights_testbench
# 
# Top level modules:
# 	runwaylights_testbench
# End time: 23:02:00 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./userin.sv 
# -- Compiling module userin
# 
# Top level modules:
# 	userin
# End time: 23:02:00 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./playfield.sv 
# -- Compiling module playfield
# 
# Top level modules:
# 	playfield
# End time: 23:02:00 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./victory.sv 
# -- Compiling module victory
# 
# Top level modules:
# 	victory
# End time: 23:02:00 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 23:02:00 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:00 on Nov 18,2022
# vlog -reportprogress 300 ./LFSR.sv 
# -- Compiling module LFSR
# 
# Top level modules:
# 	LFSR
# End time: 23:02:01 on Nov 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:01 on Nov 18,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:02:01 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:01 on Nov 18,2022
# vlog -reportprogress 300 ./ram32x4port2.v 
# -- Compiling module ram32x4port2
# 
# Top level modules:
# 	ram32x4port2
# End time: 23:02:01 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:01 on Nov 18,2022
# vlog -reportprogress 300 ./ram32x8.v 
# -- Compiling module ram32x8
# 
# Top level modules:
# 	ram32x8
# End time: 23:02:01 on Nov 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 23:02:01 on Nov 18,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.ram32x8
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/RAM File: ./ram32x8.v Line: 63
#         Searched libraries:
#             C:/Digital System Design with FPGAs/Lab3/lab3-2.3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 27
vsim -voptargs=\"+acc\" -t 1ps -lib work work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim -voptargs=""+acc"" -t 1ps -lib work work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 23:02:01 on Nov 18,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ./ram32x8.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/RAM File: ./DE1_SoC.sv Line: 31
add wave -position end  sim:/DE1_SoC_testbench/CLOCK_50
add wave -position end  sim:/DE1_SoC_testbench/KEY[0]
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/LEDR[9]
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX0
run -all
# Break key hit
# Simulation stop requested.
# End time: 23:05:33 on Nov 18,2022, Elapsed time: 0:03:32
# Errors: 1, Warnings: 1
