/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/pcler8_orig.v:2" *)
(* top =  1  *)
module pcler8_cl(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0, i0, j0, k0, l0, m0, n0, o0, p0, q0, r0);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[0] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[10] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[11] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[12] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[13] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[14] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[15] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[16] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[1] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[2] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[3] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[4] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[5] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[6] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[7] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[8] ;
  (* src = "LGSynt91/pcler8_orig.v:49" *)
  wire \[9] ;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input a;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input a0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input b;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output b0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input c;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output c0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input d;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output d0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input e;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output e0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input f;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output f0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input g;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output g0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input h;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output h0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input i;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output i0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input j;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output j0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input k;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output k0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input l;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output l0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input m;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output m0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input n;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output n0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input o;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output o0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input p;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output p0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input q;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output q0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input r;
  (* src = "LGSynt91/pcler8_orig.v:31" *)
  output r0;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input s;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input t;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input u;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input v;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input w;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input x;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input y;
  (* src = "LGSynt91/pcler8_orig.v:3" *)
  input z;
  assign g0 = i & e;
  assign _003_ = _001_ & _020_;
  assign _022_ = _002_ & _021_;
  assign _039_ = _003_ & _022_;
  assign i0 = i & g;
  assign _006_ = _004_ & _023_;
  assign _025_ = _005_ & _024_;
  assign _040_ = _006_ & _025_;
  assign j0 = i & h;
  assign _009_ = _007_ & _026_;
  assign _028_ = _008_ & _027_;
  assign _041_ = _009_ & _028_;
  assign e0 = i & c;
  assign f0 = i & d;
  assign _012_ = _010_ & _029_;
  assign _031_ = _011_ & _030_;
  assign _042_ = _012_ & _031_;
  assign _043_ = _013_ & _032_;
  assign _016_ = _014_ & _033_;
  assign _035_ = _015_ & _034_;
  assign _044_ = _016_ & _035_;
  assign _000_ = 1'h0 & v;
  assign _019_ = _017_ & _036_;
  assign _038_ = _018_ & _037_;
  assign _045_ = _019_ & _038_;
  assign _002_ = ~1'h0;
  assign _001_ = ~1'h0;
  assign _020_ = ~1'h0;
  assign _021_ = ~g0;
  assign o0 = ~_039_;
  assign p0 = ~1'h0;
  assign _005_ = ~1'h0;
  assign _004_ = ~1'h0;
  assign _023_ = ~1'h0;
  assign _024_ = ~i0;
  assign q0 = ~_040_;
  assign _008_ = ~1'h0;
  assign _007_ = ~1'h0;
  assign _026_ = ~1'h0;
  assign _027_ = ~j0;
  assign r0 = ~_041_;
  assign _011_ = ~1'h0;
  assign _010_ = ~1'h0;
  assign _029_ = ~1'h0;
  assign _030_ = ~1'h0;
  assign l0 = ~_042_;
  assign _013_ = ~1'h0;
  assign _032_ = ~1'h0;
  assign k0 = ~_043_;
  assign _015_ = ~1'h0;
  assign _014_ = ~_000_;
  assign _033_ = ~1'h0;
  assign _034_ = ~e0;
  assign m0 = ~_044_;
  assign _018_ = ~1'h0;
  assign _017_ = ~1'h0;
  assign _036_ = ~1'h0;
  assign _037_ = ~f0;
  assign n0 = ~_045_;
  assign \[0]  = 1'h0;
  assign \[10]  = l0;
  assign \[11]  = m0;
  assign \[12]  = n0;
  assign \[13]  = o0;
  assign \[14]  = p0;
  assign \[15]  = q0;
  assign \[16]  = r0;
  assign \[1]  = 1'h0;
  assign \[2]  = 1'h0;
  assign \[3]  = e0;
  assign \[4]  = f0;
  assign \[5]  = g0;
  assign \[6]  = 1'h0;
  assign \[7]  = i0;
  assign \[8]  = j0;
  assign \[9]  = k0;
  assign b0 = 1'h0;
  assign c0 = 1'h0;
  assign d0 = 1'h0;
  assign h0 = 1'h0;
endmodule
