#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 18 14:45:37 2023
# Process ID: 615461
# Current directory: /tmp/tmp.iCupL1RbaS/out/FutilBuild.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /tmp/tmp.iCupL1RbaS/out/FutilBuild.runs/synth_1/main.vds
# Journal file: /tmp/tmp.iCupL1RbaS/out/FutilBuild.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context -flatten_hierarchy rebuilt
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 615559
WARNING: [Synth 8-2507] parameter declaration becomes local in SignExtend with formal parameter declaration list [/tmp/tmp.iCupL1RbaS/main.sv:157]
WARNING: [Synth 8-2507] parameter declaration becomes local in ZeroExtend with formal parameter declaration list [/tmp/tmp.iCupL1RbaS/main.sv:168]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2681.527 ; gain = 30.871 ; free physical = 383600 ; free virtual = 469137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/tmp/tmp.iCupL1RbaS/main.sv:17935]
INFO: [Synth 8-6157] synthesizing module 'counter_chain_2_36' [/tmp/tmp.iCupL1RbaS/main.sv:18420]
INFO: [Synth 8-6157] synthesizing module 'counter_36' [/tmp/tmp.iCupL1RbaS/main.sv:18329]
INFO: [Synth 8-6157] synthesizing module 'std_add' [/tmp/tmp.iCupL1RbaS/main.sv:1819]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add' (1#1) [/tmp/tmp.iCupL1RbaS/main.sv:1819]
INFO: [Synth 8-6157] synthesizing module 'std_reg' [/tmp/tmp.iCupL1RbaS/main.sv:1829]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg' (2#1) [/tmp/tmp.iCupL1RbaS/main.sv:1829]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized0' [/tmp/tmp.iCupL1RbaS/main.sv:1829]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized0' (2#1) [/tmp/tmp.iCupL1RbaS/main.sv:1829]
INFO: [Synth 8-6155] done synthesizing module 'counter_36' (3#1) [/tmp/tmp.iCupL1RbaS/main.sv:18329]
INFO: [Synth 8-6155] done synthesizing module 'counter_chain_2_36' (4#1) [/tmp/tmp.iCupL1RbaS/main.sv:18420]
INFO: [Synth 8-6157] synthesizing module 'comp32' [/tmp/tmp.iCupL1RbaS/main.sv:8903]
INFO: [Synth 8-6157] synthesizing module 'Slice' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 1024 - type: integer 
	Parameter MSB bound to: 1023 - type: integer 
	Parameter LSB bound to: 992 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized0' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 1024 - type: integer 
	Parameter MSB bound to: 991 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 992 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized0' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp31' [/tmp/tmp.iCupL1RbaS/main.sv:7891]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized1' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 992 - type: integer 
	Parameter MSB bound to: 991 - type: integer 
	Parameter LSB bound to: 960 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized1' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized2' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 992 - type: integer 
	Parameter MSB bound to: 959 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 960 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized2' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp30' [/tmp/tmp.iCupL1RbaS/main.sv:7729]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized3' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 960 - type: integer 
	Parameter MSB bound to: 959 - type: integer 
	Parameter LSB bound to: 928 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized3' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized4' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 960 - type: integer 
	Parameter MSB bound to: 927 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 928 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized4' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp29' [/tmp/tmp.iCupL1RbaS/main.sv:7571]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized5' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 928 - type: integer 
	Parameter MSB bound to: 927 - type: integer 
	Parameter LSB bound to: 896 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized5' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized6' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 928 - type: integer 
	Parameter MSB bound to: 895 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 896 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized6' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp28' [/tmp/tmp.iCupL1RbaS/main.sv:7417]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized7' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 896 - type: integer 
	Parameter MSB bound to: 895 - type: integer 
	Parameter LSB bound to: 864 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized7' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized8' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 896 - type: integer 
	Parameter MSB bound to: 863 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 864 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized8' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp27' [/tmp/tmp.iCupL1RbaS/main.sv:7267]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized9' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 864 - type: integer 
	Parameter MSB bound to: 863 - type: integer 
	Parameter LSB bound to: 832 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized9' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized10' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 864 - type: integer 
	Parameter MSB bound to: 831 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 832 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized10' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp26' [/tmp/tmp.iCupL1RbaS/main.sv:7121]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized11' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 832 - type: integer 
	Parameter MSB bound to: 831 - type: integer 
	Parameter LSB bound to: 800 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized11' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized12' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 832 - type: integer 
	Parameter MSB bound to: 799 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized12' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp25' [/tmp/tmp.iCupL1RbaS/main.sv:6979]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized13' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 800 - type: integer 
	Parameter MSB bound to: 799 - type: integer 
	Parameter LSB bound to: 768 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized13' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized14' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 800 - type: integer 
	Parameter MSB bound to: 767 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 768 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized14' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp24' [/tmp/tmp.iCupL1RbaS/main.sv:6841]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized15' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 768 - type: integer 
	Parameter MSB bound to: 767 - type: integer 
	Parameter LSB bound to: 736 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized15' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized16' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 768 - type: integer 
	Parameter MSB bound to: 735 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 736 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized16' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp23' [/tmp/tmp.iCupL1RbaS/main.sv:6707]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized17' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 736 - type: integer 
	Parameter MSB bound to: 735 - type: integer 
	Parameter LSB bound to: 704 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized17' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized18' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 736 - type: integer 
	Parameter MSB bound to: 703 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 704 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized18' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp22' [/tmp/tmp.iCupL1RbaS/main.sv:4112]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized19' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 704 - type: integer 
	Parameter MSB bound to: 703 - type: integer 
	Parameter LSB bound to: 672 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized19' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized20' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 704 - type: integer 
	Parameter MSB bound to: 671 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 672 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized20' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp21' [/tmp/tmp.iCupL1RbaS/main.sv:3986]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized21' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 672 - type: integer 
	Parameter MSB bound to: 671 - type: integer 
	Parameter LSB bound to: 640 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized21' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized22' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 672 - type: integer 
	Parameter MSB bound to: 639 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized22' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp20' [/tmp/tmp.iCupL1RbaS/main.sv:3864]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized23' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 640 - type: integer 
	Parameter MSB bound to: 639 - type: integer 
	Parameter LSB bound to: 608 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized23' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized24' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 640 - type: integer 
	Parameter MSB bound to: 607 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 608 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized24' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp19' [/tmp/tmp.iCupL1RbaS/main.sv:3746]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized25' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 608 - type: integer 
	Parameter MSB bound to: 607 - type: integer 
	Parameter LSB bound to: 576 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized25' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized26' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 608 - type: integer 
	Parameter MSB bound to: 575 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized26' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp18' [/tmp/tmp.iCupL1RbaS/main.sv:3632]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized27' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 576 - type: integer 
	Parameter MSB bound to: 575 - type: integer 
	Parameter LSB bound to: 544 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized27' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized28' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 576 - type: integer 
	Parameter MSB bound to: 543 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 544 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized28' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp17' [/tmp/tmp.iCupL1RbaS/main.sv:3522]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized29' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 544 - type: integer 
	Parameter MSB bound to: 543 - type: integer 
	Parameter LSB bound to: 512 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized29' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized30' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 544 - type: integer 
	Parameter MSB bound to: 511 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized30' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp16' [/tmp/tmp.iCupL1RbaS/main.sv:3416]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized31' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter MSB bound to: 511 - type: integer 
	Parameter LSB bound to: 480 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized31' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized32' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 512 - type: integer 
	Parameter MSB bound to: 479 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized32' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp15' [/tmp/tmp.iCupL1RbaS/main.sv:3314]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized33' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 480 - type: integer 
	Parameter MSB bound to: 479 - type: integer 
	Parameter LSB bound to: 448 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized33' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized34' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 480 - type: integer 
	Parameter MSB bound to: 447 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 448 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized34' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp14' [/tmp/tmp.iCupL1RbaS/main.sv:3216]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized35' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 448 - type: integer 
	Parameter MSB bound to: 447 - type: integer 
	Parameter LSB bound to: 416 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized35' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized36' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 448 - type: integer 
	Parameter MSB bound to: 415 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized36' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp13' [/tmp/tmp.iCupL1RbaS/main.sv:3122]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized37' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 416 - type: integer 
	Parameter MSB bound to: 415 - type: integer 
	Parameter LSB bound to: 384 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized37' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized38' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 416 - type: integer 
	Parameter MSB bound to: 383 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized38' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp12' [/tmp/tmp.iCupL1RbaS/main.sv:3032]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized39' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 384 - type: integer 
	Parameter MSB bound to: 383 - type: integer 
	Parameter LSB bound to: 352 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized39' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized40' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 384 - type: integer 
	Parameter MSB bound to: 351 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 352 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized40' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp11' [/tmp/tmp.iCupL1RbaS/main.sv:2946]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized41' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 352 - type: integer 
	Parameter MSB bound to: 351 - type: integer 
	Parameter LSB bound to: 320 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized41' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized42' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 352 - type: integer 
	Parameter MSB bound to: 319 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized42' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp10' [/tmp/tmp.iCupL1RbaS/main.sv:2864]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized43' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 320 - type: integer 
	Parameter MSB bound to: 319 - type: integer 
	Parameter LSB bound to: 288 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized43' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized44' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 320 - type: integer 
	Parameter MSB bound to: 287 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized44' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp9' [/tmp/tmp.iCupL1RbaS/main.sv:2786]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized45' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 288 - type: integer 
	Parameter MSB bound to: 287 - type: integer 
	Parameter LSB bound to: 256 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized45' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized46' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 288 - type: integer 
	Parameter MSB bound to: 255 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized46' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp8' [/tmp/tmp.iCupL1RbaS/main.sv:2712]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized47' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter MSB bound to: 255 - type: integer 
	Parameter LSB bound to: 224 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized47' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized48' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 256 - type: integer 
	Parameter MSB bound to: 223 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 224 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized48' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp7' [/tmp/tmp.iCupL1RbaS/main.sv:2642]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized49' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 224 - type: integer 
	Parameter MSB bound to: 223 - type: integer 
	Parameter LSB bound to: 192 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized49' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized50' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 224 - type: integer 
	Parameter MSB bound to: 191 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized50' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp6' [/tmp/tmp.iCupL1RbaS/main.sv:2576]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized51' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 192 - type: integer 
	Parameter MSB bound to: 191 - type: integer 
	Parameter LSB bound to: 160 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized51' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized52' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 192 - type: integer 
	Parameter MSB bound to: 159 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized52' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp5' [/tmp/tmp.iCupL1RbaS/main.sv:2079]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized53' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 160 - type: integer 
	Parameter MSB bound to: 159 - type: integer 
	Parameter LSB bound to: 128 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized53' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized54' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 160 - type: integer 
	Parameter MSB bound to: 127 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized54' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp4' [/tmp/tmp.iCupL1RbaS/main.sv:2021]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized55' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter MSB bound to: 127 - type: integer 
	Parameter LSB bound to: 96 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized55' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized56' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter MSB bound to: 95 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized56' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp3' [/tmp/tmp.iCupL1RbaS/main.sv:1967]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized57' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 96 - type: integer 
	Parameter MSB bound to: 95 - type: integer 
	Parameter LSB bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized57' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized58' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 96 - type: integer 
	Parameter MSB bound to: 63 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized58' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp2' [/tmp/tmp.iCupL1RbaS/main.sv:1917]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized59' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter MSB bound to: 63 - type: integer 
	Parameter LSB bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized59' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'Slice__parameterized60' [/tmp/tmp.iCupL1RbaS/main.sv:205]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter MSB bound to: 31 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Slice__parameterized60' (5#1) [/tmp/tmp.iCupL1RbaS/main.sv:205]
INFO: [Synth 8-6157] synthesizing module 'comp1' [/tmp/tmp.iCupL1RbaS/main.sv:1906]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'comp1' (6#1) [/tmp/tmp.iCupL1RbaS/main.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'comp2' (7#1) [/tmp/tmp.iCupL1RbaS/main.sv:1917]
INFO: [Synth 8-6155] done synthesizing module 'comp3' (8#1) [/tmp/tmp.iCupL1RbaS/main.sv:1967]
INFO: [Synth 8-6155] done synthesizing module 'comp4' (9#1) [/tmp/tmp.iCupL1RbaS/main.sv:2021]
INFO: [Synth 8-6155] done synthesizing module 'comp5' (10#1) [/tmp/tmp.iCupL1RbaS/main.sv:2079]
INFO: [Synth 8-6155] done synthesizing module 'comp6' (11#1) [/tmp/tmp.iCupL1RbaS/main.sv:2576]
INFO: [Synth 8-6155] done synthesizing module 'comp7' (12#1) [/tmp/tmp.iCupL1RbaS/main.sv:2642]
INFO: [Synth 8-6155] done synthesizing module 'comp8' (13#1) [/tmp/tmp.iCupL1RbaS/main.sv:2712]
INFO: [Synth 8-6155] done synthesizing module 'comp9' (14#1) [/tmp/tmp.iCupL1RbaS/main.sv:2786]
INFO: [Synth 8-6155] done synthesizing module 'comp10' (15#1) [/tmp/tmp.iCupL1RbaS/main.sv:2864]
INFO: [Synth 8-6155] done synthesizing module 'comp11' (16#1) [/tmp/tmp.iCupL1RbaS/main.sv:2946]
INFO: [Synth 8-6155] done synthesizing module 'comp12' (17#1) [/tmp/tmp.iCupL1RbaS/main.sv:3032]
INFO: [Synth 8-6155] done synthesizing module 'comp13' (18#1) [/tmp/tmp.iCupL1RbaS/main.sv:3122]
INFO: [Synth 8-6155] done synthesizing module 'comp14' (19#1) [/tmp/tmp.iCupL1RbaS/main.sv:3216]
INFO: [Synth 8-6155] done synthesizing module 'comp15' (20#1) [/tmp/tmp.iCupL1RbaS/main.sv:3314]
INFO: [Synth 8-6155] done synthesizing module 'comp16' (21#1) [/tmp/tmp.iCupL1RbaS/main.sv:3416]
INFO: [Synth 8-6155] done synthesizing module 'comp17' (22#1) [/tmp/tmp.iCupL1RbaS/main.sv:3522]
INFO: [Synth 8-6155] done synthesizing module 'comp18' (23#1) [/tmp/tmp.iCupL1RbaS/main.sv:3632]
INFO: [Synth 8-6155] done synthesizing module 'comp19' (24#1) [/tmp/tmp.iCupL1RbaS/main.sv:3746]
INFO: [Synth 8-6155] done synthesizing module 'comp20' (25#1) [/tmp/tmp.iCupL1RbaS/main.sv:3864]
INFO: [Synth 8-6155] done synthesizing module 'comp21' (26#1) [/tmp/tmp.iCupL1RbaS/main.sv:3986]
INFO: [Synth 8-6155] done synthesizing module 'comp22' (27#1) [/tmp/tmp.iCupL1RbaS/main.sv:4112]
INFO: [Synth 8-6155] done synthesizing module 'comp23' (28#1) [/tmp/tmp.iCupL1RbaS/main.sv:6707]
INFO: [Synth 8-6155] done synthesizing module 'comp24' (29#1) [/tmp/tmp.iCupL1RbaS/main.sv:6841]
INFO: [Synth 8-6155] done synthesizing module 'comp25' (30#1) [/tmp/tmp.iCupL1RbaS/main.sv:6979]
INFO: [Synth 8-6155] done synthesizing module 'comp26' (31#1) [/tmp/tmp.iCupL1RbaS/main.sv:7121]
INFO: [Synth 8-6155] done synthesizing module 'comp27' (32#1) [/tmp/tmp.iCupL1RbaS/main.sv:7267]
INFO: [Synth 8-6155] done synthesizing module 'comp28' (33#1) [/tmp/tmp.iCupL1RbaS/main.sv:7417]
INFO: [Synth 8-6155] done synthesizing module 'comp29' (34#1) [/tmp/tmp.iCupL1RbaS/main.sv:7571]
INFO: [Synth 8-6155] done synthesizing module 'comp30' (35#1) [/tmp/tmp.iCupL1RbaS/main.sv:7729]
INFO: [Synth 8-6155] done synthesizing module 'comp31' (36#1) [/tmp/tmp.iCupL1RbaS/main.sv:7891]
INFO: [Synth 8-6155] done synthesizing module 'comp32' (37#1) [/tmp/tmp.iCupL1RbaS/main.sv:8903]
INFO: [Synth 8-6155] done synthesizing module 'fsm_5' (38#1) [/tmp/tmp.iCupL1RbaS/main.sv:18473]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter MSB bound to: 95 - type: integer 
	Parameter LSB bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter MSB bound to: 63 - type: integer 
	Parameter LSB bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter IN_WIDTH bound to: 128 - type: integer 
	Parameter MSB bound to: 31 - type: integer 
	Parameter LSB bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1065353216 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 621621554 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1064076126 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1094455531 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1060439283 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1087044365 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1053028117 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1083407522 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 613232946 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter VALUE bound to: 1082130432 - type: integer 
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 32 - type: integer 
	Parameter OUT bound to: 64 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 64 - type: integer 
	Parameter OUT bound to: 96 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 96 - type: integer 
	Parameter OUT bound to: 128 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 128 - type: integer 
	Parameter OUT bound to: 160 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 160 - type: integer 
	Parameter OUT bound to: 192 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 192 - type: integer 
	Parameter OUT bound to: 224 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 224 - type: integer 
	Parameter OUT bound to: 256 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 256 - type: integer 
	Parameter OUT bound to: 288 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 288 - type: integer 
	Parameter OUT bound to: 320 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 320 - type: integer 
	Parameter OUT bound to: 352 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 352 - type: integer 
	Parameter OUT bound to: 384 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 384 - type: integer 
	Parameter OUT bound to: 416 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 416 - type: integer 
	Parameter OUT bound to: 448 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 448 - type: integer 
	Parameter OUT bound to: 480 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 480 - type: integer 
	Parameter OUT bound to: 512 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 512 - type: integer 
	Parameter OUT bound to: 544 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 544 - type: integer 
	Parameter OUT bound to: 576 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 576 - type: integer 
	Parameter OUT bound to: 608 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 608 - type: integer 
	Parameter OUT bound to: 640 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 640 - type: integer 
	Parameter OUT bound to: 672 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 672 - type: integer 
	Parameter OUT bound to: 704 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 704 - type: integer 
	Parameter OUT bound to: 736 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 736 - type: integer 
	Parameter OUT bound to: 768 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 768 - type: integer 
	Parameter OUT bound to: 800 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 800 - type: integer 
	Parameter OUT bound to: 832 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 832 - type: integer 
	Parameter OUT bound to: 864 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 864 - type: integer 
	Parameter OUT bound to: 896 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 896 - type: integer 
	Parameter OUT bound to: 928 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 928 - type: integer 
	Parameter OUT bound to: 960 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 960 - type: integer 
	Parameter OUT bound to: 992 - type: integer 
	Parameter LEFT bound to: 32 - type: integer 
	Parameter RIGHT bound to: 992 - type: integer 
	Parameter OUT bound to: 1024 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.402 ; gain = 161.746 ; free physical = 384005 ; free virtual = 469545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2824.277 ; gain = 173.621 ; free physical = 384022 ; free virtual = 469563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2824.277 ; gain = 173.621 ; free physical = 384022 ; free virtual = 469563
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2968.379 ; gain = 22.000 ; free physical = 383738 ; free virtual = 469278
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.iCupL1RbaS/device.xdc]
Finished Parsing XDC File [/tmp/tmp.iCupL1RbaS/device.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.223 ; gain = 0.000 ; free physical = 383541 ; free virtual = 469081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3351.191 ; gain = 2.969 ; free physical = 383538 ; free virtual = 469078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3351.191 ; gain = 700.535 ; free physical = 383958 ; free virtual = 469499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3351.191 ; gain = 700.535 ; free physical = 383958 ; free virtual = 469499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3351.191 ; gain = 700.535 ; free physical = 383958 ; free virtual = 469499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3351.191 ; gain = 700.535 ; free physical = 383934 ; free virtual = 469477
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst3' (comp41) to 'inst1/inst0/inst1/inst10'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst3' (comp41) to 'inst1/inst0/inst1/inst15'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst5' (comp43) to 'inst1/inst0/inst1/inst12'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst5' (comp43) to 'inst1/inst0/inst1/inst13'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst7' (comp45) to 'inst1/inst0/inst1/inst11'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst1/inst7' (comp45) to 'inst1/inst0/inst1/inst14'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst13'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst14'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst17'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst18'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst21'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst22'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst10' (comp57) to 'inst1/inst0/inst25'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst30'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst31'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst34'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst35'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst38'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst39'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst27' (comp57) to 'inst1/inst0/inst42'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst47'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst48'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst51'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst52'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst55'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst56'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst44' (comp57) to 'inst1/inst0/inst59'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst64'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst65'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst68'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst69'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst72'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst73'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst61' (comp57) to 'inst1/inst0/inst76'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst16'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst20'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst24'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst29'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst33'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst37'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst41'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst46'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst50'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst54'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst58'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst63'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst67'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst71'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst12' (comp67) to 'inst1/inst0/inst75'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst77' (comp92) to 'inst1/inst0/inst79'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst77' (comp92) to 'inst1/inst0/inst81'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst77' (comp92) to 'inst1/inst0/inst83'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst78' (comp93) to 'inst1/inst0/inst80'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst78' (comp93) to 'inst1/inst0/inst82'
INFO: [Synth 8-223] decloning instance 'inst1/inst0/inst78' (comp93) to 'inst1/inst0/inst84'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 12    
	   2 Input   28 Bit       Adders := 40    
	   2 Input   25 Bit       Adders := 12    
	   2 Input   24 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 20    
	   2 Input    9 Bit       Adders := 20    
	   3 Input    8 Bit       Adders := 32    
	   2 Input    6 Bit       Adders := 22    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	             1024 Bit    Registers := 1     
	              256 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               28 Bit    Registers := 16    
	               23 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 104   
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 5     
	   2 Input  256 Bit        Muxes := 9     
	   2 Input   46 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 147   
	   2 Input   28 Bit        Muxes := 76    
	   2 Input   27 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 24    
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: Generating DSP umul48b_24b_x_24b_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
DSP Report: operator umul48b_24b_x_24b_return is absorbed into DSP umul48b_24b_x_24b_return.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:03:40 . Memory (MB): peak = 3351.191 ; gain = 700.535 ; free physical = 383834 ; free virtual = 469411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Butterfly_Exp8_Mant23 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Butterfly_Exp8_Mant23 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:50 ; elapsed = 00:04:04 . Memory (MB): peak = 3408.285 ; gain = 757.629 ; free physical = 382990 ; free virtual = 468568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:18 ; elapsed = 00:04:33 . Memory (MB): peak = 3600.309 ; gain = 949.652 ; free physical = 381509 ; free virtual = 467090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:29 ; elapsed = 00:04:45 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381206 ; free virtual = 466787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:33 ; elapsed = 00:04:48 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381100 ; free virtual = 466682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:33 ; elapsed = 00:04:49 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381099 ; free virtual = 466681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:36 ; elapsed = 00:04:52 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381027 ; free virtual = 466608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:04:52 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381026 ; free virtual = 466607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:53 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381026 ; free virtual = 466608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:53 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381024 ; free virtual = 466606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   252|
|2     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    16|
|4     |DSP_C_DATA      |    16|
|5     |DSP_MULTIPLIER  |    16|
|6     |DSP_M_DATA      |    16|
|7     |DSP_OUTPUT      |    16|
|8     |DSP_PREADD      |    16|
|9     |DSP_PREADD_DATA |    16|
|10    |LUT1            |   759|
|11    |LUT2            |   712|
|12    |LUT3            |  2119|
|13    |LUT4            |  2453|
|14    |LUT5            |  3476|
|15    |LUT6            |  5673|
|16    |MUXF7           |     8|
|17    |FDRE            |  3165|
|18    |FDSE            |    72|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:53 . Memory (MB): peak = 3613.316 ; gain = 962.660 ; free physical = 381017 ; free virtual = 466598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:17 ; elapsed = 00:04:33 . Memory (MB): peak = 3613.316 ; gain = 435.746 ; free physical = 381036 ; free virtual = 466617
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:53 . Memory (MB): peak = 3613.324 ; gain = 962.660 ; free physical = 381036 ; free virtual = 466617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3613.324 ; gain = 0.000 ; free physical = 381035 ; free virtual = 466616
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3645.332 ; gain = 0.000 ; free physical = 380958 ; free virtual = 466539
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:52 ; elapsed = 00:05:06 . Memory (MB): peak = 3645.332 ; gain = 1245.914 ; free physical = 381132 ; free virtual = 466713
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.iCupL1RbaS/out/FutilBuild.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 14:50:57 2023...
