// Seed: 2785307914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  always @(posedge 1 or posedge id_1 / -1) begin : LABEL_0
    id_1[1+:1'd0] = id_5;
  end
  parameter id_8 = 1 && 1;
  struct packed {id_9 id_10;} id_11 = 1, id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  inout wire _id_2;
  input wire id_1;
  assign id_3[-1+id_2 : id_2] = id_3[-1] ? -1 : -1 ? id_2 * 1 - -1 : -1 ? id_3 : -1;
  parameter id_7 = 1 & 1;
  assign id_2 = id_7;
  logic id_8;
endmodule
