 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : SequentialAll
Version: U-2022.12-SP7
Date   : Sun Dec 24 19:01:43 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U68/Q (XOR2X1)                    0.23      58.21 f
  Multiplier/add_50_I28/SUM[25] (sequential_DW01_add_4)
                                                          0.00      58.21 f
  Multiplier/U413/Q (AO22X1)                              0.50      58.70 f
  Multiplier/add_50_I29/A[24] (sequential_DW01_add_3)     0.00      58.70 f
  Multiplier/add_50_I29/U39/Q (XOR3X1)                    1.14      59.85 f
  Multiplier/add_50_I29/SUM[24] (sequential_DW01_add_3)
                                                          0.00      59.85 f
  Multiplier/U381/Q (AO22X1)                              0.50      60.34 f
  Multiplier/add_50_I30/A[23] (sequential_DW01_add_2)     0.00      60.34 f
  Multiplier/add_50_I30/U9/Q (XNOR2X1)                    0.97      61.31 r
  Multiplier/add_50_I30/U67/Q (XOR2X1)                    0.20      61.51 f
  Multiplier/add_50_I30/SUM[23] (sequential_DW01_add_2)
                                                          0.00      61.51 f
  Multiplier/U349/Q (AO22X1)                              0.50      62.01 f
  Multiplier/add_50_I31/A[22] (sequential_DW01_add_1)     0.00      62.01 f
  Multiplier/add_50_I31/U36/Q (XNOR2X2)                   0.92      62.93 r
  Multiplier/add_50_I31/U35/Q (XOR2X1)                    0.18      63.11 r
  Multiplier/add_50_I31/SUM[22] (sequential_DW01_add_1)
                                                          0.00      63.11 r
  Multiplier/U317/Q (AO22X1)                              0.48      63.60 r
  Multiplier/add_50_I32/A[21] (sequential_DW01_add_0)     0.00      63.60 r
  Multiplier/add_50_I32/U66/Q (XOR2X2)                    1.15      64.75 f
  Multiplier/add_50_I32/U162/Q (XOR2X1)                   0.18      64.93 r
  Multiplier/add_50_I32/SUM[21] (sequential_DW01_add_0)
                                                          0.00      64.93 r
  Multiplier/U1672/Q (AO22X1)                             0.47      65.40 r
  Multiplier/U1620/ZN (INVX0)                             0.49      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/A[52] (sequential_DW01_inc_2)
                                                          0.00      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_52/C1 (HADDX1)
                                                          0.88      66.77 f
  Multiplier/add_0_root_add_54_S2_ni/U1/Q (AND2X1)        0.15      66.92 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_54/C1 (HADDX1)
                                                          0.22      67.15 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_55/C1 (HADDX1)
                                                          0.23      67.37 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_56/C1 (HADDX1)
                                                          0.24      67.61 f
  Multiplier/add_0_root_add_54_S2_ni/U4/Q (AND2X1)        0.16      67.77 f
  Multiplier/add_0_root_add_54_S2_ni/U7/Q (AND2X1)        0.15      67.92 f
  Multiplier/add_0_root_add_54_S2_ni/U10/QN (NAND2X0)     0.10      68.02 r
  Multiplier/add_0_root_add_54_S2_ni/U9/ZN (INVX0)        0.08      68.10 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_60/C1 (HADDX1)
                                                          0.23      68.33 f
  Multiplier/add_0_root_add_54_S2_ni/U2/Q (AND2X1)        0.15      68.48 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_62/C1 (HADDX1)
                                                          0.25      68.73 f
  Multiplier/add_0_root_add_54_S2_ni/U13/Q (XOR2X1)       0.18      68.91 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[63] (sequential_DW01_inc_2)
                                                          0.00      68.91 r
  Multiplier/U104/Q (AO22X1)                              0.46      69.37 r
  Multiplier/result[63] (sequential)                      0.00      69.37 r
  regresult/inp[63] (registerNbits_N64)                   0.00      69.37 r
  regresult/U7/Q (AND2X1)                                 0.43      69.80 r
  regresult/out_reg[63]/D (DFFX1)                         0.04      69.84 r
  data arrival time                                                 69.84

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[63]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -69.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U89/QN (NAND2X0)                  0.50      40.34 f
  Multiplier/add_50_I18/U213/QN (NAND3X0)                 0.15      40.49 r
  Multiplier/add_50_I18/U78/QN (NAND2X0)                  0.12      40.60 f
  Multiplier/add_50_I18/U171/QN (NAND3X0)                 0.15      40.75 r
  Multiplier/add_50_I18/U77/QN (NAND2X0)                  0.12      40.87 f
  Multiplier/add_50_I18/U155/QN (NAND3X0)                 0.15      41.02 r
  Multiplier/add_50_I18/U84/QN (NAND2X0)                  0.12      41.13 f
  Multiplier/add_50_I18/U161/QN (NAND3X0)                 0.16      41.30 r
  Multiplier/add_50_I18/U1_30/S (FADDX1)                  0.37      41.67 f
  Multiplier/add_50_I18/SUM[30] (sequential_DW01_add_14)
                                                          0.00      41.67 f
  Multiplier/U764/Q (AO22X1)                              0.50      42.16 f
  Multiplier/add_50_I19/A[29] (sequential_DW01_add_13)
                                                          0.00      42.16 f
  Multiplier/add_50_I19/U28/Q (XNOR2X2)                   0.91      43.08 r
  Multiplier/add_50_I19/U27/Q (XNOR2X1)                   0.23      43.31 r
  Multiplier/add_50_I19/SUM[29] (sequential_DW01_add_13)
                                                          0.00      43.31 r
  Multiplier/U732/Q (AO22X1)                              0.47      43.78 r
  Multiplier/add_50_I20/A[28] (sequential_DW01_add_12)
                                                          0.00      43.78 r
  Multiplier/add_50_I20/U81/ZN (INVX0)                    0.49      44.27 f
  Multiplier/add_50_I20/U82/ZN (INVX0)                    0.11      44.37 r
  Multiplier/add_50_I20/U32/Q (XOR2X1)                    0.24      44.61 f
  Multiplier/add_50_I20/U192/Q (XOR2X1)                   0.20      44.81 f
  Multiplier/add_50_I20/SUM[28] (sequential_DW01_add_12)
                                                          0.00      44.81 f
  Multiplier/U700/Q (AO22X1)                              0.50      45.31 f
  Multiplier/add_50_I21/A[27] (sequential_DW01_add_11)
                                                          0.00      45.31 f
  Multiplier/add_50_I21/U103/ZN (INVX0)                   0.61      45.92 r
  Multiplier/add_50_I21/U57/QN (NAND2X0)                  0.08      46.00 f
  Multiplier/add_50_I21/U55/QN (NAND2X0)                  0.11      46.11 r
  Multiplier/add_50_I21/U189/Q (XOR2X1)                   0.20      46.31 r
  Multiplier/add_50_I21/SUM[27] (sequential_DW01_add_11)
                                                          0.00      46.31 r
  Multiplier/U1064/Q (AO22X2)                             0.48      46.80 r
  Multiplier/add_50_I22/A[26] (sequential_DW01_add_10)
                                                          0.00      46.80 r
  Multiplier/add_50_I22/U199/ZN (INVX0)                   0.49      47.28 f
  Multiplier/add_50_I22/U200/ZN (INVX0)                   0.10      47.38 r
  Multiplier/add_50_I22/U145/QN (NAND2X0)                 0.11      47.49 f
  Multiplier/add_50_I22/U147/QN (NAND3X0)                 0.15      47.64 r
  Multiplier/add_50_I22/U151/QN (NAND2X0)                 0.10      47.74 f
  Multiplier/add_50_I22/U152/QN (NAND3X0)                 0.16      47.90 r
  Multiplier/add_50_I22/U1_28/CO (FADDX1)                 0.34      48.25 r
  Multiplier/add_50_I22/U175/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I22/U177/QN (NAND3X0)                 0.15      48.50 r
  Multiplier/add_50_I22/U50/Q (XOR2X1)                    0.24      48.73 f
  Multiplier/add_50_I22/U51/Q (XOR2X1)                    0.19      48.92 r
  Multiplier/add_50_I22/SUM[30] (sequential_DW01_add_10)
                                                          0.00      48.92 r
  Multiplier/U1390/Q (AO22X1)                             0.52      49.44 r
  Multiplier/add_50_I23/A[29] (sequential_DW01_add_9)     0.00      49.44 r
  Multiplier/add_50_I23/U75/ZN (INVX0)                    0.49      49.93 f
  Multiplier/add_50_I23/U76/ZN (INVX0)                    0.09      50.02 r
  Multiplier/add_50_I23/U86/QN (NAND2X0)                  0.10      50.12 f
  Multiplier/add_50_I23/U65/QN (NAND2X1)                  0.13      50.25 r
  Multiplier/add_50_I23/U193/QN (NAND2X0)                 0.11      50.36 f
  Multiplier/add_50_I23/U195/QN (NAND3X0)                 0.15      50.50 r
  Multiplier/add_50_I23/U39/Q (XOR3X1)                    0.23      50.73 f
  Multiplier/add_50_I23/SUM[31] (sequential_DW01_add_9)
                                                          0.00      50.73 f
  Multiplier/U1165/Q (AO22X1)                             0.50      51.23 f
  Multiplier/add_50_I24/A[30] (sequential_DW01_add_8)     0.00      51.23 f
  Multiplier/add_50_I24/U40/Q (XNOR3X1)                   1.16      52.40 f
  Multiplier/add_50_I24/SUM[30] (sequential_DW01_add_8)
                                                          0.00      52.40 f
  Multiplier/U554/Q (AO22X1)                              0.50      52.90 f
  Multiplier/add_50_I25/A[29] (sequential_DW01_add_7)     0.00      52.90 f
  Multiplier/add_50_I25/U29/Q (XOR3X1)                    1.13      54.03 r
  Multiplier/add_50_I25/SUM[29] (sequential_DW01_add_7)
                                                          0.00      54.03 r
  Multiplier/U510/Q (AO22X1)                              0.47      54.50 r
  Multiplier/add_50_I26/A[28] (sequential_DW01_add_6)     0.00      54.50 r
  Multiplier/add_50_I26/U20/ZN (INVX0)                    0.49      54.98 f
  Multiplier/add_50_I26/U21/ZN (INVX0)                    0.10      55.08 r
  Multiplier/add_50_I26/U147/Q (XOR3X1)                   0.38      55.46 f
  Multiplier/add_50_I26/SUM[28] (sequential_DW01_add_6)
                                                          0.00      55.46 f
  Multiplier/U476/Q (AO22X1)                              0.50      55.96 f
  Multiplier/add_50_I27/A[27] (sequential_DW01_add_5)     0.00      55.96 f
  Multiplier/add_50_I27/U214/Q (XOR3X1)                   1.13      57.09 r
  Multiplier/add_50_I27/SUM[27] (sequential_DW01_add_5)
                                                          0.00      57.09 r
  Multiplier/U1575/Q (AO22X1)                             0.47      57.56 r
  Multiplier/add_50_I28/A[26] (sequential_DW01_add_4)     0.00      57.56 r
  Multiplier/add_50_I28/U38/ZN (INVX0)                    0.49      58.05 f
  Multiplier/add_50_I28/U39/ZN (INVX0)                    0.10      58.15 r
  Multiplier/add_50_I28/U111/Q (XOR2X1)                   0.23      58.38 f
  Multiplier/add_50_I28/U112/Q (XOR2X1)                   0.20      58.58 f
  Multiplier/add_50_I28/SUM[26] (sequential_DW01_add_4)
                                                          0.00      58.58 f
  Multiplier/U412/Q (AO22X1)                              0.50      59.08 f
  Multiplier/add_50_I29/A[25] (sequential_DW01_add_3)     0.00      59.08 f
  Multiplier/add_50_I29/U9/Q (XNOR2X1)                    0.97      60.04 r
  Multiplier/add_50_I29/U141/Q (XOR2X1)                   0.20      60.25 f
  Multiplier/add_50_I29/SUM[25] (sequential_DW01_add_3)
                                                          0.00      60.25 f
  Multiplier/U380/Q (AO22X1)                              0.50      60.75 f
  Multiplier/add_50_I30/A[24] (sequential_DW01_add_2)     0.00      60.75 f
  Multiplier/add_50_I30/U32/Z (DELLN1X2)                  0.80      61.54 f
  Multiplier/add_50_I30/U49/Q (XOR2X1)                    0.19      61.74 r
  Multiplier/add_50_I30/SUM[24] (sequential_DW01_add_2)
                                                          0.00      61.74 r
  Multiplier/U1386/Q (AO22X1)                             0.54      62.27 r
  Multiplier/add_50_I31/A[23] (sequential_DW01_add_1)     0.00      62.27 r
  Multiplier/add_50_I31/U166/Q (XOR2X1)                   1.03      63.30 f
  Multiplier/add_50_I31/U167/Q (XOR2X1)                   0.18      63.48 r
  Multiplier/add_50_I31/SUM[23] (sequential_DW01_add_1)
                                                          0.00      63.48 r
  Multiplier/U1337/Q (AO22X1)                             0.48      63.96 r
  Multiplier/add_50_I32/A[22] (sequential_DW01_add_0)     0.00      63.96 r
  Multiplier/add_50_I32/U62/QN (NAND2X0)                  0.54      64.50 f
  Multiplier/add_50_I32/U178/QN (NAND3X0)                 0.15      64.65 r
  Multiplier/add_50_I32/U150/QN (NAND2X0)                 0.10      64.75 f
  Multiplier/add_50_I32/U152/QN (NAND3X0)                 0.15      64.90 r
  Multiplier/add_50_I32/U52/QN (NAND2X0)                  0.10      65.00 f
  Multiplier/add_50_I32/U54/QN (NAND3X0)                  0.15      65.15 r
  Multiplier/add_50_I32/U107/QN (NAND2X0)                 0.10      65.25 f
  Multiplier/add_50_I32/U109/QN (NAND3X0)                 0.16      65.41 r
  Multiplier/add_50_I32/U175/QN (NAND2X0)                 0.10      65.51 f
  Multiplier/add_50_I32/U177/QN (NAND3X0)                 0.14      65.65 r
  Multiplier/add_50_I32/U112/QN (NAND2X0)                 0.10      65.76 f
  Multiplier/add_50_I32/U114/QN (NAND3X0)                 0.14      65.89 r
  Multiplier/add_50_I32/U97/QN (NAND2X0)                  0.10      66.00 f
  Multiplier/add_50_I32/U99/QN (NAND3X0)                  0.15      66.15 r
  Multiplier/add_50_I32/U1_29/CO (FADDX1)                 0.34      66.50 r
  Multiplier/add_50_I32/U11/Q (XOR3X1)                    0.22      66.71 f
  Multiplier/add_50_I32/SUM[30] (sequential_DW01_add_0)
                                                          0.00      66.71 f
  Multiplier/U208/Q (AO22X1)                              0.48      67.20 f
  Multiplier/U2029/ZN (INVX0)                             0.49      67.69 r
  Multiplier/add_0_root_add_54_S2_ni/A[61] (sequential_DW01_inc_2)
                                                          0.00      67.69 r
  Multiplier/add_0_root_add_54_S2_ni/U3/Q (XOR2X1)        1.01      68.70 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[61] (sequential_DW01_inc_2)
                                                          0.00      68.70 r
  Multiplier/U1452/Q (AO22X1)                             0.46      69.16 r
  Multiplier/result[61] (sequential)                      0.00      69.16 r
  regresult/inp[61] (registerNbits_N64)                   0.00      69.16 r
  regresult/U9/Q (AND2X1)                                 0.43      69.59 r
  regresult/out_reg[61]/D (DFFX1)                         0.04      69.62 r
  data arrival time                                                 69.62

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[61]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -69.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U89/QN (NAND2X0)                  0.50      40.34 f
  Multiplier/add_50_I18/U213/QN (NAND3X0)                 0.15      40.49 r
  Multiplier/add_50_I18/U78/QN (NAND2X0)                  0.12      40.60 f
  Multiplier/add_50_I18/U171/QN (NAND3X0)                 0.15      40.75 r
  Multiplier/add_50_I18/U77/QN (NAND2X0)                  0.12      40.87 f
  Multiplier/add_50_I18/U155/QN (NAND3X0)                 0.15      41.02 r
  Multiplier/add_50_I18/U84/QN (NAND2X0)                  0.12      41.13 f
  Multiplier/add_50_I18/U161/QN (NAND3X0)                 0.16      41.30 r
  Multiplier/add_50_I18/U1_30/S (FADDX1)                  0.37      41.67 f
  Multiplier/add_50_I18/SUM[30] (sequential_DW01_add_14)
                                                          0.00      41.67 f
  Multiplier/U764/Q (AO22X1)                              0.50      42.16 f
  Multiplier/add_50_I19/A[29] (sequential_DW01_add_13)
                                                          0.00      42.16 f
  Multiplier/add_50_I19/U28/Q (XNOR2X2)                   0.91      43.08 r
  Multiplier/add_50_I19/U27/Q (XNOR2X1)                   0.23      43.31 r
  Multiplier/add_50_I19/SUM[29] (sequential_DW01_add_13)
                                                          0.00      43.31 r
  Multiplier/U732/Q (AO22X1)                              0.47      43.78 r
  Multiplier/add_50_I20/A[28] (sequential_DW01_add_12)
                                                          0.00      43.78 r
  Multiplier/add_50_I20/U81/ZN (INVX0)                    0.49      44.27 f
  Multiplier/add_50_I20/U82/ZN (INVX0)                    0.11      44.37 r
  Multiplier/add_50_I20/U32/Q (XOR2X1)                    0.24      44.61 f
  Multiplier/add_50_I20/U192/Q (XOR2X1)                   0.20      44.81 f
  Multiplier/add_50_I20/SUM[28] (sequential_DW01_add_12)
                                                          0.00      44.81 f
  Multiplier/U700/Q (AO22X1)                              0.50      45.31 f
  Multiplier/add_50_I21/A[27] (sequential_DW01_add_11)
                                                          0.00      45.31 f
  Multiplier/add_50_I21/U103/ZN (INVX0)                   0.61      45.92 r
  Multiplier/add_50_I21/U57/QN (NAND2X0)                  0.08      46.00 f
  Multiplier/add_50_I21/U55/QN (NAND2X0)                  0.11      46.11 r
  Multiplier/add_50_I21/U189/Q (XOR2X1)                   0.20      46.31 r
  Multiplier/add_50_I21/SUM[27] (sequential_DW01_add_11)
                                                          0.00      46.31 r
  Multiplier/U1064/Q (AO22X2)                             0.48      46.80 r
  Multiplier/add_50_I22/A[26] (sequential_DW01_add_10)
                                                          0.00      46.80 r
  Multiplier/add_50_I22/U199/ZN (INVX0)                   0.49      47.28 f
  Multiplier/add_50_I22/U200/ZN (INVX0)                   0.10      47.38 r
  Multiplier/add_50_I22/U145/QN (NAND2X0)                 0.11      47.49 f
  Multiplier/add_50_I22/U147/QN (NAND3X0)                 0.15      47.64 r
  Multiplier/add_50_I22/U151/QN (NAND2X0)                 0.10      47.74 f
  Multiplier/add_50_I22/U152/QN (NAND3X0)                 0.16      47.90 r
  Multiplier/add_50_I22/U1_28/CO (FADDX1)                 0.34      48.25 r
  Multiplier/add_50_I22/U175/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I22/U177/QN (NAND3X0)                 0.15      48.50 r
  Multiplier/add_50_I22/U50/Q (XOR2X1)                    0.24      48.73 f
  Multiplier/add_50_I22/U51/Q (XOR2X1)                    0.19      48.92 r
  Multiplier/add_50_I22/SUM[30] (sequential_DW01_add_10)
                                                          0.00      48.92 r
  Multiplier/U1390/Q (AO22X1)                             0.52      49.44 r
  Multiplier/add_50_I23/A[29] (sequential_DW01_add_9)     0.00      49.44 r
  Multiplier/add_50_I23/U75/ZN (INVX0)                    0.49      49.93 f
  Multiplier/add_50_I23/U76/ZN (INVX0)                    0.09      50.02 r
  Multiplier/add_50_I23/U86/QN (NAND2X0)                  0.10      50.12 f
  Multiplier/add_50_I23/U65/QN (NAND2X1)                  0.13      50.25 r
  Multiplier/add_50_I23/U193/QN (NAND2X0)                 0.11      50.36 f
  Multiplier/add_50_I23/U195/QN (NAND3X0)                 0.15      50.50 r
  Multiplier/add_50_I23/U39/Q (XOR3X1)                    0.23      50.73 f
  Multiplier/add_50_I23/SUM[31] (sequential_DW01_add_9)
                                                          0.00      50.73 f
  Multiplier/U1165/Q (AO22X1)                             0.50      51.23 f
  Multiplier/add_50_I24/A[30] (sequential_DW01_add_8)     0.00      51.23 f
  Multiplier/add_50_I24/U40/Q (XNOR3X1)                   1.16      52.40 f
  Multiplier/add_50_I24/SUM[30] (sequential_DW01_add_8)
                                                          0.00      52.40 f
  Multiplier/U554/Q (AO22X1)                              0.50      52.90 f
  Multiplier/add_50_I25/A[29] (sequential_DW01_add_7)     0.00      52.90 f
  Multiplier/add_50_I25/U29/Q (XOR3X1)                    1.13      54.03 r
  Multiplier/add_50_I25/SUM[29] (sequential_DW01_add_7)
                                                          0.00      54.03 r
  Multiplier/U510/Q (AO22X1)                              0.47      54.50 r
  Multiplier/add_50_I26/A[28] (sequential_DW01_add_6)     0.00      54.50 r
  Multiplier/add_50_I26/U20/ZN (INVX0)                    0.49      54.98 f
  Multiplier/add_50_I26/U21/ZN (INVX0)                    0.10      55.08 r
  Multiplier/add_50_I26/U147/Q (XOR3X1)                   0.38      55.46 f
  Multiplier/add_50_I26/SUM[28] (sequential_DW01_add_6)
                                                          0.00      55.46 f
  Multiplier/U476/Q (AO22X1)                              0.50      55.96 f
  Multiplier/add_50_I27/A[27] (sequential_DW01_add_5)     0.00      55.96 f
  Multiplier/add_50_I27/U214/Q (XOR3X1)                   1.13      57.09 r
  Multiplier/add_50_I27/SUM[27] (sequential_DW01_add_5)
                                                          0.00      57.09 r
  Multiplier/U1575/Q (AO22X1)                             0.47      57.56 r
  Multiplier/add_50_I28/A[26] (sequential_DW01_add_4)     0.00      57.56 r
  Multiplier/add_50_I28/U38/ZN (INVX0)                    0.49      58.05 f
  Multiplier/add_50_I28/U39/ZN (INVX0)                    0.10      58.15 r
  Multiplier/add_50_I28/U111/Q (XOR2X1)                   0.23      58.38 f
  Multiplier/add_50_I28/U112/Q (XOR2X1)                   0.20      58.58 f
  Multiplier/add_50_I28/SUM[26] (sequential_DW01_add_4)
                                                          0.00      58.58 f
  Multiplier/U412/Q (AO22X1)                              0.50      59.08 f
  Multiplier/add_50_I29/A[25] (sequential_DW01_add_3)     0.00      59.08 f
  Multiplier/add_50_I29/U9/Q (XNOR2X1)                    0.97      60.04 r
  Multiplier/add_50_I29/U141/Q (XOR2X1)                   0.20      60.25 f
  Multiplier/add_50_I29/SUM[25] (sequential_DW01_add_3)
                                                          0.00      60.25 f
  Multiplier/U380/Q (AO22X1)                              0.50      60.75 f
  Multiplier/add_50_I30/A[24] (sequential_DW01_add_2)     0.00      60.75 f
  Multiplier/add_50_I30/U32/Z (DELLN1X2)                  0.80      61.54 f
  Multiplier/add_50_I30/U49/Q (XOR2X1)                    0.19      61.74 r
  Multiplier/add_50_I30/SUM[24] (sequential_DW01_add_2)
                                                          0.00      61.74 r
  Multiplier/U1386/Q (AO22X1)                             0.54      62.27 r
  Multiplier/add_50_I31/A[23] (sequential_DW01_add_1)     0.00      62.27 r
  Multiplier/add_50_I31/U166/Q (XOR2X1)                   1.03      63.30 f
  Multiplier/add_50_I31/U167/Q (XOR2X1)                   0.18      63.48 r
  Multiplier/add_50_I31/SUM[23] (sequential_DW01_add_1)
                                                          0.00      63.48 r
  Multiplier/U1337/Q (AO22X1)                             0.48      63.96 r
  Multiplier/add_50_I32/A[22] (sequential_DW01_add_0)     0.00      63.96 r
  Multiplier/add_50_I32/U62/QN (NAND2X0)                  0.54      64.50 f
  Multiplier/add_50_I32/U178/QN (NAND3X0)                 0.15      64.65 r
  Multiplier/add_50_I32/U150/QN (NAND2X0)                 0.10      64.75 f
  Multiplier/add_50_I32/U152/QN (NAND3X0)                 0.15      64.90 r
  Multiplier/add_50_I32/U52/QN (NAND2X0)                  0.10      65.00 f
  Multiplier/add_50_I32/U54/QN (NAND3X0)                  0.15      65.15 r
  Multiplier/add_50_I32/U107/QN (NAND2X0)                 0.10      65.25 f
  Multiplier/add_50_I32/U109/QN (NAND3X0)                 0.16      65.41 r
  Multiplier/add_50_I32/U175/QN (NAND2X0)                 0.10      65.51 f
  Multiplier/add_50_I32/U177/QN (NAND3X0)                 0.14      65.65 r
  Multiplier/add_50_I32/U112/QN (NAND2X0)                 0.10      65.76 f
  Multiplier/add_50_I32/U114/QN (NAND3X0)                 0.14      65.89 r
  Multiplier/add_50_I32/U97/QN (NAND2X0)                  0.10      66.00 f
  Multiplier/add_50_I32/U99/QN (NAND3X0)                  0.15      66.15 r
  Multiplier/add_50_I32/U1_29/S (FADDX1)                  0.37      66.52 f
  Multiplier/add_50_I32/SUM[29] (sequential_DW01_add_0)
                                                          0.00      66.52 f
  Multiplier/U1103/Q (AO22X1)                             0.48      67.00 f
  Multiplier/U1613/ZN (INVX0)                             0.48      67.48 r
  Multiplier/add_0_root_add_54_S2_ni/A[60] (sequential_DW01_inc_2)
                                                          0.00      67.48 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_60/C1 (HADDX1)
                                                          0.87      68.35 r
  Multiplier/add_0_root_add_54_S2_ni/U2/Q (AND2X1)        0.14      68.49 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_62/SO (HADDX1)
                                                          0.19      68.68 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[62] (sequential_DW01_inc_2)
                                                          0.00      68.68 r
  Multiplier/U859/Q (AO22X1)                              0.46      69.14 r
  Multiplier/result[62] (sequential)                      0.00      69.14 r
  regresult/inp[62] (registerNbits_N64)                   0.00      69.14 r
  regresult/U8/Q (AND2X1)                                 0.43      69.57 r
  regresult/out_reg[62]/D (DFFX1)                         0.04      69.60 r
  data arrival time                                                 69.60

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[62]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -69.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U206/ZN (INVX0)                   0.09      45.12 r
  Multiplier/add_50_I21/U97/QN (NAND2X0)                  0.10      45.21 f
  Multiplier/add_50_I21/U202/QN (NAND3X0)                 0.15      45.36 r
  Multiplier/add_50_I21/U109/QN (NAND2X0)                 0.11      45.47 f
  Multiplier/add_50_I21/U110/QN (NAND3X0)                 0.14      45.61 r
  Multiplier/add_50_I21/U78/Q (XOR2X1)                    0.24      45.85 f
  Multiplier/add_50_I21/U79/Q (XOR2X1)                    0.20      46.05 f
  Multiplier/add_50_I21/SUM[26] (sequential_DW01_add_11)
                                                          0.00      46.05 f
  Multiplier/U1385/Q (AO22X1)                             0.49      46.54 f
  Multiplier/add_50_I22/A[25] (sequential_DW01_add_10)
                                                          0.00      46.54 f
  Multiplier/add_50_I22/U66/ZN (INVX0)                    0.57      47.11 r
  Multiplier/add_50_I22/U40/Q (XOR2X1)                    0.21      47.33 f
  Multiplier/add_50_I22/U117/Q (XOR2X1)                   0.20      47.53 f
  Multiplier/add_50_I22/SUM[25] (sequential_DW01_add_10)
                                                          0.00      47.53 f
  Multiplier/U1097/Q (AO22X2)                             0.52      48.05 f
  Multiplier/add_50_I23/A[24] (sequential_DW01_add_9)     0.00      48.05 f
  Multiplier/add_50_I23/U10/Q (XNOR2X1)                   0.96      49.01 r
  Multiplier/add_50_I23/U200/Q (XOR2X1)                   0.20      49.22 f
  Multiplier/add_50_I23/SUM[24] (sequential_DW01_add_9)
                                                          0.00      49.22 f
  Multiplier/U1359/Q (AO22X1)                             0.48      49.70 f
  Multiplier/add_50_I24/A[23] (sequential_DW01_add_8)     0.00      49.70 f
  Multiplier/add_50_I24/U128/ZN (INVX0)                   0.47      50.17 r
  Multiplier/add_50_I24/U25/ZN (INVX0)                    0.10      50.26 f
  Multiplier/add_50_I24/U64/Q (XOR2X1)                    0.22      50.48 f
  Multiplier/add_50_I24/SUM[23] (sequential_DW01_add_8)
                                                          0.00      50.48 f
  Multiplier/U563/Q (AO22X1)                              0.49      50.97 f
  Multiplier/add_50_I25/A[22] (sequential_DW01_add_7)     0.00      50.97 f
  Multiplier/add_50_I25/U48/ZN (INVX0)                    0.53      51.49 r
  Multiplier/add_50_I25/U46/QN (NAND2X0)                  0.09      51.58 f
  Multiplier/add_50_I25/U47/QN (NAND2X0)                  0.10      51.68 r
  Multiplier/add_50_I25/U50/Q (XNOR2X1)                   0.25      51.93 r
  Multiplier/add_50_I25/SUM[22] (sequential_DW01_add_7)
                                                          0.00      51.93 r
  Multiplier/U517/Q (AO22X1)                              0.48      52.41 r
  Multiplier/add_50_I26/A[21] (sequential_DW01_add_6)     0.00      52.41 r
  Multiplier/add_50_I26/U57/ZN (INVX0)                    0.64      53.05 f
  Multiplier/add_50_I26/U54/QN (NAND2X0)                  0.09      53.14 r
  Multiplier/add_50_I26/U55/QN (NAND2X0)                  0.10      53.24 f
  Multiplier/add_50_I26/U7/Q (XOR2X2)                     0.23      53.47 f
  Multiplier/add_50_I26/SUM[21] (sequential_DW01_add_6)
                                                          0.00      53.47 f
  Multiplier/U483/Q (AO22X1)                              0.51      53.97 f
  Multiplier/add_50_I27/A[20] (sequential_DW01_add_5)     0.00      53.97 f
  Multiplier/add_50_I27/U79/ZN (INVX0)                    0.67      54.64 r
  Multiplier/add_50_I27/U75/QN (NAND2X1)                  0.10      54.75 f
  Multiplier/add_50_I27/U77/QN (NAND2X1)                  0.11      54.85 r
  Multiplier/add_50_I27/U157/Q (XOR2X1)                   0.22      55.07 f
  Multiplier/add_50_I27/SUM[20] (sequential_DW01_add_5)
                                                          0.00      55.07 f
  Multiplier/U451/Q (AO22X1)                              0.55      55.62 f
  Multiplier/add_50_I28/A[19] (sequential_DW01_add_4)     0.00      55.62 f
  Multiplier/add_50_I28/U62/Q (XOR3X1)                    1.05      56.67 r
  Multiplier/add_50_I28/SUM[19] (sequential_DW01_add_4)
                                                          0.00      56.67 r
  Multiplier/U1387/Q (AO22X1)                             0.48      57.15 r
  Multiplier/add_50_I29/A[18] (sequential_DW01_add_3)     0.00      57.15 r
  Multiplier/add_50_I29/U47/ZN (INVX0)                    0.59      57.74 f
  Multiplier/add_50_I29/U48/ZN (INVX0)                    0.10      57.84 r
  Multiplier/add_50_I29/U109/QN (NAND2X0)                 0.10      57.94 f
  Multiplier/add_50_I29/U110/QN (NAND3X0)                 0.14      58.08 r
  Multiplier/add_50_I29/U1_19/CO (FADDX1)                 0.35      58.43 r
  Multiplier/add_50_I29/U1_20/CO (FADDX1)                 0.33      58.76 r
  Multiplier/add_50_I29/U1_21/CO (FADDX1)                 0.33      59.09 r
  Multiplier/add_50_I29/U101/QN (NAND2X0)                 0.10      59.19 f
  Multiplier/add_50_I29/U102/QN (NAND3X0)                 0.15      59.34 r
  Multiplier/add_50_I29/U106/QN (NAND2X0)                 0.12      59.46 f
  Multiplier/add_50_I29/U108/QN (NAND3X0)                 0.14      59.61 r
  Multiplier/add_50_I29/U138/QN (NAND2X0)                 0.10      59.70 f
  Multiplier/add_50_I29/U140/QN (NAND3X0)                 0.15      59.85 r
  Multiplier/add_50_I29/U143/QN (NAND2X0)                 0.10      59.95 f
  Multiplier/add_50_I29/U145/QN (NAND3X0)                 0.15      60.10 r
  Multiplier/add_50_I29/U163/QN (NAND2X0)                 0.10      60.21 f
  Multiplier/add_50_I29/U165/QN (NAND3X0)                 0.15      60.35 r
  Multiplier/add_50_I29/U167/QN (NAND2X0)                 0.10      60.46 f
  Multiplier/add_50_I29/U169/QN (NAND3X0)                 0.15      60.60 r
  Multiplier/add_50_I29/U152/QN (NAND2X0)                 0.10      60.71 f
  Multiplier/add_50_I29/U154/QN (NAND3X0)                 0.15      60.86 r
  Multiplier/add_50_I29/U156/QN (NAND2X0)                 0.12      60.98 f
  Multiplier/add_50_I29/U33/QN (NAND3X0)                  0.16      61.14 r
  Multiplier/add_50_I29/U160/QN (NAND2X0)                 0.10      61.24 f
  Multiplier/add_50_I29/U162/QN (NAND3X0)                 0.15      61.38 r
  Multiplier/add_50_I29/U55/Q (XOR2X1)                    0.23      61.61 f
  Multiplier/add_50_I29/SUM[31] (sequential_DW01_add_3)
                                                          0.00      61.61 f
  Multiplier/U374/Q (AO22X1)                              0.50      62.11 f
  Multiplier/add_50_I30/A[30] (sequential_DW01_add_2)     0.00      62.11 f
  Multiplier/add_50_I30/U161/Q (XOR3X1)                   1.13      63.24 r
  Multiplier/add_50_I30/SUM[30] (sequential_DW01_add_2)
                                                          0.00      63.24 r
  Multiplier/U1576/Q (AO22X1)                             0.52      63.76 r
  Multiplier/add_50_I31/A[29] (sequential_DW01_add_1)     0.00      63.76 r
  Multiplier/add_50_I31/U103/ZN (INVX0)                   0.42      64.19 f
  Multiplier/add_50_I31/U70/ZN (INVX0)                    0.10      64.29 r
  Multiplier/add_50_I31/U98/Q (XOR2X1)                    0.23      64.52 f
  Multiplier/add_50_I31/U99/Q (XOR2X1)                    0.18      64.70 r
  Multiplier/add_50_I31/SUM[29] (sequential_DW01_add_1)
                                                          0.00      64.70 r
  Multiplier/U848/Q (AO22X1)                              0.48      65.18 r
  Multiplier/add_50_I32/A[28] (sequential_DW01_add_0)     0.00      65.18 r
  Multiplier/add_50_I32/U95/Q (XOR2X1)                    1.11      66.30 f
  Multiplier/add_50_I32/U96/Q (XOR2X1)                    0.20      66.50 f
  Multiplier/add_50_I32/SUM[28] (sequential_DW01_add_0)
                                                          0.00      66.50 f
  Multiplier/U210/Q (AO22X1)                              0.48      66.98 f
  Multiplier/U1614/ZN (INVX0)                             0.49      67.47 r
  Multiplier/add_0_root_add_54_S2_ni/A[59] (sequential_DW01_inc_2)
                                                          0.00      67.47 r
  Multiplier/add_0_root_add_54_S2_ni/U8/Q (XOR2X1)        1.01      68.48 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[59] (sequential_DW01_inc_2)
                                                          0.00      68.48 r
  Multiplier/U109/Q (AO22X1)                              0.46      68.94 r
  Multiplier/result[59] (sequential)                      0.00      68.94 r
  regresult/inp[59] (registerNbits_N64)                   0.00      68.94 r
  regresult/U11/Q (AND2X1)                                0.43      69.37 r
  regresult/out_reg[59]/D (DFFX1)                         0.04      69.41 r
  data arrival time                                                 69.41

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[59]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -69.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U89/QN (NAND2X0)                  0.50      40.34 f
  Multiplier/add_50_I18/U213/QN (NAND3X0)                 0.15      40.49 r
  Multiplier/add_50_I18/U78/QN (NAND2X0)                  0.12      40.60 f
  Multiplier/add_50_I18/U171/QN (NAND3X0)                 0.15      40.75 r
  Multiplier/add_50_I18/U77/QN (NAND2X0)                  0.12      40.87 f
  Multiplier/add_50_I18/U155/QN (NAND3X0)                 0.15      41.02 r
  Multiplier/add_50_I18/U84/QN (NAND2X0)                  0.12      41.13 f
  Multiplier/add_50_I18/U161/QN (NAND3X0)                 0.16      41.30 r
  Multiplier/add_50_I18/U1_30/S (FADDX1)                  0.37      41.67 f
  Multiplier/add_50_I18/SUM[30] (sequential_DW01_add_14)
                                                          0.00      41.67 f
  Multiplier/U764/Q (AO22X1)                              0.50      42.16 f
  Multiplier/add_50_I19/A[29] (sequential_DW01_add_13)
                                                          0.00      42.16 f
  Multiplier/add_50_I19/U28/Q (XNOR2X2)                   0.91      43.08 r
  Multiplier/add_50_I19/U27/Q (XNOR2X1)                   0.23      43.31 r
  Multiplier/add_50_I19/SUM[29] (sequential_DW01_add_13)
                                                          0.00      43.31 r
  Multiplier/U732/Q (AO22X1)                              0.47      43.78 r
  Multiplier/add_50_I20/A[28] (sequential_DW01_add_12)
                                                          0.00      43.78 r
  Multiplier/add_50_I20/U81/ZN (INVX0)                    0.49      44.27 f
  Multiplier/add_50_I20/U82/ZN (INVX0)                    0.11      44.37 r
  Multiplier/add_50_I20/U32/Q (XOR2X1)                    0.24      44.61 f
  Multiplier/add_50_I20/U192/Q (XOR2X1)                   0.20      44.81 f
  Multiplier/add_50_I20/SUM[28] (sequential_DW01_add_12)
                                                          0.00      44.81 f
  Multiplier/U700/Q (AO22X1)                              0.50      45.31 f
  Multiplier/add_50_I21/A[27] (sequential_DW01_add_11)
                                                          0.00      45.31 f
  Multiplier/add_50_I21/U103/ZN (INVX0)                   0.61      45.92 r
  Multiplier/add_50_I21/U57/QN (NAND2X0)                  0.08      46.00 f
  Multiplier/add_50_I21/U55/QN (NAND2X0)                  0.11      46.11 r
  Multiplier/add_50_I21/U189/Q (XOR2X1)                   0.20      46.31 r
  Multiplier/add_50_I21/SUM[27] (sequential_DW01_add_11)
                                                          0.00      46.31 r
  Multiplier/U1064/Q (AO22X2)                             0.48      46.80 r
  Multiplier/add_50_I22/A[26] (sequential_DW01_add_10)
                                                          0.00      46.80 r
  Multiplier/add_50_I22/U199/ZN (INVX0)                   0.49      47.28 f
  Multiplier/add_50_I22/U200/ZN (INVX0)                   0.10      47.38 r
  Multiplier/add_50_I22/U145/QN (NAND2X0)                 0.11      47.49 f
  Multiplier/add_50_I22/U147/QN (NAND3X0)                 0.15      47.64 r
  Multiplier/add_50_I22/U151/QN (NAND2X0)                 0.10      47.74 f
  Multiplier/add_50_I22/U152/QN (NAND3X0)                 0.16      47.90 r
  Multiplier/add_50_I22/U1_28/CO (FADDX1)                 0.34      48.25 r
  Multiplier/add_50_I22/U175/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I22/U177/QN (NAND3X0)                 0.15      48.50 r
  Multiplier/add_50_I22/U50/Q (XOR2X1)                    0.24      48.73 f
  Multiplier/add_50_I22/U51/Q (XOR2X1)                    0.19      48.92 r
  Multiplier/add_50_I22/SUM[30] (sequential_DW01_add_10)
                                                          0.00      48.92 r
  Multiplier/U1390/Q (AO22X1)                             0.52      49.44 r
  Multiplier/add_50_I23/A[29] (sequential_DW01_add_9)     0.00      49.44 r
  Multiplier/add_50_I23/U75/ZN (INVX0)                    0.49      49.93 f
  Multiplier/add_50_I23/U76/ZN (INVX0)                    0.09      50.02 r
  Multiplier/add_50_I23/U86/QN (NAND2X0)                  0.10      50.12 f
  Multiplier/add_50_I23/U65/QN (NAND2X1)                  0.13      50.25 r
  Multiplier/add_50_I23/U193/QN (NAND2X0)                 0.11      50.36 f
  Multiplier/add_50_I23/U195/QN (NAND3X0)                 0.15      50.50 r
  Multiplier/add_50_I23/U39/Q (XOR3X1)                    0.23      50.73 f
  Multiplier/add_50_I23/SUM[31] (sequential_DW01_add_9)
                                                          0.00      50.73 f
  Multiplier/U1165/Q (AO22X1)                             0.50      51.23 f
  Multiplier/add_50_I24/A[30] (sequential_DW01_add_8)     0.00      51.23 f
  Multiplier/add_50_I24/U40/Q (XNOR3X1)                   1.16      52.40 f
  Multiplier/add_50_I24/SUM[30] (sequential_DW01_add_8)
                                                          0.00      52.40 f
  Multiplier/U554/Q (AO22X1)                              0.50      52.90 f
  Multiplier/add_50_I25/A[29] (sequential_DW01_add_7)     0.00      52.90 f
  Multiplier/add_50_I25/U29/Q (XOR3X1)                    1.13      54.03 r
  Multiplier/add_50_I25/SUM[29] (sequential_DW01_add_7)
                                                          0.00      54.03 r
  Multiplier/U510/Q (AO22X1)                              0.47      54.50 r
  Multiplier/add_50_I26/A[28] (sequential_DW01_add_6)     0.00      54.50 r
  Multiplier/add_50_I26/U20/ZN (INVX0)                    0.49      54.98 f
  Multiplier/add_50_I26/U21/ZN (INVX0)                    0.10      55.08 r
  Multiplier/add_50_I26/U147/Q (XOR3X1)                   0.38      55.46 f
  Multiplier/add_50_I26/SUM[28] (sequential_DW01_add_6)
                                                          0.00      55.46 f
  Multiplier/U476/Q (AO22X1)                              0.50      55.96 f
  Multiplier/add_50_I27/A[27] (sequential_DW01_add_5)     0.00      55.96 f
  Multiplier/add_50_I27/U214/Q (XOR3X1)                   1.13      57.09 r
  Multiplier/add_50_I27/SUM[27] (sequential_DW01_add_5)
                                                          0.00      57.09 r
  Multiplier/U1575/Q (AO22X1)                             0.47      57.56 r
  Multiplier/add_50_I28/A[26] (sequential_DW01_add_4)     0.00      57.56 r
  Multiplier/add_50_I28/U38/ZN (INVX0)                    0.49      58.05 f
  Multiplier/add_50_I28/U39/ZN (INVX0)                    0.10      58.15 r
  Multiplier/add_50_I28/U111/Q (XOR2X1)                   0.23      58.38 f
  Multiplier/add_50_I28/U112/Q (XOR2X1)                   0.20      58.58 f
  Multiplier/add_50_I28/SUM[26] (sequential_DW01_add_4)
                                                          0.00      58.58 f
  Multiplier/U412/Q (AO22X1)                              0.50      59.08 f
  Multiplier/add_50_I29/A[25] (sequential_DW01_add_3)     0.00      59.08 f
  Multiplier/add_50_I29/U9/Q (XNOR2X1)                    0.97      60.04 r
  Multiplier/add_50_I29/U141/Q (XOR2X1)                   0.20      60.25 f
  Multiplier/add_50_I29/SUM[25] (sequential_DW01_add_3)
                                                          0.00      60.25 f
  Multiplier/U380/Q (AO22X1)                              0.50      60.75 f
  Multiplier/add_50_I30/A[24] (sequential_DW01_add_2)     0.00      60.75 f
  Multiplier/add_50_I30/U32/Z (DELLN1X2)                  0.80      61.54 f
  Multiplier/add_50_I30/U49/Q (XOR2X1)                    0.19      61.74 r
  Multiplier/add_50_I30/SUM[24] (sequential_DW01_add_2)
                                                          0.00      61.74 r
  Multiplier/U1386/Q (AO22X1)                             0.54      62.27 r
  Multiplier/add_50_I31/A[23] (sequential_DW01_add_1)     0.00      62.27 r
  Multiplier/add_50_I31/U166/Q (XOR2X1)                   1.03      63.30 f
  Multiplier/add_50_I31/U167/Q (XOR2X1)                   0.18      63.48 r
  Multiplier/add_50_I31/SUM[23] (sequential_DW01_add_1)
                                                          0.00      63.48 r
  Multiplier/U1337/Q (AO22X1)                             0.48      63.96 r
  Multiplier/add_50_I32/A[22] (sequential_DW01_add_0)     0.00      63.96 r
  Multiplier/add_50_I32/U62/QN (NAND2X0)                  0.54      64.50 f
  Multiplier/add_50_I32/U178/QN (NAND3X0)                 0.15      64.65 r
  Multiplier/add_50_I32/U150/QN (NAND2X0)                 0.10      64.75 f
  Multiplier/add_50_I32/U152/QN (NAND3X0)                 0.15      64.90 r
  Multiplier/add_50_I32/U52/QN (NAND2X0)                  0.10      65.00 f
  Multiplier/add_50_I32/U54/QN (NAND3X0)                  0.15      65.15 r
  Multiplier/add_50_I32/U107/QN (NAND2X0)                 0.10      65.25 f
  Multiplier/add_50_I32/U109/QN (NAND3X0)                 0.16      65.41 r
  Multiplier/add_50_I32/U175/QN (NAND2X0)                 0.10      65.51 f
  Multiplier/add_50_I32/U177/QN (NAND3X0)                 0.14      65.65 r
  Multiplier/add_50_I32/U112/QN (NAND2X0)                 0.10      65.76 f
  Multiplier/add_50_I32/U114/QN (NAND3X0)                 0.14      65.89 r
  Multiplier/add_50_I32/U97/QN (NAND2X0)                  0.10      66.00 f
  Multiplier/add_50_I32/U99/QN (NAND3X0)                  0.15      66.15 r
  Multiplier/add_50_I32/U1_29/S (FADDX1)                  0.37      66.52 f
  Multiplier/add_50_I32/SUM[29] (sequential_DW01_add_0)
                                                          0.00      66.52 f
  Multiplier/U1103/Q (AO22X1)                             0.48      67.00 f
  Multiplier/U1613/ZN (INVX0)                             0.48      67.48 r
  Multiplier/add_0_root_add_54_S2_ni/A[60] (sequential_DW01_inc_2)
                                                          0.00      67.48 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_60/SO (HADDX1)
                                                          0.85      68.33 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[60] (sequential_DW01_inc_2)
                                                          0.00      68.33 r
  Multiplier/U107/Q (AO22X1)                              0.46      68.79 r
  Multiplier/result[60] (sequential)                      0.00      68.79 r
  regresult/inp[60] (registerNbits_N64)                   0.00      68.79 r
  regresult/U10/Q (AND2X1)                                0.43      69.22 r
  regresult/out_reg[60]/D (DFFX1)                         0.04      69.25 r
  data arrival time                                                 69.25

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[60]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -69.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U89/QN (NAND2X0)                  0.50      40.34 f
  Multiplier/add_50_I18/U213/QN (NAND3X0)                 0.15      40.49 r
  Multiplier/add_50_I18/U78/QN (NAND2X0)                  0.12      40.60 f
  Multiplier/add_50_I18/U171/QN (NAND3X0)                 0.15      40.75 r
  Multiplier/add_50_I18/U77/QN (NAND2X0)                  0.12      40.87 f
  Multiplier/add_50_I18/U155/QN (NAND3X0)                 0.15      41.02 r
  Multiplier/add_50_I18/U84/QN (NAND2X0)                  0.12      41.13 f
  Multiplier/add_50_I18/U161/QN (NAND3X0)                 0.16      41.30 r
  Multiplier/add_50_I18/U1_30/S (FADDX1)                  0.37      41.67 f
  Multiplier/add_50_I18/SUM[30] (sequential_DW01_add_14)
                                                          0.00      41.67 f
  Multiplier/U764/Q (AO22X1)                              0.50      42.16 f
  Multiplier/add_50_I19/A[29] (sequential_DW01_add_13)
                                                          0.00      42.16 f
  Multiplier/add_50_I19/U28/Q (XNOR2X2)                   0.91      43.08 r
  Multiplier/add_50_I19/U27/Q (XNOR2X1)                   0.23      43.31 r
  Multiplier/add_50_I19/SUM[29] (sequential_DW01_add_13)
                                                          0.00      43.31 r
  Multiplier/U732/Q (AO22X1)                              0.47      43.78 r
  Multiplier/add_50_I20/A[28] (sequential_DW01_add_12)
                                                          0.00      43.78 r
  Multiplier/add_50_I20/U81/ZN (INVX0)                    0.49      44.27 f
  Multiplier/add_50_I20/U82/ZN (INVX0)                    0.11      44.37 r
  Multiplier/add_50_I20/U32/Q (XOR2X1)                    0.24      44.61 f
  Multiplier/add_50_I20/U192/Q (XOR2X1)                   0.20      44.81 f
  Multiplier/add_50_I20/SUM[28] (sequential_DW01_add_12)
                                                          0.00      44.81 f
  Multiplier/U700/Q (AO22X1)                              0.50      45.31 f
  Multiplier/add_50_I21/A[27] (sequential_DW01_add_11)
                                                          0.00      45.31 f
  Multiplier/add_50_I21/U103/ZN (INVX0)                   0.61      45.92 r
  Multiplier/add_50_I21/U57/QN (NAND2X0)                  0.08      46.00 f
  Multiplier/add_50_I21/U55/QN (NAND2X0)                  0.11      46.11 r
  Multiplier/add_50_I21/U189/Q (XOR2X1)                   0.20      46.31 r
  Multiplier/add_50_I21/SUM[27] (sequential_DW01_add_11)
                                                          0.00      46.31 r
  Multiplier/U1064/Q (AO22X2)                             0.48      46.80 r
  Multiplier/add_50_I22/A[26] (sequential_DW01_add_10)
                                                          0.00      46.80 r
  Multiplier/add_50_I22/U199/ZN (INVX0)                   0.49      47.28 f
  Multiplier/add_50_I22/U200/ZN (INVX0)                   0.10      47.38 r
  Multiplier/add_50_I22/U145/QN (NAND2X0)                 0.11      47.49 f
  Multiplier/add_50_I22/U147/QN (NAND3X0)                 0.15      47.64 r
  Multiplier/add_50_I22/U151/QN (NAND2X0)                 0.10      47.74 f
  Multiplier/add_50_I22/U152/QN (NAND3X0)                 0.16      47.90 r
  Multiplier/add_50_I22/U1_28/CO (FADDX1)                 0.34      48.25 r
  Multiplier/add_50_I22/U175/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I22/U177/QN (NAND3X0)                 0.15      48.50 r
  Multiplier/add_50_I22/U50/Q (XOR2X1)                    0.24      48.73 f
  Multiplier/add_50_I22/U51/Q (XOR2X1)                    0.19      48.92 r
  Multiplier/add_50_I22/SUM[30] (sequential_DW01_add_10)
                                                          0.00      48.92 r
  Multiplier/U1390/Q (AO22X1)                             0.52      49.44 r
  Multiplier/add_50_I23/A[29] (sequential_DW01_add_9)     0.00      49.44 r
  Multiplier/add_50_I23/U75/ZN (INVX0)                    0.49      49.93 f
  Multiplier/add_50_I23/U76/ZN (INVX0)                    0.09      50.02 r
  Multiplier/add_50_I23/U86/QN (NAND2X0)                  0.10      50.12 f
  Multiplier/add_50_I23/U65/QN (NAND2X1)                  0.13      50.25 r
  Multiplier/add_50_I23/U193/QN (NAND2X0)                 0.11      50.36 f
  Multiplier/add_50_I23/U195/QN (NAND3X0)                 0.15      50.50 r
  Multiplier/add_50_I23/U39/Q (XOR3X1)                    0.23      50.73 f
  Multiplier/add_50_I23/SUM[31] (sequential_DW01_add_9)
                                                          0.00      50.73 f
  Multiplier/U1165/Q (AO22X1)                             0.50      51.23 f
  Multiplier/add_50_I24/A[30] (sequential_DW01_add_8)     0.00      51.23 f
  Multiplier/add_50_I24/U40/Q (XNOR3X1)                   1.16      52.40 f
  Multiplier/add_50_I24/SUM[30] (sequential_DW01_add_8)
                                                          0.00      52.40 f
  Multiplier/U554/Q (AO22X1)                              0.50      52.90 f
  Multiplier/add_50_I25/A[29] (sequential_DW01_add_7)     0.00      52.90 f
  Multiplier/add_50_I25/U29/Q (XOR3X1)                    1.13      54.03 r
  Multiplier/add_50_I25/SUM[29] (sequential_DW01_add_7)
                                                          0.00      54.03 r
  Multiplier/U510/Q (AO22X1)                              0.47      54.50 r
  Multiplier/add_50_I26/A[28] (sequential_DW01_add_6)     0.00      54.50 r
  Multiplier/add_50_I26/U20/ZN (INVX0)                    0.49      54.98 f
  Multiplier/add_50_I26/U21/ZN (INVX0)                    0.10      55.08 r
  Multiplier/add_50_I26/U147/Q (XOR3X1)                   0.38      55.46 f
  Multiplier/add_50_I26/SUM[28] (sequential_DW01_add_6)
                                                          0.00      55.46 f
  Multiplier/U476/Q (AO22X1)                              0.50      55.96 f
  Multiplier/add_50_I27/A[27] (sequential_DW01_add_5)     0.00      55.96 f
  Multiplier/add_50_I27/U214/Q (XOR3X1)                   1.13      57.09 r
  Multiplier/add_50_I27/SUM[27] (sequential_DW01_add_5)
                                                          0.00      57.09 r
  Multiplier/U1575/Q (AO22X1)                             0.47      57.56 r
  Multiplier/add_50_I28/A[26] (sequential_DW01_add_4)     0.00      57.56 r
  Multiplier/add_50_I28/U38/ZN (INVX0)                    0.49      58.05 f
  Multiplier/add_50_I28/U39/ZN (INVX0)                    0.10      58.15 r
  Multiplier/add_50_I28/U111/Q (XOR2X1)                   0.23      58.38 f
  Multiplier/add_50_I28/U112/Q (XOR2X1)                   0.20      58.58 f
  Multiplier/add_50_I28/SUM[26] (sequential_DW01_add_4)
                                                          0.00      58.58 f
  Multiplier/U412/Q (AO22X1)                              0.50      59.08 f
  Multiplier/add_50_I29/A[25] (sequential_DW01_add_3)     0.00      59.08 f
  Multiplier/add_50_I29/U9/Q (XNOR2X1)                    0.97      60.04 r
  Multiplier/add_50_I29/U141/Q (XOR2X1)                   0.20      60.25 f
  Multiplier/add_50_I29/SUM[25] (sequential_DW01_add_3)
                                                          0.00      60.25 f
  Multiplier/U380/Q (AO22X1)                              0.50      60.75 f
  Multiplier/add_50_I30/A[24] (sequential_DW01_add_2)     0.00      60.75 f
  Multiplier/add_50_I30/U32/Z (DELLN1X2)                  0.80      61.54 f
  Multiplier/add_50_I30/U49/Q (XOR2X1)                    0.19      61.74 r
  Multiplier/add_50_I30/SUM[24] (sequential_DW01_add_2)
                                                          0.00      61.74 r
  Multiplier/U1386/Q (AO22X1)                             0.54      62.27 r
  Multiplier/add_50_I31/A[23] (sequential_DW01_add_1)     0.00      62.27 r
  Multiplier/add_50_I31/U166/Q (XOR2X1)                   1.03      63.30 f
  Multiplier/add_50_I31/U167/Q (XOR2X1)                   0.18      63.48 r
  Multiplier/add_50_I31/SUM[23] (sequential_DW01_add_1)
                                                          0.00      63.48 r
  Multiplier/U1337/Q (AO22X1)                             0.48      63.96 r
  Multiplier/add_50_I32/A[22] (sequential_DW01_add_0)     0.00      63.96 r
  Multiplier/add_50_I32/U62/QN (NAND2X0)                  0.54      64.50 f
  Multiplier/add_50_I32/U178/QN (NAND3X0)                 0.15      64.65 r
  Multiplier/add_50_I32/U150/QN (NAND2X0)                 0.10      64.75 f
  Multiplier/add_50_I32/U152/QN (NAND3X0)                 0.15      64.90 r
  Multiplier/add_50_I32/U52/QN (NAND2X0)                  0.10      65.00 f
  Multiplier/add_50_I32/U54/QN (NAND3X0)                  0.15      65.15 r
  Multiplier/add_50_I32/U107/QN (NAND2X0)                 0.10      65.25 f
  Multiplier/add_50_I32/U109/QN (NAND3X0)                 0.16      65.41 r
  Multiplier/add_50_I32/U175/QN (NAND2X0)                 0.10      65.51 f
  Multiplier/add_50_I32/U177/QN (NAND3X0)                 0.14      65.65 r
  Multiplier/add_50_I32/U48/ZN (INVX0)                    0.09      65.74 f
  Multiplier/add_50_I32/U49/ZN (INVX0)                    0.09      65.83 r
  Multiplier/add_50_I32/U111/Q (XOR2X1)                   0.21      66.04 f
  Multiplier/add_50_I32/SUM[27] (sequential_DW01_add_0)
                                                          0.00      66.04 f
  Multiplier/U857/Q (AO22X1)                              0.48      66.52 f
  Multiplier/U1615/ZN (INVX0)                             0.49      67.01 r
  Multiplier/add_0_root_add_54_S2_ni/A[58] (sequential_DW01_inc_2)
                                                          0.00      67.01 r
  Multiplier/add_0_root_add_54_S2_ni/U11/Q (XOR2X1)       1.01      68.02 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[58] (sequential_DW01_inc_2)
                                                          0.00      68.02 r
  Multiplier/U110/Q (AO22X1)                              0.46      68.48 r
  Multiplier/result[58] (sequential)                      0.00      68.48 r
  regresult/inp[58] (registerNbits_N64)                   0.00      68.48 r
  regresult/U12/Q (AND2X1)                                0.43      68.91 r
  regresult/out_reg[58]/D (DFFX1)                         0.04      68.94 r
  data arrival time                                                 68.94

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[58]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U71/QN (NAND2X0)                  0.10      58.08 f
  Multiplier/add_50_I28/U72/QN (NAND3X0)                  0.15      58.23 r
  Multiplier/add_50_I28/U114/QN (NAND2X0)                 0.12      58.35 f
  Multiplier/add_50_I28/U115/QN (NAND3X0)                 0.16      58.50 r
  Multiplier/add_50_I28/U109/QN (NAND2X0)                 0.12      58.62 f
  Multiplier/add_50_I28/U110/QN (NAND3X0)                 0.15      58.77 r
  Multiplier/add_50_I28/U170/QN (NAND2X0)                 0.10      58.87 f
  Multiplier/add_50_I28/U171/QN (NAND3X0)                 0.15      59.03 r
  Multiplier/add_50_I28/U175/QN (NAND2X0)                 0.10      59.13 f
  Multiplier/add_50_I28/U176/QN (NAND3X0)                 0.15      59.28 r
  Multiplier/add_50_I28/U60/Q (XOR2X1)                    0.24      59.52 f
  Multiplier/add_50_I28/U61/Q (XOR2X1)                    0.20      59.72 f
  Multiplier/add_50_I28/SUM[30] (sequential_DW01_add_4)
                                                          0.00      59.72 f
  Multiplier/U1511/Q (AO22X1)                             0.49      60.22 f
  Multiplier/add_50_I29/A[29] (sequential_DW01_add_3)     0.00      60.22 f
  Multiplier/add_50_I29/U68/ZN (INVX0)                    0.57      60.79 r
  Multiplier/add_50_I29/U62/Q (XNOR3X1)                   0.32      61.11 r
  Multiplier/add_50_I29/SUM[29] (sequential_DW01_add_3)
                                                          0.00      61.11 r
  Multiplier/U376/Q (AO22X1)                              0.49      61.60 r
  Multiplier/add_50_I30/A[28] (sequential_DW01_add_2)     0.00      61.60 r
  Multiplier/add_50_I30/U41/ZN (INVX0)                    0.64      62.24 f
  Multiplier/add_50_I30/U37/QN (NAND2X1)                  0.11      62.35 r
  Multiplier/add_50_I30/U39/QN (NAND2X1)                  0.11      62.46 f
  Multiplier/add_50_I30/U178/Q (XOR2X1)                   0.18      62.64 r
  Multiplier/add_50_I30/SUM[28] (sequential_DW01_add_2)
                                                          0.00      62.64 r
  Multiplier/U344/Q (AO22X1)                              0.47      63.10 r
  Multiplier/add_50_I31/A[27] (sequential_DW01_add_1)     0.00      63.10 r
  Multiplier/add_50_I31/U11/ZN (INVX0)                    0.49      63.59 f
  Multiplier/add_50_I31/U12/ZN (INVX0)                    0.11      63.70 r
  Multiplier/add_50_I31/U9/Q (XOR2X1)                     0.24      63.94 f
  Multiplier/add_50_I31/U172/Q (XOR2X1)                   0.18      64.12 r
  Multiplier/add_50_I31/SUM[27] (sequential_DW01_add_1)
                                                          0.00      64.12 r
  Multiplier/U312/Q (AO22X1)                              0.48      64.60 r
  Multiplier/add_50_I32/A[26] (sequential_DW01_add_0)     0.00      64.60 r
  Multiplier/add_50_I32/U173/Q (XOR2X1)                   1.11      65.71 f
  Multiplier/add_50_I32/U174/Q (XOR2X1)                   0.20      65.91 f
  Multiplier/add_50_I32/SUM[26] (sequential_DW01_add_0)
                                                          0.00      65.91 f
  Multiplier/U212/Q (AO22X1)                              0.48      66.39 f
  Multiplier/U1616/ZN (INVX0)                             0.49      66.88 r
  Multiplier/add_0_root_add_54_S2_ni/A[57] (sequential_DW01_inc_2)
                                                          0.00      66.88 r
  Multiplier/add_0_root_add_54_S2_ni/U6/Q (XOR2X1)        1.01      67.90 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[57] (sequential_DW01_inc_2)
                                                          0.00      67.90 r
  Multiplier/U111/Q (AO22X1)                              0.46      68.36 r
  Multiplier/result[57] (sequential)                      0.00      68.36 r
  regresult/inp[57] (registerNbits_N64)                   0.00      68.36 r
  regresult/U13/Q (AND2X1)                                0.43      68.78 r
  regresult/out_reg[57]/D (DFFX1)                         0.04      68.82 r
  data arrival time                                                 68.82

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[57]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U68/Q (XOR2X1)                    0.23      58.21 f
  Multiplier/add_50_I28/SUM[25] (sequential_DW01_add_4)
                                                          0.00      58.21 f
  Multiplier/U413/Q (AO22X1)                              0.50      58.70 f
  Multiplier/add_50_I29/A[24] (sequential_DW01_add_3)     0.00      58.70 f
  Multiplier/add_50_I29/U39/Q (XOR3X1)                    1.14      59.85 f
  Multiplier/add_50_I29/SUM[24] (sequential_DW01_add_3)
                                                          0.00      59.85 f
  Multiplier/U381/Q (AO22X1)                              0.50      60.34 f
  Multiplier/add_50_I30/A[23] (sequential_DW01_add_2)     0.00      60.34 f
  Multiplier/add_50_I30/U9/Q (XNOR2X1)                    0.97      61.31 r
  Multiplier/add_50_I30/U67/Q (XOR2X1)                    0.20      61.51 f
  Multiplier/add_50_I30/SUM[23] (sequential_DW01_add_2)
                                                          0.00      61.51 f
  Multiplier/U349/Q (AO22X1)                              0.50      62.01 f
  Multiplier/add_50_I31/A[22] (sequential_DW01_add_1)     0.00      62.01 f
  Multiplier/add_50_I31/U36/Q (XNOR2X2)                   0.92      62.93 r
  Multiplier/add_50_I31/U35/Q (XOR2X1)                    0.18      63.11 r
  Multiplier/add_50_I31/SUM[22] (sequential_DW01_add_1)
                                                          0.00      63.11 r
  Multiplier/U317/Q (AO22X1)                              0.48      63.60 r
  Multiplier/add_50_I32/A[21] (sequential_DW01_add_0)     0.00      63.60 r
  Multiplier/add_50_I32/U66/Q (XOR2X2)                    1.15      64.75 f
  Multiplier/add_50_I32/U162/Q (XOR2X1)                   0.18      64.93 r
  Multiplier/add_50_I32/SUM[21] (sequential_DW01_add_0)
                                                          0.00      64.93 r
  Multiplier/U1672/Q (AO22X1)                             0.47      65.40 r
  Multiplier/U1620/ZN (INVX0)                             0.49      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/A[52] (sequential_DW01_inc_2)
                                                          0.00      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_52/C1 (HADDX1)
                                                          0.88      66.77 f
  Multiplier/add_0_root_add_54_S2_ni/U1/Q (AND2X1)        0.15      66.92 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_54/C1 (HADDX1)
                                                          0.22      67.15 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_55/C1 (HADDX1)
                                                          0.23      67.37 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_56/SO (HADDX1)
                                                          0.17      67.55 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[56] (sequential_DW01_inc_2)
                                                          0.00      67.55 r
  Multiplier/U112/Q (AO22X1)                              0.46      68.00 r
  Multiplier/result[56] (sequential)                      0.00      68.00 r
  regresult/inp[56] (registerNbits_N64)                   0.00      68.00 r
  regresult/U15/Q (AND2X1)                                0.43      68.43 r
  regresult/out_reg[56]/D (DFFX1)                         0.04      68.47 r
  data arrival time                                                 68.47

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[56]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U68/Q (XOR2X1)                    0.23      58.21 f
  Multiplier/add_50_I28/SUM[25] (sequential_DW01_add_4)
                                                          0.00      58.21 f
  Multiplier/U413/Q (AO22X1)                              0.50      58.70 f
  Multiplier/add_50_I29/A[24] (sequential_DW01_add_3)     0.00      58.70 f
  Multiplier/add_50_I29/U39/Q (XOR3X1)                    1.14      59.85 f
  Multiplier/add_50_I29/SUM[24] (sequential_DW01_add_3)
                                                          0.00      59.85 f
  Multiplier/U381/Q (AO22X1)                              0.50      60.34 f
  Multiplier/add_50_I30/A[23] (sequential_DW01_add_2)     0.00      60.34 f
  Multiplier/add_50_I30/U9/Q (XNOR2X1)                    0.97      61.31 r
  Multiplier/add_50_I30/U67/Q (XOR2X1)                    0.20      61.51 f
  Multiplier/add_50_I30/SUM[23] (sequential_DW01_add_2)
                                                          0.00      61.51 f
  Multiplier/U349/Q (AO22X1)                              0.50      62.01 f
  Multiplier/add_50_I31/A[22] (sequential_DW01_add_1)     0.00      62.01 f
  Multiplier/add_50_I31/U36/Q (XNOR2X2)                   0.92      62.93 r
  Multiplier/add_50_I31/U35/Q (XOR2X1)                    0.18      63.11 r
  Multiplier/add_50_I31/SUM[22] (sequential_DW01_add_1)
                                                          0.00      63.11 r
  Multiplier/U317/Q (AO22X1)                              0.48      63.60 r
  Multiplier/add_50_I32/A[21] (sequential_DW01_add_0)     0.00      63.60 r
  Multiplier/add_50_I32/U66/Q (XOR2X2)                    1.15      64.75 f
  Multiplier/add_50_I32/U162/Q (XOR2X1)                   0.18      64.93 r
  Multiplier/add_50_I32/SUM[21] (sequential_DW01_add_0)
                                                          0.00      64.93 r
  Multiplier/U1672/Q (AO22X1)                             0.47      65.40 r
  Multiplier/U1620/ZN (INVX0)                             0.49      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/A[52] (sequential_DW01_inc_2)
                                                          0.00      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_52/C1 (HADDX1)
                                                          0.88      66.77 f
  Multiplier/add_0_root_add_54_S2_ni/U1/Q (AND2X1)        0.15      66.92 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_54/C1 (HADDX1)
                                                          0.22      67.15 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_55/SO (HADDX1)
                                                          0.17      67.32 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[55] (sequential_DW01_inc_2)
                                                          0.00      67.32 r
  Multiplier/U113/Q (AO22X1)                              0.46      67.78 r
  Multiplier/result[55] (sequential)                      0.00      67.78 r
  regresult/inp[55] (registerNbits_N64)                   0.00      67.78 r
  regresult/U16/Q (AND2X1)                                0.43      68.20 r
  regresult/out_reg[55]/D (DFFX1)                         0.04      68.24 r
  data arrival time                                                 68.24

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[55]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U89/QN (NAND2X0)                  0.50      40.34 f
  Multiplier/add_50_I18/U213/QN (NAND3X0)                 0.15      40.49 r
  Multiplier/add_50_I18/U78/QN (NAND2X0)                  0.12      40.60 f
  Multiplier/add_50_I18/U171/QN (NAND3X0)                 0.15      40.75 r
  Multiplier/add_50_I18/U77/QN (NAND2X0)                  0.12      40.87 f
  Multiplier/add_50_I18/U155/QN (NAND3X0)                 0.15      41.02 r
  Multiplier/add_50_I18/U84/QN (NAND2X0)                  0.12      41.13 f
  Multiplier/add_50_I18/U161/QN (NAND3X0)                 0.16      41.30 r
  Multiplier/add_50_I18/U1_30/S (FADDX1)                  0.37      41.67 f
  Multiplier/add_50_I18/SUM[30] (sequential_DW01_add_14)
                                                          0.00      41.67 f
  Multiplier/U764/Q (AO22X1)                              0.50      42.16 f
  Multiplier/add_50_I19/A[29] (sequential_DW01_add_13)
                                                          0.00      42.16 f
  Multiplier/add_50_I19/U28/Q (XNOR2X2)                   0.91      43.08 r
  Multiplier/add_50_I19/U27/Q (XNOR2X1)                   0.23      43.31 r
  Multiplier/add_50_I19/SUM[29] (sequential_DW01_add_13)
                                                          0.00      43.31 r
  Multiplier/U732/Q (AO22X1)                              0.47      43.78 r
  Multiplier/add_50_I20/A[28] (sequential_DW01_add_12)
                                                          0.00      43.78 r
  Multiplier/add_50_I20/U81/ZN (INVX0)                    0.49      44.27 f
  Multiplier/add_50_I20/U82/ZN (INVX0)                    0.11      44.37 r
  Multiplier/add_50_I20/U32/Q (XOR2X1)                    0.24      44.61 f
  Multiplier/add_50_I20/U192/Q (XOR2X1)                   0.20      44.81 f
  Multiplier/add_50_I20/SUM[28] (sequential_DW01_add_12)
                                                          0.00      44.81 f
  Multiplier/U700/Q (AO22X1)                              0.50      45.31 f
  Multiplier/add_50_I21/A[27] (sequential_DW01_add_11)
                                                          0.00      45.31 f
  Multiplier/add_50_I21/U103/ZN (INVX0)                   0.61      45.92 r
  Multiplier/add_50_I21/U57/QN (NAND2X0)                  0.08      46.00 f
  Multiplier/add_50_I21/U55/QN (NAND2X0)                  0.11      46.11 r
  Multiplier/add_50_I21/U189/Q (XOR2X1)                   0.20      46.31 r
  Multiplier/add_50_I21/SUM[27] (sequential_DW01_add_11)
                                                          0.00      46.31 r
  Multiplier/U1064/Q (AO22X2)                             0.48      46.80 r
  Multiplier/add_50_I22/A[26] (sequential_DW01_add_10)
                                                          0.00      46.80 r
  Multiplier/add_50_I22/U199/ZN (INVX0)                   0.49      47.28 f
  Multiplier/add_50_I22/U200/ZN (INVX0)                   0.10      47.38 r
  Multiplier/add_50_I22/U145/QN (NAND2X0)                 0.11      47.49 f
  Multiplier/add_50_I22/U147/QN (NAND3X0)                 0.15      47.64 r
  Multiplier/add_50_I22/U151/QN (NAND2X0)                 0.10      47.74 f
  Multiplier/add_50_I22/U152/QN (NAND3X0)                 0.16      47.90 r
  Multiplier/add_50_I22/U1_28/CO (FADDX1)                 0.34      48.25 r
  Multiplier/add_50_I22/U175/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I22/U177/QN (NAND3X0)                 0.15      48.50 r
  Multiplier/add_50_I22/U50/Q (XOR2X1)                    0.24      48.73 f
  Multiplier/add_50_I22/U51/Q (XOR2X1)                    0.19      48.92 r
  Multiplier/add_50_I22/SUM[30] (sequential_DW01_add_10)
                                                          0.00      48.92 r
  Multiplier/U1390/Q (AO22X1)                             0.52      49.44 r
  Multiplier/add_50_I23/A[29] (sequential_DW01_add_9)     0.00      49.44 r
  Multiplier/add_50_I23/U75/ZN (INVX0)                    0.49      49.93 f
  Multiplier/add_50_I23/U76/ZN (INVX0)                    0.09      50.02 r
  Multiplier/add_50_I23/U86/QN (NAND2X0)                  0.10      50.12 f
  Multiplier/add_50_I23/U65/QN (NAND2X1)                  0.13      50.25 r
  Multiplier/add_50_I23/U193/QN (NAND2X0)                 0.11      50.36 f
  Multiplier/add_50_I23/U195/QN (NAND3X0)                 0.15      50.50 r
  Multiplier/add_50_I23/U39/Q (XOR3X1)                    0.23      50.73 f
  Multiplier/add_50_I23/SUM[31] (sequential_DW01_add_9)
                                                          0.00      50.73 f
  Multiplier/U1165/Q (AO22X1)                             0.50      51.23 f
  Multiplier/add_50_I24/A[30] (sequential_DW01_add_8)     0.00      51.23 f
  Multiplier/add_50_I24/U40/Q (XNOR3X1)                   1.16      52.40 f
  Multiplier/add_50_I24/SUM[30] (sequential_DW01_add_8)
                                                          0.00      52.40 f
  Multiplier/U554/Q (AO22X1)                              0.50      52.90 f
  Multiplier/add_50_I25/A[29] (sequential_DW01_add_7)     0.00      52.90 f
  Multiplier/add_50_I25/U29/Q (XOR3X1)                    1.13      54.03 r
  Multiplier/add_50_I25/SUM[29] (sequential_DW01_add_7)
                                                          0.00      54.03 r
  Multiplier/U510/Q (AO22X1)                              0.47      54.50 r
  Multiplier/add_50_I26/A[28] (sequential_DW01_add_6)     0.00      54.50 r
  Multiplier/add_50_I26/U20/ZN (INVX0)                    0.49      54.98 f
  Multiplier/add_50_I26/U21/ZN (INVX0)                    0.10      55.08 r
  Multiplier/add_50_I26/U147/Q (XOR3X1)                   0.38      55.46 f
  Multiplier/add_50_I26/SUM[28] (sequential_DW01_add_6)
                                                          0.00      55.46 f
  Multiplier/U476/Q (AO22X1)                              0.50      55.96 f
  Multiplier/add_50_I27/A[27] (sequential_DW01_add_5)     0.00      55.96 f
  Multiplier/add_50_I27/U214/Q (XOR3X1)                   1.13      57.09 r
  Multiplier/add_50_I27/SUM[27] (sequential_DW01_add_5)
                                                          0.00      57.09 r
  Multiplier/U1575/Q (AO22X1)                             0.47      57.56 r
  Multiplier/add_50_I28/A[26] (sequential_DW01_add_4)     0.00      57.56 r
  Multiplier/add_50_I28/U38/ZN (INVX0)                    0.49      58.05 f
  Multiplier/add_50_I28/U39/ZN (INVX0)                    0.10      58.15 r
  Multiplier/add_50_I28/U111/Q (XOR2X1)                   0.23      58.38 f
  Multiplier/add_50_I28/U112/Q (XOR2X1)                   0.20      58.58 f
  Multiplier/add_50_I28/SUM[26] (sequential_DW01_add_4)
                                                          0.00      58.58 f
  Multiplier/U412/Q (AO22X1)                              0.50      59.08 f
  Multiplier/add_50_I29/A[25] (sequential_DW01_add_3)     0.00      59.08 f
  Multiplier/add_50_I29/U9/Q (XNOR2X1)                    0.97      60.04 r
  Multiplier/add_50_I29/U141/Q (XOR2X1)                   0.20      60.25 f
  Multiplier/add_50_I29/SUM[25] (sequential_DW01_add_3)
                                                          0.00      60.25 f
  Multiplier/U380/Q (AO22X1)                              0.50      60.75 f
  Multiplier/add_50_I30/A[24] (sequential_DW01_add_2)     0.00      60.75 f
  Multiplier/add_50_I30/U32/Z (DELLN1X2)                  0.80      61.54 f
  Multiplier/add_50_I30/U49/Q (XOR2X1)                    0.19      61.74 r
  Multiplier/add_50_I30/SUM[24] (sequential_DW01_add_2)
                                                          0.00      61.74 r
  Multiplier/U1386/Q (AO22X1)                             0.54      62.27 r
  Multiplier/add_50_I31/A[23] (sequential_DW01_add_1)     0.00      62.27 r
  Multiplier/add_50_I31/U166/Q (XOR2X1)                   1.03      63.30 f
  Multiplier/add_50_I31/U167/Q (XOR2X1)                   0.18      63.48 r
  Multiplier/add_50_I31/SUM[23] (sequential_DW01_add_1)
                                                          0.00      63.48 r
  Multiplier/U1337/Q (AO22X1)                             0.48      63.96 r
  Multiplier/add_50_I32/A[22] (sequential_DW01_add_0)     0.00      63.96 r
  Multiplier/add_50_I32/U14/Q (XOR3X1)                    1.11      65.08 f
  Multiplier/add_50_I32/SUM[22] (sequential_DW01_add_0)
                                                          0.00      65.08 f
  Multiplier/U988/Q (AO22X2)                              0.51      65.59 f
  Multiplier/U1619/ZN (INVX0)                             0.49      66.08 r
  Multiplier/add_0_root_add_54_S2_ni/A[53] (sequential_DW01_inc_2)
                                                          0.00      66.08 r
  Multiplier/add_0_root_add_54_S2_ni/U5/Q (XOR2X1)        1.01      67.10 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[53] (sequential_DW01_inc_2)
                                                          0.00      67.10 r
  Multiplier/U115/Q (AO22X1)                              0.46      67.56 r
  Multiplier/result[53] (sequential)                      0.00      67.56 r
  regresult/inp[53] (registerNbits_N64)                   0.00      67.56 r
  regresult/U18/Q (AND2X1)                                0.43      67.98 r
  regresult/out_reg[53]/D (DFFX1)                         0.04      68.02 r
  data arrival time                                                 68.02

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[53]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.86


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U68/Q (XOR2X1)                    0.23      58.21 f
  Multiplier/add_50_I28/SUM[25] (sequential_DW01_add_4)
                                                          0.00      58.21 f
  Multiplier/U413/Q (AO22X1)                              0.50      58.70 f
  Multiplier/add_50_I29/A[24] (sequential_DW01_add_3)     0.00      58.70 f
  Multiplier/add_50_I29/U39/Q (XOR3X1)                    1.14      59.85 f
  Multiplier/add_50_I29/SUM[24] (sequential_DW01_add_3)
                                                          0.00      59.85 f
  Multiplier/U381/Q (AO22X1)                              0.50      60.34 f
  Multiplier/add_50_I30/A[23] (sequential_DW01_add_2)     0.00      60.34 f
  Multiplier/add_50_I30/U9/Q (XNOR2X1)                    0.97      61.31 r
  Multiplier/add_50_I30/U67/Q (XOR2X1)                    0.20      61.51 f
  Multiplier/add_50_I30/SUM[23] (sequential_DW01_add_2)
                                                          0.00      61.51 f
  Multiplier/U349/Q (AO22X1)                              0.50      62.01 f
  Multiplier/add_50_I31/A[22] (sequential_DW01_add_1)     0.00      62.01 f
  Multiplier/add_50_I31/U36/Q (XNOR2X2)                   0.92      62.93 r
  Multiplier/add_50_I31/U35/Q (XOR2X1)                    0.18      63.11 r
  Multiplier/add_50_I31/SUM[22] (sequential_DW01_add_1)
                                                          0.00      63.11 r
  Multiplier/U317/Q (AO22X1)                              0.48      63.60 r
  Multiplier/add_50_I32/A[21] (sequential_DW01_add_0)     0.00      63.60 r
  Multiplier/add_50_I32/U66/Q (XOR2X2)                    1.15      64.75 f
  Multiplier/add_50_I32/U162/Q (XOR2X1)                   0.18      64.93 r
  Multiplier/add_50_I32/SUM[21] (sequential_DW01_add_0)
                                                          0.00      64.93 r
  Multiplier/U1672/Q (AO22X1)                             0.47      65.40 r
  Multiplier/U1620/ZN (INVX0)                             0.49      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/A[52] (sequential_DW01_inc_2)
                                                          0.00      65.89 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_52/C1 (HADDX1)
                                                          0.88      66.77 f
  Multiplier/add_0_root_add_54_S2_ni/U1/Q (AND2X1)        0.15      66.92 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_54/SO (HADDX1)
                                                          0.16      67.09 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[54] (sequential_DW01_inc_2)
                                                          0.00      67.09 r
  Multiplier/U114/Q (AO22X1)                              0.46      67.55 r
  Multiplier/result[54] (sequential)                      0.00      67.55 r
  regresult/inp[54] (registerNbits_N64)                   0.00      67.55 r
  regresult/U17/Q (AND2X1)                                0.43      67.98 r
  regresult/out_reg[54]/D (DFFX1)                         0.04      68.01 r
  data arrival time                                                 68.01

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[54]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -68.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.28       0.28 r
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.28 r
  Multiplier/m[4] (sequential)                            0.00       0.28 r
  Multiplier/U1736/ZN (INVX0)                             0.51       0.78 f
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.78 f
  Multiplier/add_0_root_add_32_ni/U27/Q (AND2X1)          0.53       1.31 f
  Multiplier/add_0_root_add_32_ni/U26/Q (AND2X1)          0.14       1.46 f
  Multiplier/add_0_root_add_32_ni/U16/QN (NAND2X0)        0.10       1.56 r
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.12       1.67 f
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.16       1.83 f
  Multiplier/add_0_root_add_32_ni/U7/Q (AND2X1)           0.14       1.98 f
  Multiplier/add_0_root_add_32_ni/U1_1_11/C1 (HADDX1)     0.22       2.20 f
  Multiplier/add_0_root_add_32_ni/U1_1_12/C1 (HADDX1)     0.23       2.43 f
  Multiplier/add_0_root_add_32_ni/U1_1_13/C1 (HADDX1)     0.24       2.67 f
  Multiplier/add_0_root_add_32_ni/U4/Q (AND2X1)           0.16       2.82 f
  Multiplier/add_0_root_add_32_ni/U5/Q (AND2X1)           0.14       2.97 f
  Multiplier/add_0_root_add_32_ni/U1_1_16/C1 (HADDX1)     0.22       3.19 f
  Multiplier/add_0_root_add_32_ni/U1_1_17/C1 (HADDX1)     0.23       3.42 f
  Multiplier/add_0_root_add_32_ni/U1_1_18/C1 (HADDX1)     0.24       3.66 f
  Multiplier/add_0_root_add_32_ni/U18/Q (AND2X1)          0.16       3.81 f
  Multiplier/add_0_root_add_32_ni/U19/Q (AND2X1)          0.14       3.96 f
  Multiplier/add_0_root_add_32_ni/U1_1_21/C1 (HADDX1)     0.22       4.18 f
  Multiplier/add_0_root_add_32_ni/U1_1_22/C1 (HADDX1)     0.23       4.41 f
  Multiplier/add_0_root_add_32_ni/U1_1_23/C1 (HADDX1)     0.23       4.64 f
  Multiplier/add_0_root_add_32_ni/U1_1_24/C1 (HADDX1)     0.23       4.87 f
  Multiplier/add_0_root_add_32_ni/U1_1_25/C1 (HADDX1)     0.23       5.10 f
  Multiplier/add_0_root_add_32_ni/U1_1_26/C1 (HADDX1)     0.23       5.33 f
  Multiplier/add_0_root_add_32_ni/U1_1_27/C1 (HADDX1)     0.23       5.55 f
  Multiplier/add_0_root_add_32_ni/U1_1_28/C1 (HADDX1)     0.23       5.78 f
  Multiplier/add_0_root_add_32_ni/U1_1_29/SO (HADDX1)     0.17       5.96 r
  Multiplier/add_0_root_add_32_ni/SUM[29] (sequential_DW01_inc_1)
                                                          0.00       5.96 r
  Multiplier/U1431/Q (AO22X2)                             0.53       6.48 r
  Multiplier/U1184/Z (DELLN1X2)                           1.10       7.59 r
  Multiplier/add_50_I2/B[29] (sequential_DW01_add_30)     0.00       7.59 r
  Multiplier/add_50_I2/U1_29/S (FADDX1)                   4.37      11.96 r
  Multiplier/add_50_I2/SUM[29] (sequential_DW01_add_30)
                                                          0.00      11.96 r
  Multiplier/U1025/Q (AO22X1)                             0.48      12.44 r
  Multiplier/add_50_I3/A[28] (sequential_DW01_add_29)     0.00      12.44 r
  Multiplier/add_50_I3/U35/Q (XOR3X1)                     1.11      13.56 f
  Multiplier/add_50_I3/SUM[28] (sequential_DW01_add_29)
                                                          0.00      13.56 f
  Multiplier/U1268/Q (AO22X2)                             0.52      14.08 f
  Multiplier/add_50_I4/A[27] (sequential_DW01_add_28)     0.00      14.08 f
  Multiplier/add_50_I4/U74/Q (XOR3X1)                     1.13      15.20 r
  Multiplier/add_50_I4/SUM[27] (sequential_DW01_add_28)
                                                          0.00      15.20 r
  Multiplier/U1023/Q (AO22X1)                             0.47      15.67 r
  Multiplier/add_50_I5/A[26] (sequential_DW01_add_27)     0.00      15.67 r
  Multiplier/add_50_I5/U89/ZN (INVX0)                     0.49      16.16 f
  Multiplier/add_50_I5/U90/ZN (INVX0)                     0.10      16.26 r
  Multiplier/add_50_I5/U37/Q (XOR2X1)                     0.23      16.49 f
  Multiplier/add_50_I5/U38/Q (XOR2X1)                     0.18      16.67 r
  Multiplier/add_50_I5/SUM[26] (sequential_DW01_add_27)
                                                          0.00      16.67 r
  Multiplier/U1022/Q (AO22X1)                             0.47      17.14 r
  Multiplier/add_50_I6/A[25] (sequential_DW01_add_26)     0.00      17.14 r
  Multiplier/add_50_I6/U25/ZN (INVX0)                     0.49      17.63 f
  Multiplier/add_50_I6/U26/ZN (INVX0)                     0.10      17.73 r
  Multiplier/add_50_I6/U1/Q (XOR2X1)                      0.24      17.97 f
  Multiplier/add_50_I6/U152/Q (XOR2X1)                    0.18      18.15 r
  Multiplier/add_50_I6/SUM[25] (sequential_DW01_add_26)
                                                          0.00      18.15 r
  Multiplier/U1279/Q (AO22X1)                             0.47      18.62 r
  Multiplier/add_50_I7/A[24] (sequential_DW01_add_25)     0.00      18.62 r
  Multiplier/add_50_I7/U118/ZN (INVX0)                    0.49      19.10 f
  Multiplier/add_50_I7/U119/ZN (INVX0)                    0.12      19.22 r
  Multiplier/add_50_I7/U1_24/CO (FADDX1)                  0.39      19.62 r
  Multiplier/add_50_I7/U115/QN (NAND2X0)                  0.11      19.72 f
  Multiplier/add_50_I7/U116/QN (NAND3X0)                  0.15      19.88 r
  Multiplier/add_50_I7/U137/QN (NAND2X0)                  0.12      20.00 f
  Multiplier/add_50_I7/U138/QN (NAND3X0)                  0.15      20.15 r
  Multiplier/add_50_I7/U89/QN (NAND2X0)                   0.12      20.26 f
  Multiplier/add_50_I7/U90/QN (NAND3X0)                   0.16      20.42 r
  Multiplier/add_50_I7/U106/QN (NAND2X0)                  0.12      20.53 f
  Multiplier/add_50_I7/U139/QN (NAND3X0)                  0.16      20.69 r
  Multiplier/add_50_I7/U82/QN (NAND2X0)                   0.12      20.80 f
  Multiplier/add_50_I7/U83/QN (NAND3X0)                   0.16      20.96 r
  Multiplier/add_50_I7/U95/QN (NAND2X0)                   0.10      21.06 f
  Multiplier/add_50_I7/U96/QN (NAND3X0)                   0.16      21.22 r
  Multiplier/add_50_I7/U97/Q (XOR2X1)                     0.22      21.45 f
  Multiplier/add_50_I7/SUM[31] (sequential_DW01_add_25)
                                                          0.00      21.45 f
  Multiplier/U937/Q (AO22X1)                              0.50      21.94 f
  Multiplier/add_50_I8/A[30] (sequential_DW01_add_24)     0.00      21.94 f
  Multiplier/add_50_I8/U186/Q (XOR3X1)                    1.13      23.07 r
  Multiplier/add_50_I8/SUM[30] (sequential_DW01_add_24)
                                                          0.00      23.07 r
  Multiplier/U936/Q (AO22X1)                              0.49      23.56 r
  Multiplier/add_50_I9/A[29] (sequential_DW01_add_23)     0.00      23.56 r
  Multiplier/add_50_I9/U134/Q (XOR2X1)                    1.11      24.67 f
  Multiplier/add_50_I9/U135/Q (XOR2X1)                    0.20      24.87 f
  Multiplier/add_50_I9/SUM[29] (sequential_DW01_add_23)
                                                          0.00      24.87 f
  Multiplier/U935/Q (AO22X1)                              0.50      25.37 f
  Multiplier/add_50_I10/A[28] (sequential_DW01_add_22)
                                                          0.00      25.37 f
  Multiplier/add_50_I10/U86/Q (XOR3X1)                    1.14      26.51 f
  Multiplier/add_50_I10/SUM[28] (sequential_DW01_add_22)
                                                          0.00      26.51 f
  Multiplier/U934/Q (AO22X1)                              0.50      27.01 f
  Multiplier/add_50_I11/A[27] (sequential_DW01_add_21)
                                                          0.00      27.01 f
  Multiplier/add_50_I11/U7/Q (XOR3X1)                     1.13      28.13 r
  Multiplier/add_50_I11/SUM[27] (sequential_DW01_add_21)
                                                          0.00      28.13 r
  Multiplier/U933/Q (AO22X1)                              0.47      28.60 r
  Multiplier/add_50_I12/A[26] (sequential_DW01_add_20)
                                                          0.00      28.60 r
  Multiplier/add_50_I12/U106/ZN (INVX0)                   0.49      29.09 f
  Multiplier/add_50_I12/U107/ZN (INVX0)                   0.12      29.22 r
  Multiplier/add_50_I12/U1_26/CO (FADDX1)                 0.39      29.61 r
  Multiplier/add_50_I12/U69/QN (NAND2X0)                  0.11      29.72 f
  Multiplier/add_50_I12/U70/QN (NAND3X0)                  0.15      29.86 r
  Multiplier/add_50_I12/U125/QN (NAND2X0)                 0.11      29.98 f
  Multiplier/add_50_I12/U126/QN (NAND3X0)                 0.15      30.13 r
  Multiplier/add_50_I12/U116/QN (NAND2X0)                 0.10      30.23 f
  Multiplier/add_50_I12/U117/QN (NAND3X0)                 0.15      30.38 r
  Multiplier/add_50_I12/U121/QN (NAND2X0)                 0.10      30.49 f
  Multiplier/add_50_I12/U122/QN (NAND3X0)                 0.15      30.64 r
  Multiplier/add_50_I12/U98/Q (XOR3X1)                    0.21      30.85 r
  Multiplier/add_50_I12/SUM[31] (sequential_DW01_add_20)
                                                          0.00      30.85 r
  Multiplier/U902/Q (AO22X1)                              0.49      31.34 r
  Multiplier/add_50_I13/A[30] (sequential_DW01_add_19)
                                                          0.00      31.34 r
  Multiplier/add_50_I13/U66/Q (XOR2X2)                    1.15      32.49 f
  Multiplier/add_50_I13/U134/Q (XOR2X1)                   0.18      32.67 r
  Multiplier/add_50_I13/SUM[30] (sequential_DW01_add_19)
                                                          0.00      32.67 r
  Multiplier/U1405/Q (AO22X1)                             0.47      33.13 r
  Multiplier/add_50_I14/A[29] (sequential_DW01_add_18)
                                                          0.00      33.13 r
  Multiplier/add_50_I14/U4/ZN (INVX0)                     0.49      33.62 f
  Multiplier/add_50_I14/U5/ZN (INVX0)                     0.10      33.72 r
  Multiplier/add_50_I14/U195/QN (NAND2X0)                 0.11      33.83 f
  Multiplier/add_50_I14/U198/QN (NAND3X0)                 0.15      33.98 r
  Multiplier/add_50_I14/U121/Q (XOR2X1)                   0.24      34.22 f
  Multiplier/add_50_I14/U18/Q (XOR2X1)                    0.19      34.42 r
  Multiplier/add_50_I14/SUM[30] (sequential_DW01_add_18)
                                                          0.00      34.42 r
  Multiplier/U1560/Q (AO22X1)                             0.54      34.95 r
  Multiplier/add_50_I15/A[29] (sequential_DW01_add_17)
                                                          0.00      34.95 r
  Multiplier/add_50_I15/U46/Q (XOR3X1)                    1.03      35.98 f
  Multiplier/add_50_I15/SUM[29] (sequential_DW01_add_17)
                                                          0.00      35.98 f
  Multiplier/U864/Q (AO22X1)                              0.55      36.53 f
  Multiplier/add_50_I16/A[28] (sequential_DW01_add_16)
                                                          0.00      36.53 f
  Multiplier/add_50_I16/U42/Q (XNOR2X2)                   0.85      37.38 r
  Multiplier/add_50_I16/U41/Q (XNOR2X1)                   0.24      37.62 r
  Multiplier/add_50_I16/SUM[28] (sequential_DW01_add_16)
                                                          0.00      37.62 r
  Multiplier/U832/Q (AO22X1)                              0.54      38.15 r
  Multiplier/add_50_I17/A[27] (sequential_DW01_add_15)
                                                          0.00      38.15 r
  Multiplier/add_50_I17/U154/Q (XOR2X1)                   1.03      39.18 f
  Multiplier/add_50_I17/U155/Q (XOR2X1)                   0.18      39.36 r
  Multiplier/add_50_I17/SUM[27] (sequential_DW01_add_15)
                                                          0.00      39.36 r
  Multiplier/U800/Q (AO22X1)                              0.48      39.84 r
  Multiplier/add_50_I18/A[26] (sequential_DW01_add_14)
                                                          0.00      39.84 r
  Multiplier/add_50_I18/U28/ZN (INVX0)                    0.59      40.42 f
  Multiplier/add_50_I18/U29/ZN (INVX0)                    0.09      40.51 r
  Multiplier/add_50_I18/U212/Q (XOR3X1)                   0.18      40.69 r
  Multiplier/add_50_I18/SUM[26] (sequential_DW01_add_14)
                                                          0.00      40.69 r
  Multiplier/U768/Q (AO22X1)                              0.47      41.16 r
  Multiplier/add_50_I19/A[25] (sequential_DW01_add_13)
                                                          0.00      41.16 r
  Multiplier/add_50_I19/U7/ZN (INVX0)                     0.49      41.64 f
  Multiplier/add_50_I19/U8/ZN (INVX0)                     0.10      41.74 r
  Multiplier/add_50_I19/U77/QN (NAND2X0)                  0.11      41.85 f
  Multiplier/add_50_I19/U113/QN (NAND3X0)                 0.15      41.99 r
  Multiplier/add_50_I19/U87/Q (XOR2X1)                    0.24      42.23 f
  Multiplier/add_50_I19/U88/Q (XOR2X1)                    0.20      42.43 f
  Multiplier/add_50_I19/SUM[26] (sequential_DW01_add_13)
                                                          0.00      42.43 f
  Multiplier/U735/Q (AO22X1)                              0.50      42.93 f
  Multiplier/add_50_I20/A[25] (sequential_DW01_add_12)
                                                          0.00      42.93 f
  Multiplier/add_50_I20/U77/Q (XOR3X1)                    1.13      44.06 r
  Multiplier/add_50_I20/SUM[25] (sequential_DW01_add_12)
                                                          0.00      44.06 r
  Multiplier/U703/Q (AO22X1)                              0.47      44.52 r
  Multiplier/add_50_I21/A[24] (sequential_DW01_add_11)
                                                          0.00      44.52 r
  Multiplier/add_50_I21/U205/ZN (INVX0)                   0.50      45.02 f
  Multiplier/add_50_I21/U26/ZN (INVX0)                    0.10      45.12 r
  Multiplier/add_50_I21/U43/Q (XOR2X1)                    0.21      45.33 f
  Multiplier/add_50_I21/U199/Q (XOR2X1)                   0.20      45.53 f
  Multiplier/add_50_I21/SUM[24] (sequential_DW01_add_11)
                                                          0.00      45.53 f
  Multiplier/U671/Q (AO22X1)                              0.48      46.01 f
  Multiplier/add_50_I22/A[23] (sequential_DW01_add_10)
                                                          0.00      46.01 f
  Multiplier/add_50_I22/U204/ZN (INVX0)                   0.47      46.48 r
  Multiplier/add_50_I22/U205/ZN (INVX0)                   0.09      46.58 f
  Multiplier/add_50_I22/U37/Q (XOR3X1)                    0.37      46.95 f
  Multiplier/add_50_I22/SUM[23] (sequential_DW01_add_10)
                                                          0.00      46.95 f
  Multiplier/U1323/Q (AO22X1)                             0.50      47.44 f
  Multiplier/add_50_I23/A[22] (sequential_DW01_add_9)     0.00      47.44 f
  Multiplier/add_50_I23/U133/ZN (INVX0)                   0.58      48.02 r
  Multiplier/add_50_I23/U57/Q (XOR2X1)                    0.22      48.24 f
  Multiplier/add_50_I23/U107/Q (XOR2X1)                   0.20      48.43 f
  Multiplier/add_50_I23/SUM[22] (sequential_DW01_add_9)
                                                          0.00      48.43 f
  Multiplier/U607/Q (AO22X1)                              0.50      48.93 f
  Multiplier/add_50_I24/A[21] (sequential_DW01_add_8)     0.00      48.93 f
  Multiplier/add_50_I24/U147/Q (XOR3X1)                   1.13      50.06 r
  Multiplier/add_50_I24/SUM[21] (sequential_DW01_add_8)
                                                          0.00      50.06 r
  Multiplier/U565/Q (AO22X1)                              0.47      50.53 r
  Multiplier/add_50_I25/A[20] (sequential_DW01_add_7)     0.00      50.53 r
  Multiplier/add_50_I25/U140/ZN (INVX0)                   0.49      51.02 f
  Multiplier/add_50_I25/U141/ZN (INVX0)                   0.11      51.12 r
  Multiplier/add_50_I25/U15/Q (XOR2X1)                    0.24      51.36 f
  Multiplier/add_50_I25/U110/Q (XOR2X1)                   0.18      51.54 r
  Multiplier/add_50_I25/SUM[20] (sequential_DW01_add_7)
                                                          0.00      51.54 r
  Multiplier/U521/Q (AO22X1)                              0.47      52.01 r
  Multiplier/add_50_I26/A[19] (sequential_DW01_add_6)     0.00      52.01 r
  Multiplier/add_50_I26/U203/ZN (INVX0)                   0.49      52.50 f
  Multiplier/add_50_I26/U204/ZN (INVX0)                   0.10      52.60 r
  Multiplier/add_50_I26/U22/QN (NAND2X0)                  0.11      52.71 f
  Multiplier/add_50_I26/U118/QN (NAND3X0)                 0.15      52.86 r
  Multiplier/add_50_I26/U183/QN (NAND2X0)                 0.10      52.96 f
  Multiplier/add_50_I26/U184/QN (NAND3X0)                 0.15      53.12 r
  Multiplier/add_50_I26/U187/QN (NAND2X0)                 0.10      53.22 f
  Multiplier/add_50_I26/U188/QN (NAND3X0)                 0.16      53.38 r
  Multiplier/add_50_I26/U1_22/CO (FADDX1)                 0.35      53.73 r
  Multiplier/add_50_I26/U1_23/CO (FADDX1)                 0.33      54.06 r
  Multiplier/add_50_I26/U95/Q (XOR2X1)                    0.23      54.29 f
  Multiplier/add_50_I26/U96/Q (XOR2X1)                    0.20      54.49 f
  Multiplier/add_50_I26/SUM[24] (sequential_DW01_add_6)
                                                          0.00      54.49 f
  Multiplier/U480/Q (AO22X1)                              0.50      54.99 f
  Multiplier/add_50_I27/A[23] (sequential_DW01_add_5)     0.00      54.99 f
  Multiplier/add_50_I27/U3/Q (XNOR2X1)                    0.97      55.95 r
  Multiplier/add_50_I27/U207/Q (XOR2X1)                   0.19      56.14 r
  Multiplier/add_50_I27/SUM[23] (sequential_DW01_add_5)
                                                          0.00      56.14 r
  Multiplier/U448/Q (AO22X1)                              0.47      56.60 r
  Multiplier/add_50_I28/A[22] (sequential_DW01_add_4)     0.00      56.60 r
  Multiplier/add_50_I28/U148/ZN (INVX0)                   0.49      57.09 f
  Multiplier/add_50_I28/U149/ZN (INVX0)                   0.11      57.20 r
  Multiplier/add_50_I28/U141/QN (NAND2X0)                 0.11      57.31 f
  Multiplier/add_50_I28/U143/QN (NAND3X0)                 0.15      57.45 r
  Multiplier/add_50_I28/U15/QN (NAND2X0)                  0.12      57.57 f
  Multiplier/add_50_I28/U17/QN (NAND3X0)                  0.15      57.72 r
  Multiplier/add_50_I28/U65/QN (NAND2X0)                  0.10      57.82 f
  Multiplier/add_50_I28/U66/QN (NAND3X0)                  0.15      57.98 r
  Multiplier/add_50_I28/U68/Q (XOR2X1)                    0.23      58.21 f
  Multiplier/add_50_I28/SUM[25] (sequential_DW01_add_4)
                                                          0.00      58.21 f
  Multiplier/U413/Q (AO22X1)                              0.50      58.70 f
  Multiplier/add_50_I29/A[24] (sequential_DW01_add_3)     0.00      58.70 f
  Multiplier/add_50_I29/U39/Q (XOR3X1)                    1.14      59.85 f
  Multiplier/add_50_I29/SUM[24] (sequential_DW01_add_3)
                                                          0.00      59.85 f
  Multiplier/U381/Q (AO22X1)                              0.50      60.34 f
  Multiplier/add_50_I30/A[23] (sequential_DW01_add_2)     0.00      60.34 f
  Multiplier/add_50_I30/U9/Q (XNOR2X1)                    0.97      61.31 r
  Multiplier/add_50_I30/U67/Q (XOR2X1)                    0.20      61.51 f
  Multiplier/add_50_I30/SUM[23] (sequential_DW01_add_2)
                                                          0.00      61.51 f
  Multiplier/U349/Q (AO22X1)                              0.50      62.01 f
  Multiplier/add_50_I31/A[22] (sequential_DW01_add_1)     0.00      62.01 f
  Multiplier/add_50_I31/U36/Q (XNOR2X2)                   0.92      62.93 r
  Multiplier/add_50_I31/U35/Q (XOR2X1)                    0.18      63.11 r
  Multiplier/add_50_I31/SUM[22] (sequential_DW01_add_1)
                                                          0.00      63.11 r
  Multiplier/U317/Q (AO22X1)                              0.48      63.60 r
  Multiplier/add_50_I32/A[21] (sequential_DW01_add_0)     0.00      63.60 r
  Multiplier/add_50_I32/U66/Q (XOR2X2)                    1.15      64.75 f
  Multiplier/add_50_I32/U162/Q (XOR2X1)                   0.20      64.95 f
  Multiplier/add_50_I32/SUM[21] (sequential_DW01_add_0)
                                                          0.00      64.95 f
  Multiplier/U1672/Q (AO22X1)                             0.48      65.43 f
  Multiplier/U1620/ZN (INVX0)                             0.48      65.91 r
  Multiplier/add_0_root_add_54_S2_ni/A[52] (sequential_DW01_inc_2)
                                                          0.00      65.91 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_52/SO (HADDX1)
                                                          0.85      66.76 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[52] (sequential_DW01_inc_2)
                                                          0.00      66.76 r
  Multiplier/U858/Q (AO22X1)                              0.46      67.22 r
  Multiplier/result[52] (sequential)                      0.00      67.22 r
  regresult/inp[52] (registerNbits_N64)                   0.00      67.22 r
  regresult/U19/Q (AND2X1)                                0.43      67.65 r
  regresult/out_reg[52]/D (DFFX1)                         0.04      67.68 r
  data arrival time                                                 67.68

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[52]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -67.68
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/C1 (HADDX1)
                                                          0.23      65.39 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_47/C1 (HADDX1)
                                                          0.23      65.61 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_48/C1 (HADDX1)
                                                          0.23      65.84 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_49/C1 (HADDX1)
                                                          0.23      66.07 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_50/C1 (HADDX1)
                                                          0.23      66.30 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_51/SO (HADDX1)
                                                          0.17      66.47 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[51] (sequential_DW01_inc_2)
                                                          0.00      66.47 r
  Multiplier/U117/Q (AO22X1)                              0.46      66.93 r
  Multiplier/result[51] (sequential)                      0.00      66.93 r
  regresult/inp[51] (registerNbits_N64)                   0.00      66.93 r
  regresult/U20/Q (AND2X1)                                0.43      67.36 r
  regresult/out_reg[51]/D (DFFX1)                         0.04      67.40 r
  data arrival time                                                 67.40

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[51]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -67.40
  --------------------------------------------------------------------------
  slack (MET)                                                        2.49


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/C1 (HADDX1)
                                                          0.23      65.39 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_47/C1 (HADDX1)
                                                          0.23      65.61 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_48/C1 (HADDX1)
                                                          0.23      65.84 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_49/C1 (HADDX1)
                                                          0.23      66.07 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_50/SO (HADDX1)
                                                          0.17      66.25 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[50] (sequential_DW01_inc_2)
                                                          0.00      66.25 r
  Multiplier/U118/Q (AO22X1)                              0.46      66.70 r
  Multiplier/result[50] (sequential)                      0.00      66.70 r
  regresult/inp[50] (registerNbits_N64)                   0.00      66.70 r
  regresult/U21/Q (AND2X1)                                0.43      67.13 r
  regresult/out_reg[50]/D (DFFX1)                         0.04      67.17 r
  data arrival time                                                 67.17

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[50]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -67.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.72


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/C1 (HADDX1)
                                                          0.23      65.39 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_47/C1 (HADDX1)
                                                          0.23      65.61 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_48/C1 (HADDX1)
                                                          0.23      65.84 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_49/SO (HADDX1)
                                                          0.17      66.02 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[49] (sequential_DW01_inc_2)
                                                          0.00      66.02 r
  Multiplier/U120/Q (AO22X1)                              0.46      66.47 r
  Multiplier/result[49] (sequential)                      0.00      66.47 r
  regresult/inp[49] (registerNbits_N64)                   0.00      66.47 r
  regresult/U22/Q (AND2X1)                                0.43      66.90 r
  regresult/out_reg[49]/D (DFFX1)                         0.04      66.94 r
  data arrival time                                                 66.94

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[49]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -66.94
  --------------------------------------------------------------------------
  slack (MET)                                                        2.95


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/C1 (HADDX1)
                                                          0.23      65.39 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_47/C1 (HADDX1)
                                                          0.23      65.61 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_48/SO (HADDX1)
                                                          0.17      65.79 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[48] (sequential_DW01_inc_2)
                                                          0.00      65.79 r
  Multiplier/U121/Q (AO22X1)                              0.46      66.24 r
  Multiplier/result[48] (sequential)                      0.00      66.24 r
  regresult/inp[48] (registerNbits_N64)                   0.00      66.24 r
  regresult/U23/Q (AND2X1)                                0.43      66.67 r
  regresult/out_reg[48]/D (DFFX1)                         0.04      66.71 r
  data arrival time                                                 66.71

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[48]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -66.71
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/C1 (HADDX1)
                                                          0.23      65.39 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_47/SO (HADDX1)
                                                          0.17      65.56 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[47] (sequential_DW01_inc_2)
                                                          0.00      65.56 r
  Multiplier/U122/Q (AO22X1)                              0.46      66.02 r
  Multiplier/result[47] (sequential)                      0.00      66.02 r
  regresult/inp[47] (registerNbits_N64)                   0.00      66.02 r
  regresult/U24/Q (AND2X1)                                0.43      66.44 r
  regresult/out_reg[47]/D (DFFX1)                         0.04      66.48 r
  data arrival time                                                 66.48

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[47]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -66.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/C1 (HADDX1)
                                                          0.23      65.16 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_46/SO (HADDX1)
                                                          0.17      65.33 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[46] (sequential_DW01_inc_2)
                                                          0.00      65.33 r
  Multiplier/U123/Q (AO22X1)                              0.46      65.79 r
  Multiplier/result[46] (sequential)                      0.00      65.79 r
  regresult/inp[46] (registerNbits_N64)                   0.00      65.79 r
  regresult/U26/Q (AND2X1)                                0.43      66.21 r
  regresult/out_reg[46]/D (DFFX1)                         0.04      66.25 r
  data arrival time                                                 66.25

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[46]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -66.25
  --------------------------------------------------------------------------
  slack (MET)                                                        3.64


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/C1 (HADDX1)
                                                          0.23      64.93 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_45/SO (HADDX1)
                                                          0.17      65.10 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[45] (sequential_DW01_inc_2)
                                                          0.00      65.10 r
  Multiplier/U124/Q (AO22X1)                              0.46      65.56 r
  Multiplier/result[45] (sequential)                      0.00      65.56 r
  regresult/inp[45] (registerNbits_N64)                   0.00      65.56 r
  regresult/U27/Q (AND2X1)                                0.43      65.99 r
  regresult/out_reg[45]/D (DFFX1)                         0.04      66.02 r
  data arrival time                                                 66.02

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[45]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -66.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.86


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.18      62.63 r
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.63 r
  Multiplier/U228/Q (AO22X1)                              0.47      63.10 r
  Multiplier/U1632/ZN (INVX0)                             0.49      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.59 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.87      64.47 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/C1 (HADDX1)
                                                          0.23      64.70 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_44/SO (HADDX1)
                                                          0.17      64.87 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[44] (sequential_DW01_inc_2)
                                                          0.00      64.87 r
  Multiplier/U125/Q (AO22X1)                              0.46      65.33 r
  Multiplier/result[44] (sequential)                      0.00      65.33 r
  regresult/inp[44] (registerNbits_N64)                   0.00      65.33 r
  regresult/U28/Q (AND2X1)                                0.43      65.76 r
  regresult/out_reg[44]/D (DFFX1)                         0.04      65.79 r
  data arrival time                                                 65.79

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[44]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -65.79
  --------------------------------------------------------------------------
  slack (MET)                                                        4.09


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.20      62.65 f
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.65 f
  Multiplier/U228/Q (AO22X1)                              0.48      63.13 f
  Multiplier/U1632/ZN (INVX0)                             0.48      63.61 r
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.61 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/C1 (HADDX1)
                                                          0.86      64.47 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_43/SO (HADDX1)
                                                          0.17      64.64 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[43] (sequential_DW01_inc_2)
                                                          0.00      64.64 r
  Multiplier/U126/Q (AO22X1)                              0.46      65.10 r
  Multiplier/result[43] (sequential)                      0.00      65.10 r
  regresult/inp[43] (registerNbits_N64)                   0.00      65.10 r
  regresult/U29/Q (AND2X1)                                0.43      65.53 r
  regresult/out_reg[43]/D (DFFX1)                         0.04      65.56 r
  data arrival time                                                 65.56

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[43]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -65.56
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.18      48.88 r
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.88 r
  Multiplier/U569/Q (AO22X1)                              0.47      49.35 r
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.35 r
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.49      49.84 f
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.10      49.94 r
  Multiplier/add_50_I25/U164/QN (NAND2X0)                 0.11      50.05 f
  Multiplier/add_50_I25/U166/QN (NAND3X0)                 0.15      50.19 r
  Multiplier/add_50_I25/U168/QN (NAND2X0)                 0.10      50.30 f
  Multiplier/add_50_I25/U169/QN (NAND3X0)                 0.16      50.46 r
  Multiplier/add_50_I25/U1_18/S (FADDX1)                  0.37      50.82 f
  Multiplier/add_50_I25/SUM[18] (sequential_DW01_add_7)
                                                          0.00      50.82 f
  Multiplier/U1076/Q (AO22X1)                             0.50      51.32 f
  Multiplier/add_50_I26/A[17] (sequential_DW01_add_6)     0.00      51.32 f
  Multiplier/add_50_I26/U113/Q (XOR3X1)                   1.14      52.47 f
  Multiplier/add_50_I26/SUM[17] (sequential_DW01_add_6)
                                                          0.00      52.47 f
  Multiplier/U487/Q (AO22X1)                              0.50      52.96 f
  Multiplier/add_50_I27/A[16] (sequential_DW01_add_5)     0.00      52.96 f
  Multiplier/add_50_I27/U65/Q (XOR3X1)                    1.13      54.09 r
  Multiplier/add_50_I27/SUM[16] (sequential_DW01_add_5)
                                                          0.00      54.09 r
  Multiplier/U455/Q (AO22X1)                              0.47      54.56 r
  Multiplier/add_50_I28/A[15] (sequential_DW01_add_4)     0.00      54.56 r
  Multiplier/add_50_I28/U196/ZN (INVX0)                   0.49      55.05 f
  Multiplier/add_50_I28/U197/ZN (INVX0)                   0.12      55.17 r
  Multiplier/add_50_I28/U1_15/S (FADDX1)                  0.42      55.59 f
  Multiplier/add_50_I28/SUM[15] (sequential_DW01_add_4)
                                                          0.00      55.59 f
  Multiplier/U423/Q (AO22X1)                              0.50      56.09 f
  Multiplier/add_50_I29/A[14] (sequential_DW01_add_3)     0.00      56.09 f
  Multiplier/add_50_I29/U4/Q (XNOR2X1)                    0.97      57.06 r
  Multiplier/add_50_I29/U117/Q (XOR2X1)                   0.19      57.24 r
  Multiplier/add_50_I29/SUM[14] (sequential_DW01_add_3)
                                                          0.00      57.24 r
  Multiplier/U391/Q (AO22X1)                              0.48      57.73 r
  Multiplier/add_50_I30/A[13] (sequential_DW01_add_2)     0.00      57.73 r
  Multiplier/add_50_I30/U51/Q (XOR2X2)                    1.15      58.88 f
  Multiplier/add_50_I30/U105/Q (XOR2X1)                   0.20      59.08 f
  Multiplier/add_50_I30/SUM[13] (sequential_DW01_add_2)
                                                          0.00      59.08 f
  Multiplier/U359/Q (AO22X1)                              0.50      59.58 f
  Multiplier/add_50_I31/A[12] (sequential_DW01_add_1)     0.00      59.58 f
  Multiplier/add_50_I31/U40/Q (XNOR2X1)                   0.97      60.54 r
  Multiplier/add_50_I31/U116/Q (XOR2X1)                   0.19      60.73 r
  Multiplier/add_50_I31/SUM[12] (sequential_DW01_add_1)
                                                          0.00      60.73 r
  Multiplier/U327/Q (AO22X1)                              0.49      61.21 r
  Multiplier/add_50_I32/A[11] (sequential_DW01_add_0)     0.00      61.21 r
  Multiplier/add_50_I32/U9/Q (XOR2X1)                     1.24      62.45 f
  Multiplier/add_50_I32/U143/Q (XOR2X1)                   0.20      62.65 f
  Multiplier/add_50_I32/SUM[11] (sequential_DW01_add_0)
                                                          0.00      62.65 f
  Multiplier/U228/Q (AO22X1)                              0.48      63.13 f
  Multiplier/U1632/ZN (INVX0)                             0.48      63.61 r
  Multiplier/add_0_root_add_54_S2_ni/A[42] (sequential_DW01_inc_2)
                                                          0.00      63.61 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_42/SO (HADDX1)
                                                          0.85      64.46 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[42] (sequential_DW01_inc_2)
                                                          0.00      64.46 r
  Multiplier/U127/Q (AO22X1)                              0.46      64.92 r
  Multiplier/result[42] (sequential)                      0.00      64.92 r
  regresult/inp[42] (registerNbits_N64)                   0.00      64.92 r
  regresult/U30/Q (AND2X1)                                0.43      65.35 r
  regresult/out_reg[42]/D (DFFX1)                         0.04      65.39 r
  data arrival time                                                 65.39

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[42]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -65.39
  --------------------------------------------------------------------------
  slack (MET)                                                        4.50


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.20      48.90 f
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.90 f
  Multiplier/U569/Q (AO22X1)                              0.48      49.39 f
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.39 f
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.47      49.85 r
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.09      49.95 f
  Multiplier/add_50_I25/U163/Q (XOR3X1)                   0.37      50.32 f
  Multiplier/add_50_I25/SUM[16] (sequential_DW01_add_7)
                                                          0.00      50.32 f
  Multiplier/U525/Q (AO22X1)                              0.50      50.82 f
  Multiplier/add_50_I26/A[15] (sequential_DW01_add_6)     0.00      50.82 f
  Multiplier/add_50_I26/U18/Q (XNOR2X2)                   0.92      51.74 r
  Multiplier/add_50_I26/U123/Q (XOR2X1)                   0.20      51.94 f
  Multiplier/add_50_I26/SUM[15] (sequential_DW01_add_6)
                                                          0.00      51.94 f
  Multiplier/U489/Q (AO22X1)                              0.49      52.43 f
  Multiplier/U593/Z (NBUFFX2)                             1.03      53.46 f
  Multiplier/U457/Q (AO22X1)                              0.50      53.95 f
  Multiplier/add_50_I28/A[13] (sequential_DW01_add_4)     0.00      53.95 f
  Multiplier/add_50_I28/U55/Q (XOR3X1)                    1.13      55.08 r
  Multiplier/add_50_I28/SUM[13] (sequential_DW01_add_4)
                                                          0.00      55.08 r
  Multiplier/U425/Q (AO22X1)                              0.47      55.55 r
  Multiplier/add_50_I29/A[12] (sequential_DW01_add_3)     0.00      55.55 r
  Multiplier/add_50_I29/U34/ZN (INVX0)                    0.49      56.04 f
  Multiplier/add_50_I29/U35/ZN (INVX0)                    0.10      56.14 r
  Multiplier/add_50_I29/U64/Q (XOR2X2)                    0.25      56.39 f
  Multiplier/add_50_I29/U174/Q (XOR2X1)                   0.18      56.57 r
  Multiplier/add_50_I29/SUM[12] (sequential_DW01_add_3)
                                                          0.00      56.57 r
  Multiplier/U393/Q (AO22X1)                              0.49      57.06 r
  Multiplier/add_50_I30/A[11] (sequential_DW01_add_2)     0.00      57.06 r
  Multiplier/add_50_I30/U6/Q (XOR2X1)                     1.24      58.30 f
  Multiplier/add_50_I30/U143/Q (XOR2X1)                   0.20      58.49 f
  Multiplier/add_50_I30/SUM[11] (sequential_DW01_add_2)
                                                          0.00      58.49 f
  Multiplier/U361/Q (AO22X1)                              0.50      58.99 f
  Multiplier/add_50_I31/A[10] (sequential_DW01_add_1)     0.00      58.99 f
  Multiplier/add_50_I31/U84/Q (XOR3X1)                    1.13      60.12 r
  Multiplier/add_50_I31/SUM[10] (sequential_DW01_add_1)
                                                          0.00      60.12 r
  Multiplier/U329/Q (AO22X1)                              0.49      60.61 r
  Multiplier/add_50_I32/A[9] (sequential_DW01_add_0)      0.00      60.61 r
  Multiplier/add_50_I32/U117/Q (XOR2X1)                   1.11      61.72 f
  Multiplier/add_50_I32/U118/Q (XOR2X1)                   0.20      61.92 f
  Multiplier/add_50_I32/SUM[9] (sequential_DW01_add_0)
                                                          0.00      61.92 f
  Multiplier/U199/Q (AO22X1)                              0.48      62.40 f
  Multiplier/U1634/ZN (INVX0)                             0.48      62.88 r
  Multiplier/add_0_root_add_54_S2_ni/A[40] (sequential_DW01_inc_2)
                                                          0.00      62.88 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_40/C1 (HADDX1)
                                                          0.86      63.74 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_41/SO (HADDX1)
                                                          0.17      63.91 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[41] (sequential_DW01_inc_2)
                                                          0.00      63.91 r
  Multiplier/U128/Q (AO22X1)                              0.46      64.37 r
  Multiplier/result[41] (sequential)                      0.00      64.37 r
  regresult/inp[41] (registerNbits_N64)                   0.00      64.37 r
  regresult/U31/Q (AND2X1)                                0.43      64.79 r
  regresult/out_reg[41]/D (DFFX1)                         0.04      64.83 r
  data arrival time                                                 64.83

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[41]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -64.83
  --------------------------------------------------------------------------
  slack (MET)                                                        5.06


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U167/QN (NAND2X0)                 0.58      47.65 f
  Multiplier/add_50_I24/U169/QN (NAND3X0)                 0.17      47.81 r
  Multiplier/add_50_I24/U1_15/CO (FADDX1)                 0.40      48.22 r
  Multiplier/add_50_I24/U113/QN (NAND2X0)                 0.10      48.31 f
  Multiplier/add_50_I24/U149/QN (NAND3X0)                 0.15      48.47 r
  Multiplier/add_50_I24/U28/Q (XOR2X1)                    0.24      48.70 f
  Multiplier/add_50_I24/U29/Q (XOR2X1)                    0.20      48.90 f
  Multiplier/add_50_I24/SUM[17] (sequential_DW01_add_8)
                                                          0.00      48.90 f
  Multiplier/U569/Q (AO22X1)                              0.48      49.39 f
  Multiplier/add_50_I25/A[16] (sequential_DW01_add_7)     0.00      49.39 f
  Multiplier/add_50_I25/U1/ZN (INVX0)                     0.47      49.85 r
  Multiplier/add_50_I25/U2/ZN (INVX0)                     0.09      49.95 f
  Multiplier/add_50_I25/U163/Q (XOR3X1)                   0.37      50.32 f
  Multiplier/add_50_I25/SUM[16] (sequential_DW01_add_7)
                                                          0.00      50.32 f
  Multiplier/U525/Q (AO22X1)                              0.50      50.82 f
  Multiplier/add_50_I26/A[15] (sequential_DW01_add_6)     0.00      50.82 f
  Multiplier/add_50_I26/U18/Q (XNOR2X2)                   0.92      51.74 r
  Multiplier/add_50_I26/U123/Q (XOR2X1)                   0.20      51.94 f
  Multiplier/add_50_I26/SUM[15] (sequential_DW01_add_6)
                                                          0.00      51.94 f
  Multiplier/U489/Q (AO22X1)                              0.49      52.43 f
  Multiplier/U593/Z (NBUFFX2)                             1.03      53.46 f
  Multiplier/U457/Q (AO22X1)                              0.50      53.95 f
  Multiplier/add_50_I28/A[13] (sequential_DW01_add_4)     0.00      53.95 f
  Multiplier/add_50_I28/U55/Q (XOR3X1)                    1.13      55.08 r
  Multiplier/add_50_I28/SUM[13] (sequential_DW01_add_4)
                                                          0.00      55.08 r
  Multiplier/U425/Q (AO22X1)                              0.47      55.55 r
  Multiplier/add_50_I29/A[12] (sequential_DW01_add_3)     0.00      55.55 r
  Multiplier/add_50_I29/U34/ZN (INVX0)                    0.49      56.04 f
  Multiplier/add_50_I29/U35/ZN (INVX0)                    0.10      56.14 r
  Multiplier/add_50_I29/U64/Q (XOR2X2)                    0.25      56.39 f
  Multiplier/add_50_I29/U174/Q (XOR2X1)                   0.18      56.57 r
  Multiplier/add_50_I29/SUM[12] (sequential_DW01_add_3)
                                                          0.00      56.57 r
  Multiplier/U393/Q (AO22X1)                              0.49      57.06 r
  Multiplier/add_50_I30/A[11] (sequential_DW01_add_2)     0.00      57.06 r
  Multiplier/add_50_I30/U6/Q (XOR2X1)                     1.24      58.30 f
  Multiplier/add_50_I30/U143/Q (XOR2X1)                   0.20      58.49 f
  Multiplier/add_50_I30/SUM[11] (sequential_DW01_add_2)
                                                          0.00      58.49 f
  Multiplier/U361/Q (AO22X1)                              0.50      58.99 f
  Multiplier/add_50_I31/A[10] (sequential_DW01_add_1)     0.00      58.99 f
  Multiplier/add_50_I31/U84/Q (XOR3X1)                    1.13      60.12 r
  Multiplier/add_50_I31/SUM[10] (sequential_DW01_add_1)
                                                          0.00      60.12 r
  Multiplier/U329/Q (AO22X1)                              0.49      60.61 r
  Multiplier/add_50_I32/A[9] (sequential_DW01_add_0)      0.00      60.61 r
  Multiplier/add_50_I32/U117/Q (XOR2X1)                   1.11      61.72 f
  Multiplier/add_50_I32/U118/Q (XOR2X1)                   0.20      61.92 f
  Multiplier/add_50_I32/SUM[9] (sequential_DW01_add_0)
                                                          0.00      61.92 f
  Multiplier/U199/Q (AO22X1)                              0.48      62.40 f
  Multiplier/U1634/ZN (INVX0)                             0.48      62.88 r
  Multiplier/add_0_root_add_54_S2_ni/A[40] (sequential_DW01_inc_2)
                                                          0.00      62.88 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_40/SO (HADDX1)
                                                          0.85      63.73 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[40] (sequential_DW01_inc_2)
                                                          0.00      63.73 r
  Multiplier/U129/Q (AO22X1)                              0.46      64.19 r
  Multiplier/result[40] (sequential)                      0.00      64.19 r
  regresult/inp[40] (registerNbits_N64)                   0.00      64.19 r
  regresult/U32/Q (AND2X1)                                0.43      64.61 r
  regresult/out_reg[40]/D (DFFX1)                         0.04      64.65 r
  data arrival time                                                 64.65

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[40]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -64.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U108/ZN (INVX0)                   0.64      47.70 f
  Multiplier/add_50_I24/U106/QN (NAND2X0)                 0.09      47.79 r
  Multiplier/add_50_I24/U107/QN (NAND2X0)                 0.10      47.89 f
  Multiplier/add_50_I24/U165/Q (XOR2X1)                   0.21      48.09 f
  Multiplier/add_50_I24/SUM[14] (sequential_DW01_add_8)
                                                          0.00      48.09 f
  Multiplier/U1707/Q (AO22X1)                             0.48      48.58 f
  Multiplier/add_50_I25/A[13] (sequential_DW01_add_7)     0.00      48.58 f
  Multiplier/add_50_I25/U204/ZN (INVX0)                   0.49      49.07 r
  Multiplier/add_50_I25/U20/Q (XOR2X1)                    0.23      49.30 f
  Multiplier/add_50_I25/U150/Q (XOR2X1)                   0.20      49.50 f
  Multiplier/add_50_I25/SUM[13] (sequential_DW01_add_7)
                                                          0.00      49.50 f
  Multiplier/U528/Q (AO22X1)                              0.50      50.00 f
  Multiplier/add_50_I26/A[12] (sequential_DW01_add_6)     0.00      50.00 f
  Multiplier/add_50_I26/U83/Q (XOR3X1)                    1.13      51.12 r
  Multiplier/add_50_I26/SUM[12] (sequential_DW01_add_6)
                                                          0.00      51.12 r
  Multiplier/U492/Q (AO22X1)                              0.49      51.61 r
  Multiplier/add_50_I27/A[11] (sequential_DW01_add_5)     0.00      51.61 r
  Multiplier/add_50_I27/U48/QN (NAND2X0)                  0.58      52.19 f
  Multiplier/add_50_I27/U117/QN (NAND3X0)                 0.16      52.35 r
  Multiplier/add_50_I27/U134/QN (NAND2X0)                 0.12      52.47 f
  Multiplier/add_50_I27/U148/QN (NAND3X0)                 0.16      52.62 r
  Multiplier/add_50_I27/U1_13/S (FADDX1)                  0.37      52.99 f
  Multiplier/add_50_I27/SUM[13] (sequential_DW01_add_5)
                                                          0.00      52.99 f
  Multiplier/U458/Q (AO22X1)                              0.50      53.49 f
  Multiplier/add_50_I28/A[12] (sequential_DW01_add_4)     0.00      53.49 f
  Multiplier/add_50_I28/U41/Q (XOR2X2)                    1.07      54.56 f
  Multiplier/add_50_I28/U127/Q (XOR2X1)                   0.20      54.76 f
  Multiplier/add_50_I28/SUM[12] (sequential_DW01_add_4)
                                                          0.00      54.76 f
  Multiplier/U1312/Q (AO22X1)                             0.50      55.26 f
  Multiplier/add_50_I29/A[11] (sequential_DW01_add_3)     0.00      55.26 f
  Multiplier/add_50_I29/U170/Q (XOR3X1)                   1.14      56.40 f
  Multiplier/add_50_I29/SUM[11] (sequential_DW01_add_3)
                                                          0.00      56.40 f
  Multiplier/U394/Q (AO22X1)                              0.50      56.90 f
  Multiplier/add_50_I30/A[10] (sequential_DW01_add_2)     0.00      56.90 f
  Multiplier/add_50_I30/U53/Q (XOR3X1)                    1.13      58.03 r
  Multiplier/add_50_I30/SUM[10] (sequential_DW01_add_2)
                                                          0.00      58.03 r
  Multiplier/U1713/Q (AO22X1)                             0.47      58.50 r
  Multiplier/add_50_I31/A[9] (sequential_DW01_add_1)      0.00      58.50 r
  Multiplier/add_50_I31/U185/ZN (INVX0)                   0.49      58.99 f
  Multiplier/add_50_I31/U186/ZN (INVX0)                   0.12      59.11 r
  Multiplier/add_50_I31/U1_9/S (FADDX1)                   0.42      59.53 f
  Multiplier/add_50_I31/SUM[9] (sequential_DW01_add_1)
                                                          0.00      59.53 f
  Multiplier/U330/Q (AO22X1)                              0.50      60.03 f
  Multiplier/add_50_I32/A[8] (sequential_DW01_add_0)      0.00      60.03 f
  Multiplier/add_50_I32/U100/Q (XOR2X1)                   1.07      61.11 f
  Multiplier/add_50_I32/U101/Q (XOR2X1)                   0.21      61.31 f
  Multiplier/add_50_I32/SUM[8] (sequential_DW01_add_0)
                                                          0.00      61.31 f
  Multiplier/U1681/Q (AO22X1)                             0.48      61.80 f
  Multiplier/U1635/ZN (INVX0)                             0.48      62.27 r
  Multiplier/add_0_root_add_54_S2_ni/A[39] (sequential_DW01_inc_2)
                                                          0.00      62.27 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_39/SO (HADDX1)
                                                          0.85      63.12 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[39] (sequential_DW01_inc_2)
                                                          0.00      63.12 r
  Multiplier/U131/Q (AO22X1)                              0.46      63.58 r
  Multiplier/result[39] (sequential)                      0.00      63.58 r
  regresult/inp[39] (registerNbits_N64)                   0.00      63.58 r
  regresult/U33/Q (AND2X1)                                0.43      64.01 r
  regresult/out_reg[39]/D (DFFX1)                         0.04      64.04 r
  data arrival time                                                 64.04

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[39]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -64.04
  --------------------------------------------------------------------------
  slack (MET)                                                        5.84


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U108/ZN (INVX0)                   0.64      47.70 f
  Multiplier/add_50_I24/U106/QN (NAND2X0)                 0.09      47.79 r
  Multiplier/add_50_I24/U107/QN (NAND2X0)                 0.10      47.89 f
  Multiplier/add_50_I24/U165/Q (XOR2X1)                   0.21      48.09 f
  Multiplier/add_50_I24/SUM[14] (sequential_DW01_add_8)
                                                          0.00      48.09 f
  Multiplier/U1707/Q (AO22X1)                             0.48      48.58 f
  Multiplier/add_50_I25/A[13] (sequential_DW01_add_7)     0.00      48.58 f
  Multiplier/add_50_I25/U204/ZN (INVX0)                   0.49      49.07 r
  Multiplier/add_50_I25/U20/Q (XOR2X1)                    0.23      49.30 f
  Multiplier/add_50_I25/U150/Q (XOR2X1)                   0.20      49.50 f
  Multiplier/add_50_I25/SUM[13] (sequential_DW01_add_7)
                                                          0.00      49.50 f
  Multiplier/U528/Q (AO22X1)                              0.50      50.00 f
  Multiplier/add_50_I26/A[12] (sequential_DW01_add_6)     0.00      50.00 f
  Multiplier/add_50_I26/U83/Q (XOR3X1)                    1.14      51.14 f
  Multiplier/add_50_I26/SUM[12] (sequential_DW01_add_6)
                                                          0.00      51.14 f
  Multiplier/U492/Q (AO22X1)                              0.50      51.64 f
  Multiplier/add_50_I27/A[11] (sequential_DW01_add_5)     0.00      51.64 f
  Multiplier/add_50_I27/U42/ZN (INVX0)                    0.61      52.25 r
  Multiplier/add_50_I27/U7/QN (NAND2X0)                   0.08      52.33 f
  Multiplier/add_50_I27/U6/QN (NAND2X0)                   0.11      52.44 r
  Multiplier/add_50_I27/U114/Q (XOR2X1)                   0.20      52.64 r
  Multiplier/add_50_I27/SUM[11] (sequential_DW01_add_5)
                                                          0.00      52.64 r
  Multiplier/U460/Q (AO22X1)                              0.47      53.11 r
  Multiplier/add_50_I28/A[10] (sequential_DW01_add_4)     0.00      53.11 r
  Multiplier/add_50_I28/U10/ZN (INVX0)                    0.49      53.59 f
  Multiplier/add_50_I28/U11/ZN (INVX0)                    0.10      53.70 r
  Multiplier/add_50_I28/U132/Q (XOR2X1)                   0.23      53.93 f
  Multiplier/add_50_I28/U133/Q (XOR2X1)                   0.20      54.13 f
  Multiplier/add_50_I28/SUM[10] (sequential_DW01_add_4)
                                                          0.00      54.13 f
  Multiplier/U428/Q (AO22X1)                              0.48      54.61 f
  Multiplier/add_50_I29/A[9] (sequential_DW01_add_3)      0.00      54.61 f
  Multiplier/add_50_I29/U135/ZN (INVX0)                   0.47      55.08 r
  Multiplier/add_50_I29/U136/ZN (INVX0)                   0.10      55.18 f
  Multiplier/add_50_I29/U91/Q (XOR3X1)                    0.36      55.54 r
  Multiplier/add_50_I29/SUM[9] (sequential_DW01_add_3)
                                                          0.00      55.54 r
  Multiplier/U396/Q (AO22X1)                              0.49      56.03 r
  Multiplier/add_50_I30/A[8] (sequential_DW01_add_2)      0.00      56.03 r
  Multiplier/add_50_I30/U10/Q (XOR2X1)                    1.11      57.14 f
  Multiplier/add_50_I30/U92/Q (XOR2X1)                    0.19      57.33 r
  Multiplier/add_50_I30/SUM[8] (sequential_DW01_add_2)
                                                          0.00      57.33 r
  Multiplier/U364/Q (AO22X1)                              0.49      57.82 r
  Multiplier/add_50_I31/A[7] (sequential_DW01_add_1)      0.00      57.82 r
  Multiplier/add_50_I31/U1/Q (XOR2X1)                     1.24      59.06 f
  Multiplier/add_50_I31/U142/Q (XOR2X1)                   0.20      59.26 f
  Multiplier/add_50_I31/SUM[7] (sequential_DW01_add_1)
                                                          0.00      59.26 f
  Multiplier/U332/Q (AO22X1)                              0.50      59.75 f
  Multiplier/add_50_I32/A[6] (sequential_DW01_add_0)      0.00      59.75 f
  Multiplier/add_50_I32/U7/Q (XOR3X1)                     1.13      60.88 r
  Multiplier/add_50_I32/SUM[6] (sequential_DW01_add_0)
                                                          0.00      60.88 r
  Multiplier/U202/Q (AO22X1)                              0.47      61.35 r
  Multiplier/U1637/ZN (INVX0)                             0.49      61.85 f
  Multiplier/add_0_root_add_54_S2_ni/A[37] (sequential_DW01_inc_2)
                                                          0.00      61.85 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_37/C1 (HADDX1)
                                                          0.87      62.72 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_38/SO (HADDX1)
                                                          0.17      62.89 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[38] (sequential_DW01_inc_2)
                                                          0.00      62.89 r
  Multiplier/U132/Q (AO22X1)                              0.46      63.35 r
  Multiplier/result[38] (sequential)                      0.00      63.35 r
  regresult/inp[38] (registerNbits_N64)                   0.00      63.35 r
  regresult/U34/Q (AND2X1)                                0.43      63.78 r
  regresult/out_reg[38]/D (DFFX1)                         0.04      63.81 r
  data arrival time                                                 63.81

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[38]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -63.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.07


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_1
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U22/QN (NAND3X0)                  0.15      43.27 r
  Multiplier/add_50_I22/U112/QN (NAND2X0)                 0.10      43.37 f
  Multiplier/add_50_I22/U113/QN (NAND3X0)                 0.16      43.53 r
  Multiplier/add_50_I22/U10/Z (NBUFFX2)                   0.18      43.71 r
  Multiplier/add_50_I22/U90/QN (NAND2X0)                  0.10      43.81 f
  Multiplier/add_50_I22/U91/QN (NAND3X0)                  0.15      43.96 r
  Multiplier/add_50_I22/U95/QN (NAND2X0)                  0.12      44.07 f
  Multiplier/add_50_I22/U96/QN (NAND3X0)                  0.15      44.22 r
  Multiplier/add_50_I22/U25/Q (XNOR2X1)                   0.29      44.51 r
  Multiplier/add_50_I22/U24/Q (XOR2X1)                    0.19      44.70 r
  Multiplier/add_50_I22/SUM[15] (sequential_DW01_add_10)
                                                          0.00      44.70 r
  Multiplier/U1462/Q (AO22X1)                             0.47      45.17 r
  Multiplier/add_50_I23/A[14] (sequential_DW01_add_9)     0.00      45.17 r
  Multiplier/add_50_I23/U26/ZN (INVX0)                    0.54      45.71 f
  Multiplier/add_50_I23/U27/ZN (INVX0)                    0.10      45.81 r
  Multiplier/add_50_I23/U167/QN (NAND2X0)                 0.11      45.92 f
  Multiplier/add_50_I23/U170/QN (NAND3X0)                 0.15      46.07 r
  Multiplier/add_50_I23/U96/Q (XOR2X1)                    0.24      46.31 f
  Multiplier/add_50_I23/U93/ZN (INVX0)                    0.08      46.39 r
  Multiplier/add_50_I23/U91/QN (NAND2X0)                  0.08      46.48 f
  Multiplier/add_50_I23/U92/QN (NAND2X0)                  0.09      46.57 r
  Multiplier/add_50_I23/SUM[15] (sequential_DW01_add_9)
                                                          0.00      46.57 r
  Multiplier/U1489/Q (AO22X1)                             0.49      47.07 r
  Multiplier/add_50_I24/A[14] (sequential_DW01_add_8)     0.00      47.07 r
  Multiplier/add_50_I24/U108/ZN (INVX0)                   0.64      47.70 f
  Multiplier/add_50_I24/U106/QN (NAND2X0)                 0.09      47.79 r
  Multiplier/add_50_I24/U107/QN (NAND2X0)                 0.10      47.89 f
  Multiplier/add_50_I24/U165/Q (XOR2X1)                   0.21      48.09 f
  Multiplier/add_50_I24/SUM[14] (sequential_DW01_add_8)
                                                          0.00      48.09 f
  Multiplier/U1707/Q (AO22X1)                             0.48      48.58 f
  Multiplier/add_50_I25/A[13] (sequential_DW01_add_7)     0.00      48.58 f
  Multiplier/add_50_I25/U204/ZN (INVX0)                   0.49      49.07 r
  Multiplier/add_50_I25/U20/Q (XOR2X1)                    0.23      49.30 f
  Multiplier/add_50_I25/U150/Q (XOR2X1)                   0.20      49.50 f
  Multiplier/add_50_I25/SUM[13] (sequential_DW01_add_7)
                                                          0.00      49.50 f
  Multiplier/U528/Q (AO22X1)                              0.50      50.00 f
  Multiplier/add_50_I26/A[12] (sequential_DW01_add_6)     0.00      50.00 f
  Multiplier/add_50_I26/U83/Q (XOR3X1)                    1.14      51.14 f
  Multiplier/add_50_I26/SUM[12] (sequential_DW01_add_6)
                                                          0.00      51.14 f
  Multiplier/U492/Q (AO22X1)                              0.50      51.64 f
  Multiplier/add_50_I27/A[11] (sequential_DW01_add_5)     0.00      51.64 f
  Multiplier/add_50_I27/U42/ZN (INVX0)                    0.61      52.25 r
  Multiplier/add_50_I27/U7/QN (NAND2X0)                   0.08      52.33 f
  Multiplier/add_50_I27/U6/QN (NAND2X0)                   0.11      52.44 r
  Multiplier/add_50_I27/U114/Q (XOR2X1)                   0.20      52.64 r
  Multiplier/add_50_I27/SUM[11] (sequential_DW01_add_5)
                                                          0.00      52.64 r
  Multiplier/U460/Q (AO22X1)                              0.47      53.11 r
  Multiplier/add_50_I28/A[10] (sequential_DW01_add_4)     0.00      53.11 r
  Multiplier/add_50_I28/U10/ZN (INVX0)                    0.49      53.59 f
  Multiplier/add_50_I28/U11/ZN (INVX0)                    0.10      53.70 r
  Multiplier/add_50_I28/U132/Q (XOR2X1)                   0.23      53.93 f
  Multiplier/add_50_I28/U133/Q (XOR2X1)                   0.20      54.13 f
  Multiplier/add_50_I28/SUM[10] (sequential_DW01_add_4)
                                                          0.00      54.13 f
  Multiplier/U428/Q (AO22X1)                              0.48      54.61 f
  Multiplier/add_50_I29/A[9] (sequential_DW01_add_3)      0.00      54.61 f
  Multiplier/add_50_I29/U135/ZN (INVX0)                   0.47      55.08 r
  Multiplier/add_50_I29/U136/ZN (INVX0)                   0.10      55.18 f
  Multiplier/add_50_I29/U91/Q (XOR3X1)                    0.36      55.54 r
  Multiplier/add_50_I29/SUM[9] (sequential_DW01_add_3)
                                                          0.00      55.54 r
  Multiplier/U396/Q (AO22X1)                              0.49      56.03 r
  Multiplier/add_50_I30/A[8] (sequential_DW01_add_2)      0.00      56.03 r
  Multiplier/add_50_I30/U10/Q (XOR2X1)                    1.11      57.14 f
  Multiplier/add_50_I30/U92/Q (XOR2X1)                    0.19      57.33 r
  Multiplier/add_50_I30/SUM[8] (sequential_DW01_add_2)
                                                          0.00      57.33 r
  Multiplier/U364/Q (AO22X1)                              0.49      57.82 r
  Multiplier/add_50_I31/A[7] (sequential_DW01_add_1)      0.00      57.82 r
  Multiplier/add_50_I31/U1/Q (XOR2X1)                     1.24      59.06 f
  Multiplier/add_50_I31/U142/Q (XOR2X1)                   0.20      59.26 f
  Multiplier/add_50_I31/SUM[7] (sequential_DW01_add_1)
                                                          0.00      59.26 f
  Multiplier/U332/Q (AO22X1)                              0.50      59.75 f
  Multiplier/add_50_I32/A[6] (sequential_DW01_add_0)      0.00      59.75 f
  Multiplier/add_50_I32/U7/Q (XOR3X1)                     1.14      60.90 f
  Multiplier/add_50_I32/SUM[6] (sequential_DW01_add_0)
                                                          0.00      60.90 f
  Multiplier/U202/Q (AO22X1)                              0.48      61.38 f
  Multiplier/U1637/ZN (INVX0)                             0.48      61.86 r
  Multiplier/add_0_root_add_54_S2_ni/A[37] (sequential_DW01_inc_2)
                                                          0.00      61.86 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_37/SO (HADDX1)
                                                          0.85      62.71 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[37] (sequential_DW01_inc_2)
                                                          0.00      62.71 r
  Multiplier/U133/Q (AO22X1)                              0.46      63.16 r
  Multiplier/result[37] (sequential)                      0.00      63.16 r
  regresult/inp[37] (registerNbits_N64)                   0.00      63.16 r
  regresult/U35/Q (AND2X1)                                0.43      63.59 r
  regresult/out_reg[37]/D (DFFX1)                         0.04      63.63 r
  data arrival time                                                 63.63

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[37]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -63.63
  --------------------------------------------------------------------------
  slack (MET)                                                        6.26


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U1/QN (NAND3X2)                   0.22      43.35 r
  Multiplier/add_50_I22/U109/Q (XOR2X1)                   0.21      43.56 f
  Multiplier/add_50_I22/U110/Q (XOR2X1)                   0.18      43.75 r
  Multiplier/add_50_I22/SUM[12] (sequential_DW01_add_10)
                                                          0.00      43.75 r
  Multiplier/U885/Q (AO22X2)                              0.55      44.30 r
  Multiplier/add_50_I23/A[11] (sequential_DW01_add_9)     0.00      44.30 r
  Multiplier/add_50_I23/U205/Q (XOR3X1)                   1.04      45.33 f
  Multiplier/add_50_I23/SUM[11] (sequential_DW01_add_9)
                                                          0.00      45.33 f
  Multiplier/U1402/Q (AO22X1)                             0.55      45.88 f
  Multiplier/add_50_I24/A[10] (sequential_DW01_add_8)     0.00      45.88 f
  Multiplier/add_50_I24/U100/Q (XOR3X1)                   1.06      46.94 r
  Multiplier/add_50_I24/SUM[10] (sequential_DW01_add_8)
                                                          0.00      46.94 r
  Multiplier/U578/Q (AO22X1)                              0.52      47.46 r
  Multiplier/add_50_I25/A[9] (sequential_DW01_add_7)      0.00      47.46 r
  Multiplier/add_50_I25/U131/ZN (INVX0)                   0.44      47.90 f
  Multiplier/add_50_I25/U132/ZN (INVX0)                   0.09      47.99 r
  Multiplier/add_50_I25/U176/QN (NAND2X0)                 0.09      48.09 f
  Multiplier/add_50_I25/U178/QN (NAND3X0)                 0.15      48.24 r
  Multiplier/add_50_I25/U181/QN (NAND2X0)                 0.10      48.34 f
  Multiplier/add_50_I25/U183/QN (NAND3X0)                 0.15      48.49 r
  Multiplier/add_50_I25/U92/QN (NAND2X0)                  0.10      48.60 f
  Multiplier/add_50_I25/U93/QN (NAND3X0)                  0.15      48.75 r
  Multiplier/add_50_I25/U25/Q (XNOR3X1)                   0.22      48.97 f
  Multiplier/add_50_I25/SUM[12] (sequential_DW01_add_7)
                                                          0.00      48.97 f
  Multiplier/U529/Q (AO22X1)                              0.55      49.52 f
  Multiplier/add_50_I26/A[11] (sequential_DW01_add_6)     0.00      49.52 f
  Multiplier/add_50_I26/U79/Q (XOR3X1)                    1.07      50.59 f
  Multiplier/add_50_I26/SUM[11] (sequential_DW01_add_6)
                                                          0.00      50.59 f
  Multiplier/U493/Q (AO22X1)                              0.50      51.09 f
  Multiplier/add_50_I27/A[10] (sequential_DW01_add_5)     0.00      51.09 f
  Multiplier/add_50_I27/U181/ZN (INVX0)                   0.57      51.65 r
  Multiplier/add_50_I27/U59/Q (XNOR2X1)                   0.24      51.90 r
  Multiplier/add_50_I27/U152/Q (XOR2X1)                   0.21      52.10 f
  Multiplier/add_50_I27/SUM[10] (sequential_DW01_add_5)
                                                          0.00      52.10 f
  Multiplier/U461/Q (AO22X1)                              0.50      52.60 f
  Multiplier/add_50_I28/A[9] (sequential_DW01_add_4)      0.00      52.60 f
  Multiplier/add_50_I28/U34/ZN (INVX0)                    0.61      53.21 r
  Multiplier/add_50_I28/U31/QN (NAND2X0)                  0.08      53.29 f
  Multiplier/add_50_I28/U24/QN (NAND2X0)                  0.11      53.40 r
  Multiplier/add_50_I28/U97/Q (XOR2X1)                    0.20      53.60 r
  Multiplier/add_50_I28/SUM[9] (sequential_DW01_add_4)
                                                          0.00      53.60 r
  Multiplier/U62/Q (AO22X1)                               0.49      54.09 r
  Multiplier/add_50_I29/A[8] (sequential_DW01_add_3)      0.00      54.09 r
  Multiplier/add_50_I29/U86/Q (XOR3X1)                    1.11      55.20 f
  Multiplier/add_50_I29/SUM[8] (sequential_DW01_add_3)
                                                          0.00      55.20 f
  Multiplier/U1252/Q (AO22X1)                             0.48      55.68 f
  Multiplier/add_50_I30/A[7] (sequential_DW01_add_2)      0.00      55.68 f
  Multiplier/add_50_I30/U160/ZN (INVX0)                   0.49      56.17 r
  Multiplier/add_50_I30/U44/Q (XOR2X1)                    0.23      56.40 f
  Multiplier/add_50_I30/U97/Q (XOR2X1)                    0.20      56.60 f
  Multiplier/add_50_I30/SUM[7] (sequential_DW01_add_2)
                                                          0.00      56.60 f
  Multiplier/U365/Q (AO22X1)                              0.50      57.10 f
  Multiplier/add_50_I31/A[6] (sequential_DW01_add_1)      0.00      57.10 f
  Multiplier/add_50_I31/U69/Q (XOR3X1)                    1.13      58.22 r
  Multiplier/add_50_I31/SUM[6] (sequential_DW01_add_1)
                                                          0.00      58.22 r
  Multiplier/U1341/Q (AO22X1)                             0.49      58.71 r
  Multiplier/add_50_I32/A[5] (sequential_DW01_add_0)      0.00      58.71 r
  Multiplier/add_50_I32/U18/Q (XOR2X1)                    1.11      59.83 f
  Multiplier/add_50_I32/U19/Q (XOR2X1)                    0.20      60.03 f
  Multiplier/add_50_I32/SUM[5] (sequential_DW01_add_0)
                                                          0.00      60.03 f
  Multiplier/U1297/Q (AO22X2)                             0.51      60.54 f
  Multiplier/U1638/ZN (INVX0)                             0.48      61.02 r
  Multiplier/add_0_root_add_54_S2_ni/A[36] (sequential_DW01_inc_2)
                                                          0.00      61.02 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_36/SO (HADDX1)
                                                          0.85      61.87 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[36] (sequential_DW01_inc_2)
                                                          0.00      61.87 r
  Multiplier/U134/Q (AO22X1)                              0.46      62.33 r
  Multiplier/result[36] (sequential)                      0.00      62.33 r
  regresult/inp[36] (registerNbits_N64)                   0.00      62.33 r
  regresult/U37/Q (AND2X1)                                0.43      62.76 r
  regresult/out_reg[36]/D (DFFX1)                         0.04      62.79 r
  data arrival time                                                 62.79

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[36]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -62.79
  --------------------------------------------------------------------------
  slack (MET)                                                        7.09


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U1/QN (NAND3X2)                   0.22      43.35 r
  Multiplier/add_50_I22/U109/Q (XOR2X1)                   0.21      43.56 f
  Multiplier/add_50_I22/U110/Q (XOR2X1)                   0.18      43.75 r
  Multiplier/add_50_I22/SUM[12] (sequential_DW01_add_10)
                                                          0.00      43.75 r
  Multiplier/U885/Q (AO22X2)                              0.55      44.30 r
  Multiplier/add_50_I23/A[11] (sequential_DW01_add_9)     0.00      44.30 r
  Multiplier/add_50_I23/U205/Q (XOR3X1)                   1.04      45.33 f
  Multiplier/add_50_I23/SUM[11] (sequential_DW01_add_9)
                                                          0.00      45.33 f
  Multiplier/U1402/Q (AO22X1)                             0.55      45.88 f
  Multiplier/add_50_I24/A[10] (sequential_DW01_add_8)     0.00      45.88 f
  Multiplier/add_50_I24/U100/Q (XOR3X1)                   1.07      46.96 f
  Multiplier/add_50_I24/SUM[10] (sequential_DW01_add_8)
                                                          0.00      46.96 f
  Multiplier/U578/Q (AO22X1)                              0.53      47.49 f
  Multiplier/add_50_I25/A[9] (sequential_DW01_add_7)      0.00      47.49 f
  Multiplier/add_50_I25/U131/ZN (INVX0)                   0.43      47.92 r
  Multiplier/add_50_I25/U13/Q (XNOR3X1)                   0.33      48.25 r
  Multiplier/add_50_I25/SUM[9] (sequential_DW01_add_7)
                                                          0.00      48.25 r
  Multiplier/U534/Q (AO22X1)                              0.47      48.72 r
  Multiplier/add_50_I26/A[8] (sequential_DW01_add_6)      0.00      48.72 r
  Multiplier/add_50_I26/U61/ZN (INVX0)                    0.49      49.21 f
  Multiplier/add_50_I26/U62/ZN (INVX0)                    0.10      49.31 r
  Multiplier/add_50_I26/U128/Q (XOR3X1)                   0.36      49.68 r
  Multiplier/add_50_I26/SUM[8] (sequential_DW01_add_6)
                                                          0.00      49.68 r
  Multiplier/U496/Q (AO22X1)                              0.49      50.16 r
  Multiplier/add_50_I27/A[7] (sequential_DW01_add_5)      0.00      50.16 r
  Multiplier/add_50_I27/U24/Q (XOR3X1)                    1.12      51.28 f
  Multiplier/add_50_I27/SUM[7] (sequential_DW01_add_5)
                                                          0.00      51.28 f
  Multiplier/U464/Q (AO22X1)                              0.50      51.78 f
  Multiplier/add_50_I28/A[6] (sequential_DW01_add_4)      0.00      51.78 f
  Multiplier/add_50_I28/U56/Q (XOR3X1)                    1.13      52.90 r
  Multiplier/add_50_I28/SUM[6] (sequential_DW01_add_4)
                                                          0.00      52.90 r
  Multiplier/U432/Q (AO22X1)                              0.48      53.38 r
  Multiplier/add_50_I29/A[5] (sequential_DW01_add_3)      0.00      53.38 r
  Multiplier/add_50_I29/U132/ZN (INVX0)                   0.49      53.87 f
  Multiplier/add_50_I29/U27/ZN (INVX0)                    0.10      53.97 r
  Multiplier/add_50_I29/U25/QN (NAND2X0)                  0.11      54.08 f
  Multiplier/add_50_I29/U46/QN (NAND3X0)                  0.17      54.25 r
  Multiplier/add_50_I29/U28/Q (XOR3X1)                    0.39      54.64 f
  Multiplier/add_50_I29/SUM[6] (sequential_DW01_add_3)
                                                          0.00      54.64 f
  Multiplier/U1711/Q (AO22X1)                             0.49      55.14 f
  Multiplier/add_50_I30/A[5] (sequential_DW01_add_2)      0.00      55.14 f
  Multiplier/add_50_I30/U196/ZN (INVX0)                   0.57      55.70 r
  Multiplier/add_50_I30/U77/Q (XNOR2X1)                   0.24      55.95 r
  Multiplier/add_50_I30/U82/Q (XOR2X1)                    0.21      56.15 f
  Multiplier/add_50_I30/SUM[5] (sequential_DW01_add_2)
                                                          0.00      56.15 f
  Multiplier/U367/Q (AO22X1)                              0.50      56.65 f
  Multiplier/add_50_I31/A[4] (sequential_DW01_add_1)      0.00      56.65 f
  Multiplier/add_50_I31/U56/Q (XOR3X1)                    1.13      57.78 r
  Multiplier/add_50_I31/SUM[4] (sequential_DW01_add_1)
                                                          0.00      57.78 r
  Multiplier/U335/Q (AO22X1)                              0.49      58.27 r
  Multiplier/add_50_I32/A[3] (sequential_DW01_add_0)      0.00      58.27 r
  Multiplier/add_50_I32/U26/Q (XOR2X1)                    1.11      59.38 f
  Multiplier/add_50_I32/U27/Q (XOR2X1)                    0.21      59.59 f
  Multiplier/add_50_I32/SUM[3] (sequential_DW01_add_0)
                                                          0.00      59.59 f
  Multiplier/U1468/Q (AO22X2)                             0.51      60.10 f
  Multiplier/U1640/ZN (INVX0)                             0.48      60.58 r
  Multiplier/add_0_root_add_54_S2_ni/A[34] (sequential_DW01_inc_2)
                                                          0.00      60.58 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_34/C1 (HADDX1)
                                                          0.86      61.44 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_35/SO (HADDX1)
                                                          0.17      61.61 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[35] (sequential_DW01_inc_2)
                                                          0.00      61.61 r
  Multiplier/U135/Q (AO22X1)                              0.46      62.07 r
  Multiplier/result[35] (sequential)                      0.00      62.07 r
  regresult/inp[35] (registerNbits_N64)                   0.00      62.07 r
  regresult/U38/Q (AND2X1)                                0.43      62.50 r
  regresult/out_reg[35]/D (DFFX1)                         0.04      62.53 r
  data arrival time                                                 62.53

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[35]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -62.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U128/QN (NAND2X0)                 0.10      41.47 f
  Multiplier/add_50_I22/U129/QN (NAND3X0)                 0.16      41.63 r
  Multiplier/add_50_I22/U133/QN (NAND2X0)                 0.11      41.73 f
  Multiplier/add_50_I22/U134/QN (NAND3X0)                 0.16      41.89 r
  Multiplier/add_50_I22/U43/QN (NAND2X0)                  0.12      42.01 f
  Multiplier/add_50_I22/U45/QN (NAND3X0)                  0.18      42.19 r
  Multiplier/add_50_I22/U161/QN (NAND2X0)                 0.12      42.31 f
  Multiplier/add_50_I22/U162/QN (NAND3X0)                 0.19      42.49 r
  Multiplier/add_50_I22/U197/QN (NAND2X0)                 0.12      42.61 f
  Multiplier/add_50_I22/U198/QN (NAND3X0)                 0.14      42.76 r
  Multiplier/add_50_I22/U184/QN (NAND2X0)                 0.10      42.86 f
  Multiplier/add_50_I22/U185/QN (NAND3X0)                 0.15      43.01 r
  Multiplier/add_50_I22/U187/QN (NAND2X0)                 0.11      43.13 f
  Multiplier/add_50_I22/U1/QN (NAND3X2)                   0.22      43.35 r
  Multiplier/add_50_I22/U109/Q (XOR2X1)                   0.21      43.56 f
  Multiplier/add_50_I22/U110/Q (XOR2X1)                   0.18      43.75 r
  Multiplier/add_50_I22/SUM[12] (sequential_DW01_add_10)
                                                          0.00      43.75 r
  Multiplier/U885/Q (AO22X2)                              0.55      44.30 r
  Multiplier/add_50_I23/A[11] (sequential_DW01_add_9)     0.00      44.30 r
  Multiplier/add_50_I23/U205/Q (XOR3X1)                   1.04      45.33 f
  Multiplier/add_50_I23/SUM[11] (sequential_DW01_add_9)
                                                          0.00      45.33 f
  Multiplier/U1402/Q (AO22X1)                             0.55      45.88 f
  Multiplier/add_50_I24/A[10] (sequential_DW01_add_8)     0.00      45.88 f
  Multiplier/add_50_I24/U100/Q (XOR3X1)                   1.07      46.96 f
  Multiplier/add_50_I24/SUM[10] (sequential_DW01_add_8)
                                                          0.00      46.96 f
  Multiplier/U578/Q (AO22X1)                              0.53      47.49 f
  Multiplier/add_50_I25/A[9] (sequential_DW01_add_7)      0.00      47.49 f
  Multiplier/add_50_I25/U131/ZN (INVX0)                   0.43      47.92 r
  Multiplier/add_50_I25/U13/Q (XNOR3X1)                   0.33      48.25 r
  Multiplier/add_50_I25/SUM[9] (sequential_DW01_add_7)
                                                          0.00      48.25 r
  Multiplier/U534/Q (AO22X1)                              0.47      48.72 r
  Multiplier/add_50_I26/A[8] (sequential_DW01_add_6)      0.00      48.72 r
  Multiplier/add_50_I26/U61/ZN (INVX0)                    0.49      49.21 f
  Multiplier/add_50_I26/U62/ZN (INVX0)                    0.10      49.31 r
  Multiplier/add_50_I26/U128/Q (XOR3X1)                   0.36      49.68 r
  Multiplier/add_50_I26/SUM[8] (sequential_DW01_add_6)
                                                          0.00      49.68 r
  Multiplier/U496/Q (AO22X1)                              0.49      50.16 r
  Multiplier/add_50_I27/A[7] (sequential_DW01_add_5)      0.00      50.16 r
  Multiplier/add_50_I27/U24/Q (XOR3X1)                    1.12      51.28 f
  Multiplier/add_50_I27/SUM[7] (sequential_DW01_add_5)
                                                          0.00      51.28 f
  Multiplier/U464/Q (AO22X1)                              0.50      51.78 f
  Multiplier/add_50_I28/A[6] (sequential_DW01_add_4)      0.00      51.78 f
  Multiplier/add_50_I28/U56/Q (XOR3X1)                    1.13      52.90 r
  Multiplier/add_50_I28/SUM[6] (sequential_DW01_add_4)
                                                          0.00      52.90 r
  Multiplier/U432/Q (AO22X1)                              0.48      53.38 r
  Multiplier/add_50_I29/A[5] (sequential_DW01_add_3)      0.00      53.38 r
  Multiplier/add_50_I29/U132/ZN (INVX0)                   0.49      53.87 f
  Multiplier/add_50_I29/U27/ZN (INVX0)                    0.10      53.97 r
  Multiplier/add_50_I29/U25/QN (NAND2X0)                  0.11      54.08 f
  Multiplier/add_50_I29/U46/QN (NAND3X0)                  0.17      54.25 r
  Multiplier/add_50_I29/U28/Q (XOR3X1)                    0.39      54.64 f
  Multiplier/add_50_I29/SUM[6] (sequential_DW01_add_3)
                                                          0.00      54.64 f
  Multiplier/U1711/Q (AO22X1)                             0.49      55.14 f
  Multiplier/add_50_I30/A[5] (sequential_DW01_add_2)      0.00      55.14 f
  Multiplier/add_50_I30/U196/ZN (INVX0)                   0.57      55.70 r
  Multiplier/add_50_I30/U77/Q (XNOR2X1)                   0.24      55.95 r
  Multiplier/add_50_I30/U82/Q (XOR2X1)                    0.21      56.15 f
  Multiplier/add_50_I30/SUM[5] (sequential_DW01_add_2)
                                                          0.00      56.15 f
  Multiplier/U367/Q (AO22X1)                              0.50      56.65 f
  Multiplier/add_50_I31/A[4] (sequential_DW01_add_1)      0.00      56.65 f
  Multiplier/add_50_I31/U56/Q (XOR3X1)                    1.13      57.78 r
  Multiplier/add_50_I31/SUM[4] (sequential_DW01_add_1)
                                                          0.00      57.78 r
  Multiplier/U335/Q (AO22X1)                              0.49      58.27 r
  Multiplier/add_50_I32/A[3] (sequential_DW01_add_0)      0.00      58.27 r
  Multiplier/add_50_I32/U26/Q (XOR2X1)                    1.11      59.38 f
  Multiplier/add_50_I32/U27/Q (XOR2X1)                    0.21      59.59 f
  Multiplier/add_50_I32/SUM[3] (sequential_DW01_add_0)
                                                          0.00      59.59 f
  Multiplier/U1468/Q (AO22X2)                             0.51      60.10 f
  Multiplier/U1640/ZN (INVX0)                             0.48      60.58 r
  Multiplier/add_0_root_add_54_S2_ni/A[34] (sequential_DW01_inc_2)
                                                          0.00      60.58 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_34/SO (HADDX1)
                                                          0.85      61.43 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[34] (sequential_DW01_inc_2)
                                                          0.00      61.43 r
  Multiplier/U136/Q (AO22X1)                              0.46      61.89 r
  Multiplier/result[34] (sequential)                      0.00      61.89 r
  regresult/inp[34] (registerNbits_N64)                   0.00      61.89 r
  regresult/U39/Q (AND2X1)                                0.43      62.32 r
  regresult/out_reg[34]/D (DFFX1)                         0.04      62.35 r
  data arrival time                                                 62.35

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[34]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -62.35
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U114/Q (XOR3X1)                   0.20      41.57 r
  Multiplier/add_50_I22/SUM[5] (sequential_DW01_add_10)
                                                          0.00      41.57 r
  Multiplier/U657/Q (AO22X1)                              0.47      42.04 r
  Multiplier/add_50_I23/A[4] (sequential_DW01_add_9)      0.00      42.04 r
  Multiplier/add_50_I23/U139/ZN (INVX0)                   0.49      42.52 f
  Multiplier/add_50_I23/U140/ZN (INVX0)                   0.12      42.65 r
  Multiplier/add_50_I23/U1_4/S (FADDX1)                   0.42      43.07 f
  Multiplier/add_50_I23/SUM[4] (sequential_DW01_add_9)
                                                          0.00      43.07 f
  Multiplier/U1000/Q (AO22X1)                             0.50      43.57 f
  Multiplier/add_50_I24/A[3] (sequential_DW01_add_8)      0.00      43.57 f
  Multiplier/add_50_I24/U115/Q (XOR3X1)                   1.14      44.71 f
  Multiplier/add_50_I24/SUM[3] (sequential_DW01_add_8)
                                                          0.00      44.71 f
  Multiplier/U1378/Q (AO22X1)                             0.50      45.21 f
  Multiplier/add_50_I25/A[2] (sequential_DW01_add_7)      0.00      45.21 f
  Multiplier/add_50_I25/U38/Q (XOR3X1)                    1.13      46.33 r
  Multiplier/add_50_I25/SUM[2] (sequential_DW01_add_7)
                                                          0.00      46.33 r
  Multiplier/U541/Q (AO22X1)                              0.49      46.82 r
  Multiplier/add_50_I26/A[1] (sequential_DW01_add_6)      0.00      46.82 r
  Multiplier/add_50_I26/U76/QN (NAND2X0)                  0.54      47.36 f
  Multiplier/add_50_I26/U78/QN (NAND3X0)                  0.15      47.51 r
  Multiplier/add_50_I26/U87/QN (NAND2X0)                  0.13      47.64 f
  Multiplier/add_50_I26/U169/QN (NAND3X0)                 0.15      47.79 r
  Multiplier/add_50_I26/U159/QN (NAND2X0)                 0.11      47.91 f
  Multiplier/add_50_I26/U14/QN (NAND3X0)                  0.18      48.09 r
  Multiplier/add_50_I26/U17/QN (NAND2X0)                  0.10      48.19 f
  Multiplier/add_50_I26/U28/QN (NAND3X0)                  0.16      48.34 r
  Multiplier/add_50_I26/U32/QN (NAND2X0)                  0.10      48.45 f
  Multiplier/add_50_I26/U33/QN (NAND3X0)                  0.18      48.63 r
  Multiplier/add_50_I26/U36/QN (NAND2X0)                  0.12      48.75 f
  Multiplier/add_50_I26/U149/QN (NAND3X0)                 0.16      48.90 r
  Multiplier/add_50_I26/U63/Q (XOR2X1)                    0.22      49.13 r
  Multiplier/add_50_I26/U40/ZN (INVX0)                    0.08      49.21 f
  Multiplier/add_50_I26/U39/QN (NAND2X0)                  0.09      49.29 r
  Multiplier/add_50_I26/U37/QN (NAND2X0)                  0.09      49.38 f
  Multiplier/add_50_I26/SUM[7] (sequential_DW01_add_6)
                                                          0.00      49.38 f
  Multiplier/U497/Q (AO22X1)                              0.50      49.88 f
  Multiplier/add_50_I27/A[6] (sequential_DW01_add_5)      0.00      49.88 f
  Multiplier/add_50_I27/U5/Q (XNOR2X1)                    0.96      50.84 r
  Multiplier/add_50_I27/U110/Q (XNOR2X1)                  0.23      51.07 r
  Multiplier/add_50_I27/SUM[6] (sequential_DW01_add_5)
                                                          0.00      51.07 r
  Multiplier/U465/Q (AO22X1)                              0.47      51.55 r
  Multiplier/add_50_I28/A[5] (sequential_DW01_add_4)      0.00      51.55 r
  Multiplier/add_50_I28/U194/ZN (INVX0)                   0.56      52.10 f
  Multiplier/add_50_I28/U43/Q (XNOR3X1)                   0.34      52.44 f
  Multiplier/add_50_I28/SUM[5] (sequential_DW01_add_4)
                                                          0.00      52.44 f
  Multiplier/U433/Q (AO22X1)                              0.56      53.00 f
  Multiplier/add_50_I29/A[4] (sequential_DW01_add_3)      0.00      53.00 f
  Multiplier/add_50_I29/U1/Q (XOR3X1)                     1.05      54.05 r
  Multiplier/add_50_I29/SUM[4] (sequential_DW01_add_3)
                                                          0.00      54.05 r
  Multiplier/U1710/Q (AO22X1)                             0.47      54.52 r
  Multiplier/add_50_I30/A[3] (sequential_DW01_add_2)      0.00      54.52 r
  Multiplier/add_50_I30/U194/ZN (INVX0)                   0.49      55.01 f
  Multiplier/add_50_I30/U195/ZN (INVX0)                   0.12      55.13 r
  Multiplier/add_50_I30/U1_3/S (FADDX1)                   0.42      55.55 f
  Multiplier/add_50_I30/SUM[3] (sequential_DW01_add_2)
                                                          0.00      55.55 f
  Multiplier/U369/Q (AO22X1)                              0.50      56.06 f
  Multiplier/add_50_I31/A[2] (sequential_DW01_add_1)      0.00      56.06 f
  Multiplier/add_50_I31/U3/Q (XOR3X1)                     1.13      57.18 r
  Multiplier/add_50_I31/SUM[2] (sequential_DW01_add_1)
                                                          0.00      57.18 r
  Multiplier/U337/Q (AO22X1)                              0.47      57.65 r
  Multiplier/add_50_I32/A[1] (sequential_DW01_add_0)      0.00      57.65 r
  Multiplier/add_50_I32/U115/ZN (INVX0)                   0.49      58.14 f
  Multiplier/add_50_I32/U116/ZN (INVX0)                   0.12      58.26 r
  Multiplier/add_50_I32/U1_1/CO (FADDX1)                  0.40      58.66 r
  Multiplier/add_50_I32/U1_2/S (FADDX1)                   0.35      59.02 f
  Multiplier/add_50_I32/SUM[2] (sequential_DW01_add_0)
                                                          0.00      59.02 f
  Multiplier/U852/Q (AO22X1)                              0.49      59.50 f
  Multiplier/U1641/ZN (INVX0)                             0.48      59.98 r
  Multiplier/add_0_root_add_54_S2_ni/A[33] (sequential_DW01_inc_2)
                                                          0.00      59.98 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_33/SO (HADDX1)
                                                          0.85      60.83 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[33] (sequential_DW01_inc_2)
                                                          0.00      60.83 r
  Multiplier/U137/Q (AO22X1)                              0.46      61.29 r
  Multiplier/result[33] (sequential)                      0.00      61.29 r
  regresult/inp[33] (registerNbits_N64)                   0.00      61.29 r
  regresult/U40/Q (AND2X1)                                0.43      61.72 r
  regresult/out_reg[33]/D (DFFX1)                         0.04      61.75 r
  data arrival time                                                 61.75

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[33]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -61.75
  --------------------------------------------------------------------------
  slack (MET)                                                        8.13


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_0
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U114/Q (XOR3X1)                   0.20      41.57 r
  Multiplier/add_50_I22/SUM[5] (sequential_DW01_add_10)
                                                          0.00      41.57 r
  Multiplier/U657/Q (AO22X1)                              0.47      42.04 r
  Multiplier/add_50_I23/A[4] (sequential_DW01_add_9)      0.00      42.04 r
  Multiplier/add_50_I23/U139/ZN (INVX0)                   0.49      42.52 f
  Multiplier/add_50_I23/U140/ZN (INVX0)                   0.12      42.65 r
  Multiplier/add_50_I23/U1_4/S (FADDX1)                   0.42      43.07 f
  Multiplier/add_50_I23/SUM[4] (sequential_DW01_add_9)
                                                          0.00      43.07 f
  Multiplier/U1000/Q (AO22X1)                             0.50      43.57 f
  Multiplier/add_50_I24/A[3] (sequential_DW01_add_8)      0.00      43.57 f
  Multiplier/add_50_I24/U115/Q (XOR3X1)                   1.14      44.71 f
  Multiplier/add_50_I24/SUM[3] (sequential_DW01_add_8)
                                                          0.00      44.71 f
  Multiplier/U1378/Q (AO22X1)                             0.50      45.21 f
  Multiplier/add_50_I25/A[2] (sequential_DW01_add_7)      0.00      45.21 f
  Multiplier/add_50_I25/U38/Q (XOR3X1)                    1.13      46.33 r
  Multiplier/add_50_I25/SUM[2] (sequential_DW01_add_7)
                                                          0.00      46.33 r
  Multiplier/U541/Q (AO22X1)                              0.49      46.82 r
  Multiplier/add_50_I26/A[1] (sequential_DW01_add_6)      0.00      46.82 r
  Multiplier/add_50_I26/U76/QN (NAND2X0)                  0.54      47.36 f
  Multiplier/add_50_I26/U78/QN (NAND3X0)                  0.15      47.51 r
  Multiplier/add_50_I26/U87/QN (NAND2X0)                  0.13      47.64 f
  Multiplier/add_50_I26/U169/QN (NAND3X0)                 0.15      47.79 r
  Multiplier/add_50_I26/U159/QN (NAND2X0)                 0.11      47.91 f
  Multiplier/add_50_I26/U14/QN (NAND3X0)                  0.18      48.09 r
  Multiplier/add_50_I26/U17/QN (NAND2X0)                  0.10      48.19 f
  Multiplier/add_50_I26/U28/QN (NAND3X0)                  0.16      48.34 r
  Multiplier/add_50_I26/U32/QN (NAND2X0)                  0.10      48.45 f
  Multiplier/add_50_I26/U33/QN (NAND3X0)                  0.18      48.63 r
  Multiplier/add_50_I26/U36/QN (NAND2X0)                  0.12      48.75 f
  Multiplier/add_50_I26/U149/QN (NAND3X0)                 0.16      48.90 r
  Multiplier/add_50_I26/U63/Q (XOR2X1)                    0.22      49.13 r
  Multiplier/add_50_I26/U40/ZN (INVX0)                    0.08      49.21 f
  Multiplier/add_50_I26/U39/QN (NAND2X0)                  0.09      49.29 r
  Multiplier/add_50_I26/U37/QN (NAND2X0)                  0.09      49.38 f
  Multiplier/add_50_I26/SUM[7] (sequential_DW01_add_6)
                                                          0.00      49.38 f
  Multiplier/U497/Q (AO22X1)                              0.50      49.88 f
  Multiplier/add_50_I27/A[6] (sequential_DW01_add_5)      0.00      49.88 f
  Multiplier/add_50_I27/U5/Q (XNOR2X1)                    0.96      50.84 r
  Multiplier/add_50_I27/U110/Q (XNOR2X1)                  0.23      51.07 r
  Multiplier/add_50_I27/SUM[6] (sequential_DW01_add_5)
                                                          0.00      51.07 r
  Multiplier/U465/Q (AO22X1)                              0.47      51.55 r
  Multiplier/add_50_I28/A[5] (sequential_DW01_add_4)      0.00      51.55 r
  Multiplier/add_50_I28/U194/ZN (INVX0)                   0.56      52.10 f
  Multiplier/add_50_I28/U43/Q (XNOR3X1)                   0.34      52.44 f
  Multiplier/add_50_I28/SUM[5] (sequential_DW01_add_4)
                                                          0.00      52.44 f
  Multiplier/U433/Q (AO22X1)                              0.56      53.00 f
  Multiplier/add_50_I29/A[4] (sequential_DW01_add_3)      0.00      53.00 f
  Multiplier/add_50_I29/U1/Q (XOR3X1)                     1.05      54.05 r
  Multiplier/add_50_I29/SUM[4] (sequential_DW01_add_3)
                                                          0.00      54.05 r
  Multiplier/U1710/Q (AO22X1)                             0.47      54.52 r
  Multiplier/add_50_I30/A[3] (sequential_DW01_add_2)      0.00      54.52 r
  Multiplier/add_50_I30/U194/ZN (INVX0)                   0.49      55.01 f
  Multiplier/add_50_I30/U195/ZN (INVX0)                   0.12      55.13 r
  Multiplier/add_50_I30/U1_3/S (FADDX1)                   0.42      55.55 f
  Multiplier/add_50_I30/SUM[3] (sequential_DW01_add_2)
                                                          0.00      55.55 f
  Multiplier/U369/Q (AO22X1)                              0.50      56.06 f
  Multiplier/add_50_I31/A[2] (sequential_DW01_add_1)      0.00      56.06 f
  Multiplier/add_50_I31/U3/Q (XOR3X1)                     1.13      57.18 r
  Multiplier/add_50_I31/SUM[2] (sequential_DW01_add_1)
                                                          0.00      57.18 r
  Multiplier/U337/Q (AO22X1)                              0.47      57.65 r
  Multiplier/add_50_I32/A[1] (sequential_DW01_add_0)      0.00      57.65 r
  Multiplier/add_50_I32/U115/ZN (INVX0)                   0.49      58.14 f
  Multiplier/add_50_I32/U116/ZN (INVX0)                   0.12      58.26 r
  Multiplier/add_50_I32/U1_1/S (FADDX1)                   0.42      58.69 f
  Multiplier/add_50_I32/SUM[1] (sequential_DW01_add_0)
                                                          0.00      58.69 f
  Multiplier/U229/Q (AO22X1)                              0.48      59.17 f
  Multiplier/U1642/ZN (INVX0)                             0.48      59.65 r
  Multiplier/add_0_root_add_54_S2_ni/A[32] (sequential_DW01_inc_2)
                                                          0.00      59.65 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_32/SO (HADDX1)
                                                          0.85      60.50 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[32] (sequential_DW01_inc_2)
                                                          0.00      60.50 r
  Multiplier/U138/Q (AO22X1)                              0.46      60.96 r
  Multiplier/result[32] (sequential)                      0.00      60.96 r
  regresult/inp[32] (registerNbits_N64)                   0.00      60.96 r
  regresult/U41/Q (AND2X1)                                0.43      61.38 r
  regresult/out_reg[32]/D (DFFX1)                         0.04      61.42 r
  data arrival time                                                 61.42

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[32]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -61.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.47


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U56/Q (XOR2X1)                    0.23      35.55 f
  Multiplier/add_50_I19/SUM[3] (sequential_DW01_add_13)
                                                          0.00      35.55 f
  Multiplier/U758/Q (AO22X1)                              0.50      36.05 f
  Multiplier/add_50_I20/A[2] (sequential_DW01_add_12)     0.00      36.05 f
  Multiplier/add_50_I20/U3/Q (XNOR2X1)                    0.96      37.01 r
  Multiplier/add_50_I20/U24/Q (XNOR2X1)                   0.24      37.25 r
  Multiplier/add_50_I20/SUM[2] (sequential_DW01_add_12)
                                                          0.00      37.25 r
  Multiplier/U726/Q (AO22X1)                              0.52      37.77 r
  Multiplier/add_50_I21/A[1] (sequential_DW01_add_11)     0.00      37.77 r
  Multiplier/add_50_I21/U183/ZN (INVX0)                   0.42      38.19 f
  Multiplier/add_50_I21/U184/ZN (INVX0)                   0.12      38.31 r
  Multiplier/add_50_I21/U1_1/CO (FADDX1)                  0.39      38.70 r
  Multiplier/add_50_I21/U93/QN (NAND2X0)                  0.11      38.81 f
  Multiplier/add_50_I21/U94/QN (NAND3X0)                  0.15      38.96 r
  Multiplier/add_50_I21/U164/QN (NAND2X0)                 0.12      39.08 f
  Multiplier/add_50_I21/U34/QN (NAND3X0)                  0.15      39.23 r
  Multiplier/add_50_I21/U130/QN (NAND2X0)                 0.10      39.33 f
  Multiplier/add_50_I21/U132/QN (NAND3X0)                 0.15      39.48 r
  Multiplier/add_50_I21/U136/QN (NAND2X0)                 0.10      39.58 f
  Multiplier/add_50_I21/U137/QN (NAND3X0)                 0.18      39.76 r
  Multiplier/add_50_I21/U1_6/CO (FADDX1)                  0.35      40.11 r
  Multiplier/add_50_I21/U87/Q (XOR2X1)                    0.23      40.35 f
  Multiplier/add_50_I21/U88/Q (XOR2X1)                    0.21      40.55 f
  Multiplier/add_50_I21/SUM[7] (sequential_DW01_add_11)
                                                          0.00      40.55 f
  Multiplier/U688/Q (AO22X1)                              0.55      41.10 f
  Multiplier/add_50_I22/A[6] (sequential_DW01_add_10)     0.00      41.10 f
  Multiplier/add_50_I22/U163/ZN (INVX0)                   0.52      41.62 r
  Multiplier/add_50_I22/U65/Q (XNOR2X1)                   0.24      41.86 r
  Multiplier/add_50_I22/U130/Q (XOR2X1)                   0.21      42.07 f
  Multiplier/add_50_I22/SUM[6] (sequential_DW01_add_10)
                                                          0.00      42.07 f
  Multiplier/U656/Q (AO22X1)                              0.48      42.55 f
  Multiplier/add_50_I23/A[5] (sequential_DW01_add_9)      0.00      42.55 f
  Multiplier/add_50_I23/U161/ZN (INVX0)                   0.47      43.02 r
  Multiplier/add_50_I23/U162/ZN (INVX0)                   0.09      43.11 f
  Multiplier/add_50_I23/U43/Q (XOR3X1)                    0.36      43.47 r
  Multiplier/add_50_I23/SUM[5] (sequential_DW01_add_9)
                                                          0.00      43.47 r
  Multiplier/U623/Q (AO22X1)                              0.47      43.94 r
  Multiplier/add_50_I24/A[4] (sequential_DW01_add_8)      0.00      43.94 r
  Multiplier/add_50_I24/U5/ZN (INVX0)                     0.49      44.43 f
  Multiplier/add_50_I24/U6/ZN (INVX0)                     0.10      44.53 r
  Multiplier/add_50_I24/U140/Q (XOR3X1)                   0.36      44.89 r
  Multiplier/add_50_I24/SUM[4] (sequential_DW01_add_8)
                                                          0.00      44.89 r
  Multiplier/U586/Q (AO22X1)                              0.49      45.38 r
  Multiplier/add_50_I25/A[3] (sequential_DW01_add_7)      0.00      45.38 r
  Multiplier/add_50_I25/U57/Q (XOR2X1)                    1.09      46.47 r
  Multiplier/add_50_I25/SUM[3] (sequential_DW01_add_7)
                                                          0.00      46.47 r
  Multiplier/U1574/Q (AO22X1)                             0.49      46.96 r
  Multiplier/add_50_I26/A[2] (sequential_DW01_add_6)      0.00      46.96 r
  Multiplier/add_50_I26/U3/Q (XOR3X1)                     1.20      48.15 r
  Multiplier/add_50_I26/SUM[2] (sequential_DW01_add_6)
                                                          0.00      48.15 r
  Multiplier/U502/Q (AO22X1)                              0.53      48.68 r
  Multiplier/add_50_I27/A[1] (sequential_DW01_add_5)      0.00      48.68 r
  Multiplier/add_50_I27/U83/ZN (INVX0)                    0.42      49.10 f
  Multiplier/add_50_I27/U84/ZN (INVX0)                    0.10      49.20 r
  Multiplier/add_50_I27/U13/QN (NAND2X0)                  0.11      49.31 f
  Multiplier/add_50_I27/U15/QN (NAND3X0)                  0.15      49.46 r
  Multiplier/add_50_I27/U89/QN (NAND2X0)                  0.12      49.57 f
  Multiplier/add_50_I27/U90/QN (NAND3X0)                  0.17      49.74 r
  Multiplier/add_50_I27/U108/QN (NAND2X0)                 0.14      49.88 f
  Multiplier/add_50_I27/U91/QN (NAND3X0)                  0.15      50.03 r
  Multiplier/add_50_I27/U136/QN (NAND2X0)                 0.10      50.13 f
  Multiplier/add_50_I27/U138/QN (NAND3X0)                 0.14      50.27 r
  Multiplier/add_50_I27/U69/Q (XOR3X1)                    0.37      50.64 r
  Multiplier/add_50_I27/SUM[5] (sequential_DW01_add_5)
                                                          0.00      50.64 r
  Multiplier/U466/Q (AO22X1)                              0.47      51.11 r
  Multiplier/add_50_I28/A[4] (sequential_DW01_add_4)      0.00      51.11 r
  Multiplier/add_50_I28/U90/ZN (INVX0)                    0.49      51.60 f
  Multiplier/add_50_I28/U91/ZN (INVX0)                    0.12      51.72 r
  Multiplier/add_50_I28/U1_4/S (FADDX1)                   0.42      52.14 f
  Multiplier/add_50_I28/SUM[4] (sequential_DW01_add_4)
                                                          0.00      52.14 f
  Multiplier/U1719/Q (AO22X1)                             0.48      52.63 f
  Multiplier/add_50_I29/A[3] (sequential_DW01_add_3)      0.00      52.63 f
  Multiplier/add_50_I29/U180/ZN (INVX0)                   0.47      53.10 r
  Multiplier/add_50_I29/U181/ZN (INVX0)                   0.10      53.19 f
  Multiplier/add_50_I29/U20/Q (XOR3X1)                    0.36      53.56 r
  Multiplier/add_50_I29/SUM[3] (sequential_DW01_add_3)
                                                          0.00      53.56 r
  Multiplier/U402/Q (AO22X1)                              0.47      54.03 r
  Multiplier/add_50_I30/A[2] (sequential_DW01_add_2)      0.00      54.03 r
  Multiplier/add_50_I30/U12/ZN (INVX0)                    0.49      54.52 f
  Multiplier/add_50_I30/U13/ZN (INVX0)                    0.10      54.61 r
  Multiplier/add_50_I30/U1/Q (XNOR2X1)                    0.26      54.88 r
  Multiplier/add_50_I30/U155/Q (XOR2X1)                   0.21      55.08 f
  Multiplier/add_50_I30/SUM[2] (sequential_DW01_add_2)
                                                          0.00      55.08 f
  Multiplier/U370/Q (AO22X1)                              0.50      55.58 f
  Multiplier/add_50_I31/A[1] (sequential_DW01_add_1)      0.00      55.58 f
  Multiplier/add_50_I31/U27/Q (XOR3X1)                    1.13      56.71 r
  Multiplier/add_50_I31/SUM[1] (sequential_DW01_add_1)
                                                          0.00      56.71 r
  Multiplier/U826/Q (AO22X1)                              0.48      57.19 r
  Multiplier/add_50_I32/A[0] (sequential_DW01_add_0)      0.00      57.19 r
  Multiplier/add_50_I32/U179/Q (XOR2X1)                   1.02      58.21 f
  Multiplier/add_50_I32/SUM[0] (sequential_DW01_add_0)
                                                          0.00      58.21 f
  Multiplier/U172/Q (AO22X1)                              0.48      58.69 f
  Multiplier/U1643/ZN (INVX0)                             0.48      59.17 r
  Multiplier/add_0_root_add_54_S2_ni/A[31] (sequential_DW01_inc_2)
                                                          0.00      59.17 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_31/SO (HADDX1)
                                                          0.85      60.02 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[31] (sequential_DW01_inc_2)
                                                          0.00      60.02 r
  Multiplier/U139/Q (AO22X1)                              0.46      60.48 r
  Multiplier/result[31] (sequential)                      0.00      60.48 r
  regresult/inp[31] (registerNbits_N64)                   0.00      60.48 r
  regresult/U42/Q (AND2X1)                                0.43      60.91 r
  regresult/out_reg[31]/D (DFFX1)                         0.04      60.94 r
  data arrival time                                                 60.94

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[31]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -60.94
  --------------------------------------------------------------------------
  slack (MET)                                                        8.94


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/S (FADDX1)                   0.42      41.40 f
  Multiplier/add_50_I22/SUM[4] (sequential_DW01_add_10)
                                                          0.00      41.40 f
  Multiplier/U1564/Q (AO22X1)                             0.48      41.88 f
  Multiplier/add_50_I23/A[3] (sequential_DW01_add_9)      0.00      41.88 f
  Multiplier/add_50_I23/U181/ZN (INVX0)                   0.47      42.35 r
  Multiplier/add_50_I23/U182/ZN (INVX0)                   0.10      42.44 f
  Multiplier/add_50_I23/U77/Q (XOR2X1)                    0.22      42.66 f
  Multiplier/add_50_I23/SUM[3] (sequential_DW01_add_9)
                                                          0.00      42.66 f
  Multiplier/U1466/Q (AO22X1)                             0.50      43.16 f
  Multiplier/add_50_I24/A[2] (sequential_DW01_add_8)      0.00      43.16 f
  Multiplier/add_50_I24/U133/Q (XOR3X1)                   1.13      44.29 r
  Multiplier/add_50_I24/SUM[2] (sequential_DW01_add_8)
                                                          0.00      44.29 r
  Multiplier/U588/Q (AO22X1)                              0.47      44.76 r
  Multiplier/add_50_I25/A[1] (sequential_DW01_add_7)      0.00      44.76 r
  Multiplier/add_50_I25/U67/ZN (INVX0)                    0.49      45.24 f
  Multiplier/add_50_I25/U68/ZN (INVX0)                    0.11      45.35 r
  Multiplier/add_50_I25/U1_1/CO (FADDX1)                  0.33      45.68 r
  Multiplier/add_50_I25/U40/QN (NAND2X0)                  0.11      45.79 f
  Multiplier/add_50_I25/U41/QN (NAND3X0)                  0.17      45.96 r
  Multiplier/add_50_I25/U59/QN (NAND2X0)                  0.12      46.08 f
  Multiplier/add_50_I25/U60/QN (NAND3X0)                  0.19      46.26 r
  Multiplier/add_50_I25/U10/QN (NAND2X0)                  0.12      46.38 f
  Multiplier/add_50_I25/U139/QN (NAND3X0)                 0.15      46.54 r
  Multiplier/add_50_I25/U61/Q (XOR2X1)                    0.24      46.77 f
  Multiplier/add_50_I25/U62/Q (XOR2X1)                    0.19      46.96 r
  Multiplier/add_50_I25/SUM[5] (sequential_DW01_add_7)
                                                          0.00      46.96 r
  Multiplier/U1728/Q (AO22X1)                             0.48      47.44 r
  Multiplier/add_50_I26/A[4] (sequential_DW01_add_6)      0.00      47.44 r
  Multiplier/add_50_I26/U25/Q (XOR3X1)                    1.12      48.56 f
  Multiplier/add_50_I26/SUM[4] (sequential_DW01_add_6)
                                                          0.00      48.56 f
  Multiplier/U500/Q (AO22X1)                              0.50      49.06 f
  Multiplier/add_50_I27/A[3] (sequential_DW01_add_5)      0.00      49.06 f
  Multiplier/add_50_I27/U20/ZN (INVX0)                    0.61      49.67 r
  Multiplier/add_50_I27/U16/QN (NAND2X0)                  0.09      49.76 f
  Multiplier/add_50_I27/U18/QN (NAND2X1)                  0.13      49.89 r
  Multiplier/add_50_I27/U106/Q (XOR2X1)                   0.22      50.11 f
  Multiplier/add_50_I27/SUM[3] (sequential_DW01_add_5)
                                                          0.00      50.11 f
  Multiplier/U1418/Q (AO22X1)                             0.48      50.59 f
  Multiplier/add_50_I28/A[2] (sequential_DW01_add_4)      0.00      50.59 f
  Multiplier/add_50_I28/U73/ZN (INVX0)                    0.49      51.07 r
  Multiplier/add_50_I28/U22/Q (XNOR2X1)                   0.26      51.33 r
  Multiplier/add_50_I28/U27/Q (XOR2X1)                    0.19      51.52 r
  Multiplier/add_50_I28/SUM[2] (sequential_DW01_add_4)
                                                          0.00      51.52 r
  Multiplier/U436/Q (AO22X1)                              0.47      51.98 r
  Multiplier/add_50_I29/A[1] (sequential_DW01_add_3)      0.00      51.98 r
  Multiplier/add_50_I29/U74/ZN (INVX0)                    0.49      52.47 f
  Multiplier/add_50_I29/U75/ZN (INVX0)                    0.12      52.59 r
  Multiplier/add_50_I29/U1_1/CO (FADDX1)                  0.40      52.99 r
  Multiplier/add_50_I29/U1_2/S (FADDX1)                   0.35      53.34 f
  Multiplier/add_50_I29/SUM[2] (sequential_DW01_add_3)
                                                          0.00      53.34 f
  Multiplier/U672/Q (AO22X1)                              0.50      53.85 f
  Multiplier/add_50_I30/A[1] (sequential_DW01_add_2)      0.00      53.85 f
  Multiplier/add_50_I30/U150/Q (XOR3X1)                   1.13      54.97 r
  Multiplier/add_50_I30/SUM[1] (sequential_DW01_add_2)
                                                          0.00      54.97 r
  Multiplier/U371/Q (AO22X1)                              0.48      55.46 r
  Multiplier/add_50_I31/A[0] (sequential_DW01_add_1)      0.00      55.46 r
  Multiplier/add_50_I31/U184/Q (XOR2X1)                   1.02      56.48 f
  Multiplier/add_50_I31/SUM[0] (sequential_DW01_add_1)
                                                          0.00      56.48 f
  Multiplier/U173/Q (AO22X1)                              0.48      56.96 f
  Multiplier/U1683/ZN (INVX0)                             0.48      57.44 r
  Multiplier/add_0_root_add_54_S2_ni/A[30] (sequential_DW01_inc_2)
                                                          0.00      57.44 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_30/SO (HADDX1)
                                                          0.85      58.29 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[30] (sequential_DW01_inc_2)
                                                          0.00      58.29 r
  Multiplier/U140/Q (AO22X1)                              0.46      58.75 r
  Multiplier/result[30] (sequential)                      0.00      58.75 r
  regresult/inp[30] (registerNbits_N64)                   0.00      58.75 r
  regresult/U43/Q (AND2X1)                                0.43      59.17 r
  regresult/out_reg[30]/D (DFFX1)                         0.04      59.21 r
  data arrival time                                                 59.21

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[30]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -59.21
  --------------------------------------------------------------------------
  slack (MET)                                                       10.67


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_4
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_3
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/S (FADDX1)                   0.42      41.40 f
  Multiplier/add_50_I22/SUM[4] (sequential_DW01_add_10)
                                                          0.00      41.40 f
  Multiplier/U1564/Q (AO22X1)                             0.48      41.88 f
  Multiplier/add_50_I23/A[3] (sequential_DW01_add_9)      0.00      41.88 f
  Multiplier/add_50_I23/U181/ZN (INVX0)                   0.47      42.35 r
  Multiplier/add_50_I23/U182/ZN (INVX0)                   0.10      42.44 f
  Multiplier/add_50_I23/U77/Q (XOR2X1)                    0.22      42.66 f
  Multiplier/add_50_I23/SUM[3] (sequential_DW01_add_9)
                                                          0.00      42.66 f
  Multiplier/U1466/Q (AO22X1)                             0.50      43.16 f
  Multiplier/add_50_I24/A[2] (sequential_DW01_add_8)      0.00      43.16 f
  Multiplier/add_50_I24/U133/Q (XOR3X1)                   1.13      44.29 r
  Multiplier/add_50_I24/SUM[2] (sequential_DW01_add_8)
                                                          0.00      44.29 r
  Multiplier/U588/Q (AO22X1)                              0.47      44.76 r
  Multiplier/add_50_I25/A[1] (sequential_DW01_add_7)      0.00      44.76 r
  Multiplier/add_50_I25/U67/ZN (INVX0)                    0.49      45.24 f
  Multiplier/add_50_I25/U68/ZN (INVX0)                    0.11      45.35 r
  Multiplier/add_50_I25/U1_1/CO (FADDX1)                  0.33      45.68 r
  Multiplier/add_50_I25/U40/QN (NAND2X0)                  0.11      45.79 f
  Multiplier/add_50_I25/U41/QN (NAND3X0)                  0.17      45.96 r
  Multiplier/add_50_I25/U59/QN (NAND2X0)                  0.12      46.08 f
  Multiplier/add_50_I25/U60/QN (NAND3X0)                  0.19      46.26 r
  Multiplier/add_50_I25/U10/QN (NAND2X0)                  0.12      46.38 f
  Multiplier/add_50_I25/U139/QN (NAND3X0)                 0.15      46.54 r
  Multiplier/add_50_I25/U61/Q (XOR2X1)                    0.24      46.77 f
  Multiplier/add_50_I25/U62/Q (XOR2X1)                    0.19      46.96 r
  Multiplier/add_50_I25/SUM[5] (sequential_DW01_add_7)
                                                          0.00      46.96 r
  Multiplier/U1728/Q (AO22X1)                             0.48      47.44 r
  Multiplier/add_50_I26/A[4] (sequential_DW01_add_6)      0.00      47.44 r
  Multiplier/add_50_I26/U25/Q (XOR3X1)                    1.12      48.56 f
  Multiplier/add_50_I26/SUM[4] (sequential_DW01_add_6)
                                                          0.00      48.56 f
  Multiplier/U500/Q (AO22X1)                              0.50      49.06 f
  Multiplier/add_50_I27/A[3] (sequential_DW01_add_5)      0.00      49.06 f
  Multiplier/add_50_I27/U20/ZN (INVX0)                    0.61      49.67 r
  Multiplier/add_50_I27/U16/QN (NAND2X0)                  0.09      49.76 f
  Multiplier/add_50_I27/U18/QN (NAND2X1)                  0.13      49.89 r
  Multiplier/add_50_I27/U106/Q (XOR2X1)                   0.22      50.11 f
  Multiplier/add_50_I27/SUM[3] (sequential_DW01_add_5)
                                                          0.00      50.11 f
  Multiplier/U1418/Q (AO22X1)                             0.48      50.59 f
  Multiplier/add_50_I28/A[2] (sequential_DW01_add_4)      0.00      50.59 f
  Multiplier/add_50_I28/U73/ZN (INVX0)                    0.49      51.07 r
  Multiplier/add_50_I28/U22/Q (XNOR2X1)                   0.26      51.33 r
  Multiplier/add_50_I28/U27/Q (XOR2X1)                    0.19      51.52 r
  Multiplier/add_50_I28/SUM[2] (sequential_DW01_add_4)
                                                          0.00      51.52 r
  Multiplier/U436/Q (AO22X1)                              0.47      51.98 r
  Multiplier/add_50_I29/A[1] (sequential_DW01_add_3)      0.00      51.98 r
  Multiplier/add_50_I29/U74/ZN (INVX0)                    0.49      52.47 f
  Multiplier/add_50_I29/U75/ZN (INVX0)                    0.12      52.59 r
  Multiplier/add_50_I29/U1_1/S (FADDX1)                   0.42      53.01 f
  Multiplier/add_50_I29/SUM[1] (sequential_DW01_add_3)
                                                          0.00      53.01 f
  Multiplier/U404/Q (AO22X1)                              0.50      53.51 f
  Multiplier/add_50_I30/A[0] (sequential_DW01_add_2)      0.00      53.51 f
  Multiplier/add_50_I30/U193/Q (XOR2X1)                   0.98      54.49 f
  Multiplier/add_50_I30/SUM[0] (sequential_DW01_add_2)
                                                          0.00      54.49 f
  Multiplier/U175/Q (AO22X1)                              0.48      54.98 f
  Multiplier/U1685/ZN (INVX0)                             0.48      55.46 r
  Multiplier/add_0_root_add_54_S2_ni/A[29] (sequential_DW01_inc_2)
                                                          0.00      55.46 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_29/SO (HADDX1)
                                                          0.85      56.31 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[29] (sequential_DW01_inc_2)
                                                          0.00      56.31 r
  Multiplier/U142/Q (AO22X1)                              0.46      56.76 r
  Multiplier/result[29] (sequential)                      0.00      56.76 r
  regresult/inp[29] (registerNbits_N64)                   0.00      56.76 r
  regresult/U44/Q (AND2X1)                                0.43      57.19 r
  regresult/out_reg[29]/D (DFFX1)                         0.04      57.23 r
  data arrival time                                                 57.23

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[29]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -57.23
  --------------------------------------------------------------------------
  slack (MET)                                                       12.66


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_6
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U114/Q (XOR3X1)                   0.20      41.57 r
  Multiplier/add_50_I22/SUM[5] (sequential_DW01_add_10)
                                                          0.00      41.57 r
  Multiplier/U657/Q (AO22X1)                              0.47      42.04 r
  Multiplier/add_50_I23/A[4] (sequential_DW01_add_9)      0.00      42.04 r
  Multiplier/add_50_I23/U139/ZN (INVX0)                   0.49      42.52 f
  Multiplier/add_50_I23/U140/ZN (INVX0)                   0.12      42.65 r
  Multiplier/add_50_I23/U1_4/S (FADDX1)                   0.42      43.07 f
  Multiplier/add_50_I23/SUM[4] (sequential_DW01_add_9)
                                                          0.00      43.07 f
  Multiplier/U1000/Q (AO22X1)                             0.50      43.57 f
  Multiplier/add_50_I24/A[3] (sequential_DW01_add_8)      0.00      43.57 f
  Multiplier/add_50_I24/U115/Q (XOR3X1)                   1.14      44.71 f
  Multiplier/add_50_I24/SUM[3] (sequential_DW01_add_8)
                                                          0.00      44.71 f
  Multiplier/U1378/Q (AO22X1)                             0.50      45.21 f
  Multiplier/add_50_I25/A[2] (sequential_DW01_add_7)      0.00      45.21 f
  Multiplier/add_50_I25/U38/Q (XOR3X1)                    1.13      46.33 r
  Multiplier/add_50_I25/SUM[2] (sequential_DW01_add_7)
                                                          0.00      46.33 r
  Multiplier/U541/Q (AO22X1)                              0.49      46.82 r
  Multiplier/add_50_I26/A[1] (sequential_DW01_add_6)      0.00      46.82 r
  Multiplier/add_50_I26/U76/QN (NAND2X0)                  0.54      47.36 f
  Multiplier/add_50_I26/U78/QN (NAND3X0)                  0.15      47.51 r
  Multiplier/add_50_I26/U87/QN (NAND2X0)                  0.13      47.64 f
  Multiplier/add_50_I26/U13/QN (NAND3X0)                  0.17      47.81 r
  Multiplier/add_50_I26/U157/Q (XOR3X1)                   0.38      48.20 f
  Multiplier/add_50_I26/SUM[3] (sequential_DW01_add_6)
                                                          0.00      48.20 f
  Multiplier/U501/Q (AO22X1)                              0.50      48.69 f
  Multiplier/add_50_I27/A[2] (sequential_DW01_add_5)      0.00      48.69 f
  Multiplier/add_50_I27/U87/Q (XOR3X1)                    1.14      49.84 f
  Multiplier/add_50_I27/SUM[2] (sequential_DW01_add_5)
                                                          0.00      49.84 f
  Multiplier/U469/Q (AO22X1)                              0.50      50.34 f
  Multiplier/add_50_I28/A[1] (sequential_DW01_add_4)      0.00      50.34 f
  Multiplier/add_50_I28/U150/Q (XOR3X1)                   1.13      51.46 r
  Multiplier/add_50_I28/SUM[1] (sequential_DW01_add_4)
                                                          0.00      51.46 r
  Multiplier/U437/Q (AO22X1)                              0.48      51.94 r
  Multiplier/add_50_I29/A[0] (sequential_DW01_add_3)      0.00      51.94 r
  Multiplier/add_50_I29/U179/Q (XOR2X1)                   1.02      52.96 f
  Multiplier/add_50_I29/SUM[0] (sequential_DW01_add_3)
                                                          0.00      52.96 f
  Multiplier/U176/Q (AO22X1)                              0.48      53.45 f
  Multiplier/U1688/ZN (INVX0)                             0.48      53.93 r
  Multiplier/add_0_root_add_54_S2_ni/A[28] (sequential_DW01_inc_2)
                                                          0.00      53.93 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_28/SO (HADDX1)
                                                          0.85      54.78 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[28] (sequential_DW01_inc_2)
                                                          0.00      54.78 r
  Multiplier/U143/Q (AO22X1)                              0.46      55.24 r
  Multiplier/result[28] (sequential)                      0.00      55.24 r
  regresult/inp[28] (registerNbits_N64)                   0.00      55.24 r
  regresult/U45/Q (AND2X1)                                0.43      55.66 r
  regresult/out_reg[28]/D (DFFX1)                         0.04      55.70 r
  data arrival time                                                 55.70

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[28]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                       14.18


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_8
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_5
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U56/Q (XOR2X1)                    0.23      35.55 f
  Multiplier/add_50_I19/SUM[3] (sequential_DW01_add_13)
                                                          0.00      35.55 f
  Multiplier/U758/Q (AO22X1)                              0.50      36.05 f
  Multiplier/add_50_I20/A[2] (sequential_DW01_add_12)     0.00      36.05 f
  Multiplier/add_50_I20/U3/Q (XNOR2X1)                    0.96      37.01 r
  Multiplier/add_50_I20/U24/Q (XNOR2X1)                   0.24      37.25 r
  Multiplier/add_50_I20/SUM[2] (sequential_DW01_add_12)
                                                          0.00      37.25 r
  Multiplier/U726/Q (AO22X1)                              0.52      37.77 r
  Multiplier/add_50_I21/A[1] (sequential_DW01_add_11)     0.00      37.77 r
  Multiplier/add_50_I21/U183/ZN (INVX0)                   0.42      38.19 f
  Multiplier/add_50_I21/U184/ZN (INVX0)                   0.12      38.31 r
  Multiplier/add_50_I21/U1_1/CO (FADDX1)                  0.39      38.70 r
  Multiplier/add_50_I21/U93/QN (NAND2X0)                  0.11      38.81 f
  Multiplier/add_50_I21/U94/QN (NAND3X0)                  0.15      38.96 r
  Multiplier/add_50_I21/U164/QN (NAND2X0)                 0.12      39.08 f
  Multiplier/add_50_I21/U34/QN (NAND3X0)                  0.15      39.23 r
  Multiplier/add_50_I21/U130/QN (NAND2X0)                 0.10      39.33 f
  Multiplier/add_50_I21/U132/QN (NAND3X0)                 0.15      39.48 r
  Multiplier/add_50_I21/U136/QN (NAND2X0)                 0.10      39.58 f
  Multiplier/add_50_I21/U137/QN (NAND3X0)                 0.18      39.76 r
  Multiplier/add_50_I21/U1_6/CO (FADDX1)                  0.35      40.11 r
  Multiplier/add_50_I21/U87/Q (XOR2X1)                    0.23      40.35 f
  Multiplier/add_50_I21/U88/Q (XOR2X1)                    0.21      40.55 f
  Multiplier/add_50_I21/SUM[7] (sequential_DW01_add_11)
                                                          0.00      40.55 f
  Multiplier/U688/Q (AO22X1)                              0.55      41.10 f
  Multiplier/add_50_I22/A[6] (sequential_DW01_add_10)     0.00      41.10 f
  Multiplier/add_50_I22/U163/ZN (INVX0)                   0.52      41.62 r
  Multiplier/add_50_I22/U65/Q (XNOR2X1)                   0.24      41.86 r
  Multiplier/add_50_I22/U130/Q (XOR2X1)                   0.21      42.07 f
  Multiplier/add_50_I22/SUM[6] (sequential_DW01_add_10)
                                                          0.00      42.07 f
  Multiplier/U656/Q (AO22X1)                              0.48      42.55 f
  Multiplier/add_50_I23/A[5] (sequential_DW01_add_9)      0.00      42.55 f
  Multiplier/add_50_I23/U161/ZN (INVX0)                   0.47      43.02 r
  Multiplier/add_50_I23/U162/ZN (INVX0)                   0.09      43.11 f
  Multiplier/add_50_I23/U43/Q (XOR3X1)                    0.36      43.47 r
  Multiplier/add_50_I23/SUM[5] (sequential_DW01_add_9)
                                                          0.00      43.47 r
  Multiplier/U623/Q (AO22X1)                              0.47      43.94 r
  Multiplier/add_50_I24/A[4] (sequential_DW01_add_8)      0.00      43.94 r
  Multiplier/add_50_I24/U5/ZN (INVX0)                     0.49      44.43 f
  Multiplier/add_50_I24/U6/ZN (INVX0)                     0.10      44.53 r
  Multiplier/add_50_I24/U140/Q (XOR3X1)                   0.36      44.89 r
  Multiplier/add_50_I24/SUM[4] (sequential_DW01_add_8)
                                                          0.00      44.89 r
  Multiplier/U586/Q (AO22X1)                              0.49      45.38 r
  Multiplier/add_50_I25/A[3] (sequential_DW01_add_7)      0.00      45.38 r
  Multiplier/add_50_I25/U57/Q (XOR2X1)                    1.09      46.47 r
  Multiplier/add_50_I25/SUM[3] (sequential_DW01_add_7)
                                                          0.00      46.47 r
  Multiplier/U1574/Q (AO22X1)                             0.49      46.96 r
  Multiplier/add_50_I26/A[2] (sequential_DW01_add_6)      0.00      46.96 r
  Multiplier/add_50_I26/U3/Q (XOR3X1)                     1.21      48.17 f
  Multiplier/add_50_I26/SUM[2] (sequential_DW01_add_6)
                                                          0.00      48.17 f
  Multiplier/U502/Q (AO22X1)                              0.54      48.71 f
  Multiplier/add_50_I27/A[1] (sequential_DW01_add_5)      0.00      48.71 f
  Multiplier/add_50_I27/U83/ZN (INVX0)                    0.41      49.11 r
  Multiplier/add_50_I27/U84/ZN (INVX0)                    0.09      49.21 f
  Multiplier/add_50_I27/U11/Q (XOR3X1)                    0.36      49.57 r
  Multiplier/add_50_I27/SUM[1] (sequential_DW01_add_5)
                                                          0.00      49.57 r
  Multiplier/U1404/Q (AO22X1)                             0.48      50.05 r
  Multiplier/add_50_I28/A[0] (sequential_DW01_add_4)      0.00      50.05 r
  Multiplier/add_50_I28/U198/Q (XOR2X1)                   1.02      51.07 f
  Multiplier/add_50_I28/SUM[0] (sequential_DW01_add_4)
                                                          0.00      51.07 f
  Multiplier/U177/Q (AO22X1)                              0.48      51.56 f
  Multiplier/U1690/ZN (INVX0)                             0.48      52.04 r
  Multiplier/add_0_root_add_54_S2_ni/A[27] (sequential_DW01_inc_2)
                                                          0.00      52.04 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_27/SO (HADDX1)
                                                          0.85      52.88 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[27] (sequential_DW01_inc_2)
                                                          0.00      52.88 r
  Multiplier/U144/Q (AO22X1)                              0.46      53.34 r
  Multiplier/result[27] (sequential)                      0.00      53.34 r
  regresult/inp[27] (registerNbits_N64)                   0.00      53.34 r
  regresult/U46/Q (AND2X1)                                0.43      53.77 r
  regresult/out_reg[27]/D (DFFX1)                         0.04      53.81 r
  data arrival time                                                 53.81

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[27]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -53.81
  --------------------------------------------------------------------------
  slack (MET)                                                       16.08


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/CO (FADDX1)                  0.39      41.37 r
  Multiplier/add_50_I22/U114/Q (XOR3X1)                   0.20      41.57 r
  Multiplier/add_50_I22/SUM[5] (sequential_DW01_add_10)
                                                          0.00      41.57 r
  Multiplier/U657/Q (AO22X1)                              0.47      42.04 r
  Multiplier/add_50_I23/A[4] (sequential_DW01_add_9)      0.00      42.04 r
  Multiplier/add_50_I23/U139/ZN (INVX0)                   0.49      42.52 f
  Multiplier/add_50_I23/U140/ZN (INVX0)                   0.12      42.65 r
  Multiplier/add_50_I23/U1_4/S (FADDX1)                   0.42      43.07 f
  Multiplier/add_50_I23/SUM[4] (sequential_DW01_add_9)
                                                          0.00      43.07 f
  Multiplier/U1000/Q (AO22X1)                             0.50      43.57 f
  Multiplier/add_50_I24/A[3] (sequential_DW01_add_8)      0.00      43.57 f
  Multiplier/add_50_I24/U115/Q (XOR3X1)                   1.14      44.71 f
  Multiplier/add_50_I24/SUM[3] (sequential_DW01_add_8)
                                                          0.00      44.71 f
  Multiplier/U1378/Q (AO22X1)                             0.50      45.21 f
  Multiplier/add_50_I25/A[2] (sequential_DW01_add_7)      0.00      45.21 f
  Multiplier/add_50_I25/U38/Q (XOR3X1)                    1.13      46.33 r
  Multiplier/add_50_I25/SUM[2] (sequential_DW01_add_7)
                                                          0.00      46.33 r
  Multiplier/U541/Q (AO22X1)                              0.49      46.82 r
  Multiplier/add_50_I26/A[1] (sequential_DW01_add_6)      0.00      46.82 r
  Multiplier/add_50_I26/U74/Q (XOR2X1)                    1.09      47.91 r
  Multiplier/add_50_I26/SUM[1] (sequential_DW01_add_6)
                                                          0.00      47.91 r
  Multiplier/U503/Q (AO22X1)                              0.48      48.39 r
  Multiplier/add_50_I27/A[0] (sequential_DW01_add_5)      0.00      48.39 r
  Multiplier/add_50_I27/U218/Q (XOR2X1)                   1.02      49.41 f
  Multiplier/add_50_I27/SUM[0] (sequential_DW01_add_5)
                                                          0.00      49.41 f
  Multiplier/U178/Q (AO22X1)                              0.48      49.89 f
  Multiplier/U1692/ZN (INVX0)                             0.48      50.37 r
  Multiplier/add_0_root_add_54_S2_ni/A[26] (sequential_DW01_inc_2)
                                                          0.00      50.37 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_26/SO (HADDX1)
                                                          0.85      51.22 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[26] (sequential_DW01_inc_2)
                                                          0.00      51.22 r
  Multiplier/U145/Q (AO22X1)                              0.46      51.68 r
  Multiplier/result[26] (sequential)                      0.00      51.68 r
  regresult/inp[26] (registerNbits_N64)                   0.00      51.68 r
  regresult/U48/Q (AND2X1)                                0.43      52.11 r
  regresult/out_reg[26]/D (DFFX1)                         0.04      52.15 r
  data arrival time                                                 52.15

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[26]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -52.15
  --------------------------------------------------------------------------
  slack (MET)                                                       17.74


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_7
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U58/QN (NAND2X0)                  0.11      35.43 f
  Multiplier/add_50_I19/U59/QN (NAND3X0)                  0.17      35.60 r
  Multiplier/add_50_I19/U79/QN (NAND2X0)                  0.12      35.72 f
  Multiplier/add_50_I19/U80/QN (NAND3X0)                  0.16      35.88 r
  Multiplier/add_50_I19/U163/QN (NAND2X0)                 0.10      35.99 f
  Multiplier/add_50_I19/U164/QN (NAND3X0)                 0.16      36.15 r
  Multiplier/add_50_I19/U168/QN (NAND2X0)                 0.11      36.25 f
  Multiplier/add_50_I19/U169/QN (NAND3X0)                 0.16      36.41 r
  Multiplier/add_50_I19/U14/Q (XOR2X1)                    0.24      36.65 f
  Multiplier/add_50_I19/U15/Q (XOR2X1)                    0.19      36.85 r
  Multiplier/add_50_I19/SUM[7] (sequential_DW01_add_13)
                                                          0.00      36.85 r
  Multiplier/U754/Q (AO22X1)                              0.54      37.38 r
  Multiplier/add_50_I20/A[6] (sequential_DW01_add_12)     0.00      37.38 r
  Multiplier/add_50_I20/U21/ZN (INVX0)                    0.58      37.97 f
  Multiplier/add_50_I20/U17/QN (NAND2X0)                  0.09      38.06 r
  Multiplier/add_50_I20/U15/Q (AND2X1)                    0.14      38.20 r
  Multiplier/add_50_I20/U14/Q (XOR2X1)                    0.21      38.41 f
  Multiplier/add_50_I20/SUM[6] (sequential_DW01_add_12)
                                                          0.00      38.41 f
  Multiplier/U1534/Q (AO22X1)                             0.55      38.95 f
  Multiplier/add_50_I21/A[5] (sequential_DW01_add_11)     0.00      38.95 f
  Multiplier/add_50_I21/U185/ZN (INVX0)                   0.52      39.47 r
  Multiplier/add_50_I21/U4/Q (XNOR2X1)                    0.24      39.72 r
  Multiplier/add_50_I21/U133/Q (XOR2X1)                   0.19      39.90 r
  Multiplier/add_50_I21/SUM[5] (sequential_DW01_add_11)
                                                          0.00      39.90 r
  Multiplier/U1515/Q (AO22X1)                             0.47      40.37 r
  Multiplier/add_50_I22/A[4] (sequential_DW01_add_10)     0.00      40.37 r
  Multiplier/add_50_I22/U178/ZN (INVX0)                   0.49      40.85 f
  Multiplier/add_50_I22/U179/ZN (INVX0)                   0.12      40.98 r
  Multiplier/add_50_I22/U1_4/S (FADDX1)                   0.42      41.40 f
  Multiplier/add_50_I22/SUM[4] (sequential_DW01_add_10)
                                                          0.00      41.40 f
  Multiplier/U1564/Q (AO22X1)                             0.48      41.88 f
  Multiplier/add_50_I23/A[3] (sequential_DW01_add_9)      0.00      41.88 f
  Multiplier/add_50_I23/U181/ZN (INVX0)                   0.47      42.35 r
  Multiplier/add_50_I23/U182/ZN (INVX0)                   0.10      42.44 f
  Multiplier/add_50_I23/U77/Q (XOR2X1)                    0.22      42.66 f
  Multiplier/add_50_I23/SUM[3] (sequential_DW01_add_9)
                                                          0.00      42.66 f
  Multiplier/U1466/Q (AO22X1)                             0.50      43.16 f
  Multiplier/add_50_I24/A[2] (sequential_DW01_add_8)      0.00      43.16 f
  Multiplier/add_50_I24/U133/Q (XOR3X1)                   1.13      44.29 r
  Multiplier/add_50_I24/SUM[2] (sequential_DW01_add_8)
                                                          0.00      44.29 r
  Multiplier/U588/Q (AO22X1)                              0.47      44.76 r
  Multiplier/add_50_I25/A[1] (sequential_DW01_add_7)      0.00      44.76 r
  Multiplier/add_50_I25/U67/ZN (INVX0)                    0.49      45.24 f
  Multiplier/add_50_I25/U68/ZN (INVX0)                    0.11      45.35 r
  Multiplier/add_50_I25/U1_1/S (FADDX1)                   0.36      45.71 f
  Multiplier/add_50_I25/SUM[1] (sequential_DW01_add_7)
                                                          0.00      45.71 f
  Multiplier/U808/Q (AO22X1)                              0.50      46.20 f
  Multiplier/add_50_I26/A[0] (sequential_DW01_add_6)      0.00      46.20 f
  Multiplier/add_50_I26/U205/Q (XOR2X1)                   0.98      47.19 f
  Multiplier/add_50_I26/SUM[0] (sequential_DW01_add_6)
                                                          0.00      47.19 f
  Multiplier/U179/Q (AO22X1)                              0.48      47.67 f
  Multiplier/U1694/ZN (INVX0)                             0.48      48.15 r
  Multiplier/add_0_root_add_54_S2_ni/A[25] (sequential_DW01_inc_2)
                                                          0.00      48.15 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_25/SO (HADDX1)
                                                          0.85      49.00 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[25] (sequential_DW01_inc_2)
                                                          0.00      49.00 r
  Multiplier/U146/Q (AO22X1)                              0.46      49.46 r
  Multiplier/result[25] (sequential)                      0.00      49.46 r
  regresult/inp[25] (registerNbits_N64)                   0.00      49.46 r
  regresult/U49/Q (AND2X1)                                0.43      49.89 r
  regresult/out_reg[25]/D (DFFX1)                         0.04      49.92 r
  data arrival time                                                 49.92

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[25]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -49.92
  --------------------------------------------------------------------------
  slack (MET)                                                       19.96


  Startpoint: regmultiplicand/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_29
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_9
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[2]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[2] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[2] (sequential)                            0.00       0.30 f
  Multiplier/U1738/ZN (INVX0)                             0.50       0.79 r
  Multiplier/add_0_root_add_32_ni/A[2] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U25/ZN (INVX0)          0.54       1.33 f
  Multiplier/add_0_root_add_32_ni/U22/QN (NOR2X0)         0.12       1.45 r
  Multiplier/add_0_root_add_32_ni/U17/QN (NAND2X0)        0.10       1.55 f
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.13       1.69 r
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.15       1.84 r
  Multiplier/add_0_root_add_32_ni/U9/Q (XOR2X1)           0.20       2.04 r
  Multiplier/add_0_root_add_32_ni/SUM[10] (sequential_DW01_inc_1)
                                                          0.00       2.04 r
  Multiplier/U36/Q (AO22X2)                               0.53       2.56 r
  Multiplier/U1594/Z (DELLN1X2)                           1.07       3.64 r
  Multiplier/U1523/Q (AND2X4)                             0.60       4.24 r
  Multiplier/add_50_I2/A[9] (sequential_DW01_add_30)      0.00       4.24 r
  Multiplier/add_50_I2/U1_9/S (FADDX2)                    2.23       6.47 f
  Multiplier/add_50_I2/SUM[9] (sequential_DW01_add_30)
                                                          0.00       6.47 f
  Multiplier/U1180/Q (AO22X1)                             0.55       7.02 f
  Multiplier/add_50_I3/A[8] (sequential_DW01_add_29)      0.00       7.02 f
  Multiplier/add_50_I3/U173/ZN (INVX0)                    0.52       7.54 r
  Multiplier/add_50_I3/U24/Q (XNOR2X1)                    0.24       7.78 r
  Multiplier/add_50_I3/U169/Q (XOR2X1)                    0.21       7.99 f
  Multiplier/add_50_I3/SUM[8] (sequential_DW01_add_29)
                                                          0.00       7.99 f
  Multiplier/U1197/Q (AO22X1)                             0.50       8.49 f
  Multiplier/add_50_I4/A[7] (sequential_DW01_add_28)      0.00       8.49 f
  Multiplier/add_50_I4/U51/ZN (INVX0)                     0.61       9.09 r
  Multiplier/add_50_I4/U47/QN (NAND2X0)                   0.08       9.17 f
  Multiplier/add_50_I4/U49/QN (NAND2X0)                   0.12       9.29 r
  Multiplier/add_50_I4/U167/Q (XOR2X1)                    0.20       9.49 r
  Multiplier/add_50_I4/SUM[7] (sequential_DW01_add_28)
                                                          0.00       9.49 r
  Multiplier/U278/Q (AO22X1)                              0.47       9.96 r
  Multiplier/add_50_I5/A[6] (sequential_DW01_add_27)      0.00       9.96 r
  Multiplier/add_50_I5/U183/ZN (INVX0)                    0.49      10.45 f
  Multiplier/add_50_I5/U184/ZN (INVX0)                    0.10      10.55 r
  Multiplier/add_50_I5/U35/Q (XOR2X1)                     0.24      10.79 f
  Multiplier/add_50_I5/U166/Q (XOR2X1)                    0.18      10.97 r
  Multiplier/add_50_I5/SUM[6] (sequential_DW01_add_27)
                                                          0.00      10.97 r
  Multiplier/U1147/Q (AO22X1)                             0.48      11.46 r
  Multiplier/add_50_I6/A[5] (sequential_DW01_add_26)      0.00      11.46 r
  Multiplier/add_50_I6/U84/Q (XOR2X1)                     1.11      12.57 f
  Multiplier/add_50_I6/U85/Q (XOR2X1)                     0.18      12.75 r
  Multiplier/add_50_I6/SUM[5] (sequential_DW01_add_26)
                                                          0.00      12.75 r
  Multiplier/U261/Q (AO22X1)                              0.47      13.22 r
  Multiplier/add_50_I7/A[4] (sequential_DW01_add_25)      0.00      13.22 r
  Multiplier/add_50_I7/U173/ZN (INVX0)                    0.49      13.70 f
  Multiplier/add_50_I7/U174/ZN (INVX0)                    0.11      13.81 r
  Multiplier/add_50_I7/U1_4/CO (FADDX1)                   0.33      14.15 r
  Multiplier/add_50_I7/U197/QN (NAND2X0)                  0.10      14.24 f
  Multiplier/add_50_I7/U198/QN (NAND3X0)                  0.15      14.40 r
  Multiplier/add_50_I7/U201/QN (NAND2X0)                  0.10      14.50 f
  Multiplier/add_50_I7/U202/QN (NAND3X0)                  0.16      14.66 r
  Multiplier/add_50_I7/U60/Q (XOR2X1)                     0.24      14.90 f
  Multiplier/add_50_I7/U61/Q (XOR2X1)                     0.20      15.10 f
  Multiplier/add_50_I7/SUM[7] (sequential_DW01_add_25)
                                                          0.00      15.10 f
  Multiplier/U251/Q (AO22X1)                              0.50      15.60 f
  Multiplier/add_50_I8/A[6] (sequential_DW01_add_24)      0.00      15.60 f
  Multiplier/add_50_I8/U3/Q (XNOR2X1)                     0.96      16.56 r
  Multiplier/add_50_I8/U16/Q (XNOR2X1)                    0.23      16.79 r
  Multiplier/add_50_I8/SUM[6] (sequential_DW01_add_24)
                                                          0.00      16.79 r
  Multiplier/U245/Q (AO22X1)                              0.48      17.28 r
  Multiplier/add_50_I9/A[5] (sequential_DW01_add_23)      0.00      17.28 r
  Multiplier/add_50_I9/U67/ZN (INVX0)                     0.64      17.91 f
  Multiplier/add_50_I9/U65/QN (NAND2X0)                   0.09      18.00 r
  Multiplier/add_50_I9/U66/QN (NAND2X0)                   0.11      18.11 f
  Multiplier/add_50_I9/U125/Q (XOR2X1)                    0.19      18.30 r
  Multiplier/add_50_I9/SUM[5] (sequential_DW01_add_23)
                                                          0.00      18.30 r
  Multiplier/U886/Q (AO22X2)                              0.49      18.79 r
  Multiplier/add_50_I10/A[4] (sequential_DW01_add_22)     0.00      18.79 r
  Multiplier/add_50_I10/U7/ZN (INVX0)                     0.49      19.28 f
  Multiplier/add_50_I10/U8/ZN (INVX0)                     0.10      19.38 r
  Multiplier/add_50_I10/U171/QN (NAND2X0)                 0.11      19.49 f
  Multiplier/add_50_I10/U175/QN (NAND3X0)                 0.15      19.64 r
  Multiplier/add_50_I10/U165/QN (NAND2X0)                 0.10      19.75 f
  Multiplier/add_50_I10/U166/QN (NAND3X0)                 0.17      19.91 r
  Multiplier/add_50_I10/U169/QN (NAND2X0)                 0.10      20.02 f
  Multiplier/add_50_I10/U170/QN (NAND3X0)                 0.17      20.18 r
  Multiplier/add_50_I10/U1_7/CO (FADDX1)                  0.35      20.53 r
  Multiplier/add_50_I10/U95/Q (XOR2X1)                    0.23      20.76 f
  Multiplier/add_50_I10/U96/Q (XOR2X1)                    0.19      20.95 r
  Multiplier/add_50_I10/SUM[8] (sequential_DW01_add_22)
                                                          0.00      20.95 r
  Multiplier/U1460/Q (AO22X1)                             0.54      21.49 r
  Multiplier/add_50_I11/A[7] (sequential_DW01_add_21)     0.00      21.49 r
  Multiplier/add_50_I11/U15/Q (XOR2X1)                    1.00      22.49 r
  Multiplier/add_50_I11/SUM[7] (sequential_DW01_add_21)
                                                          0.00      22.49 r
  Multiplier/U1211/Q (AO22X1)                             0.48      22.97 r
  Multiplier/add_50_I12/A[6] (sequential_DW01_add_20)     0.00      22.97 r
  Multiplier/add_50_I12/U14/Q (XOR2X1)                    1.09      24.06 r
  Multiplier/add_50_I12/SUM[6] (sequential_DW01_add_20)
                                                          0.00      24.06 r
  Multiplier/U1012/Q (AO22X1)                             0.47      24.53 r
  Multiplier/add_50_I13/A[5] (sequential_DW01_add_19)     0.00      24.53 r
  Multiplier/add_50_I13/U35/ZN (INVX0)                    0.49      25.02 f
  Multiplier/add_50_I13/U36/ZN (INVX0)                    0.10      25.12 r
  Multiplier/add_50_I13/U144/QN (NAND2X0)                 0.11      25.23 f
  Multiplier/add_50_I13/U149/QN (NAND3X0)                 0.16      25.39 r
  Multiplier/add_50_I13/U151/QN (NAND2X0)                 0.11      25.50 f
  Multiplier/add_50_I13/U152/QN (NAND3X0)                 0.16      25.66 r
  Multiplier/add_50_I13/U155/QN (NAND2X0)                 0.10      25.76 f
  Multiplier/add_50_I13/U156/QN (NAND3X0)                 0.15      25.91 r
  Multiplier/add_50_I13/U124/QN (NAND2X0)                 0.10      26.02 f
  Multiplier/add_50_I13/U125/QN (NAND3X0)                 0.16      26.18 r
  Multiplier/add_50_I13/U128/QN (NAND2X0)                 0.11      26.28 f
  Multiplier/add_50_I13/U129/QN (NAND3X0)                 0.15      26.44 r
  Multiplier/add_50_I13/U77/QN (NAND2X0)                  0.11      26.54 f
  Multiplier/add_50_I13/U18/Q (AND2X1)                    0.14      26.68 f
  Multiplier/add_50_I13/U13/QN (NAND2X1)                  0.12      26.80 r
  Multiplier/add_50_I13/U80/QN (NAND2X0)                  0.10      26.90 f
  Multiplier/add_50_I13/U82/QN (NAND3X0)                  0.16      27.06 r
  Multiplier/add_50_I13/U1_12/S (FADDX1)                  0.37      27.43 f
  Multiplier/add_50_I13/SUM[12] (sequential_DW01_add_19)
                                                          0.00      27.43 f
  Multiplier/U310/Q (AO22X1)                              0.50      27.93 f
  Multiplier/add_50_I14/A[11] (sequential_DW01_add_18)
                                                          0.00      27.93 f
  Multiplier/add_50_I14/U56/Q (XOR3X1)                    1.03      28.96 f
  Multiplier/add_50_I14/SUM[11] (sequential_DW01_add_18)
                                                          0.00      28.96 f
  Multiplier/U1332/Q (AO22X2)                             0.52      29.48 f
  Multiplier/add_50_I15/A[10] (sequential_DW01_add_17)
                                                          0.00      29.48 f
  Multiplier/add_50_I15/U48/Q (XOR2X1)                    1.06      30.54 f
  Multiplier/add_50_I15/SUM[10] (sequential_DW01_add_17)
                                                          0.00      30.54 f
  Multiplier/U883/Q (AO22X1)                              0.50      31.04 f
  Multiplier/add_50_I16/A[9] (sequential_DW01_add_16)     0.00      31.04 f
  Multiplier/add_50_I16/U101/Q (XOR3X1)                   1.14      32.18 f
  Multiplier/add_50_I16/SUM[9] (sequential_DW01_add_16)
                                                          0.00      32.18 f
  Multiplier/U851/Q (AO22X1)                              0.50      32.68 f
  Multiplier/add_50_I17/A[8] (sequential_DW01_add_15)     0.00      32.68 f
  Multiplier/add_50_I17/U106/ZN (INVX0)                   0.57      33.25 r
  Multiplier/add_50_I17/U6/Q (XNOR3X1)                    0.32      33.57 f
  Multiplier/add_50_I17/SUM[8] (sequential_DW01_add_15)
                                                          0.00      33.57 f
  Multiplier/U819/Q (AO22X1)                              0.49      34.05 f
  Multiplier/add_50_I18/A[7] (sequential_DW01_add_14)     0.00      34.05 f
  Multiplier/add_50_I18/U87/ZN (INVX0)                    0.49      34.54 r
  Multiplier/add_50_I18/U55/Q (XNOR3X1)                   0.34      34.88 r
  Multiplier/add_50_I18/SUM[7] (sequential_DW01_add_14)
                                                          0.00      34.88 r
  Multiplier/U787/Q (AO22X1)                              0.54      35.42 r
  Multiplier/add_50_I19/A[6] (sequential_DW01_add_13)     0.00      35.42 r
  Multiplier/add_50_I19/U43/ZN (INVX0)                    0.54      35.96 f
  Multiplier/add_50_I19/U19/Q (XNOR2X1)                   0.24      36.20 r
  Multiplier/add_50_I19/U165/Q (XOR2X1)                   0.21      36.41 f
  Multiplier/add_50_I19/SUM[6] (sequential_DW01_add_13)
                                                          0.00      36.41 f
  Multiplier/U755/Q (AO22X1)                              0.55      36.96 f
  Multiplier/add_50_I20/A[5] (sequential_DW01_add_12)     0.00      36.96 f
  Multiplier/add_50_I20/U52/Q (XOR3X1)                    1.07      38.03 f
  Multiplier/add_50_I20/SUM[5] (sequential_DW01_add_12)
                                                          0.00      38.03 f
  Multiplier/U723/Q (AO22X1)                              0.48      38.51 f
  Multiplier/add_50_I21/A[4] (sequential_DW01_add_11)     0.00      38.51 f
  Multiplier/add_50_I21/U32/ZN (INVX0)                    0.48      38.99 r
  Multiplier/add_50_I21/U33/ZN (INVX0)                    0.10      39.09 f
  Multiplier/add_50_I21/U21/Q (XOR3X1)                    0.37      39.45 f
  Multiplier/add_50_I21/SUM[4] (sequential_DW01_add_11)
                                                          0.00      39.45 f
  Multiplier/U1461/Q (AO22X1)                             0.49      39.95 f
  Multiplier/add_50_I22/A[3] (sequential_DW01_add_10)     0.00      39.95 f
  Multiplier/add_50_I22/U180/ZN (INVX0)                   0.57      40.52 r
  Multiplier/add_50_I22/U15/Q (XNOR2X1)                   0.26      40.78 r
  Multiplier/add_50_I22/U135/Q (XOR2X1)                   0.21      40.98 f
  Multiplier/add_50_I22/SUM[3] (sequential_DW01_add_10)
                                                          0.00      40.98 f
  Multiplier/U659/Q (AO22X1)                              0.50      41.48 f
  Multiplier/add_50_I23/A[2] (sequential_DW01_add_9)      0.00      41.48 f
  Multiplier/add_50_I23/U31/ZN (INVX0)                    0.61      42.09 r
  Multiplier/add_50_I23/U29/QN (NAND2X0)                  0.08      42.18 f
  Multiplier/add_50_I23/U30/QN (NAND2X0)                  0.14      42.31 r
  Multiplier/add_50_I23/U146/Q (XOR2X1)                   0.21      42.52 r
  Multiplier/add_50_I23/SUM[2] (sequential_DW01_add_9)
                                                          0.00      42.52 r
  Multiplier/U1421/Q (AO22X1)                             0.49      43.01 r
  Multiplier/add_50_I24/A[1] (sequential_DW01_add_8)      0.00      43.01 r
  Multiplier/add_50_I24/U80/Q (XOR2X1)                    1.09      44.09 r
  Multiplier/add_50_I24/SUM[1] (sequential_DW01_add_8)
                                                          0.00      44.09 r
  Multiplier/U589/Q (AO22X1)                              0.48      44.57 r
  Multiplier/add_50_I25/A[0] (sequential_DW01_add_7)      0.00      44.57 r
  Multiplier/add_50_I25/U202/Q (XOR2X1)                   1.02      45.59 f
  Multiplier/add_50_I25/SUM[0] (sequential_DW01_add_7)
                                                          0.00      45.59 f
  Multiplier/U180/Q (AO22X1)                              0.48      46.08 f
  Multiplier/U1698/ZN (INVX0)                             0.48      46.56 r
  Multiplier/add_0_root_add_54_S2_ni/A[24] (sequential_DW01_inc_2)
                                                          0.00      46.56 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_24/SO (HADDX1)
                                                          0.85      47.41 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[24] (sequential_DW01_inc_2)
                                                          0.00      47.41 r
  Multiplier/U147/Q (AO22X1)                              0.46      47.86 r
  Multiplier/result[24] (sequential)                      0.00      47.86 r
  regresult/inp[24] (registerNbits_N64)                   0.00      47.86 r
  regresult/U50/Q (AND2X1)                                0.43      48.29 r
  regresult/out_reg[24]/D (DFFX1)                         0.04      48.33 r
  data arrival time                                                 48.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[24]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -48.33
  --------------------------------------------------------------------------
  slack (MET)                                                       21.56


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U56/Q (XOR2X1)                    0.23      35.55 f
  Multiplier/add_50_I19/SUM[3] (sequential_DW01_add_13)
                                                          0.00      35.55 f
  Multiplier/U758/Q (AO22X1)                              0.50      36.05 f
  Multiplier/add_50_I20/A[2] (sequential_DW01_add_12)     0.00      36.05 f
  Multiplier/add_50_I20/U3/Q (XNOR2X1)                    0.96      37.01 r
  Multiplier/add_50_I20/U24/Q (XNOR2X1)                   0.24      37.25 r
  Multiplier/add_50_I20/SUM[2] (sequential_DW01_add_12)
                                                          0.00      37.25 r
  Multiplier/U726/Q (AO22X1)                              0.52      37.77 r
  Multiplier/add_50_I21/A[1] (sequential_DW01_add_11)     0.00      37.77 r
  Multiplier/add_50_I21/U183/ZN (INVX0)                   0.42      38.19 f
  Multiplier/add_50_I21/U184/ZN (INVX0)                   0.12      38.31 r
  Multiplier/add_50_I21/U1_1/CO (FADDX1)                  0.39      38.70 r
  Multiplier/add_50_I21/U90/Q (XOR3X1)                    0.22      38.92 f
  Multiplier/add_50_I21/SUM[2] (sequential_DW01_add_11)
                                                          0.00      38.92 f
  Multiplier/U1465/Q (AO22X1)                             0.48      39.41 f
  Multiplier/add_50_I22/A[1] (sequential_DW01_add_10)     0.00      39.41 f
  Multiplier/add_50_I22/U121/ZN (INVX0)                   0.47      39.87 r
  Multiplier/add_50_I22/U122/ZN (INVX0)                   0.11      39.98 f
  Multiplier/add_50_I22/U1_1/CO (FADDX1)                  0.39      40.37 f
  Multiplier/add_50_I22/U14/Q (XOR3X1)                    0.38      40.75 f
  Multiplier/add_50_I22/SUM[2] (sequential_DW01_add_10)
                                                          0.00      40.75 f
  Multiplier/U1563/Q (AO22X1)                             0.50      41.25 f
  Multiplier/add_50_I23/A[1] (sequential_DW01_add_9)      0.00      41.25 f
  Multiplier/add_50_I23/U141/Q (XOR3X1)                   1.13      42.38 r
  Multiplier/add_50_I23/SUM[1] (sequential_DW01_add_9)
                                                          0.00      42.38 r
  Multiplier/U628/Q (AO22X1)                              0.48      42.86 r
  Multiplier/add_50_I24/A[0] (sequential_DW01_add_8)      0.00      42.86 r
  Multiplier/add_50_I24/U208/Q (XOR2X1)                   1.02      43.88 f
  Multiplier/add_50_I24/SUM[0] (sequential_DW01_add_8)
                                                          0.00      43.88 f
  Multiplier/U181/Q (AO22X1)                              0.48      44.36 f
  Multiplier/U1700/ZN (INVX0)                             0.48      44.84 r
  Multiplier/add_0_root_add_54_S2_ni/A[23] (sequential_DW01_inc_2)
                                                          0.00      44.84 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_23/SO (HADDX1)
                                                          0.85      45.69 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[23] (sequential_DW01_inc_2)
                                                          0.00      45.69 r
  Multiplier/U148/Q (AO22X1)                              0.46      46.15 r
  Multiplier/result[23] (sequential)                      0.00      46.15 r
  regresult/inp[23] (registerNbits_N64)                   0.00      46.15 r
  regresult/U51/Q (AND2X1)                                0.43      46.57 r
  regresult/out_reg[23]/D (DFFX1)                         0.04      46.61 r
  data arrival time                                                 46.61

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[23]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -46.61
  --------------------------------------------------------------------------
  slack (MET)                                                       23.27


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_10
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U56/Q (XOR2X1)                    0.23      35.55 f
  Multiplier/add_50_I19/SUM[3] (sequential_DW01_add_13)
                                                          0.00      35.55 f
  Multiplier/U758/Q (AO22X1)                              0.50      36.05 f
  Multiplier/add_50_I20/A[2] (sequential_DW01_add_12)     0.00      36.05 f
  Multiplier/add_50_I20/U3/Q (XNOR2X1)                    0.96      37.01 r
  Multiplier/add_50_I20/U24/Q (XNOR2X1)                   0.24      37.25 r
  Multiplier/add_50_I20/SUM[2] (sequential_DW01_add_12)
                                                          0.00      37.25 r
  Multiplier/U726/Q (AO22X1)                              0.52      37.77 r
  Multiplier/add_50_I21/A[1] (sequential_DW01_add_11)     0.00      37.77 r
  Multiplier/add_50_I21/U183/ZN (INVX0)                   0.42      38.19 f
  Multiplier/add_50_I21/U184/ZN (INVX0)                   0.12      38.31 r
  Multiplier/add_50_I21/U1_1/CO (FADDX1)                  0.39      38.70 r
  Multiplier/add_50_I21/U90/Q (XOR3X1)                    0.20      38.90 r
  Multiplier/add_50_I21/SUM[2] (sequential_DW01_add_11)
                                                          0.00      38.90 r
  Multiplier/U1465/Q (AO22X1)                             0.47      39.37 r
  Multiplier/add_50_I22/A[1] (sequential_DW01_add_10)     0.00      39.37 r
  Multiplier/add_50_I22/U121/ZN (INVX0)                   0.49      39.86 f
  Multiplier/add_50_I22/U122/ZN (INVX0)                   0.12      39.98 r
  Multiplier/add_50_I22/U1_1/S (FADDX1)                   0.42      40.40 f
  Multiplier/add_50_I22/SUM[1] (sequential_DW01_add_10)
                                                          0.00      40.40 f
  Multiplier/U804/Q (AO22X1)                              0.50      40.90 f
  Multiplier/add_50_I23/A[0] (sequential_DW01_add_9)      0.00      40.90 f
  Multiplier/add_50_I23/U216/Q (XOR2X1)                   0.98      41.88 f
  Multiplier/add_50_I23/SUM[0] (sequential_DW01_add_9)
                                                          0.00      41.88 f
  Multiplier/U182/Q (AO22X1)                              0.48      42.36 f
  Multiplier/U1646/ZN (INVX0)                             0.48      42.84 r
  Multiplier/add_0_root_add_54_S2_ni/A[22] (sequential_DW01_inc_2)
                                                          0.00      42.84 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_22/SO (HADDX1)
                                                          0.85      43.69 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[22] (sequential_DW01_inc_2)
                                                          0.00      43.69 r
  Multiplier/U149/Q (AO22X1)                              0.46      44.15 r
  Multiplier/result[22] (sequential)                      0.00      44.15 r
  regresult/inp[22] (registerNbits_N64)                   0.00      44.15 r
  regresult/U52/Q (AND2X1)                                0.43      44.58 r
  regresult/out_reg[22]/D (DFFX1)                         0.04      44.61 r
  data arrival time                                                 44.61

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[22]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -44.61
  --------------------------------------------------------------------------
  slack (MET)                                                       25.27


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_12
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_11
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.19      29.38 r
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.38 r
  Multiplier/U887/Q (AO22X1)                              0.48      29.86 r
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.86 r
  Multiplier/add_50_I16/U33/QN (NAND2X0)                  0.58      30.44 f
  Multiplier/add_50_I16/U181/QN (NAND3X0)                 0.18      30.62 r
  Multiplier/add_50_I16/U17/Q (XOR2X1)                    0.24      30.86 f
  Multiplier/add_50_I16/U18/Q (XOR2X1)                    0.20      31.07 f
  Multiplier/add_50_I16/SUM[6] (sequential_DW01_add_16)
                                                          0.00      31.07 f
  Multiplier/U854/Q (AO22X1)                              0.50      31.56 f
  Multiplier/add_50_I17/A[5] (sequential_DW01_add_15)     0.00      31.56 f
  Multiplier/add_50_I17/U56/Q (XOR3X1)                    1.13      32.69 r
  Multiplier/add_50_I17/SUM[5] (sequential_DW01_add_15)
                                                          0.00      32.69 r
  Multiplier/U822/Q (AO22X1)                              0.49      33.18 r
  Multiplier/add_50_I18/A[4] (sequential_DW01_add_14)     0.00      33.18 r
  Multiplier/add_50_I18/U69/Q (XOR2X1)                    1.09      34.27 r
  Multiplier/add_50_I18/SUM[4] (sequential_DW01_add_14)
                                                          0.00      34.27 r
  Multiplier/U790/Q (AO22X1)                              0.47      34.73 r
  Multiplier/add_50_I19/A[3] (sequential_DW01_add_13)     0.00      34.73 r
  Multiplier/add_50_I19/U201/ZN (INVX0)                   0.49      35.22 f
  Multiplier/add_50_I19/U202/ZN (INVX0)                   0.10      35.32 r
  Multiplier/add_50_I19/U56/Q (XOR2X1)                    0.23      35.55 f
  Multiplier/add_50_I19/SUM[3] (sequential_DW01_add_13)
                                                          0.00      35.55 f
  Multiplier/U758/Q (AO22X1)                              0.50      36.05 f
  Multiplier/add_50_I20/A[2] (sequential_DW01_add_12)     0.00      36.05 f
  Multiplier/add_50_I20/U3/Q (XNOR2X1)                    0.96      37.01 r
  Multiplier/add_50_I20/U24/Q (XNOR2X1)                   0.24      37.25 r
  Multiplier/add_50_I20/SUM[2] (sequential_DW01_add_12)
                                                          0.00      37.25 r
  Multiplier/U726/Q (AO22X1)                              0.52      37.77 r
  Multiplier/add_50_I21/A[1] (sequential_DW01_add_11)     0.00      37.77 r
  Multiplier/add_50_I21/U183/ZN (INVX0)                   0.42      38.19 f
  Multiplier/add_50_I21/U184/ZN (INVX0)                   0.12      38.31 r
  Multiplier/add_50_I21/U1_1/S (FADDX1)                   0.42      38.73 f
  Multiplier/add_50_I21/SUM[1] (sequential_DW01_add_11)
                                                          0.00      38.73 f
  Multiplier/U694/Q (AO22X1)                              0.50      39.23 f
  Multiplier/add_50_I22/A[0] (sequential_DW01_add_10)     0.00      39.23 f
  Multiplier/add_50_I22/U207/Q (XOR2X1)                   0.98      40.21 f
  Multiplier/add_50_I22/SUM[0] (sequential_DW01_add_10)
                                                          0.00      40.21 f
  Multiplier/U183/Q (AO22X1)                              0.48      40.69 f
  Multiplier/U1647/ZN (INVX0)                             0.48      41.17 r
  Multiplier/add_0_root_add_54_S2_ni/A[21] (sequential_DW01_inc_2)
                                                          0.00      41.17 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_21/SO (HADDX1)
                                                          0.85      42.02 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[21] (sequential_DW01_inc_2)
                                                          0.00      42.02 r
  Multiplier/U150/Q (AO22X1)                              0.46      42.48 r
  Multiplier/result[21] (sequential)                      0.00      42.48 r
  regresult/inp[21] (registerNbits_N64)                   0.00      42.48 r
  regresult/U53/Q (AND2X1)                                0.43      42.91 r
  regresult/out_reg[21]/D (DFFX1)                         0.04      42.94 r
  data arrival time                                                 42.94

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[21]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -42.94
  --------------------------------------------------------------------------
  slack (MET)                                                       26.94


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_13
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.13      26.61 r
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.61 r
  Multiplier/U922/Q (AO22X1)                              0.48      27.09 r
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.09 r
  Multiplier/add_50_I15/U157/QN (NAND2X0)                 0.53      27.63 f
  Multiplier/add_50_I15/U159/QN (NAND3X0)                 0.15      27.77 r
  Multiplier/add_50_I15/U163/QN (NAND2X0)                 0.10      27.87 f
  Multiplier/add_50_I15/U164/QN (NAND3X0)                 0.17      28.05 r
  Multiplier/add_50_I15/U127/QN (NAND2X0)                 0.10      28.15 f
  Multiplier/add_50_I15/U128/QN (NAND3X0)                 0.19      28.34 r
  Multiplier/add_50_I15/U132/QN (NAND2X0)                 0.11      28.45 f
  Multiplier/add_50_I15/U133/QN (NAND3X0)                 0.16      28.60 r
  Multiplier/add_50_I15/U30/QN (NAND2X0)                  0.12      28.72 f
  Multiplier/add_50_I15/U90/QN (NAND3X0)                  0.18      28.89 r
  Multiplier/add_50_I15/U26/Q (XNOR2X1)                   0.30      29.19 r
  Multiplier/add_50_I15/U25/Q (XOR2X1)                    0.21      29.40 f
  Multiplier/add_50_I15/SUM[6] (sequential_DW01_add_17)
                                                          0.00      29.40 f
  Multiplier/U887/Q (AO22X1)                              0.50      29.90 f
  Multiplier/add_50_I16/A[5] (sequential_DW01_add_16)     0.00      29.90 f
  Multiplier/add_50_I16/U16/ZN (INVX0)                    0.61      30.50 r
  Multiplier/add_50_I16/U12/QN (NAND2X0)                  0.08      30.59 f
  Multiplier/add_50_I16/U14/QN (NAND2X0)                  0.13      30.72 r
  Multiplier/add_50_I16/U178/Q (XOR2X1)                   0.20      30.92 r
  Multiplier/add_50_I16/SUM[5] (sequential_DW01_add_16)
                                                          0.00      30.92 r
  Multiplier/U855/Q (AO22X1)                              0.49      31.41 r
  Multiplier/add_50_I17/A[4] (sequential_DW01_add_15)     0.00      31.41 r
  Multiplier/add_50_I17/U26/Q (XOR2X1)                    1.11      32.51 f
  Multiplier/add_50_I17/SUM[4] (sequential_DW01_add_15)
                                                          0.00      32.51 f
  Multiplier/U823/Q (AO22X1)                              0.49      33.01 f
  Multiplier/add_50_I18/A[3] (sequential_DW01_add_14)     0.00      33.01 f
  Multiplier/add_50_I18/U65/ZN (INVX0)                    0.57      33.58 r
  Multiplier/add_50_I18/U11/Q (XOR2X1)                    0.19      33.77 r
  Multiplier/add_50_I18/SUM[3] (sequential_DW01_add_14)
                                                          0.00      33.77 r
  Multiplier/U791/Q (AO22X1)                              0.48      34.25 r
  Multiplier/add_50_I19/A[2] (sequential_DW01_add_13)     0.00      34.25 r
  Multiplier/add_50_I19/U109/ZN (INVX0)                   0.58      34.83 f
  Multiplier/add_50_I19/U53/ZN (INVX0)                    0.09      34.92 r
  Multiplier/add_50_I19/U70/Q (XOR2X1)                    0.21      35.13 f
  Multiplier/add_50_I19/U99/Q (XOR2X1)                    0.20      35.33 f
  Multiplier/add_50_I19/SUM[2] (sequential_DW01_add_13)
                                                          0.00      35.33 f
  Multiplier/U665/Q (AO22X1)                              0.50      35.83 f
  Multiplier/add_50_I20/A[1] (sequential_DW01_add_12)     0.00      35.83 f
  Multiplier/add_50_I20/U168/Q (XOR3X1)                   1.13      36.96 r
  Multiplier/add_50_I20/SUM[1] (sequential_DW01_add_12)
                                                          0.00      36.96 r
  Multiplier/U727/Q (AO22X1)                              0.48      37.44 r
  Multiplier/add_50_I21/A[0] (sequential_DW01_add_11)     0.00      37.44 r
  Multiplier/add_50_I21/U208/Q (XOR2X1)                   1.02      38.46 f
  Multiplier/add_50_I21/SUM[0] (sequential_DW01_add_11)
                                                          0.00      38.46 f
  Multiplier/U184/Q (AO22X1)                              0.48      38.94 f
  Multiplier/U1648/ZN (INVX0)                             0.48      39.42 r
  Multiplier/add_0_root_add_54_S2_ni/A[20] (sequential_DW01_inc_2)
                                                          0.00      39.42 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_20/SO (HADDX1)
                                                          0.85      40.27 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[20] (sequential_DW01_inc_2)
                                                          0.00      40.27 r
  Multiplier/U151/Q (AO22X1)                              0.46      40.73 r
  Multiplier/result[20] (sequential)                      0.00      40.73 r
  regresult/inp[20] (registerNbits_N64)                   0.00      40.73 r
  regresult/U54/Q (AND2X1)                                0.43      41.16 r
  regresult/out_reg[20]/D (DFFX1)                         0.04      41.20 r
  data arrival time                                                 41.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[20]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -41.20
  --------------------------------------------------------------------------
  slack (MET)                                                       28.69


  Startpoint: regmultiplicand/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_29
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_14
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[2]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[2] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[2] (sequential)                            0.00       0.30 f
  Multiplier/U1738/ZN (INVX0)                             0.50       0.79 r
  Multiplier/add_0_root_add_32_ni/A[2] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U25/ZN (INVX0)          0.54       1.33 f
  Multiplier/add_0_root_add_32_ni/U22/QN (NOR2X0)         0.12       1.45 r
  Multiplier/add_0_root_add_32_ni/U17/QN (NAND2X0)        0.10       1.55 f
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.13       1.69 r
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.15       1.84 r
  Multiplier/add_0_root_add_32_ni/U9/Q (XOR2X1)           0.20       2.04 r
  Multiplier/add_0_root_add_32_ni/SUM[10] (sequential_DW01_inc_1)
                                                          0.00       2.04 r
  Multiplier/U36/Q (AO22X2)                               0.53       2.56 r
  Multiplier/U1594/Z (DELLN1X2)                           1.07       3.64 r
  Multiplier/U1523/Q (AND2X4)                             0.60       4.24 r
  Multiplier/add_50_I2/A[9] (sequential_DW01_add_30)      0.00       4.24 r
  Multiplier/add_50_I2/U1_9/S (FADDX2)                    2.23       6.47 f
  Multiplier/add_50_I2/SUM[9] (sequential_DW01_add_30)
                                                          0.00       6.47 f
  Multiplier/U1180/Q (AO22X1)                             0.55       7.02 f
  Multiplier/add_50_I3/A[8] (sequential_DW01_add_29)      0.00       7.02 f
  Multiplier/add_50_I3/U173/ZN (INVX0)                    0.52       7.54 r
  Multiplier/add_50_I3/U24/Q (XNOR2X1)                    0.24       7.78 r
  Multiplier/add_50_I3/U169/Q (XOR2X1)                    0.21       7.99 f
  Multiplier/add_50_I3/SUM[8] (sequential_DW01_add_29)
                                                          0.00       7.99 f
  Multiplier/U1197/Q (AO22X1)                             0.50       8.49 f
  Multiplier/add_50_I4/A[7] (sequential_DW01_add_28)      0.00       8.49 f
  Multiplier/add_50_I4/U51/ZN (INVX0)                     0.61       9.09 r
  Multiplier/add_50_I4/U47/QN (NAND2X0)                   0.08       9.17 f
  Multiplier/add_50_I4/U49/QN (NAND2X0)                   0.12       9.29 r
  Multiplier/add_50_I4/U167/Q (XOR2X1)                    0.20       9.49 r
  Multiplier/add_50_I4/SUM[7] (sequential_DW01_add_28)
                                                          0.00       9.49 r
  Multiplier/U278/Q (AO22X1)                              0.47       9.96 r
  Multiplier/add_50_I5/A[6] (sequential_DW01_add_27)      0.00       9.96 r
  Multiplier/add_50_I5/U183/ZN (INVX0)                    0.49      10.45 f
  Multiplier/add_50_I5/U184/ZN (INVX0)                    0.10      10.55 r
  Multiplier/add_50_I5/U35/Q (XOR2X1)                     0.24      10.79 f
  Multiplier/add_50_I5/U166/Q (XOR2X1)                    0.18      10.97 r
  Multiplier/add_50_I5/SUM[6] (sequential_DW01_add_27)
                                                          0.00      10.97 r
  Multiplier/U1147/Q (AO22X1)                             0.48      11.46 r
  Multiplier/add_50_I6/A[5] (sequential_DW01_add_26)      0.00      11.46 r
  Multiplier/add_50_I6/U84/Q (XOR2X1)                     1.11      12.57 f
  Multiplier/add_50_I6/U85/Q (XOR2X1)                     0.18      12.75 r
  Multiplier/add_50_I6/SUM[5] (sequential_DW01_add_26)
                                                          0.00      12.75 r
  Multiplier/U261/Q (AO22X1)                              0.47      13.22 r
  Multiplier/add_50_I7/A[4] (sequential_DW01_add_25)      0.00      13.22 r
  Multiplier/add_50_I7/U173/ZN (INVX0)                    0.49      13.70 f
  Multiplier/add_50_I7/U174/ZN (INVX0)                    0.11      13.81 r
  Multiplier/add_50_I7/U1_4/CO (FADDX1)                   0.33      14.15 r
  Multiplier/add_50_I7/U197/QN (NAND2X0)                  0.10      14.24 f
  Multiplier/add_50_I7/U198/QN (NAND3X0)                  0.15      14.40 r
  Multiplier/add_50_I7/U201/QN (NAND2X0)                  0.10      14.50 f
  Multiplier/add_50_I7/U202/QN (NAND3X0)                  0.16      14.66 r
  Multiplier/add_50_I7/U60/Q (XOR2X1)                     0.24      14.90 f
  Multiplier/add_50_I7/U61/Q (XOR2X1)                     0.20      15.10 f
  Multiplier/add_50_I7/SUM[7] (sequential_DW01_add_25)
                                                          0.00      15.10 f
  Multiplier/U251/Q (AO22X1)                              0.50      15.60 f
  Multiplier/add_50_I8/A[6] (sequential_DW01_add_24)      0.00      15.60 f
  Multiplier/add_50_I8/U3/Q (XNOR2X1)                     0.96      16.56 r
  Multiplier/add_50_I8/U16/Q (XNOR2X1)                    0.23      16.79 r
  Multiplier/add_50_I8/SUM[6] (sequential_DW01_add_24)
                                                          0.00      16.79 r
  Multiplier/U245/Q (AO22X1)                              0.48      17.28 r
  Multiplier/add_50_I9/A[5] (sequential_DW01_add_23)      0.00      17.28 r
  Multiplier/add_50_I9/U67/ZN (INVX0)                     0.64      17.91 f
  Multiplier/add_50_I9/U65/QN (NAND2X0)                   0.09      18.00 r
  Multiplier/add_50_I9/U66/QN (NAND2X0)                   0.11      18.11 f
  Multiplier/add_50_I9/U125/Q (XOR2X1)                    0.19      18.30 r
  Multiplier/add_50_I9/SUM[5] (sequential_DW01_add_23)
                                                          0.00      18.30 r
  Multiplier/U886/Q (AO22X2)                              0.49      18.79 r
  Multiplier/add_50_I10/A[4] (sequential_DW01_add_22)     0.00      18.79 r
  Multiplier/add_50_I10/U7/ZN (INVX0)                     0.49      19.28 f
  Multiplier/add_50_I10/U8/ZN (INVX0)                     0.10      19.38 r
  Multiplier/add_50_I10/U171/QN (NAND2X0)                 0.11      19.49 f
  Multiplier/add_50_I10/U175/QN (NAND3X0)                 0.15      19.64 r
  Multiplier/add_50_I10/U165/QN (NAND2X0)                 0.10      19.75 f
  Multiplier/add_50_I10/U166/QN (NAND3X0)                 0.17      19.91 r
  Multiplier/add_50_I10/U169/QN (NAND2X0)                 0.10      20.02 f
  Multiplier/add_50_I10/U170/QN (NAND3X0)                 0.17      20.18 r
  Multiplier/add_50_I10/U1_7/CO (FADDX1)                  0.35      20.53 r
  Multiplier/add_50_I10/U95/Q (XOR2X1)                    0.23      20.76 f
  Multiplier/add_50_I10/U96/Q (XOR2X1)                    0.19      20.95 r
  Multiplier/add_50_I10/SUM[8] (sequential_DW01_add_22)
                                                          0.00      20.95 r
  Multiplier/U1460/Q (AO22X1)                             0.54      21.49 r
  Multiplier/add_50_I11/A[7] (sequential_DW01_add_21)     0.00      21.49 r
  Multiplier/add_50_I11/U15/Q (XOR2X1)                    1.00      22.49 r
  Multiplier/add_50_I11/SUM[7] (sequential_DW01_add_21)
                                                          0.00      22.49 r
  Multiplier/U1211/Q (AO22X1)                             0.48      22.97 r
  Multiplier/add_50_I12/A[6] (sequential_DW01_add_20)     0.00      22.97 r
  Multiplier/add_50_I12/U14/Q (XOR2X1)                    1.09      24.06 r
  Multiplier/add_50_I12/SUM[6] (sequential_DW01_add_20)
                                                          0.00      24.06 r
  Multiplier/U1012/Q (AO22X1)                             0.47      24.53 r
  Multiplier/add_50_I13/A[5] (sequential_DW01_add_19)     0.00      24.53 r
  Multiplier/add_50_I13/U35/ZN (INVX0)                    0.49      25.02 f
  Multiplier/add_50_I13/U36/ZN (INVX0)                    0.10      25.12 r
  Multiplier/add_50_I13/U144/QN (NAND2X0)                 0.11      25.23 f
  Multiplier/add_50_I13/U149/QN (NAND3X0)                 0.16      25.39 r
  Multiplier/add_50_I13/U25/Q (XNOR3X1)                   0.22      25.61 f
  Multiplier/add_50_I13/SUM[6] (sequential_DW01_add_19)
                                                          0.00      25.61 f
  Multiplier/U1194/Q (AO22X1)                             0.50      26.12 f
  Multiplier/add_50_I14/A[5] (sequential_DW01_add_18)     0.00      26.12 f
  Multiplier/add_50_I14/U6/Q (XOR3X1)                     1.13      27.24 r
  Multiplier/add_50_I14/SUM[5] (sequential_DW01_add_18)
                                                          0.00      27.24 r
  Multiplier/U1373/Q (AO22X1)                             0.47      27.71 r
  Multiplier/add_50_I15/A[4] (sequential_DW01_add_17)     0.00      27.71 r
  Multiplier/add_50_I15/U201/ZN (INVX0)                   0.49      28.20 f
  Multiplier/add_50_I15/U202/ZN (INVX0)                   0.10      28.30 r
  Multiplier/add_50_I15/U62/Q (XOR2X1)                    0.24      28.54 f
  Multiplier/add_50_I15/U129/Q (XOR2X1)                   0.20      28.74 f
  Multiplier/add_50_I15/SUM[4] (sequential_DW01_add_17)
                                                          0.00      28.74 f
  Multiplier/U889/Q (AO22X1)                              0.49      29.24 f
  Multiplier/add_50_I16/A[3] (sequential_DW01_add_16)     0.00      29.24 f
  Multiplier/add_50_I16/U48/ZN (INVX0)                    0.57      29.81 r
  Multiplier/add_50_I16/U11/Q (XNOR2X1)                   0.26      30.07 r
  Multiplier/add_50_I16/U173/Q (XOR2X1)                   0.19      30.25 r
  Multiplier/add_50_I16/SUM[3] (sequential_DW01_add_16)
                                                          0.00      30.25 r
  Multiplier/U1376/Q (AO22X1)                             0.47      30.72 r
  Multiplier/add_50_I17/A[2] (sequential_DW01_add_15)     0.00      30.72 r
  Multiplier/add_50_I17/U202/ZN (INVX0)                   0.49      31.21 f
  Multiplier/add_50_I17/U203/ZN (INVX0)                   0.12      31.33 r
  Multiplier/add_50_I17/U1_2/CO (FADDX1)                  0.39      31.72 r
  Multiplier/add_50_I17/U15/Q (XOR2X1)                    0.21      31.93 r
  Multiplier/add_50_I17/SUM[3] (sequential_DW01_add_15)
                                                          0.00      31.93 r
  Multiplier/U824/Q (AO22X1)                              0.48      32.41 r
  Multiplier/add_50_I18/A[2] (sequential_DW01_add_14)     0.00      32.41 r
  Multiplier/add_50_I18/U187/ZN (INVX0)                   0.59      33.00 f
  Multiplier/add_50_I18/U188/ZN (INVX0)                   0.09      33.09 r
  Multiplier/add_50_I18/U8/Q (XOR2X1)                     0.21      33.30 f
  Multiplier/add_50_I18/U112/Q (XOR2X1)                   0.20      33.50 f
  Multiplier/add_50_I18/SUM[2] (sequential_DW01_add_14)
                                                          0.00      33.50 f
  Multiplier/U1353/Q (AO22X1)                             0.50      34.00 f
  Multiplier/add_50_I19/A[1] (sequential_DW01_add_13)     0.00      34.00 f
  Multiplier/add_50_I19/U95/Q (XOR3X1)                    1.13      35.12 r
  Multiplier/add_50_I19/SUM[1] (sequential_DW01_add_13)
                                                          0.00      35.12 r
  Multiplier/U799/Q (AO22X1)                              0.48      35.61 r
  Multiplier/add_50_I20/A[0] (sequential_DW01_add_12)     0.00      35.61 r
  Multiplier/add_50_I20/U200/Q (XOR2X1)                   1.02      36.63 f
  Multiplier/add_50_I20/SUM[0] (sequential_DW01_add_12)
                                                          0.00      36.63 f
  Multiplier/U186/Q (AO22X1)                              0.48      37.11 f
  Multiplier/U1649/ZN (INVX0)                             0.48      37.59 r
  Multiplier/add_0_root_add_54_S2_ni/A[19] (sequential_DW01_inc_2)
                                                          0.00      37.59 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_19/SO (HADDX1)
                                                          0.85      38.44 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[19] (sequential_DW01_inc_2)
                                                          0.00      38.44 r
  Multiplier/U153/Q (AO22X1)                              0.46      38.90 r
  Multiplier/result[19] (sequential)                      0.00      38.90 r
  regresult/inp[19] (registerNbits_N64)                   0.00      38.90 r
  regresult/U55/Q (AND2X1)                                0.43      39.33 r
  regresult/out_reg[19]/D (DFFX1)                         0.04      39.36 r
  data arrival time                                                 39.36

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[19]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -39.36
  --------------------------------------------------------------------------
  slack (MET)                                                       30.52


  Startpoint: regmultiplicand/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_29
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_15
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[2]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[2] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[2] (sequential)                            0.00       0.30 f
  Multiplier/U1738/ZN (INVX0)                             0.50       0.79 r
  Multiplier/add_0_root_add_32_ni/A[2] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U25/ZN (INVX0)          0.54       1.33 f
  Multiplier/add_0_root_add_32_ni/U22/QN (NOR2X0)         0.12       1.45 r
  Multiplier/add_0_root_add_32_ni/U17/QN (NAND2X0)        0.10       1.55 f
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.13       1.69 r
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.15       1.84 r
  Multiplier/add_0_root_add_32_ni/U9/Q (XOR2X1)           0.20       2.04 r
  Multiplier/add_0_root_add_32_ni/SUM[10] (sequential_DW01_inc_1)
                                                          0.00       2.04 r
  Multiplier/U36/Q (AO22X2)                               0.53       2.56 r
  Multiplier/U1594/Z (DELLN1X2)                           1.07       3.64 r
  Multiplier/U1523/Q (AND2X4)                             0.60       4.24 r
  Multiplier/add_50_I2/A[9] (sequential_DW01_add_30)      0.00       4.24 r
  Multiplier/add_50_I2/U1_9/S (FADDX2)                    2.23       6.47 f
  Multiplier/add_50_I2/SUM[9] (sequential_DW01_add_30)
                                                          0.00       6.47 f
  Multiplier/U1180/Q (AO22X1)                             0.55       7.02 f
  Multiplier/add_50_I3/A[8] (sequential_DW01_add_29)      0.00       7.02 f
  Multiplier/add_50_I3/U173/ZN (INVX0)                    0.52       7.54 r
  Multiplier/add_50_I3/U24/Q (XNOR2X1)                    0.24       7.78 r
  Multiplier/add_50_I3/U169/Q (XOR2X1)                    0.21       7.99 f
  Multiplier/add_50_I3/SUM[8] (sequential_DW01_add_29)
                                                          0.00       7.99 f
  Multiplier/U1197/Q (AO22X1)                             0.50       8.49 f
  Multiplier/add_50_I4/A[7] (sequential_DW01_add_28)      0.00       8.49 f
  Multiplier/add_50_I4/U51/ZN (INVX0)                     0.61       9.09 r
  Multiplier/add_50_I4/U47/QN (NAND2X0)                   0.08       9.17 f
  Multiplier/add_50_I4/U49/QN (NAND2X0)                   0.12       9.29 r
  Multiplier/add_50_I4/U167/Q (XOR2X1)                    0.20       9.49 r
  Multiplier/add_50_I4/SUM[7] (sequential_DW01_add_28)
                                                          0.00       9.49 r
  Multiplier/U278/Q (AO22X1)                              0.47       9.96 r
  Multiplier/add_50_I5/A[6] (sequential_DW01_add_27)      0.00       9.96 r
  Multiplier/add_50_I5/U183/ZN (INVX0)                    0.49      10.45 f
  Multiplier/add_50_I5/U184/ZN (INVX0)                    0.10      10.55 r
  Multiplier/add_50_I5/U35/Q (XOR2X1)                     0.24      10.79 f
  Multiplier/add_50_I5/U166/Q (XOR2X1)                    0.18      10.97 r
  Multiplier/add_50_I5/SUM[6] (sequential_DW01_add_27)
                                                          0.00      10.97 r
  Multiplier/U1147/Q (AO22X1)                             0.48      11.46 r
  Multiplier/add_50_I6/A[5] (sequential_DW01_add_26)      0.00      11.46 r
  Multiplier/add_50_I6/U84/Q (XOR2X1)                     1.11      12.57 f
  Multiplier/add_50_I6/U85/Q (XOR2X1)                     0.18      12.75 r
  Multiplier/add_50_I6/SUM[5] (sequential_DW01_add_26)
                                                          0.00      12.75 r
  Multiplier/U261/Q (AO22X1)                              0.47      13.22 r
  Multiplier/add_50_I7/A[4] (sequential_DW01_add_25)      0.00      13.22 r
  Multiplier/add_50_I7/U173/ZN (INVX0)                    0.49      13.70 f
  Multiplier/add_50_I7/U174/ZN (INVX0)                    0.11      13.81 r
  Multiplier/add_50_I7/U1_4/CO (FADDX1)                   0.33      14.15 r
  Multiplier/add_50_I7/U197/QN (NAND2X0)                  0.10      14.24 f
  Multiplier/add_50_I7/U198/QN (NAND3X0)                  0.15      14.40 r
  Multiplier/add_50_I7/U201/QN (NAND2X0)                  0.10      14.50 f
  Multiplier/add_50_I7/U202/QN (NAND3X0)                  0.16      14.66 r
  Multiplier/add_50_I7/U60/Q (XOR2X1)                     0.24      14.90 f
  Multiplier/add_50_I7/U61/Q (XOR2X1)                     0.20      15.10 f
  Multiplier/add_50_I7/SUM[7] (sequential_DW01_add_25)
                                                          0.00      15.10 f
  Multiplier/U251/Q (AO22X1)                              0.50      15.60 f
  Multiplier/add_50_I8/A[6] (sequential_DW01_add_24)      0.00      15.60 f
  Multiplier/add_50_I8/U3/Q (XNOR2X1)                     0.96      16.56 r
  Multiplier/add_50_I8/U16/Q (XNOR2X1)                    0.23      16.79 r
  Multiplier/add_50_I8/SUM[6] (sequential_DW01_add_24)
                                                          0.00      16.79 r
  Multiplier/U245/Q (AO22X1)                              0.48      17.28 r
  Multiplier/add_50_I9/A[5] (sequential_DW01_add_23)      0.00      17.28 r
  Multiplier/add_50_I9/U67/ZN (INVX0)                     0.64      17.91 f
  Multiplier/add_50_I9/U65/QN (NAND2X0)                   0.09      18.00 r
  Multiplier/add_50_I9/U66/QN (NAND2X0)                   0.11      18.11 f
  Multiplier/add_50_I9/U125/Q (XOR2X1)                    0.19      18.30 r
  Multiplier/add_50_I9/SUM[5] (sequential_DW01_add_23)
                                                          0.00      18.30 r
  Multiplier/U886/Q (AO22X2)                              0.49      18.79 r
  Multiplier/add_50_I10/A[4] (sequential_DW01_add_22)     0.00      18.79 r
  Multiplier/add_50_I10/U7/ZN (INVX0)                     0.49      19.28 f
  Multiplier/add_50_I10/U8/ZN (INVX0)                     0.10      19.38 r
  Multiplier/add_50_I10/U171/QN (NAND2X0)                 0.11      19.49 f
  Multiplier/add_50_I10/U175/QN (NAND3X0)                 0.15      19.64 r
  Multiplier/add_50_I10/U165/QN (NAND2X0)                 0.10      19.75 f
  Multiplier/add_50_I10/U166/QN (NAND3X0)                 0.17      19.91 r
  Multiplier/add_50_I10/U169/QN (NAND2X0)                 0.10      20.02 f
  Multiplier/add_50_I10/U170/QN (NAND3X0)                 0.17      20.18 r
  Multiplier/add_50_I10/U1_7/CO (FADDX1)                  0.35      20.53 r
  Multiplier/add_50_I10/U95/Q (XOR2X1)                    0.23      20.76 f
  Multiplier/add_50_I10/U96/Q (XOR2X1)                    0.19      20.95 r
  Multiplier/add_50_I10/SUM[8] (sequential_DW01_add_22)
                                                          0.00      20.95 r
  Multiplier/U1460/Q (AO22X1)                             0.54      21.49 r
  Multiplier/add_50_I11/A[7] (sequential_DW01_add_21)     0.00      21.49 r
  Multiplier/add_50_I11/U15/Q (XOR2X1)                    1.00      22.49 r
  Multiplier/add_50_I11/SUM[7] (sequential_DW01_add_21)
                                                          0.00      22.49 r
  Multiplier/U1211/Q (AO22X1)                             0.48      22.97 r
  Multiplier/add_50_I12/A[6] (sequential_DW01_add_20)     0.00      22.97 r
  Multiplier/add_50_I12/U14/Q (XOR2X1)                    1.09      24.06 r
  Multiplier/add_50_I12/SUM[6] (sequential_DW01_add_20)
                                                          0.00      24.06 r
  Multiplier/U1012/Q (AO22X1)                             0.47      24.53 r
  Multiplier/add_50_I13/A[5] (sequential_DW01_add_19)     0.00      24.53 r
  Multiplier/add_50_I13/U35/ZN (INVX0)                    0.49      25.02 f
  Multiplier/add_50_I13/U36/ZN (INVX0)                    0.10      25.12 r
  Multiplier/add_50_I13/U144/QN (NAND2X0)                 0.11      25.23 f
  Multiplier/add_50_I13/U149/QN (NAND3X0)                 0.16      25.39 r
  Multiplier/add_50_I13/U25/Q (XNOR3X1)                   0.22      25.61 f
  Multiplier/add_50_I13/SUM[6] (sequential_DW01_add_19)
                                                          0.00      25.61 f
  Multiplier/U1194/Q (AO22X1)                             0.50      26.12 f
  Multiplier/add_50_I14/A[5] (sequential_DW01_add_18)     0.00      26.12 f
  Multiplier/add_50_I14/U6/Q (XOR3X1)                     1.13      27.24 r
  Multiplier/add_50_I14/SUM[5] (sequential_DW01_add_18)
                                                          0.00      27.24 r
  Multiplier/U1373/Q (AO22X1)                             0.47      27.71 r
  Multiplier/add_50_I15/A[4] (sequential_DW01_add_17)     0.00      27.71 r
  Multiplier/add_50_I15/U201/ZN (INVX0)                   0.49      28.20 f
  Multiplier/add_50_I15/U202/ZN (INVX0)                   0.10      28.30 r
  Multiplier/add_50_I15/U62/Q (XOR2X1)                    0.24      28.54 f
  Multiplier/add_50_I15/U129/Q (XOR2X1)                   0.20      28.74 f
  Multiplier/add_50_I15/SUM[4] (sequential_DW01_add_17)
                                                          0.00      28.74 f
  Multiplier/U889/Q (AO22X1)                              0.49      29.24 f
  Multiplier/add_50_I16/A[3] (sequential_DW01_add_16)     0.00      29.24 f
  Multiplier/add_50_I16/U48/ZN (INVX0)                    0.57      29.81 r
  Multiplier/add_50_I16/U11/Q (XNOR2X1)                   0.26      30.07 r
  Multiplier/add_50_I16/U173/Q (XOR2X1)                   0.19      30.25 r
  Multiplier/add_50_I16/SUM[3] (sequential_DW01_add_16)
                                                          0.00      30.25 r
  Multiplier/U1376/Q (AO22X1)                             0.47      30.72 r
  Multiplier/add_50_I17/A[2] (sequential_DW01_add_15)     0.00      30.72 r
  Multiplier/add_50_I17/U202/ZN (INVX0)                   0.49      31.21 f
  Multiplier/add_50_I17/U203/ZN (INVX0)                   0.12      31.33 r
  Multiplier/add_50_I17/U1_2/S (FADDX1)                   0.42      31.75 f
  Multiplier/add_50_I17/SUM[2] (sequential_DW01_add_15)
                                                          0.00      31.75 f
  Multiplier/U825/Q (AO22X1)                              0.50      32.25 f
  Multiplier/add_50_I18/A[1] (sequential_DW01_add_14)     0.00      32.25 f
  Multiplier/add_50_I18/U108/Q (XOR3X1)                   1.13      33.38 r
  Multiplier/add_50_I18/SUM[1] (sequential_DW01_add_14)
                                                          0.00      33.38 r
  Multiplier/U1026/Q (AO22X1)                             0.48      33.86 r
  Multiplier/add_50_I19/A[0] (sequential_DW01_add_13)     0.00      33.86 r
  Multiplier/add_50_I19/U204/Q (XOR2X1)                   1.02      34.88 f
  Multiplier/add_50_I19/SUM[0] (sequential_DW01_add_13)
                                                          0.00      34.88 f
  Multiplier/U187/Q (AO22X1)                              0.48      35.36 f
  Multiplier/U1650/ZN (INVX0)                             0.48      35.84 r
  Multiplier/add_0_root_add_54_S2_ni/A[18] (sequential_DW01_inc_2)
                                                          0.00      35.84 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_18/SO (HADDX1)
                                                          0.85      36.69 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[18] (sequential_DW01_inc_2)
                                                          0.00      36.69 r
  Multiplier/U154/Q (AO22X1)                              0.46      37.15 r
  Multiplier/result[18] (sequential)                      0.00      37.15 r
  regresult/inp[18] (registerNbits_N64)                   0.00      37.15 r
  regresult/U56/Q (AND2X1)                                0.43      37.57 r
  regresult/out_reg[18]/D (DFFX1)                         0.04      37.61 r
  data arrival time                                                 37.61

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[18]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -37.61
  --------------------------------------------------------------------------
  slack (MET)                                                       32.27


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_16
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U52/QN (NAND2X1)                  0.76      24.51 f
  Multiplier/add_50_I13/U53/QN (NAND3X0)                  0.18      24.69 r
  Multiplier/add_50_I13/U78/QN (NAND2X0)                  0.12      24.81 f
  Multiplier/add_50_I13/U98/QN (NAND3X0)                  0.15      24.96 r
  Multiplier/add_50_I13/U37/Q (XOR2X1)                    0.24      25.20 f
  Multiplier/add_50_I13/U38/Q (XOR2X1)                    0.19      25.38 r
  Multiplier/add_50_I13/SUM[5] (sequential_DW01_add_19)
                                                          0.00      25.38 r
  Multiplier/U1209/Q (AO22X1)                             0.48      25.87 r
  Multiplier/add_50_I14/A[4] (sequential_DW01_add_18)     0.00      25.87 r
  Multiplier/add_50_I14/U136/Q (XOR2X1)                   1.11      26.98 f
  Multiplier/add_50_I14/U137/Q (XOR2X1)                   0.18      27.16 r
  Multiplier/add_50_I14/SUM[4] (sequential_DW01_add_18)
                                                          0.00      27.16 r
  Multiplier/U1244/Q (AO22X1)                             0.48      27.64 r
  Multiplier/add_50_I15/A[3] (sequential_DW01_add_17)     0.00      27.64 r
  Multiplier/add_50_I15/U33/ZN (INVX0)                    0.58      28.22 f
  Multiplier/add_50_I15/U34/ZN (INVX0)                    0.08      28.31 r
  Multiplier/add_50_I15/U124/Q (XOR3X1)                   0.20      28.50 f
  Multiplier/add_50_I15/SUM[3] (sequential_DW01_add_17)
                                                          0.00      28.50 f
  Multiplier/U1266/Q (AO22X2)                             0.52      29.02 f
  Multiplier/add_50_I16/A[2] (sequential_DW01_add_16)     0.00      29.02 f
  Multiplier/add_50_I16/U39/ZN (INVX0)                    0.56      29.59 r
  Multiplier/add_50_I16/U40/ZN (INVX0)                    0.08      29.67 f
  Multiplier/add_50_I16/U72/Q (XOR2X1)                    0.18      29.85 r
  Multiplier/add_50_I16/SUM[2] (sequential_DW01_add_16)
                                                          0.00      29.85 r
  Multiplier/U1544/Q (AO22X1)                             0.48      30.33 r
  Multiplier/add_50_I17/A[1] (sequential_DW01_add_15)     0.00      30.33 r
  Multiplier/add_50_I17/U59/Q (XOR2X1)                    1.09      31.42 r
  Multiplier/add_50_I17/SUM[1] (sequential_DW01_add_15)
                                                          0.00      31.42 r
  Multiplier/U1477/Q (AO22X1)                             0.48      31.90 r
  Multiplier/add_50_I18/A[0] (sequential_DW01_add_14)     0.00      31.90 r
  Multiplier/add_50_I18/U216/Q (XOR2X1)                   1.02      32.92 f
  Multiplier/add_50_I18/SUM[0] (sequential_DW01_add_14)
                                                          0.00      32.92 f
  Multiplier/U188/Q (AO22X1)                              0.48      33.40 f
  Multiplier/U1653/ZN (INVX0)                             0.48      33.88 r
  Multiplier/add_0_root_add_54_S2_ni/A[17] (sequential_DW01_inc_2)
                                                          0.00      33.88 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_17/SO (HADDX1)
                                                          0.85      34.73 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[17] (sequential_DW01_inc_2)
                                                          0.00      34.73 r
  Multiplier/U155/Q (AO22X1)                              0.46      35.19 r
  Multiplier/result[17] (sequential)                      0.00      35.19 r
  regresult/inp[17] (registerNbits_N64)                   0.00      35.19 r
  regresult/U57/Q (AND2X1)                                0.43      35.62 r
  regresult/out_reg[17]/D (DFFX1)                         0.04      35.65 r
  data arrival time                                                 35.65

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[17]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -35.65
  --------------------------------------------------------------------------
  slack (MET)                                                       34.23


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U192/QN (NAND2X0)                  0.12       8.81 f
  Multiplier/add_50_I4/U193/QN (NAND3X0)                  0.16       8.96 r
  Multiplier/add_50_I4/U71/QN (NAND2X0)                   0.10       9.07 f
  Multiplier/add_50_I4/U73/QN (NAND3X0)                   0.15       9.22 r
  Multiplier/add_50_I4/U169/QN (NAND2X0)                  0.12       9.33 f
  Multiplier/add_50_I4/U170/QN (NAND3X0)                  0.15       9.49 r
  Multiplier/add_50_I4/U82/QN (NAND2X0)                   0.10       9.59 f
  Multiplier/add_50_I4/U199/QN (NAND3X0)                  0.16       9.75 r
  Multiplier/add_50_I4/U1_9/S (FADDX1)                    0.37      10.12 f
  Multiplier/add_50_I4/SUM[9] (sequential_DW01_add_28)
                                                          0.00      10.12 f
  Multiplier/U1179/Q (AO22X1)                             0.50      10.62 f
  Multiplier/add_50_I5/A[8] (sequential_DW01_add_27)      0.00      10.62 f
  Multiplier/add_50_I5/U60/ZN (INVX0)                     0.61      11.23 r
  Multiplier/add_50_I5/U58/QN (NAND2X0)                   0.09      11.31 f
  Multiplier/add_50_I5/U59/QN (NAND2X0)                   0.12      11.44 r
  Multiplier/add_50_I5/U196/Q (XOR2X1)                    0.22      11.65 f
  Multiplier/add_50_I5/SUM[8] (sequential_DW01_add_27)
                                                          0.00      11.65 f
  Multiplier/U1166/Q (AO22X2)                             0.52      12.18 f
  Multiplier/add_50_I6/A[7] (sequential_DW01_add_26)      0.00      12.18 f
  Multiplier/add_50_I6/U18/ZN (INVX0)                     0.61      12.78 r
  Multiplier/add_50_I6/U14/QN (NAND2X0)                   0.08      12.87 f
  Multiplier/add_50_I6/U16/QN (NAND2X0)                   0.13      12.99 r
  Multiplier/add_50_I6/U157/Q (XOR2X1)                    0.22      13.21 f
  Multiplier/add_50_I6/SUM[7] (sequential_DW01_add_26)
                                                          0.00      13.21 f
  Multiplier/U259/Q (AO22X1)                              0.50      13.71 f
  Multiplier/add_50_I7/A[6] (sequential_DW01_add_25)      0.00      13.71 f
  Multiplier/add_50_I7/U6/Q (XNOR2X1)                     0.96      14.67 r
  Multiplier/add_50_I7/U109/Q (XNOR2X1)                   0.21      14.88 f
  Multiplier/add_50_I7/SUM[6] (sequential_DW01_add_25)
                                                          0.00      14.88 f
  Multiplier/U252/Q (AO22X1)                              0.50      15.38 f
  Multiplier/add_50_I8/A[5] (sequential_DW01_add_24)      0.00      15.38 f
  Multiplier/add_50_I8/U150/Q (XOR3X1)                    1.14      16.51 f
  Multiplier/add_50_I8/SUM[5] (sequential_DW01_add_24)
                                                          0.00      16.51 f
  Multiplier/U1167/Q (AO22X2)                             0.52      17.03 f
  Multiplier/add_50_I9/A[4] (sequential_DW01_add_23)      0.00      17.03 f
  Multiplier/add_50_I9/U20/ZN (INVX0)                     0.56      17.60 r
  Multiplier/add_50_I9/U21/ZN (INVX0)                     0.08      17.68 f
  Multiplier/add_50_I9/U120/Q (XOR3X1)                    0.34      18.02 r
  Multiplier/add_50_I9/SUM[4] (sequential_DW01_add_23)
                                                          0.00      18.02 r
  Multiplier/U241/Q (AO22X1)                              0.49      18.51 r
  Multiplier/add_50_I10/A[3] (sequential_DW01_add_22)     0.00      18.51 r
  Multiplier/add_50_I10/U147/Q (XOR3X1)                   1.09      19.60 r
  Multiplier/add_50_I10/SUM[3] (sequential_DW01_add_22)
                                                          0.00      19.60 r
  Multiplier/U237/Q (AO22X1)                              0.47      20.07 r
  Multiplier/add_50_I11/A[2] (sequential_DW01_add_21)     0.00      20.07 r
  Multiplier/add_50_I11/U181/ZN (INVX0)                   0.49      20.56 f
  Multiplier/add_50_I11/U182/ZN (INVX0)                   0.10      20.66 r
  Multiplier/add_50_I11/U53/QN (NAND2X0)                  0.11      20.77 f
  Multiplier/add_50_I11/U108/QN (NAND3X0)                 0.15      20.92 r
  Multiplier/add_50_I11/U112/QN (NAND2X0)                 0.10      21.02 f
  Multiplier/add_50_I11/U113/QN (NAND3X0)                 0.16      21.18 r
  Multiplier/add_50_I11/U36/QN (NAND2X0)                  0.12      21.30 f
  Multiplier/add_50_I11/U141/QN (NAND3X0)                 0.14      21.44 r
  Multiplier/add_50_I11/U35/QN (NAND2X0)                  0.10      21.54 f
  Multiplier/add_50_I11/U164/QN (NAND3X0)                 0.18      21.72 r
  Multiplier/add_50_I11/U173/Q (XOR3X1)                   0.39      22.12 f
  Multiplier/add_50_I11/SUM[6] (sequential_DW01_add_21)
                                                          0.00      22.12 f
  Multiplier/U1500/Q (AO22X1)                             0.49      22.61 f
  Multiplier/add_50_I12/A[5] (sequential_DW01_add_20)     0.00      22.61 f
  Multiplier/add_50_I12/U201/ZN (INVX0)                   0.57      23.18 r
  Multiplier/add_50_I12/U12/Q (XNOR2X1)                   0.26      23.44 r
  Multiplier/add_50_I12/U26/Q (XOR2X1)                    0.21      23.65 f
  Multiplier/add_50_I12/SUM[5] (sequential_DW01_add_20)
                                                          0.00      23.65 f
  Multiplier/U575/Q (AO22X1)                              0.50      24.15 f
  Multiplier/add_50_I13/A[4] (sequential_DW01_add_19)     0.00      24.15 f
  Multiplier/add_50_I13/U24/ZN (INVX0)                    0.61      24.75 r
  Multiplier/add_50_I13/U14/QN (NAND2X0)                  0.09      24.84 f
  Multiplier/add_50_I13/U22/QN (NAND2X1)                  0.11      24.96 r
  Multiplier/add_50_I13/U97/Q (XOR2X1)                    0.19      25.15 r
  Multiplier/add_50_I13/SUM[4] (sequential_DW01_add_19)
                                                          0.00      25.15 r
  Multiplier/U1224/Q (AO22X1)                             0.47      25.61 r
  Multiplier/add_50_I14/A[3] (sequential_DW01_add_18)     0.00      25.61 r
  Multiplier/add_50_I14/U124/ZN (INVX0)                   0.49      26.10 f
  Multiplier/add_50_I14/U125/ZN (INVX0)                   0.10      26.20 r
  Multiplier/add_50_I14/U101/Q (XOR2X1)                   0.24      26.44 f
  Multiplier/add_50_I14/U102/Q (XOR2X1)                   0.19      26.63 r
  Multiplier/add_50_I14/SUM[3] (sequential_DW01_add_18)
                                                          0.00      26.63 r
  Multiplier/U1545/Q (AO22X1)                             0.48      27.11 r
  Multiplier/add_50_I15/A[2] (sequential_DW01_add_17)     0.00      27.11 r
  Multiplier/add_50_I15/U28/ZN (INVX0)                    0.58      27.69 f
  Multiplier/add_50_I15/U29/ZN (INVX0)                    0.09      27.78 r
  Multiplier/add_50_I15/U4/Q (XOR2X1)                     0.21      27.99 f
  Multiplier/add_50_I15/U160/Q (XOR2X1)                   0.18      28.18 r
  Multiplier/add_50_I15/SUM[2] (sequential_DW01_add_17)
                                                          0.00      28.18 r
  Multiplier/U891/Q (AO22X1)                              0.48      28.66 r
  Multiplier/add_50_I16/A[1] (sequential_DW01_add_16)     0.00      28.66 r
  Multiplier/add_50_I16/U86/Q (XOR2X1)                    1.10      29.77 f
  Multiplier/add_50_I16/SUM[1] (sequential_DW01_add_16)
                                                          0.00      29.77 f
  Multiplier/U1535/Q (AO22X2)                             0.52      30.28 f
  Multiplier/add_50_I17/A[0] (sequential_DW01_add_15)     0.00      30.28 f
  Multiplier/add_50_I17/U204/Q (XOR2X1)                   0.98      31.27 f
  Multiplier/add_50_I17/SUM[0] (sequential_DW01_add_15)
                                                          0.00      31.27 f
  Multiplier/U189/Q (AO22X1)                              0.48      31.75 f
  Multiplier/U1654/ZN (INVX0)                             0.48      32.23 r
  Multiplier/add_0_root_add_54_S2_ni/A[16] (sequential_DW01_inc_2)
                                                          0.00      32.23 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_16/SO (HADDX1)
                                                          0.85      33.08 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[16] (sequential_DW01_inc_2)
                                                          0.00      33.08 r
  Multiplier/U156/Q (AO22X1)                              0.46      33.54 r
  Multiplier/result[16] (sequential)                      0.00      33.54 r
  regresult/inp[16] (registerNbits_N64)                   0.00      33.54 r
  regresult/U58/Q (AND2X1)                                0.43      33.96 r
  regresult/out_reg[16]/D (DFFX1)                         0.04      34.00 r
  data arrival time                                                 34.00

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[16]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -34.00
  --------------------------------------------------------------------------
  slack (MET)                                                       35.88


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_17
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/CO (FADDX1)                   0.39      11.49 r
  Multiplier/add_50_I6/U90/QN (NAND2X0)                   0.11      11.59 f
  Multiplier/add_50_I6/U91/QN (NAND3X0)                   0.15      11.74 r
  Multiplier/add_50_I6/U179/QN (NAND2X0)                  0.10      11.85 f
  Multiplier/add_50_I6/U180/QN (NAND3X0)                  0.19      12.04 r
  Multiplier/add_50_I6/U182/QN (NAND2X0)                  0.12      12.16 f
  Multiplier/add_50_I6/U183/QN (NAND3X0)                  0.14      12.30 r
  Multiplier/add_50_I6/U87/QN (NAND2X0)                   0.10      12.40 f
  Multiplier/add_50_I6/U88/QN (NAND3X0)                   0.17      12.57 r
  Multiplier/add_50_I6/U131/QN (NAND2X0)                  0.12      12.69 f
  Multiplier/add_50_I6/U132/QN (NAND3X0)                  0.15      12.84 r
  Multiplier/add_50_I6/U159/QN (NAND2X0)                  0.12      12.96 f
  Multiplier/add_50_I6/U160/QN (NAND3X0)                  0.16      13.12 r
  Multiplier/add_50_I6/U188/QN (NAND2X0)                  0.10      13.22 f
  Multiplier/add_50_I6/U189/QN (NAND3X0)                  0.16      13.38 r
  Multiplier/add_50_I6/U192/QN (NAND2X0)                  0.10      13.49 f
  Multiplier/add_50_I6/U193/QN (NAND3X0)                  0.16      13.64 r
  Multiplier/add_50_I6/U51/Q (XOR2X1)                     0.24      13.88 f
  Multiplier/add_50_I6/U52/Q (XOR2X1)                     0.18      14.06 r
  Multiplier/add_50_I6/SUM[10] (sequential_DW01_add_26)
                                                          0.00      14.06 r
  Multiplier/U926/Q (AO22X1)                              0.48      14.54 r
  Multiplier/add_50_I7/A[9] (sequential_DW01_add_25)      0.00      14.54 r
  Multiplier/add_50_I7/U127/Q (XOR2X1)                    1.10      15.65 f
  Multiplier/add_50_I7/SUM[9] (sequential_DW01_add_25)
                                                          0.00      15.65 f
  Multiplier/U1572/Q (AO22X1)                             0.48      16.13 f
  Multiplier/add_50_I8/A[8] (sequential_DW01_add_24)      0.00      16.13 f
  Multiplier/add_50_I8/U54/ZN (INVX0)                     0.47      16.60 r
  Multiplier/add_50_I8/U55/ZN (INVX0)                     0.09      16.69 f
  Multiplier/add_50_I8/U194/Q (XOR3X1)                    0.36      17.05 r
  Multiplier/add_50_I8/SUM[8] (sequential_DW01_add_24)
                                                          0.00      17.05 r
  Multiplier/U1223/Q (AO22X1)                             0.48      17.53 r
  Multiplier/add_50_I9/A[7] (sequential_DW01_add_23)      0.00      17.53 r
  Multiplier/add_50_I9/U91/ZN (INVX0)                     0.59      18.12 f
  Multiplier/add_50_I9/U52/ZN (INVX0)                     0.09      18.21 r
  Multiplier/add_50_I9/U71/Q (XOR2X1)                     0.21      18.42 f
  Multiplier/add_50_I9/U183/Q (XOR2X1)                    0.20      18.62 f
  Multiplier/add_50_I9/SUM[7] (sequential_DW01_add_23)
                                                          0.00      18.62 f
  Multiplier/U1243/Q (AO22X1)                             0.50      19.12 f
  Multiplier/add_50_I10/A[6] (sequential_DW01_add_22)     0.00      19.12 f
  Multiplier/add_50_I10/U4/Q (XNOR2X1)                    0.96      20.08 r
  Multiplier/add_50_I10/U133/Q (XNOR2X1)                  0.23      20.31 r
  Multiplier/add_50_I10/SUM[6] (sequential_DW01_add_22)
                                                          0.00      20.31 r
  Multiplier/U1132/Q (AO22X1)                             0.48      20.79 r
  Multiplier/add_50_I11/A[5] (sequential_DW01_add_21)     0.00      20.79 r
  Multiplier/add_50_I11/U83/ZN (INVX0)                    0.59      21.39 f
  Multiplier/add_50_I11/U11/Q (XNOR3X1)                   0.32      21.70 r
  Multiplier/add_50_I11/SUM[5] (sequential_DW01_add_21)
                                                          0.00      21.70 r
  Multiplier/U1134/Q (AO22X1)                             0.48      22.19 r
  Multiplier/add_50_I12/A[4] (sequential_DW01_add_20)     0.00      22.19 r
  Multiplier/add_50_I12/U203/ZN (INVX0)                   0.59      22.78 f
  Multiplier/add_50_I12/U133/Q (XNOR2X1)                  0.24      23.02 r
  Multiplier/add_50_I12/U139/Q (XOR2X1)                   0.19      23.21 r
  Multiplier/add_50_I12/SUM[4] (sequential_DW01_add_20)
                                                          0.00      23.21 r
  Multiplier/U867/Q (AO22X1)                              0.54      23.75 r
  Multiplier/add_50_I13/A[3] (sequential_DW01_add_19)     0.00      23.75 r
  Multiplier/add_50_I13/U48/Q (XOR2X1)                    1.03      24.78 f
  Multiplier/add_50_I13/U49/Q (XOR2X1)                    0.21      24.99 f
  Multiplier/add_50_I13/SUM[3] (sequential_DW01_add_19)
                                                          0.00      24.99 f
  Multiplier/U1239/Q (AO22X1)                             0.50      25.48 f
  Multiplier/add_50_I14/A[2] (sequential_DW01_add_18)     0.00      25.48 f
  Multiplier/add_50_I14/U96/Q (XOR3X1)                    1.14      26.62 f
  Multiplier/add_50_I14/SUM[2] (sequential_DW01_add_18)
                                                          0.00      26.62 f
  Multiplier/U922/Q (AO22X1)                              0.50      27.12 f
  Multiplier/add_50_I15/A[1] (sequential_DW01_add_17)     0.00      27.12 f
  Multiplier/add_50_I15/U23/ZN (INVX0)                    0.56      27.68 r
  Multiplier/add_50_I15/U24/ZN (INVX0)                    0.08      27.76 f
  Multiplier/add_50_I15/U155/Q (XOR3X1)                   0.34      28.10 r
  Multiplier/add_50_I15/SUM[1] (sequential_DW01_add_17)
                                                          0.00      28.10 r
  Multiplier/U892/Q (AO22X1)                              0.48      28.58 r
  Multiplier/add_50_I16/A[0] (sequential_DW01_add_16)     0.00      28.58 r
  Multiplier/add_50_I16/U207/Q (XOR2X1)                   1.02      29.60 f
  Multiplier/add_50_I16/SUM[0] (sequential_DW01_add_16)
                                                          0.00      29.60 f
  Multiplier/U190/Q (AO22X1)                              0.48      30.08 f
  Multiplier/U1655/ZN (INVX0)                             0.48      30.56 r
  Multiplier/add_0_root_add_54_S2_ni/A[15] (sequential_DW01_inc_2)
                                                          0.00      30.56 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_15/SO (HADDX1)
                                                          0.85      31.41 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[15] (sequential_DW01_inc_2)
                                                          0.00      31.41 r
  Multiplier/U157/Q (AO22X1)                              0.46      31.87 r
  Multiplier/result[15] (sequential)                      0.00      31.87 r
  regresult/inp[15] (registerNbits_N64)                   0.00      31.87 r
  regresult/U59/Q (AND2X1)                                0.43      32.30 r
  regresult/out_reg[15]/D (DFFX1)                         0.04      32.33 r
  data arrival time                                                 32.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[15]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -32.33
  --------------------------------------------------------------------------
  slack (MET)                                                       37.55


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_18
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U192/QN (NAND2X0)                  0.12       8.81 f
  Multiplier/add_50_I4/U193/QN (NAND3X0)                  0.16       8.96 r
  Multiplier/add_50_I4/U71/QN (NAND2X0)                   0.10       9.07 f
  Multiplier/add_50_I4/U73/QN (NAND3X0)                   0.15       9.22 r
  Multiplier/add_50_I4/U169/QN (NAND2X0)                  0.12       9.33 f
  Multiplier/add_50_I4/U170/QN (NAND3X0)                  0.15       9.49 r
  Multiplier/add_50_I4/U82/QN (NAND2X0)                   0.10       9.59 f
  Multiplier/add_50_I4/U199/QN (NAND3X0)                  0.16       9.75 r
  Multiplier/add_50_I4/U1_9/S (FADDX1)                    0.37      10.12 f
  Multiplier/add_50_I4/SUM[9] (sequential_DW01_add_28)
                                                          0.00      10.12 f
  Multiplier/U1179/Q (AO22X1)                             0.50      10.62 f
  Multiplier/add_50_I5/A[8] (sequential_DW01_add_27)      0.00      10.62 f
  Multiplier/add_50_I5/U60/ZN (INVX0)                     0.61      11.23 r
  Multiplier/add_50_I5/U58/QN (NAND2X0)                   0.09      11.31 f
  Multiplier/add_50_I5/U59/QN (NAND2X0)                   0.12      11.44 r
  Multiplier/add_50_I5/U196/Q (XOR2X1)                    0.22      11.65 f
  Multiplier/add_50_I5/SUM[8] (sequential_DW01_add_27)
                                                          0.00      11.65 f
  Multiplier/U1166/Q (AO22X2)                             0.52      12.18 f
  Multiplier/add_50_I6/A[7] (sequential_DW01_add_26)      0.00      12.18 f
  Multiplier/add_50_I6/U18/ZN (INVX0)                     0.61      12.78 r
  Multiplier/add_50_I6/U14/QN (NAND2X0)                   0.08      12.87 f
  Multiplier/add_50_I6/U16/QN (NAND2X0)                   0.13      12.99 r
  Multiplier/add_50_I6/U157/Q (XOR2X1)                    0.22      13.21 f
  Multiplier/add_50_I6/SUM[7] (sequential_DW01_add_26)
                                                          0.00      13.21 f
  Multiplier/U259/Q (AO22X1)                              0.50      13.71 f
  Multiplier/add_50_I7/A[6] (sequential_DW01_add_25)      0.00      13.71 f
  Multiplier/add_50_I7/U6/Q (XNOR2X1)                     0.96      14.67 r
  Multiplier/add_50_I7/U109/Q (XNOR2X1)                   0.21      14.88 f
  Multiplier/add_50_I7/SUM[6] (sequential_DW01_add_25)
                                                          0.00      14.88 f
  Multiplier/U252/Q (AO22X1)                              0.50      15.38 f
  Multiplier/add_50_I8/A[5] (sequential_DW01_add_24)      0.00      15.38 f
  Multiplier/add_50_I8/U150/Q (XOR3X1)                    1.14      16.51 f
  Multiplier/add_50_I8/SUM[5] (sequential_DW01_add_24)
                                                          0.00      16.51 f
  Multiplier/U1167/Q (AO22X2)                             0.52      17.03 f
  Multiplier/add_50_I9/A[4] (sequential_DW01_add_23)      0.00      17.03 f
  Multiplier/add_50_I9/U20/ZN (INVX0)                     0.56      17.60 r
  Multiplier/add_50_I9/U21/ZN (INVX0)                     0.08      17.68 f
  Multiplier/add_50_I9/U120/Q (XOR3X1)                    0.34      18.02 r
  Multiplier/add_50_I9/SUM[4] (sequential_DW01_add_23)
                                                          0.00      18.02 r
  Multiplier/U241/Q (AO22X1)                              0.49      18.51 r
  Multiplier/add_50_I10/A[3] (sequential_DW01_add_22)     0.00      18.51 r
  Multiplier/add_50_I10/U147/Q (XOR3X1)                   1.11      19.62 f
  Multiplier/add_50_I10/SUM[3] (sequential_DW01_add_22)
                                                          0.00      19.62 f
  Multiplier/U237/Q (AO22X1)                              0.48      20.10 f
  Multiplier/add_50_I11/A[2] (sequential_DW01_add_21)     0.00      20.10 f
  Multiplier/add_50_I11/U181/ZN (INVX0)                   0.47      20.57 r
  Multiplier/add_50_I11/U182/ZN (INVX0)                   0.09      20.67 f
  Multiplier/add_50_I11/U105/Q (XOR3X1)                   0.37      21.04 f
  Multiplier/add_50_I11/SUM[2] (sequential_DW01_add_21)
                                                          0.00      21.04 f
  Multiplier/U234/Q (AO22X1)                              0.50      21.54 f
  Multiplier/add_50_I12/A[1] (sequential_DW01_add_20)     0.00      21.54 f
  Multiplier/add_50_I12/U38/QN (NAND2X0)                  0.54      22.08 r
  Multiplier/add_50_I12/U40/QN (NAND3X0)                  0.13      22.21 f
  Multiplier/add_50_I12/U33/Q (XNOR2X1)                   0.27      22.48 r
  Multiplier/add_50_I12/U25/Q (XOR2X1)                    0.21      22.69 f
  Multiplier/add_50_I12/SUM[2] (sequential_DW01_add_20)
                                                          0.00      22.69 f
  Multiplier/U231/Q (AO22X1)                              0.53      23.22 f
  Multiplier/add_50_I13/A[1] (sequential_DW01_add_19)     0.00      23.22 f
  Multiplier/add_50_I13/U42/ZN (INVX0)                    0.40      23.62 r
  Multiplier/add_50_I13/U43/ZN (INVX0)                    0.11      23.73 f
  Multiplier/add_50_I13/U1_1/CO (FADDX1)                  0.39      24.13 f
  Multiplier/add_50_I13/U26/Q (XOR2X1)                    0.23      24.35 f
  Multiplier/add_50_I13/U27/Q (XOR2X1)                    0.18      24.54 r
  Multiplier/add_50_I13/SUM[2] (sequential_DW01_add_19)
                                                          0.00      24.54 r
  Multiplier/U1254/Q (AO22X1)                             0.47      25.00 r
  Multiplier/add_50_I14/A[1] (sequential_DW01_add_18)     0.00      25.00 r
  Multiplier/add_50_I14/U94/ZN (INVX0)                    0.48      25.49 f
  Multiplier/add_50_I14/U95/ZN (INVX0)                    0.12      25.61 r
  Multiplier/add_50_I14/U1_1/S (FADDX1)                   0.42      26.03 f
  Multiplier/add_50_I14/SUM[1] (sequential_DW01_add_18)
                                                          0.00      26.03 f
  Multiplier/U1253/Q (AO22X1)                             0.50      26.53 f
  Multiplier/add_50_I15/A[0] (sequential_DW01_add_17)     0.00      26.53 f
  Multiplier/add_50_I15/U203/Q (XOR2X1)                   0.98      27.51 f
  Multiplier/add_50_I15/SUM[0] (sequential_DW01_add_17)
                                                          0.00      27.51 f
  Multiplier/U191/Q (AO22X1)                              0.48      27.99 f
  Multiplier/U1656/ZN (INVX0)                             0.48      28.47 r
  Multiplier/add_0_root_add_54_S2_ni/A[14] (sequential_DW01_inc_2)
                                                          0.00      28.47 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_14/SO (HADDX1)
                                                          0.85      29.32 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[14] (sequential_DW01_inc_2)
                                                          0.00      29.32 r
  Multiplier/U158/Q (AO22X1)                              0.46      29.78 r
  Multiplier/result[14] (sequential)                      0.00      29.78 r
  regresult/inp[14] (registerNbits_N64)                   0.00      29.78 r
  regresult/U60/Q (AND2X1)                                0.43      30.20 r
  regresult/out_reg[14]/D (DFFX1)                         0.04      30.24 r
  data arrival time                                                 30.24

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[14]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -30.24
  --------------------------------------------------------------------------
  slack (MET)                                                       39.64


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_19
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U192/QN (NAND2X0)                  0.12       8.81 f
  Multiplier/add_50_I4/U193/QN (NAND3X0)                  0.16       8.96 r
  Multiplier/add_50_I4/U71/QN (NAND2X0)                   0.10       9.07 f
  Multiplier/add_50_I4/U73/QN (NAND3X0)                   0.15       9.22 r
  Multiplier/add_50_I4/U169/QN (NAND2X0)                  0.12       9.33 f
  Multiplier/add_50_I4/U170/QN (NAND3X0)                  0.15       9.49 r
  Multiplier/add_50_I4/U82/QN (NAND2X0)                   0.10       9.59 f
  Multiplier/add_50_I4/U199/QN (NAND3X0)                  0.16       9.75 r
  Multiplier/add_50_I4/U1_9/S (FADDX1)                    0.37      10.12 f
  Multiplier/add_50_I4/SUM[9] (sequential_DW01_add_28)
                                                          0.00      10.12 f
  Multiplier/U1179/Q (AO22X1)                             0.50      10.62 f
  Multiplier/add_50_I5/A[8] (sequential_DW01_add_27)      0.00      10.62 f
  Multiplier/add_50_I5/U60/ZN (INVX0)                     0.61      11.23 r
  Multiplier/add_50_I5/U58/QN (NAND2X0)                   0.09      11.31 f
  Multiplier/add_50_I5/U59/QN (NAND2X0)                   0.12      11.44 r
  Multiplier/add_50_I5/U196/Q (XOR2X1)                    0.22      11.65 f
  Multiplier/add_50_I5/SUM[8] (sequential_DW01_add_27)
                                                          0.00      11.65 f
  Multiplier/U1166/Q (AO22X2)                             0.52      12.18 f
  Multiplier/add_50_I6/A[7] (sequential_DW01_add_26)      0.00      12.18 f
  Multiplier/add_50_I6/U18/ZN (INVX0)                     0.61      12.78 r
  Multiplier/add_50_I6/U14/QN (NAND2X0)                   0.08      12.87 f
  Multiplier/add_50_I6/U16/QN (NAND2X0)                   0.13      12.99 r
  Multiplier/add_50_I6/U157/Q (XOR2X1)                    0.22      13.21 f
  Multiplier/add_50_I6/SUM[7] (sequential_DW01_add_26)
                                                          0.00      13.21 f
  Multiplier/U259/Q (AO22X1)                              0.50      13.71 f
  Multiplier/add_50_I7/A[6] (sequential_DW01_add_25)      0.00      13.71 f
  Multiplier/add_50_I7/U6/Q (XNOR2X1)                     0.96      14.67 r
  Multiplier/add_50_I7/U109/Q (XNOR2X1)                   0.21      14.88 f
  Multiplier/add_50_I7/SUM[6] (sequential_DW01_add_25)
                                                          0.00      14.88 f
  Multiplier/U252/Q (AO22X1)                              0.50      15.38 f
  Multiplier/add_50_I8/A[5] (sequential_DW01_add_24)      0.00      15.38 f
  Multiplier/add_50_I8/U150/Q (XOR3X1)                    1.14      16.51 f
  Multiplier/add_50_I8/SUM[5] (sequential_DW01_add_24)
                                                          0.00      16.51 f
  Multiplier/U1167/Q (AO22X2)                             0.52      17.03 f
  Multiplier/add_50_I9/A[4] (sequential_DW01_add_23)      0.00      17.03 f
  Multiplier/add_50_I9/U20/ZN (INVX0)                     0.56      17.60 r
  Multiplier/add_50_I9/U21/ZN (INVX0)                     0.08      17.68 f
  Multiplier/add_50_I9/U120/Q (XOR3X1)                    0.34      18.02 r
  Multiplier/add_50_I9/SUM[4] (sequential_DW01_add_23)
                                                          0.00      18.02 r
  Multiplier/U241/Q (AO22X1)                              0.49      18.51 r
  Multiplier/add_50_I10/A[3] (sequential_DW01_add_22)     0.00      18.51 r
  Multiplier/add_50_I10/U147/Q (XOR3X1)                   1.11      19.62 f
  Multiplier/add_50_I10/SUM[3] (sequential_DW01_add_22)
                                                          0.00      19.62 f
  Multiplier/U237/Q (AO22X1)                              0.48      20.10 f
  Multiplier/add_50_I11/A[2] (sequential_DW01_add_21)     0.00      20.10 f
  Multiplier/add_50_I11/U181/ZN (INVX0)                   0.47      20.57 r
  Multiplier/add_50_I11/U182/ZN (INVX0)                   0.09      20.67 f
  Multiplier/add_50_I11/U105/Q (XOR3X1)                   0.37      21.04 f
  Multiplier/add_50_I11/SUM[2] (sequential_DW01_add_21)
                                                          0.00      21.04 f
  Multiplier/U234/Q (AO22X1)                              0.50      21.54 f
  Multiplier/add_50_I12/A[1] (sequential_DW01_add_20)     0.00      21.54 f
  Multiplier/add_50_I12/U38/QN (NAND2X0)                  0.54      22.08 r
  Multiplier/add_50_I12/U40/QN (NAND3X0)                  0.13      22.21 f
  Multiplier/add_50_I12/U33/Q (XNOR2X1)                   0.27      22.48 r
  Multiplier/add_50_I12/U25/Q (XOR2X1)                    0.19      22.67 r
  Multiplier/add_50_I12/SUM[2] (sequential_DW01_add_20)
                                                          0.00      22.67 r
  Multiplier/U231/Q (AO22X1)                              0.52      23.19 r
  Multiplier/add_50_I13/A[1] (sequential_DW01_add_19)     0.00      23.19 r
  Multiplier/add_50_I13/U42/ZN (INVX0)                    0.42      23.61 f
  Multiplier/add_50_I13/U43/ZN (INVX0)                    0.12      23.73 r
  Multiplier/add_50_I13/U1_1/S (FADDX1)                   0.42      24.15 f
  Multiplier/add_50_I13/SUM[1] (sequential_DW01_add_19)
                                                          0.00      24.15 f
  Multiplier/U795/Q (AO22X1)                              0.50      24.64 f
  Multiplier/add_50_I14/A[0] (sequential_DW01_add_18)     0.00      24.64 f
  Multiplier/add_50_I14/U208/Q (XOR2X1)                   0.98      25.62 f
  Multiplier/add_50_I14/SUM[0] (sequential_DW01_add_18)
                                                          0.00      25.62 f
  Multiplier/U192/Q (AO22X1)                              0.48      26.11 f
  Multiplier/U1657/ZN (INVX0)                             0.48      26.58 r
  Multiplier/add_0_root_add_54_S2_ni/A[13] (sequential_DW01_inc_2)
                                                          0.00      26.58 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_13/SO (HADDX1)
                                                          0.85      27.43 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[13] (sequential_DW01_inc_2)
                                                          0.00      27.43 r
  Multiplier/U159/Q (AO22X1)                              0.46      27.89 r
  Multiplier/result[13] (sequential)                      0.00      27.89 r
  regresult/inp[13] (registerNbits_N64)                   0.00      27.89 r
  regresult/U61/Q (AND2X1)                                0.43      28.32 r
  regresult/out_reg[13]/D (DFFX1)                         0.04      28.36 r
  data arrival time                                                 28.36

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[13]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -28.36
  --------------------------------------------------------------------------
  slack (MET)                                                       41.53


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_23
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_20
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U192/QN (NAND2X0)                  0.12       8.81 f
  Multiplier/add_50_I4/U193/QN (NAND3X0)                  0.16       8.96 r
  Multiplier/add_50_I4/U71/QN (NAND2X0)                   0.10       9.07 f
  Multiplier/add_50_I4/U73/QN (NAND3X0)                   0.15       9.22 r
  Multiplier/add_50_I4/U169/QN (NAND2X0)                  0.12       9.33 f
  Multiplier/add_50_I4/U170/QN (NAND3X0)                  0.15       9.49 r
  Multiplier/add_50_I4/U82/QN (NAND2X0)                   0.10       9.59 f
  Multiplier/add_50_I4/U199/QN (NAND3X0)                  0.16       9.75 r
  Multiplier/add_50_I4/U1_9/S (FADDX1)                    0.37      10.12 f
  Multiplier/add_50_I4/SUM[9] (sequential_DW01_add_28)
                                                          0.00      10.12 f
  Multiplier/U1179/Q (AO22X1)                             0.50      10.62 f
  Multiplier/add_50_I5/A[8] (sequential_DW01_add_27)      0.00      10.62 f
  Multiplier/add_50_I5/U60/ZN (INVX0)                     0.61      11.23 r
  Multiplier/add_50_I5/U58/QN (NAND2X0)                   0.09      11.31 f
  Multiplier/add_50_I5/U59/QN (NAND2X0)                   0.12      11.44 r
  Multiplier/add_50_I5/U196/Q (XOR2X1)                    0.22      11.65 f
  Multiplier/add_50_I5/SUM[8] (sequential_DW01_add_27)
                                                          0.00      11.65 f
  Multiplier/U1166/Q (AO22X2)                             0.52      12.18 f
  Multiplier/add_50_I6/A[7] (sequential_DW01_add_26)      0.00      12.18 f
  Multiplier/add_50_I6/U18/ZN (INVX0)                     0.61      12.78 r
  Multiplier/add_50_I6/U14/QN (NAND2X0)                   0.08      12.87 f
  Multiplier/add_50_I6/U16/QN (NAND2X0)                   0.13      12.99 r
  Multiplier/add_50_I6/U157/Q (XOR2X1)                    0.22      13.21 f
  Multiplier/add_50_I6/SUM[7] (sequential_DW01_add_26)
                                                          0.00      13.21 f
  Multiplier/U259/Q (AO22X1)                              0.50      13.71 f
  Multiplier/add_50_I7/A[6] (sequential_DW01_add_25)      0.00      13.71 f
  Multiplier/add_50_I7/U6/Q (XNOR2X1)                     0.96      14.67 r
  Multiplier/add_50_I7/U109/Q (XNOR2X1)                   0.21      14.88 f
  Multiplier/add_50_I7/SUM[6] (sequential_DW01_add_25)
                                                          0.00      14.88 f
  Multiplier/U252/Q (AO22X1)                              0.50      15.38 f
  Multiplier/add_50_I8/A[5] (sequential_DW01_add_24)      0.00      15.38 f
  Multiplier/add_50_I8/U150/Q (XOR3X1)                    1.14      16.51 f
  Multiplier/add_50_I8/SUM[5] (sequential_DW01_add_24)
                                                          0.00      16.51 f
  Multiplier/U1167/Q (AO22X2)                             0.52      17.03 f
  Multiplier/add_50_I9/A[4] (sequential_DW01_add_23)      0.00      17.03 f
  Multiplier/add_50_I9/U20/ZN (INVX0)                     0.56      17.60 r
  Multiplier/add_50_I9/U21/ZN (INVX0)                     0.08      17.68 f
  Multiplier/add_50_I9/U120/Q (XOR3X1)                    0.34      18.02 r
  Multiplier/add_50_I9/SUM[4] (sequential_DW01_add_23)
                                                          0.00      18.02 r
  Multiplier/U241/Q (AO22X1)                              0.49      18.51 r
  Multiplier/add_50_I10/A[3] (sequential_DW01_add_22)     0.00      18.51 r
  Multiplier/add_50_I10/U147/Q (XOR3X1)                   1.11      19.62 f
  Multiplier/add_50_I10/SUM[3] (sequential_DW01_add_22)
                                                          0.00      19.62 f
  Multiplier/U237/Q (AO22X1)                              0.48      20.10 f
  Multiplier/add_50_I11/A[2] (sequential_DW01_add_21)     0.00      20.10 f
  Multiplier/add_50_I11/U181/ZN (INVX0)                   0.47      20.57 r
  Multiplier/add_50_I11/U182/ZN (INVX0)                   0.09      20.67 f
  Multiplier/add_50_I11/U105/Q (XOR3X1)                   0.36      21.03 r
  Multiplier/add_50_I11/SUM[2] (sequential_DW01_add_21)
                                                          0.00      21.03 r
  Multiplier/U234/Q (AO22X1)                              0.48      21.51 r
  Multiplier/add_50_I12/A[1] (sequential_DW01_add_20)     0.00      21.51 r
  Multiplier/add_50_I12/U204/ZN (INVX0)                   0.59      22.10 f
  Multiplier/add_50_I12/U205/ZN (INVX0)                   0.08      22.18 r
  Multiplier/add_50_I12/U36/Q (XOR3X1)                    0.35      22.53 r
  Multiplier/add_50_I12/SUM[1] (sequential_DW01_add_20)
                                                          0.00      22.53 r
  Multiplier/U232/Q (AO22X1)                              0.48      23.01 r
  Multiplier/add_50_I13/A[0] (sequential_DW01_add_19)     0.00      23.01 r
  Multiplier/add_50_I13/U171/Q (XOR2X1)                   1.02      24.03 f
  Multiplier/add_50_I13/SUM[0] (sequential_DW01_add_19)
                                                          0.00      24.03 f
  Multiplier/U193/Q (AO22X1)                              0.48      24.51 f
  Multiplier/U1658/ZN (INVX0)                             0.48      24.99 r
  Multiplier/add_0_root_add_54_S2_ni/A[12] (sequential_DW01_inc_2)
                                                          0.00      24.99 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_12/SO (HADDX1)
                                                          0.85      25.83 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[12] (sequential_DW01_inc_2)
                                                          0.00      25.83 r
  Multiplier/U160/Q (AO22X1)                              0.46      26.29 r
  Multiplier/result[12] (sequential)                      0.00      26.29 r
  regresult/inp[12] (registerNbits_N64)                   0.00      26.29 r
  regresult/U62/Q (AND2X1)                                0.43      26.72 r
  regresult/out_reg[12]/D (DFFX1)                         0.04      26.76 r
  data arrival time                                                 26.76

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[12]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -26.76
  --------------------------------------------------------------------------
  slack (MET)                                                       43.13


  Startpoint: regmultiplicand/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_29
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_21
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[2]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[2] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[2] (sequential)                            0.00       0.30 f
  Multiplier/U1738/ZN (INVX0)                             0.50       0.79 r
  Multiplier/add_0_root_add_32_ni/A[2] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U25/ZN (INVX0)          0.54       1.33 f
  Multiplier/add_0_root_add_32_ni/U22/QN (NOR2X0)         0.12       1.45 r
  Multiplier/add_0_root_add_32_ni/U17/QN (NAND2X0)        0.10       1.55 f
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.13       1.69 r
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.15       1.84 r
  Multiplier/add_0_root_add_32_ni/U9/Q (XOR2X1)           0.20       2.04 r
  Multiplier/add_0_root_add_32_ni/SUM[10] (sequential_DW01_inc_1)
                                                          0.00       2.04 r
  Multiplier/U36/Q (AO22X2)                               0.53       2.56 r
  Multiplier/U1594/Z (DELLN1X2)                           1.07       3.64 r
  Multiplier/U1523/Q (AND2X4)                             0.60       4.24 r
  Multiplier/add_50_I2/A[9] (sequential_DW01_add_30)      0.00       4.24 r
  Multiplier/add_50_I2/U1_9/S (FADDX2)                    2.23       6.47 f
  Multiplier/add_50_I2/SUM[9] (sequential_DW01_add_30)
                                                          0.00       6.47 f
  Multiplier/U1180/Q (AO22X1)                             0.55       7.02 f
  Multiplier/add_50_I3/A[8] (sequential_DW01_add_29)      0.00       7.02 f
  Multiplier/add_50_I3/U173/ZN (INVX0)                    0.52       7.54 r
  Multiplier/add_50_I3/U24/Q (XNOR2X1)                    0.24       7.78 r
  Multiplier/add_50_I3/U169/Q (XOR2X1)                    0.21       7.99 f
  Multiplier/add_50_I3/SUM[8] (sequential_DW01_add_29)
                                                          0.00       7.99 f
  Multiplier/U1197/Q (AO22X1)                             0.50       8.49 f
  Multiplier/add_50_I4/A[7] (sequential_DW01_add_28)      0.00       8.49 f
  Multiplier/add_50_I4/U51/ZN (INVX0)                     0.61       9.09 r
  Multiplier/add_50_I4/U47/QN (NAND2X0)                   0.08       9.17 f
  Multiplier/add_50_I4/U49/QN (NAND2X0)                   0.12       9.29 r
  Multiplier/add_50_I4/U167/Q (XOR2X1)                    0.20       9.49 r
  Multiplier/add_50_I4/SUM[7] (sequential_DW01_add_28)
                                                          0.00       9.49 r
  Multiplier/U278/Q (AO22X1)                              0.47       9.96 r
  Multiplier/add_50_I5/A[6] (sequential_DW01_add_27)      0.00       9.96 r
  Multiplier/add_50_I5/U183/ZN (INVX0)                    0.49      10.45 f
  Multiplier/add_50_I5/U184/ZN (INVX0)                    0.10      10.55 r
  Multiplier/add_50_I5/U35/Q (XOR2X1)                     0.24      10.79 f
  Multiplier/add_50_I5/U166/Q (XOR2X1)                    0.18      10.97 r
  Multiplier/add_50_I5/SUM[6] (sequential_DW01_add_27)
                                                          0.00      10.97 r
  Multiplier/U1147/Q (AO22X1)                             0.48      11.46 r
  Multiplier/add_50_I6/A[5] (sequential_DW01_add_26)      0.00      11.46 r
  Multiplier/add_50_I6/U84/Q (XOR2X1)                     1.11      12.57 f
  Multiplier/add_50_I6/U85/Q (XOR2X1)                     0.18      12.75 r
  Multiplier/add_50_I6/SUM[5] (sequential_DW01_add_26)
                                                          0.00      12.75 r
  Multiplier/U261/Q (AO22X1)                              0.47      13.22 r
  Multiplier/add_50_I7/A[4] (sequential_DW01_add_25)      0.00      13.22 r
  Multiplier/add_50_I7/U173/ZN (INVX0)                    0.49      13.70 f
  Multiplier/add_50_I7/U174/ZN (INVX0)                    0.11      13.81 r
  Multiplier/add_50_I7/U1_4/S (FADDX1)                    0.36      14.17 f
  Multiplier/add_50_I7/SUM[4] (sequential_DW01_add_25)
                                                          0.00      14.17 f
  Multiplier/U254/Q (AO22X1)                              0.50      14.67 f
  Multiplier/add_50_I8/A[3] (sequential_DW01_add_24)      0.00      14.67 f
  Multiplier/add_50_I8/U77/Q (XOR2X1)                     1.05      15.72 r
  Multiplier/add_50_I8/SUM[3] (sequential_DW01_add_24)
                                                          0.00      15.72 r
  Multiplier/U248/Q (AO22X1)                              0.48      16.20 r
  Multiplier/add_50_I9/A[2] (sequential_DW01_add_23)      0.00      16.20 r
  Multiplier/add_50_I9/U100/Q (XOR2X1)                    1.09      17.29 r
  Multiplier/add_50_I9/SUM[2] (sequential_DW01_add_23)
                                                          0.00      17.29 r
  Multiplier/U243/Q (AO22X1)                              0.47      17.76 r
  Multiplier/add_50_I10/A[1] (sequential_DW01_add_22)     0.00      17.76 r
  Multiplier/add_50_I10/U84/ZN (INVX0)                    0.48      18.24 f
  Multiplier/add_50_I10/U85/ZN (INVX0)                    0.12      18.36 r
  Multiplier/add_50_I10/U1_1/CO (FADDX1)                  0.39      18.75 r
  Multiplier/add_50_I10/U59/Q (XOR2X1)                    0.23      18.99 f
  Multiplier/add_50_I10/U60/Q (XOR2X1)                    0.19      19.17 r
  Multiplier/add_50_I10/SUM[2] (sequential_DW01_add_22)
                                                          0.00      19.17 r
  Multiplier/U238/Q (AO22X1)                              0.47      19.64 r
  Multiplier/add_50_I11/A[1] (sequential_DW01_add_21)     0.00      19.64 r
  Multiplier/add_50_I11/U186/ZN (INVX0)                   0.49      20.13 f
  Multiplier/add_50_I11/U187/ZN (INVX0)                   0.10      20.23 r
  Multiplier/add_50_I11/U28/Q (XOR2X1)                    0.21      20.44 r
  Multiplier/add_50_I11/SUM[1] (sequential_DW01_add_21)
                                                          0.00      20.44 r
  Multiplier/U1377/Q (AO22X1)                             0.48      20.92 r
  Multiplier/add_50_I12/A[0] (sequential_DW01_add_20)     0.00      20.92 r
  Multiplier/add_50_I12/U199/Q (XOR2X1)                   1.02      21.94 f
  Multiplier/add_50_I12/SUM[0] (sequential_DW01_add_20)
                                                          0.00      21.94 f
  Multiplier/U194/Q (AO22X1)                              0.48      22.42 f
  Multiplier/U1659/ZN (INVX0)                             0.48      22.90 r
  Multiplier/add_0_root_add_54_S2_ni/A[11] (sequential_DW01_inc_2)
                                                          0.00      22.90 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_11/SO (HADDX1)
                                                          0.85      23.75 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[11] (sequential_DW01_inc_2)
                                                          0.00      23.75 r
  Multiplier/U161/Q (AO22X1)                              0.46      24.21 r
  Multiplier/result[11] (sequential)                      0.00      24.21 r
  regresult/inp[11] (registerNbits_N64)                   0.00      24.21 r
  regresult/U63/Q (AND2X1)                                0.43      24.64 r
  regresult/out_reg[11]/D (DFFX1)                         0.04      24.67 r
  data arrival time                                                 24.67

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[11]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -24.67
  --------------------------------------------------------------------------
  slack (MET)                                                       45.21


  Startpoint: regmultiplicand/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_1
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_29
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_22
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[2]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[2] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[2] (sequential)                            0.00       0.30 f
  Multiplier/U1738/ZN (INVX0)                             0.50       0.79 r
  Multiplier/add_0_root_add_32_ni/A[2] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U25/ZN (INVX0)          0.54       1.33 f
  Multiplier/add_0_root_add_32_ni/U22/QN (NOR2X0)         0.12       1.45 r
  Multiplier/add_0_root_add_32_ni/U17/QN (NAND2X0)        0.10       1.55 f
  Multiplier/add_0_root_add_32_ni/U15/QN (NOR2X0)         0.13       1.69 r
  Multiplier/add_0_root_add_32_ni/U6/Q (AND2X1)           0.15       1.84 r
  Multiplier/add_0_root_add_32_ni/U9/Q (XOR2X1)           0.20       2.04 r
  Multiplier/add_0_root_add_32_ni/SUM[10] (sequential_DW01_inc_1)
                                                          0.00       2.04 r
  Multiplier/U36/Q (AO22X2)                               0.53       2.56 r
  Multiplier/U1594/Z (DELLN1X2)                           1.07       3.64 r
  Multiplier/U1523/Q (AND2X4)                             0.60       4.24 r
  Multiplier/add_50_I2/A[9] (sequential_DW01_add_30)      0.00       4.24 r
  Multiplier/add_50_I2/U1_9/S (FADDX2)                    2.23       6.47 f
  Multiplier/add_50_I2/SUM[9] (sequential_DW01_add_30)
                                                          0.00       6.47 f
  Multiplier/U1180/Q (AO22X1)                             0.55       7.02 f
  Multiplier/add_50_I3/A[8] (sequential_DW01_add_29)      0.00       7.02 f
  Multiplier/add_50_I3/U173/ZN (INVX0)                    0.52       7.54 r
  Multiplier/add_50_I3/U24/Q (XNOR2X1)                    0.24       7.78 r
  Multiplier/add_50_I3/U169/Q (XOR2X1)                    0.21       7.99 f
  Multiplier/add_50_I3/SUM[8] (sequential_DW01_add_29)
                                                          0.00       7.99 f
  Multiplier/U1197/Q (AO22X1)                             0.50       8.49 f
  Multiplier/add_50_I4/A[7] (sequential_DW01_add_28)      0.00       8.49 f
  Multiplier/add_50_I4/U51/ZN (INVX0)                     0.61       9.09 r
  Multiplier/add_50_I4/U47/QN (NAND2X0)                   0.08       9.17 f
  Multiplier/add_50_I4/U49/QN (NAND2X0)                   0.12       9.29 r
  Multiplier/add_50_I4/U167/Q (XOR2X1)                    0.20       9.49 r
  Multiplier/add_50_I4/SUM[7] (sequential_DW01_add_28)
                                                          0.00       9.49 r
  Multiplier/U278/Q (AO22X1)                              0.47       9.96 r
  Multiplier/add_50_I5/A[6] (sequential_DW01_add_27)      0.00       9.96 r
  Multiplier/add_50_I5/U183/ZN (INVX0)                    0.49      10.45 f
  Multiplier/add_50_I5/U184/ZN (INVX0)                    0.10      10.55 r
  Multiplier/add_50_I5/U35/Q (XOR2X1)                     0.24      10.79 f
  Multiplier/add_50_I5/U166/Q (XOR2X1)                    0.18      10.97 r
  Multiplier/add_50_I5/SUM[6] (sequential_DW01_add_27)
                                                          0.00      10.97 r
  Multiplier/U1147/Q (AO22X1)                             0.48      11.46 r
  Multiplier/add_50_I6/A[5] (sequential_DW01_add_26)      0.00      11.46 r
  Multiplier/add_50_I6/U84/Q (XOR2X1)                     1.11      12.57 f
  Multiplier/add_50_I6/U85/Q (XOR2X1)                     0.18      12.75 r
  Multiplier/add_50_I6/SUM[5] (sequential_DW01_add_26)
                                                          0.00      12.75 r
  Multiplier/U261/Q (AO22X1)                              0.47      13.22 r
  Multiplier/add_50_I7/A[4] (sequential_DW01_add_25)      0.00      13.22 r
  Multiplier/add_50_I7/U173/ZN (INVX0)                    0.49      13.70 f
  Multiplier/add_50_I7/U174/ZN (INVX0)                    0.11      13.81 r
  Multiplier/add_50_I7/U1_4/S (FADDX1)                    0.36      14.17 f
  Multiplier/add_50_I7/SUM[4] (sequential_DW01_add_25)
                                                          0.00      14.17 f
  Multiplier/U254/Q (AO22X1)                              0.50      14.67 f
  Multiplier/add_50_I8/A[3] (sequential_DW01_add_24)      0.00      14.67 f
  Multiplier/add_50_I8/U77/Q (XOR2X1)                     1.05      15.72 r
  Multiplier/add_50_I8/SUM[3] (sequential_DW01_add_24)
                                                          0.00      15.72 r
  Multiplier/U248/Q (AO22X1)                              0.48      16.20 r
  Multiplier/add_50_I9/A[2] (sequential_DW01_add_23)      0.00      16.20 r
  Multiplier/add_50_I9/U100/Q (XOR2X1)                    1.09      17.29 r
  Multiplier/add_50_I9/SUM[2] (sequential_DW01_add_23)
                                                          0.00      17.29 r
  Multiplier/U243/Q (AO22X1)                              0.47      17.76 r
  Multiplier/add_50_I10/A[1] (sequential_DW01_add_22)     0.00      17.76 r
  Multiplier/add_50_I10/U84/ZN (INVX0)                    0.48      18.24 f
  Multiplier/add_50_I10/U85/ZN (INVX0)                    0.12      18.36 r
  Multiplier/add_50_I10/U1_1/S (FADDX1)                   0.42      18.78 f
  Multiplier/add_50_I10/SUM[1] (sequential_DW01_add_22)
                                                          0.00      18.78 f
  Multiplier/U793/Q (AO22X1)                              0.49      19.28 f
  Multiplier/add_50_I11/A[0] (sequential_DW01_add_21)     0.00      19.28 f
  Multiplier/add_50_I11/U177/Q (XOR2X1)                   0.98      20.26 f
  Multiplier/add_50_I11/SUM[0] (sequential_DW01_add_21)
                                                          0.00      20.26 f
  Multiplier/U195/Q (AO22X1)                              0.48      20.74 f
  Multiplier/U1660/ZN (INVX0)                             0.48      21.22 r
  Multiplier/add_0_root_add_54_S2_ni/A[10] (sequential_DW01_inc_2)
                                                          0.00      21.22 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_10/SO (HADDX1)
                                                          0.85      22.07 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[10] (sequential_DW01_inc_2)
                                                          0.00      22.07 r
  Multiplier/U162/Q (AO22X1)                              0.46      22.53 r
  Multiplier/result[10] (sequential)                      0.00      22.53 r
  regresult/inp[10] (registerNbits_N64)                   0.00      22.53 r
  regresult/U64/Q (AND2X1)                                0.43      22.96 r
  regresult/out_reg[10]/D (DFFX1)                         0.04      22.99 r
  data arrival time                                                 22.99

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[10]/CLK (DFFX1)                       0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -22.99
  --------------------------------------------------------------------------
  slack (MET)                                                       46.89


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_24
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U192/QN (NAND2X0)                  0.12       8.81 f
  Multiplier/add_50_I4/U193/QN (NAND3X0)                  0.16       8.96 r
  Multiplier/add_50_I4/U69/Q (XOR2X1)                     0.23       9.19 f
  Multiplier/add_50_I4/SUM[6] (sequential_DW01_add_28)
                                                          0.00       9.19 f
  Multiplier/U279/Q (AO22X1)                              0.50       9.69 f
  Multiplier/add_50_I5/A[5] (sequential_DW01_add_27)      0.00       9.69 f
  Multiplier/add_50_I5/U162/Q (XOR3X1)                    1.14      10.83 f
  Multiplier/add_50_I5/SUM[5] (sequential_DW01_add_27)
                                                          0.00      10.83 f
  Multiplier/U270/Q (AO22X1)                              0.50      11.33 f
  Multiplier/add_50_I6/A[4] (sequential_DW01_add_26)      0.00      11.33 f
  Multiplier/add_50_I6/U3/Q (XOR3X1)                      1.14      12.47 f
  Multiplier/add_50_I6/SUM[4] (sequential_DW01_add_26)
                                                          0.00      12.47 f
  Multiplier/U1021/Q (AO22X2)                             0.52      12.99 f
  Multiplier/add_50_I7/A[3] (sequential_DW01_add_25)      0.00      12.99 f
  Multiplier/add_50_I7/U16/ZN (INVX0)                     0.56      13.55 r
  Multiplier/add_50_I7/U17/ZN (INVX0)                     0.08      13.63 f
  Multiplier/add_50_I7/U51/Q (XOR2X1)                     0.21      13.84 f
  Multiplier/add_50_I7/U154/Q (XOR2X1)                    0.21      14.05 f
  Multiplier/add_50_I7/SUM[3] (sequential_DW01_add_25)
                                                          0.00      14.05 f
  Multiplier/U1158/Q (AO22X1)                             0.49      14.54 f
  Multiplier/add_50_I8/A[2] (sequential_DW01_add_24)      0.00      14.54 f
  Multiplier/add_50_I8/U198/ZN (INVX0)                    0.57      15.11 r
  Multiplier/add_50_I8/U10/Q (XNOR2X1)                    0.24      15.35 r
  Multiplier/add_50_I8/U181/Q (XOR2X1)                    0.19      15.54 r
  Multiplier/add_50_I8/SUM[2] (sequential_DW01_add_24)
                                                          0.00      15.54 r
  Multiplier/U249/Q (AO22X1)                              0.48      16.02 r
  Multiplier/add_50_I9/A[1] (sequential_DW01_add_23)      0.00      16.02 r
  Multiplier/add_50_I9/U35/Q (XOR3X1)                     1.11      17.13 f
  Multiplier/add_50_I9/SUM[1] (sequential_DW01_add_23)
                                                          0.00      17.13 f
  Multiplier/U1588/Q (AO22X2)                             0.52      17.65 f
  Multiplier/add_50_I10/A[0] (sequential_DW01_add_22)     0.00      17.65 f
  Multiplier/add_50_I10/U197/Q (XOR2X1)                   0.98      18.63 f
  Multiplier/add_50_I10/SUM[0] (sequential_DW01_add_22)
                                                          0.00      18.63 f
  Multiplier/U165/Q (AO22X1)                              0.48      19.12 f
  Multiplier/U1661/ZN (INVX0)                             0.48      19.60 r
  Multiplier/add_0_root_add_54_S2_ni/A[9] (sequential_DW01_inc_2)
                                                          0.00      19.60 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_9/SO (HADDX1)
                                                          0.85      20.44 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[9] (sequential_DW01_inc_2)
                                                          0.00      20.44 r
  Multiplier/U100/Q (AO22X1)                              0.46      20.90 r
  Multiplier/result[9] (sequential)                       0.00      20.90 r
  regresult/inp[9] (registerNbits_N64)                    0.00      20.90 r
  regresult/U65/Q (AND2X1)                                0.43      21.33 r
  regresult/out_reg[9]/D (DFFX1)                          0.04      21.37 r
  data arrival time                                                 21.37

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[9]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -21.37
  --------------------------------------------------------------------------
  slack (MET)                                                       48.52


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_25
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U28/QN (NAND2X0)                   0.10       8.53 f
  Multiplier/add_50_I4/U29/QN (NAND3X0)                   0.16       8.69 r
  Multiplier/add_50_I4/U4/Q (XOR3X1)                      0.22       8.91 r
  Multiplier/add_50_I4/SUM[5] (sequential_DW01_add_28)
                                                          0.00       8.91 r
  Multiplier/U280/Q (AO22X1)                              0.52       9.43 r
  Multiplier/add_50_I5/A[4] (sequential_DW01_add_27)      0.00       9.43 r
  Multiplier/add_50_I5/U112/ZN (INVX0)                    0.42       9.85 f
  Multiplier/add_50_I5/U113/ZN (INVX0)                    0.12       9.97 r
  Multiplier/add_50_I5/U1_4/S (FADDX1)                    0.42      10.39 f
  Multiplier/add_50_I5/SUM[4] (sequential_DW01_add_27)
                                                          0.00      10.39 f
  Multiplier/U271/Q (AO22X1)                              0.50      10.89 f
  Multiplier/add_50_I6/A[3] (sequential_DW01_add_26)      0.00      10.89 f
  Multiplier/add_50_I6/U176/Q (XOR3X1)                    1.13      12.02 r
  Multiplier/add_50_I6/SUM[3] (sequential_DW01_add_26)
                                                          0.00      12.02 r
  Multiplier/U263/Q (AO22X1)                              0.49      12.51 r
  Multiplier/add_50_I7/A[2] (sequential_DW01_add_25)      0.00      12.51 r
  Multiplier/add_50_I7/U168/Q (XOR2X1)                    1.11      13.62 f
  Multiplier/add_50_I7/U169/Q (XOR2X1)                    0.20      13.82 f
  Multiplier/add_50_I7/SUM[2] (sequential_DW01_add_25)
                                                          0.00      13.82 f
  Multiplier/U256/Q (AO22X1)                              0.50      14.32 f
  Multiplier/add_50_I8/A[1] (sequential_DW01_add_24)      0.00      14.32 f
  Multiplier/add_50_I8/U176/Q (XOR3X1)                    1.14      15.46 f
  Multiplier/add_50_I8/SUM[1] (sequential_DW01_add_24)
                                                          0.00      15.46 f
  Multiplier/U1587/Q (AO22X2)                             0.52      15.98 f
  Multiplier/add_50_I9/A[0] (sequential_DW01_add_23)      0.00      15.98 f
  Multiplier/add_50_I9/U205/Q (XOR2X1)                    0.98      16.96 f
  Multiplier/add_50_I9/SUM[0] (sequential_DW01_add_23)
                                                          0.00      16.96 f
  Multiplier/U166/Q (AO22X1)                              0.48      17.44 f
  Multiplier/U1662/ZN (INVX0)                             0.48      17.92 r
  Multiplier/add_0_root_add_54_S2_ni/A[8] (sequential_DW01_inc_2)
                                                          0.00      17.92 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_8/SO (HADDX1)
                                                          0.85      18.77 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[8] (sequential_DW01_inc_2)
                                                          0.00      18.77 r
  Multiplier/U101/Q (AO22X1)                              0.46      19.23 r
  Multiplier/result[8] (sequential)                       0.00      19.23 r
  regresult/inp[8] (registerNbits_N64)                    0.00      19.23 r
  regresult/U66/Q (AND2X1)                                0.43      19.66 r
  regresult/out_reg[8]/D (DFFX1)                          0.04      19.69 r
  data arrival time                                                 19.69

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[8]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -19.69
  --------------------------------------------------------------------------
  slack (MET)                                                       50.19


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_27
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U22/QN (NAND2X0)                   0.10       8.27 f
  Multiplier/add_50_I4/U23/QN (NAND3X0)                   0.16       8.43 r
  Multiplier/add_50_I4/U25/Q (XOR2X1)                     0.23       8.66 f
  Multiplier/add_50_I4/SUM[4] (sequential_DW01_add_28)
                                                          0.00       8.66 f
  Multiplier/U1542/Q (AO22X1)                             0.50       9.16 f
  Multiplier/add_50_I5/A[3] (sequential_DW01_add_27)      0.00       9.16 f
  Multiplier/add_50_I5/U5/Q (XNOR2X1)                     0.96      10.11 r
  Multiplier/add_50_I5/U102/Q (XNOR2X1)                   0.21      10.32 f
  Multiplier/add_50_I5/SUM[3] (sequential_DW01_add_27)
                                                          0.00      10.32 f
  Multiplier/U272/Q (AO22X1)                              0.50      10.82 f
  Multiplier/add_50_I6/A[2] (sequential_DW01_add_26)      0.00      10.82 f
  Multiplier/add_50_I6/U13/Q (XOR3X1)                     1.14      11.96 f
  Multiplier/add_50_I6/SUM[2] (sequential_DW01_add_26)
                                                          0.00      11.96 f
  Multiplier/U34/Q (AO22X1)                               0.50      12.46 f
  Multiplier/add_50_I7/A[1] (sequential_DW01_add_25)      0.00      12.46 f
  Multiplier/add_50_I7/U149/Q (XOR3X1)                    1.14      13.60 f
  Multiplier/add_50_I7/SUM[1] (sequential_DW01_add_25)
                                                          0.00      13.60 f
  Multiplier/U1586/Q (AO22X2)                             0.52      14.12 f
  Multiplier/add_50_I8/A[0] (sequential_DW01_add_24)      0.00      14.12 f
  Multiplier/add_50_I8/U197/Q (XOR2X1)                    0.98      15.10 f
  Multiplier/add_50_I8/SUM[0] (sequential_DW01_add_24)
                                                          0.00      15.10 f
  Multiplier/U167/Q (AO22X1)                              0.48      15.58 f
  Multiplier/U1663/ZN (INVX0)                             0.48      16.06 r
  Multiplier/add_0_root_add_54_S2_ni/A[7] (sequential_DW01_inc_2)
                                                          0.00      16.06 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_7/SO (HADDX1)
                                                          0.85      16.91 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[7] (sequential_DW01_inc_2)
                                                          0.00      16.91 r
  Multiplier/U102/Q (AO22X1)                              0.46      17.37 r
  Multiplier/result[7] (sequential)                       0.00      17.37 r
  regresult/inp[7] (registerNbits_N64)                    0.00      17.37 r
  regresult/U67/Q (AND2X1)                                0.43      17.80 r
  regresult/out_reg[7]/D (DFFX1)                          0.04      17.83 r
  data arrival time                                                 17.83

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[7]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -17.83
  --------------------------------------------------------------------------
  slack (MET)                                                       52.05


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_26
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U38/QN (NAND2X0)                   0.11       7.75 f
  Multiplier/add_50_I4/U39/QN (NAND3X0)                   0.15       7.90 r
  Multiplier/add_50_I4/U33/QN (NAND2X0)                   0.11       8.01 f
  Multiplier/add_50_I4/U34/QN (NAND3X0)                   0.15       8.16 r
  Multiplier/add_50_I4/U9/Q (XOR3X1)                      0.23       8.39 f
  Multiplier/add_50_I4/SUM[3] (sequential_DW01_add_28)
                                                          0.00       8.39 f
  Multiplier/U282/Q (AO22X1)                              0.50       8.89 f
  Multiplier/add_50_I5/A[2] (sequential_DW01_add_27)      0.00       8.89 f
  Multiplier/add_50_I5/U176/Q (XOR3X1)                    1.13      10.02 r
  Multiplier/add_50_I5/SUM[2] (sequential_DW01_add_27)
                                                          0.00      10.02 r
  Multiplier/U273/Q (AO22X1)                              0.47      10.49 r
  Multiplier/add_50_I6/A[1] (sequential_DW01_add_26)      0.00      10.49 r
  Multiplier/add_50_I6/U70/ZN (INVX0)                     0.49      10.97 f
  Multiplier/add_50_I6/U71/ZN (INVX0)                     0.12      11.09 r
  Multiplier/add_50_I6/U1_1/S (FADDX1)                    0.42      11.51 f
  Multiplier/add_50_I6/SUM[1] (sequential_DW01_add_26)
                                                          0.00      11.51 f
  Multiplier/U265/Q (AO22X1)                              0.50      12.01 f
  Multiplier/add_50_I7/A[0] (sequential_DW01_add_25)      0.00      12.01 f
  Multiplier/add_50_I7/U203/Q (XOR2X1)                    0.98      12.99 f
  Multiplier/add_50_I7/SUM[0] (sequential_DW01_add_25)
                                                          0.00      12.99 f
  Multiplier/U168/Q (AO22X1)                              0.48      13.47 f
  Multiplier/U1664/ZN (INVX0)                             0.48      13.95 r
  Multiplier/add_0_root_add_54_S2_ni/A[6] (sequential_DW01_inc_2)
                                                          0.00      13.95 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_6/SO (HADDX1)
                                                          0.85      14.80 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[6] (sequential_DW01_inc_2)
                                                          0.00      14.80 r
  Multiplier/U103/Q (AO22X1)                              0.46      15.26 r
  Multiplier/result[6] (sequential)                       0.00      15.26 r
  regresult/inp[6] (registerNbits_N64)                    0.00      15.26 r
  regresult/U4/Q (AND2X1)                                 0.43      15.69 r
  regresult/out_reg[6]/D (DFFX1)                          0.04      15.72 r
  data arrival time                                                 15.72

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[6]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -15.72
  --------------------------------------------------------------------------
  slack (MET)                                                       54.16


  Startpoint: regmultiplicand/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[31]/CLK (DFFX1)                 0.00       0.00 r
  regmultiplicand/out_reg[31]/Q (DFFX1)                   0.28       0.28 r
  regmultiplicand/out[31] (registerNbits_N32_2)           0.00       0.28 r
  Multiplier/m[31] (sequential)                           0.00       0.28 r
  Multiplier/U1986/ZN (INVX0)                             0.55       0.84 f
  Multiplier/U1440/ZN (INVX0)                             0.61       1.45 r
  Multiplier/U894/Q (AO22X2)                              1.08       2.53 r
  Multiplier/U1146/Q (AND2X2)                             0.80       3.33 r
  Multiplier/add_50_I2/A[0] (sequential_DW01_add_30)      0.00       3.33 r
  Multiplier/add_50_I2/U14/Q (AND2X2)                     0.60       3.93 r
  Multiplier/add_50_I2/U73/QN (NAND2X0)                   0.10       4.03 f
  Multiplier/add_50_I2/U75/QN (NAND3X0)                   0.13       4.16 r
  Multiplier/add_50_I2/U120/QN (NAND2X0)                  0.10       4.26 f
  Multiplier/add_50_I2/U121/QN (NAND3X0)                  0.15       4.41 r
  Multiplier/add_50_I2/U173/QN (NAND2X0)                  0.10       4.52 f
  Multiplier/add_50_I2/U174/QN (NAND3X0)                  0.15       4.67 r
  Multiplier/add_50_I2/U66/Q (XOR2X1)                     0.23       4.90 f
  Multiplier/add_50_I2/SUM[4] (sequential_DW01_add_30)
                                                          0.00       4.90 f
  Multiplier/U619/Q (AO22X1)                              0.50       5.39 f
  Multiplier/add_50_I3/A[3] (sequential_DW01_add_29)      0.00       5.39 f
  Multiplier/add_50_I3/U77/Q (XOR3X1)                     1.13       6.52 r
  Multiplier/add_50_I3/SUM[3] (sequential_DW01_add_29)
                                                          0.00       6.52 r
  Multiplier/U1626/Q (AO22X1)                             0.49       7.01 r
  Multiplier/add_50_I4/A[2] (sequential_DW01_add_28)      0.00       7.01 r
  Multiplier/add_50_I4/U30/Q (XOR2X1)                     1.11       8.12 f
  Multiplier/add_50_I4/U31/Q (XOR2X1)                     0.18       8.30 r
  Multiplier/add_50_I4/SUM[2] (sequential_DW01_add_28)
                                                          0.00       8.30 r
  Multiplier/U940/Q (AO22X1)                              0.48       8.78 r
  Multiplier/add_50_I5/A[1] (sequential_DW01_add_27)      0.00       8.78 r
  Multiplier/add_50_I5/U97/Q (XOR2X1)                     1.09       9.87 r
  Multiplier/add_50_I5/SUM[1] (sequential_DW01_add_27)
                                                          0.00       9.87 r
  Multiplier/U1532/Q (AO22X1)                             0.48      10.35 r
  Multiplier/add_50_I6/A[0] (sequential_DW01_add_26)      0.00      10.35 r
  Multiplier/add_50_I6/U197/Q (XOR2X1)                    1.02      11.37 f
  Multiplier/add_50_I6/SUM[0] (sequential_DW01_add_26)
                                                          0.00      11.37 f
  Multiplier/U169/Q (AO22X1)                              0.48      11.85 f
  Multiplier/U1665/ZN (INVX0)                             0.48      12.33 r
  Multiplier/add_0_root_add_54_S2_ni/A[5] (sequential_DW01_inc_2)
                                                          0.00      12.33 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_5/SO (HADDX1)
                                                          0.85      13.18 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[5] (sequential_DW01_inc_2)
                                                          0.00      13.18 r
  Multiplier/U108/Q (AO22X1)                              0.46      13.64 r
  Multiplier/result[5] (sequential)                       0.00      13.64 r
  regresult/inp[5] (registerNbits_N64)                    0.00      13.64 r
  regresult/U5/Q (AND2X1)                                 0.43      14.06 r
  regresult/out_reg[5]/D (DFFX1)                          0.04      14.10 r
  data arrival time                                                 14.10

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[5]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -14.10
  --------------------------------------------------------------------------
  slack (MET)                                                       55.78


  Startpoint: regmultiplicand/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_add_30
                     8000                  saed90nm_typ_ht
  sequential_DW01_add_28
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00       0.00 r
  regmultiplicand/out_reg[4]/Q (DFFX1)                    0.30       0.30 f
  regmultiplicand/out[4] (registerNbits_N32_2)            0.00       0.30 f
  Multiplier/m[4] (sequential)                            0.00       0.30 f
  Multiplier/U1736/ZN (INVX0)                             0.49       0.79 r
  Multiplier/add_0_root_add_32_ni/A[4] (sequential_DW01_inc_1)
                                                          0.00       0.79 r
  Multiplier/add_0_root_add_32_ni/U14/Q (XOR2X2)          1.06       1.85 f
  Multiplier/add_0_root_add_32_ni/SUM[4] (sequential_DW01_inc_1)
                                                          0.00       1.85 f
  Multiplier/U890/Q (AO22X2)                              0.52       2.37 f
  Multiplier/U1549/Z (DELLN1X2)                           1.08       3.44 f
  Multiplier/U1449/Q (AND2X1)                             0.51       3.96 f
  Multiplier/add_50_I2/A[3] (sequential_DW01_add_30)      0.00       3.96 f
  Multiplier/add_50_I2/U60/ZN (INVX0)                     0.61       4.56 r
  Multiplier/add_50_I2/U56/QN (NAND2X0)                   0.08       4.64 f
  Multiplier/add_50_I2/U58/QN (NAND2X0)                   0.11       4.75 r
  Multiplier/add_50_I2/U6/Q (XOR2X1)                      0.21       4.96 f
  Multiplier/add_50_I2/SUM[3] (sequential_DW01_add_30)
                                                          0.00       4.96 f
  Multiplier/U305/Q (AO22X1)                              0.50       5.46 f
  Multiplier/add_50_I3/A[2] (sequential_DW01_add_29)      0.00       5.46 f
  Multiplier/add_50_I3/U65/Q (XOR3X1)                     1.13       6.59 r
  Multiplier/add_50_I3/SUM[2] (sequential_DW01_add_29)
                                                          0.00       6.59 r
  Multiplier/U1388/Q (AO22X1)                             0.47       7.06 r
  Multiplier/add_50_I4/A[1] (sequential_DW01_add_28)      0.00       7.06 r
  Multiplier/add_50_I4/U177/ZN (INVX0)                    0.48       7.54 f
  Multiplier/add_50_I4/U178/ZN (INVX0)                    0.10       7.64 r
  Multiplier/add_50_I4/U36/Q (XOR2X1)                     0.21       7.85 r
  Multiplier/add_50_I4/SUM[1] (sequential_DW01_add_28)
                                                          0.00       7.85 r
  Multiplier/U762/Q (AO22X1)                              0.48       8.33 r
  Multiplier/add_50_I5/A[0] (sequential_DW01_add_27)      0.00       8.33 r
  Multiplier/add_50_I5/U201/Q (XOR2X1)                    1.02       9.35 f
  Multiplier/add_50_I5/SUM[0] (sequential_DW01_add_27)
                                                          0.00       9.35 f
  Multiplier/U170/Q (AO22X1)                              0.48       9.83 f
  Multiplier/U1666/ZN (INVX0)                             0.48      10.31 r
  Multiplier/add_0_root_add_54_S2_ni/A[4] (sequential_DW01_inc_2)
                                                          0.00      10.31 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_4/SO (HADDX1)
                                                          0.85      11.16 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[4] (sequential_DW01_inc_2)
                                                          0.00      11.16 r
  Multiplier/U119/Q (AO22X1)                              0.46      11.62 r
  Multiplier/result[4] (sequential)                       0.00      11.62 r
  regresult/inp[4] (registerNbits_N64)                    0.00      11.62 r
  regresult/U6/Q (AND2X1)                                 0.43      12.05 r
  regresult/out_reg[4]/D (DFFX1)                          0.04      12.08 r
  data arrival time                                                 12.08

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[4]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -12.08
  --------------------------------------------------------------------------
  slack (MET)                                                       57.80


  Startpoint: regmultiplier/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplier/out_reg[31]/CLK (DFFX1)                   0.00       0.00 r
  regmultiplier/out_reg[31]/Q (DFFX1)                     0.30       0.30 f
  regmultiplier/out[31] (registerNbits_N32_3)             0.00       0.30 f
  Multiplier/q[31] (sequential)                           0.00       0.30 f
  Multiplier/U1989/ZN (INVX0)                             0.54       0.84 r
  Multiplier/U1990/ZN (INVX0)                             0.54       1.38 f
  Multiplier/U1853/Z (DELLN1X2)                           0.69       2.07 f
  Multiplier/U1112/Q (AO22X2)                             0.51       2.58 f
  Multiplier/U2027/ZN (INVX0)                             0.90       3.48 r
  Multiplier/U2010/ZN (INVX0)                             0.71       4.19 f
  Multiplier/U2009/ZN (INVX0)                             0.55       4.73 r
  Multiplier/U1977/ZN (INVX0)                             0.95       5.68 f
  Multiplier/U1978/ZN (INVX0)                             1.57       7.25 r
  Multiplier/U185/Q (AO22X1)                              1.28       8.53 r
  Multiplier/U1669/ZN (INVX0)                             0.49       9.02 f
  Multiplier/add_0_root_add_54_S2_ni/A[1] (sequential_DW01_inc_2)
                                                          0.00       9.02 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_1/C1 (HADDX1)
                                                          0.87       9.90 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_2/C1 (HADDX1)
                                                          0.23      10.13 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_3/SO (HADDX1)
                                                          0.17      10.30 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[3] (sequential_DW01_inc_2)
                                                          0.00      10.30 r
  Multiplier/U130/Q (AO22X1)                              0.46      10.76 r
  Multiplier/result[3] (sequential)                       0.00      10.76 r
  regresult/inp[3] (registerNbits_N64)                    0.00      10.76 r
  regresult/U14/Q (AND2X1)                                0.43      11.19 r
  regresult/out_reg[3]/D (DFFX1)                          0.04      11.22 r
  data arrival time                                                 11.22

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[3]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -11.22
  --------------------------------------------------------------------------
  slack (MET)                                                       58.66


  Startpoint: regmultiplier/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  sequential_DW01_inc_2
                     8000                  saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplier/out_reg[31]/CLK (DFFX1)                   0.00       0.00 r
  regmultiplier/out_reg[31]/Q (DFFX1)                     0.30       0.30 f
  regmultiplier/out[31] (registerNbits_N32_3)             0.00       0.30 f
  Multiplier/q[31] (sequential)                           0.00       0.30 f
  Multiplier/U1989/ZN (INVX0)                             0.54       0.84 r
  Multiplier/U1990/ZN (INVX0)                             0.54       1.38 f
  Multiplier/U1853/Z (DELLN1X2)                           0.69       2.07 f
  Multiplier/U1112/Q (AO22X2)                             0.51       2.58 f
  Multiplier/U2027/ZN (INVX0)                             0.90       3.48 r
  Multiplier/U2010/ZN (INVX0)                             0.71       4.19 f
  Multiplier/U2009/ZN (INVX0)                             0.55       4.73 r
  Multiplier/U1977/ZN (INVX0)                             0.95       5.68 f
  Multiplier/U1978/ZN (INVX0)                             1.57       7.25 r
  Multiplier/U185/Q (AO22X1)                              1.28       8.53 r
  Multiplier/U1669/ZN (INVX0)                             0.49       9.02 f
  Multiplier/add_0_root_add_54_S2_ni/A[1] (sequential_DW01_inc_2)
                                                          0.00       9.02 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_1/C1 (HADDX1)
                                                          0.87       9.90 f
  Multiplier/add_0_root_add_54_S2_ni/U1_1_2/SO (HADDX1)
                                                          0.17      10.07 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[2] (sequential_DW01_inc_2)
                                                          0.00      10.07 r
  Multiplier/U141/Q (AO22X1)                              0.46      10.53 r
  Multiplier/result[2] (sequential)                       0.00      10.53 r
  regresult/inp[2] (registerNbits_N64)                    0.00      10.53 r
  regresult/U25/Q (AND2X1)                                0.43      10.96 r
  regresult/out_reg[2]/D (DFFX1)                          0.04      10.99 r
  data arrival time                                                 10.99

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[2]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -10.99
  --------------------------------------------------------------------------
  slack (MET)                                                       58.89


  Startpoint: regmultiplier/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplier/out_reg[31]/CLK (DFFX1)                   0.00       0.00 r
  regmultiplier/out_reg[31]/Q (DFFX1)                     0.30       0.30 f
  regmultiplier/out[31] (registerNbits_N32_3)             0.00       0.30 f
  Multiplier/q[31] (sequential)                           0.00       0.30 f
  Multiplier/U1987/ZN (INVX0)                             0.67       0.97 r
  Multiplier/U1112/Q (AO22X2)                             1.63       2.60 r
  Multiplier/U2027/ZN (INVX0)                             0.93       3.53 f
  Multiplier/U2010/ZN (INVX0)                             0.68       4.20 r
  Multiplier/U2009/ZN (INVX0)                             0.54       4.75 f
  Multiplier/U1977/ZN (INVX0)                             0.93       5.68 r
  Multiplier/U1978/ZN (INVX0)                             1.62       7.29 f
  Multiplier/U185/Q (AO22X1)                              1.23       8.52 f
  Multiplier/U1669/ZN (INVX0)                             0.48       9.00 r
  Multiplier/add_0_root_add_54_S2_ni/A[1] (sequential_DW01_inc_2)
                                                          0.00       9.00 r
  Multiplier/add_0_root_add_54_S2_ni/U1_1_1/SO (HADDX1)
                                                          0.85       9.85 r
  Multiplier/add_0_root_add_54_S2_ni/SUM[1] (sequential_DW01_inc_2)
                                                          0.00       9.85 r
  Multiplier/U152/Q (AO22X1)                              0.46      10.31 r
  Multiplier/result[1] (sequential)                       0.00      10.31 r
  regresult/inp[1] (registerNbits_N64)                    0.00      10.31 r
  regresult/U36/Q (AND2X1)                                0.43      10.74 r
  regresult/out_reg[1]/D (DFFX1)                          0.04      10.77 r
  data arrival time                                                 10.77

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[1]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                -10.77
  --------------------------------------------------------------------------
  slack (MET)                                                       59.11


  Startpoint: regmultiplier/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regresult/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  sequential         140000                saed90nm_typ_ht
  registerNbits_N64  8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regmultiplier/out_reg[31]/CLK (DFFX1)                   0.00       0.00 r
  regmultiplier/out_reg[31]/Q (DFFX1)                     0.30       0.30 f
  regmultiplier/out[31] (registerNbits_N32_3)             0.00       0.30 f
  Multiplier/q[31] (sequential)                           0.00       0.30 f
  Multiplier/U1988/ZN (INVX0)                             0.59       0.89 r
  Multiplier/U1595/ZN (INVX0)                             0.89       1.78 f
  Multiplier/U1596/ZN (INVX0)                             0.52       2.30 r
  Multiplier/U976/Q (XNOR2X1)                             1.99       4.28 r
  Multiplier/U1856/ZN (INVX0)                             1.40       5.68 f
  Multiplier/U1854/ZN (INVX0)                             1.43       7.11 r
  Multiplier/U163/Q (AO22X1)                              1.82       8.93 r
  Multiplier/result[0] (sequential)                       0.00       8.93 r
  regresult/inp[0] (registerNbits_N64)                    0.00       8.93 r
  regresult/U47/Q (AND2X1)                                0.43       9.36 r
  regresult/out_reg[0]/D (DFFX1)                          0.04       9.39 r
  data arrival time                                                  9.39

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regresult/out_reg[0]/CLK (DFFX1)                        0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                       60.49


  Startpoint: regresult/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[63]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[63]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[63]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[63] (registerNbits_N64)                   0.00       0.31 f
  result_reg[63] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[62]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[62]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[62]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[62] (registerNbits_N64)                   0.00       0.31 f
  result_reg[62] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[61]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[61]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[61]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[61] (registerNbits_N64)                   0.00       0.31 f
  result_reg[61] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[60]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[60]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[60]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[60] (registerNbits_N64)                   0.00       0.31 f
  result_reg[60] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[59]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[59]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[59]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[59] (registerNbits_N64)                   0.00       0.31 f
  result_reg[59] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[58]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[58]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[58]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[58] (registerNbits_N64)                   0.00       0.31 f
  result_reg[58] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[57]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[57]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[57]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[57] (registerNbits_N64)                   0.00       0.31 f
  result_reg[57] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[56]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[56]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[56]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[56] (registerNbits_N64)                   0.00       0.31 f
  result_reg[56] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[55]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[55]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[55]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[55] (registerNbits_N64)                   0.00       0.31 f
  result_reg[55] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[54]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[54]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[54]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[54] (registerNbits_N64)                   0.00       0.31 f
  result_reg[54] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[53]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[53]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[53]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[53] (registerNbits_N64)                   0.00       0.31 f
  result_reg[53] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[52]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[52]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[52]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[52] (registerNbits_N64)                   0.00       0.31 f
  result_reg[52] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[51]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[51]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[51]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[51] (registerNbits_N64)                   0.00       0.31 f
  result_reg[51] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[50]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[50]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[50]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[50] (registerNbits_N64)                   0.00       0.31 f
  result_reg[50] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[49]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[49]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[49]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[49] (registerNbits_N64)                   0.00       0.31 f
  result_reg[49] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[48]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[48]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[48]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[48] (registerNbits_N64)                   0.00       0.31 f
  result_reg[48] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[47]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[47]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[47]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[47] (registerNbits_N64)                   0.00       0.31 f
  result_reg[47] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[46]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[46]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[46]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[46] (registerNbits_N64)                   0.00       0.31 f
  result_reg[46] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[45]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[45]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[45]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[45] (registerNbits_N64)                   0.00       0.31 f
  result_reg[45] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[44]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[44]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[44]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[44] (registerNbits_N64)                   0.00       0.31 f
  result_reg[44] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[43]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[43]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[43]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[43] (registerNbits_N64)                   0.00       0.31 f
  result_reg[43] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[42]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[42]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[42]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[42] (registerNbits_N64)                   0.00       0.31 f
  result_reg[42] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[41]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[41]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[41]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[41] (registerNbits_N64)                   0.00       0.31 f
  result_reg[41] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[40]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[40]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[40]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[40] (registerNbits_N64)                   0.00       0.31 f
  result_reg[40] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[39]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[39]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[39]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[39] (registerNbits_N64)                   0.00       0.31 f
  result_reg[39] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[38]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[38]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[38]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[38] (registerNbits_N64)                   0.00       0.31 f
  result_reg[38] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[37]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[37]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[37]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[37] (registerNbits_N64)                   0.00       0.31 f
  result_reg[37] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[36]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[36]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[36]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[36] (registerNbits_N64)                   0.00       0.31 f
  result_reg[36] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[35]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[35]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[35]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[35] (registerNbits_N64)                   0.00       0.31 f
  result_reg[35] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[34]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[34]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[34]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[34] (registerNbits_N64)                   0.00       0.31 f
  result_reg[34] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[33]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[33]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[33]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[33] (registerNbits_N64)                   0.00       0.31 f
  result_reg[33] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[32]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[32]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[32]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[32] (registerNbits_N64)                   0.00       0.31 f
  result_reg[32] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[31]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[31]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[31] (registerNbits_N64)                   0.00       0.31 f
  result_reg[31] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[30]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[30]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[30] (registerNbits_N64)                   0.00       0.31 f
  result_reg[30] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[29]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[29]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[29] (registerNbits_N64)                   0.00       0.31 f
  result_reg[29] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[28]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[28]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[28] (registerNbits_N64)                   0.00       0.31 f
  result_reg[28] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[27]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[27]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[27] (registerNbits_N64)                   0.00       0.31 f
  result_reg[27] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[26]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[26]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[26] (registerNbits_N64)                   0.00       0.31 f
  result_reg[26] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[25]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[25]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[25] (registerNbits_N64)                   0.00       0.31 f
  result_reg[25] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[24]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[24]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[24] (registerNbits_N64)                   0.00       0.31 f
  result_reg[24] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[23]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[23]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[23] (registerNbits_N64)                   0.00       0.31 f
  result_reg[23] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[22]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[22]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[22] (registerNbits_N64)                   0.00       0.31 f
  result_reg[22] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[21]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[21]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[21] (registerNbits_N64)                   0.00       0.31 f
  result_reg[21] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[20]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[20]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[20] (registerNbits_N64)                   0.00       0.31 f
  result_reg[20] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[19]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[19]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[19] (registerNbits_N64)                   0.00       0.31 f
  result_reg[19] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[18]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[18]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[18] (registerNbits_N64)                   0.00       0.31 f
  result_reg[18] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[17]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[17]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[17] (registerNbits_N64)                   0.00       0.31 f
  result_reg[17] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[16]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[16]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[16] (registerNbits_N64)                   0.00       0.31 f
  result_reg[16] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[15]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[15]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[15] (registerNbits_N64)                   0.00       0.31 f
  result_reg[15] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[14]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[14]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[14] (registerNbits_N64)                   0.00       0.31 f
  result_reg[14] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[13]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[13]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[13] (registerNbits_N64)                   0.00       0.31 f
  result_reg[13] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[12]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[12]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[12] (registerNbits_N64)                   0.00       0.31 f
  result_reg[12] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[11]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[11]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[11] (registerNbits_N64)                   0.00       0.31 f
  result_reg[11] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[10]/CLK (DFFX1)                       0.00       0.00 r
  regresult/out_reg[10]/Q (DFFX1)                         0.31       0.31 f
  regresult/out[10] (registerNbits_N64)                   0.00       0.31 f
  result_reg[10] (out)                                    2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[9]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[9]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[9] (registerNbits_N64)                    0.00       0.31 f
  result_reg[9] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[8]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[8]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[8] (registerNbits_N64)                    0.00       0.31 f
  result_reg[8] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[7]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[7]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[7] (registerNbits_N64)                    0.00       0.31 f
  result_reg[7] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[6]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[6]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[6] (registerNbits_N64)                    0.00       0.31 f
  result_reg[6] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[5]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[5]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[5] (registerNbits_N64)                    0.00       0.31 f
  result_reg[5] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[4]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[4]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[4] (registerNbits_N64)                    0.00       0.31 f
  result_reg[4] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[3]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[3]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[3] (registerNbits_N64)                    0.00       0.31 f
  result_reg[3] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[2]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[2]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[2] (registerNbits_N64)                    0.00       0.31 f
  result_reg[2] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[1]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[1]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[1] (registerNbits_N64)                    0.00       0.31 f
  result_reg[1] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: regresult/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regresult/out_reg[0]/CLK (DFFX1)                        0.00       0.00 r
  regresult/out_reg[0]/Q (DFFX1)                          0.31       0.31 f
  regresult/out[0] (registerNbits_N64)                    0.00       0.31 f
  result_reg[0] (out)                                     2.02       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  output external delay                                  -0.50      69.50
  data required time                                                69.50
  --------------------------------------------------------------------------
  data required time                                                69.50
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                       67.17


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U10/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[31]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[31]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U11/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[30]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[30]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U12/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[29]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[29]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U13/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[28]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[28]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U14/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[27]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[27]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U16/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[26]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[26]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U17/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[25]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[25]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U18/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[24]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[24]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U19/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[23]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[23]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U20/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[22]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[22]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U21/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[21]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[21]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U22/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[20]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[20]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U23/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[19]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[19]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U24/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[18]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[18]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U25/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[17]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[17]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U26/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[16]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[16]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U27/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[15]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[15]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U28/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[14]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[14]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U29/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[13]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[13]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U30/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[12]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[12]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U31/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[11]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[11]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U32/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[10]/D (DFFX1)                   0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[10]/CLK (DFFX1)                 0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U33/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[9]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[9]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U34/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[8]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[8]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U35/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[7]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[7]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U4/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[6]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[6]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U5/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[5]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[5]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U6/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[4]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[4]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U7/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[3]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[3]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U3/ZN (INVX0)                           0.74       0.94 r
  regmultiplicand/U8/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[2]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[2]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U9/Q (AND2X1)                           0.22       1.16 r
  regmultiplicand/out_reg[1]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[1]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplicand/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplicand/reset (registerNbits_N32_2)             0.00       0.20 f
  regmultiplicand/U36/ZN (INVX0)                          0.74       0.94 r
  regmultiplicand/U15/Q (AND2X1)                          0.22       1.16 r
  regmultiplicand/out_reg[0]/D (DFFX1)                    0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplicand/out_reg[0]/CLK (DFFX1)                  0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U10/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[31]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[31]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U11/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[30]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[30]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U12/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[29]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[29]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U13/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[28]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[28]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U14/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[27]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[27]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U16/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[26]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[26]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U17/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[25]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[25]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U18/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[24]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[24]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U19/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[23]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[23]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U20/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[22]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[22]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U21/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[21]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[21]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U22/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[20]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[20]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U23/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[19]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[19]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U24/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[18]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[18]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U25/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[17]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[17]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U26/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[16]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[16]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U27/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[15]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[15]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U28/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[14]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[14]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U29/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[13]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[13]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U30/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[12]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[12]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U31/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[11]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[11]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U32/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[10]/D (DFFX1)                     0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[10]/CLK (DFFX1)                   0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U33/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[9]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[9]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U34/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[8]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[8]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U35/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[7]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[7]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U4/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[6]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[6]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U5/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[5]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[5]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U6/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[4]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[4]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U7/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[3]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[3]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U3/ZN (INVX0)                             0.74       0.94 r
  regmultiplier/U8/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[2]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[2]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U9/Q (AND2X1)                             0.22       1.16 r
  regmultiplier/out_reg[1]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[1]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


  Startpoint: rst (input port clocked by clk)
  Endpoint: regmultiplier/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SequentialAll      140000                saed90nm_typ_ht
  registerNbits_N32_3
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.20       0.20 f
  rst (in)                                                0.00       0.20 f
  regmultiplier/reset (registerNbits_N32_3)               0.00       0.20 f
  regmultiplier/U36/ZN (INVX0)                            0.74       0.94 r
  regmultiplier/U15/Q (AND2X1)                            0.22       1.16 r
  regmultiplier/out_reg[0]/D (DFFX1)                      0.04       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                  70.00      70.00
  clock network delay (ideal)                             0.00      70.00
  regmultiplier/out_reg[0]/CLK (DFFX1)                    0.00      70.00 r
  library setup time                                     -0.12      69.88
  data required time                                                69.88
  --------------------------------------------------------------------------
  data required time                                                69.88
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                       68.69


1
