#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fef69304900 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fef69304a70 .scope module, "uart_tb" "uart_tb" 3 8;
 .timescale -9 -12;
v0x600000170510_0 .var "clk", 0 0;
v0x6000001705a0_0 .net "data", 7 0, v0x6000001702d0_0;  1 drivers
v0x600000170630_0 .var "tx", 0 0;
v0x6000001706c0_0 .net "valid", 0 0, v0x600000170480_0;  1 drivers
S_0x7fef69304be0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 32, 3 32 0, S_0x7fef69304a70;
 .timescale -9 -12;
v0x600000170090_0 .var/2s "j", 31 0;
S_0x7fef69304d50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_0x7fef69304be0;
 .timescale -9 -12;
v0x600000170000_0 .var/2s "i", 31 0;
S_0x7fef69304ec0 .scope module, "demo" "uart_rx" 3 16, 4 1 0, S_0x7fef69304a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /OUTPUT 1 "valid_out";
P_0x600002675800 .param/l "BAUD_COUNT" 0 4 1, +C4<00000000000000000000000000001010>;
v0x600000170120_0 .net "clk", 0 0, v0x600000170510_0;  1 drivers
v0x6000001701b0_0 .var "count", 3 0;
v0x600000170240_0 .var "data_count", 2 0;
v0x6000001702d0_0 .var "data_out", 7 0;
v0x600000170360_0 .var "state", 3 0;
v0x6000001703f0_0 .net "tx", 0 0, v0x600000170630_0;  1 drivers
v0x600000170480_0 .var "valid_out", 0 0;
E_0x600002675880 .event posedge, v0x600000170120_0;
    .scope S_0x7fef69304ec0;
T_0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000170360_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fef69304ec0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000001701b0_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fef69304ec0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000170480_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fef69304ec0;
T_3 ;
    %wait E_0x600002675880;
    %load/vec4 v0x6000001701b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000001701b0_0, 0;
    %load/vec4 v0x600000170360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000170240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000001702d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000170480_0, 0;
    %load/vec4 v0x6000001703f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000170360_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x6000001702d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x6000001703f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000001702d0_0, 0;
    %load/vec4 v0x600000170240_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000170360_0, 0;
T_3.8 ;
    %load/vec4 v0x600000170240_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000170240_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000170480_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000170360_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000001701b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000001701b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fef69304a70;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x600000170510_0;
    %nor/r;
    %store/vec4 v0x600000170510_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fef69304a70;
T_5 ;
    %vpi_call/w 3 28 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fef69304a70 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000170510_0, 0, 1;
    %fork t_1, S_0x7fef69304be0;
    %jmp t_0;
    .scope S_0x7fef69304be0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000170090_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x600000170090_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000170630_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000170630_0, 0, 1;
    %delay 100000, 0;
    %fork t_3, S_0x7fef69304d50;
    %jmp t_2;
    .scope S_0x7fef69304d50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000170000_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000170000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v0x600000170000_0;
    %pad/s 1;
    %store/vec4 v0x600000170630_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v0x600000170000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600000170000_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x7fef69304be0;
t_2 %join;
    %load/vec4 v0x600000170090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600000170090_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x7fef69304a70;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000170630_0, 0, 1;
    %delay 60000, 0;
    %vpi_call/w 3 49 "$display", "\012---------\012Finishing Simulation!" {0 0 0};
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/uart_tb.sv";
    "hdl/peripheral/uart.sv";
