$date
	Thu Dec 20 20:34:12 2018
$end
$scope module counter_tb $end
$var wire 1 ! out[3] $end
$var wire 1 " out[2] $end
$var wire 1 # out[1] $end
$var wire 1 $ out[0] $end
$var reg 1 % clk $end
$var reg 1 & rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0%
0"
0!
0&
0$
$end
#1
1%
#2
0%
1&
#3
1%
1$
#4
0%
#5
1#
1%
0$
#6
0%
#7
1%
1$
#8
0%
#9
0#
1%
0$
1"
#10
