--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.615ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 313.333ns (max period limit - period)
  Period: 6.667ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout0 = PERIOD TIMEGRP "fast_clkout0" TS_clk * 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73980 paths analyzed, 8432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.104ns.
--------------------------------------------------------------------------------
Slack:                  0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_11 (FF)
  Destination:          M_counts_q_270 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.947ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.688 - 0.735)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_11 to M_counts_q_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_11
    SLICE_X9Y22.A4       net (fanout=3)        0.795   tmr/M_ctr_q[11]
    SLICE_X9Y22.A        Tilo                  0.259   M_count_store_q[147]
                                                       tmr/maxval<26>4_1
    SLICE_X12Y19.C3      net (fanout=29)       1.835   tmr/maxval<26>41
    SLICE_X12Y19.C       Tilo                  0.255   M_counts_q[221]
                                                       tmr/maxval<26>6_40
    SLICE_X15Y35.A6      net (fanout=27)       2.000   maxval<26>610
    SLICE_X15Y35.CLK     Tas                   0.373   M_counts_q[273]
                                                       M_counts_q_270_rstpot
                                                       M_counts_q_270
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (1.317ns logic, 4.630ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_counts_q_494 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.676 - 0.737)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_counts_q_494
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_counts_q[155]
                                                       tmr/M_ctr_q_14
    SLICE_X11Y25.A3      net (fanout=3)        0.585   tmr/M_ctr_q[14]
    SLICE_X11Y25.A       Tilo                  0.259   tmr/M_ctr_q[21]
                                                       tmr/maxval<26>2_SW0_1
    SLICE_X11Y27.C2      net (fanout=29)       1.601   tmr/maxval<26>2_SW0
    SLICE_X11Y27.C       Tilo                  0.259   M_counts_q[503]
                                                       tmr/maxval<26>6_47
    SLICE_X14Y40.B2      net (fanout=27)       2.444   maxval<26>617
    SLICE_X14Y40.CLK     Tas                   0.349   M_counts_q[494]
                                                       M_counts_q_494_rstpot
                                                       M_counts_q_494
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.297ns logic, 4.630ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_4_2 (FF)
  Destination:          L_reg/M_data_q_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.920ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.598 - 0.663)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_4_2 to L_reg/M_data_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.DQ       Tcko                  0.430   M_addr_q_4_2
                                                       L_reg/M_addr_q_4_2
    SLICE_X11Y20.C6      net (fanout=17)       0.927   M_addr_q_4_2
    SLICE_X11Y20.C       Tilo                  0.259   M_reg_regOut[3]
                                                       M_reg_regOut[33]_GND_1_o_equal_77_o<33>11_1
    SLICE_X10Y15.B1      net (fanout=18)       1.626   M_reg_regOut[33]_GND_1_o_equal_77_o<33>11
    SLICE_X10Y15.B       Tilo                  0.235   M_count_store_q[651]
                                                       L_reg/Mmux_M_data_d3116
    SLICE_X11Y17.D1      net (fanout=1)        1.069   L_reg/Mmux_M_data_d3112
    SLICE_X11Y17.D       Tilo                  0.259   M_count_store_q[135]
                                                       L_reg/Mmux_M_data_d3117
    SLICE_X15Y20.C6      net (fanout=1)        0.742   L_reg/Mmux_M_data_d3113
    SLICE_X15Y20.CLK     Tas                   0.373   L_reg/M_data_q[8]
                                                       L_reg/Mmux_M_data_d3124
                                                       L_reg/M_data_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (1.556ns logic, 4.364ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_1 (FF)
  Destination:          M_pins_q_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.727 - 0.749)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_1 to M_pins_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.BQ      Tcko                  0.430   M_pulse_length_q[3]
                                                       M_pulse_length_q_1
    SLICE_X5Y46.C4       net (fanout=79)       2.689   M_pulse_length_q[1]
    SLICE_X5Y46.C        Tilo                  0.259   xdupD/M_ctr_q[0]
                                                       xdupD/M_ctr_q[3]_length[3]_equal_2_o41
    SLICE_X5Y33.D5       net (fanout=2)        1.428   xdupD/M_ctr_q[3]_length[3]_equal_2_o4
    SLICE_X5Y33.D        Tilo                  0.259   M_pins_q[3]
                                                       xdupD/M_ctr_q[3]_length[3]_equal_2_o43
    SLICE_X5Y33.C4       net (fanout=1)        0.525   xdupD/M_ctr_q[3]_length[3]_equal_2_o
    SLICE_X5Y33.CLK      Tas                   0.373   M_pins_q[3]
                                                       xdupD/Mmux_out12
                                                       M_pins_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (1.321ns logic, 4.642ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_data_q_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_data_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.AQ      Tcko                  0.430   M_reg_regOut[5]
                                                       L_reg/M_addr_q_0
    SLICE_X15Y36.A6      net (fanout=154)      2.072   M_reg_regOut[2]
    SLICE_X15Y36.A       Tilo                  0.259   M_count_store_q[415]
                                                       L_reg/Mmux_M_data_d1711
    SLICE_X13Y25.B3      net (fanout=1)        2.300   L_reg/Mmux_M_data_d1711
    SLICE_X13Y25.B       Tilo                  0.259   L_reg/M_data_q[24]
                                                       L_reg/Mmux_M_data_d1714
    SLICE_X13Y25.A5      net (fanout=1)        0.230   L_reg/Mmux_M_data_d1714
    SLICE_X13Y25.CLK     Tas                   0.373   L_reg/M_data_q[24]
                                                       L_reg/Mmux_M_data_d1716
                                                       L_reg/M_data_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (1.321ns logic, 4.602ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ycompACD/M_ctr_q_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.757 - 0.708)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ycompACD/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AMUX    Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y11.A5      net (fanout=1116)     4.091   M_reset_cond_out
    SLICE_X20Y11.A       Tilo                  0.254   ycompACD/M_ctr_q[0]
                                                       ycompACD/Mcount_M_ctr_q_val1
    SLICE_X21Y13.SR      net (fanout=2)        0.746   ycompACD/Mcount_M_ctr_q_val
    SLICE_X21Y13.CLK     Tsrck                 0.423   ycompACD/M_ctr_q[3]
                                                       ycompACD/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.195ns logic, 4.837ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_3_2 (FF)
  Destination:          L_reg/M_data_q_7 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.604 - 0.651)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_3_2 to L_reg/M_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   M_addr_q_3_2
                                                       L_reg/M_addr_q_3_2
    SLICE_X7Y17.C6       net (fanout=17)       0.686   M_addr_q_3_2
    SLICE_X7Y17.C        Tilo                  0.259   M_count_store_q[336]
                                                       M_reg_regOut[33]_GND_1_o_equal_73_o<33>11_1
    SLICE_X13Y13.A2      net (fanout=18)       1.993   M_reg_regOut[33]_GND_1_o_equal_73_o<33>11
    SLICE_X13Y13.A       Tilo                  0.259   M_counts_q[547]
                                                       L_reg/Mmux_M_data_d308
    SLICE_X11Y13.A3      net (fanout=1)        0.779   L_reg/Mmux_M_data_d307
    SLICE_X11Y13.A       Tilo                  0.259   M_counts_q[649]
                                                       L_reg/Mmux_M_data_d309
    SLICE_X14Y16.C5      net (fanout=1)        0.825   L_reg/Mmux_M_data_d308
    SLICE_X14Y16.CLK     Tas                   0.349   L_reg/M_data_q[7]
                                                       L_reg/Mmux_M_data_d3016
                                                       L_reg/M_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (1.651ns logic, 4.283ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_3_3 (FF)
  Destination:          L_reg/M_data_q_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.603 - 0.652)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_3_3 to L_reg/M_data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.AMUX    Tshcko                0.518   M_reg_regOut[5]
                                                       L_reg/M_addr_q_3_3
    SLICE_X13Y12.A6      net (fanout=20)       2.027   L_reg/M_addr_q_3_3
    SLICE_X13Y12.A       Tilo                  0.259   M_count_store_q[551]
                                                       L_reg/Mmux_M_data_d276
    SLICE_X11Y15.B6      net (fanout=1)        1.073   L_reg/Mmux_M_data_d276
    SLICE_X11Y15.B       Tilo                  0.259   M_count_store_q[239]
                                                       L_reg/Mmux_M_data_d278
    SLICE_X10Y14.B5      net (fanout=1)        0.417   L_reg/Mmux_M_data_d278
    SLICE_X10Y14.B       Tilo                  0.235   M_count_store_q[771]
                                                       L_reg/Mmux_M_data_d279
    SLICE_X14Y17.A5      net (fanout=1)        0.795   L_reg/Mmux_M_data_d279
    SLICE_X14Y17.CLK     Tas                   0.349   L_reg/M_data_q[5]
                                                       L_reg/Mmux_M_data_d2716
                                                       L_reg/M_data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.620ns logic, 4.312ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_0 (FF)
  Destination:          M_counts_q_366 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.911ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (0.685 - 0.754)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_0 to M_counts_q_366
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.AQ       Tcko                  0.430   M_pins_q[1]
                                                       M_pins_q_0
    SLICE_X16Y27.A5      net (fanout=41)       3.088   M_pins_q[0]
    SLICE_X16Y27.A       Tilo                  0.254   M_count_store_q[267]
                                                       xcompABCD/incr1
    SLICE_X20Y22.B2      net (fanout=26)       1.800   M_xcompABCD_incr
    SLICE_X20Y22.CLK     Tas                   0.339   M_counts_q[368]
                                                       M_counts_q_366_rstpot
                                                       M_counts_q_366
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (1.023ns logic, 4.888ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_4 (FF)
  Destination:          M_counts_q_534 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.071ns (0.776 - 0.705)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_4 to M_counts_q_534
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_pins_q[4]
                                                       M_pins_q_4
    SLICE_X7Y5.D3        net (fanout=41)       3.884   M_pins_q[4]
    SLICE_X7Y5.D         Tilo                  0.259   M_ycompAC_incr
                                                       ycompAC/incr1
    SLICE_X5Y8.C4        net (fanout=26)       1.102   M_ycompAC_incr
    SLICE_X5Y8.CLK       Tas                   0.373   M_counts_q[534]
                                                       M_counts_q_534_rstpot
                                                       M_counts_q_534
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (1.062ns logic, 4.986ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_4_1 (FF)
  Destination:          L_reg/M_data_q_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.598 - 0.663)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_4_1 to L_reg/M_data_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   M_addr_q_4_2
                                                       L_reg/M_addr_q_4_1
    SLICE_X7Y21.A2       net (fanout=15)       1.002   M_addr_q_4_1
    SLICE_X7Y21.A        Tilo                  0.259   M_count_store_q[35]
                                                       L_reg/Mmux_M_data_d47
    SLICE_X11Y17.A5      net (fanout=1)        1.863   L_reg/Mmux_M_data_d46
    SLICE_X11Y17.A       Tilo                  0.259   M_count_store_q[135]
                                                       L_reg/Mmux_M_data_d48
    SLICE_X9Y17.B3       net (fanout=1)        0.605   L_reg/Mmux_M_data_d47
    SLICE_X9Y17.B        Tilo                  0.259   L_reg/Mmux_M_data_d75
                                                       L_reg/Mmux_M_data_d49
    SLICE_X15Y20.A5      net (fanout=1)        0.860   L_reg/Mmux_M_data_d48
    SLICE_X15Y20.CLK     Tas                   0.373   L_reg/M_data_q[8]
                                                       L_reg/Mmux_M_data_d416
                                                       L_reg/M_data_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.580ns logic, 4.330ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_20 (FF)
  Destination:          M_count_store_q_426 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.979ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.337 - 0.332)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_20 to M_count_store_q_426
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.430   M_counts_q[155]
                                                       tmr/M_ctr_q_20
    SLICE_X10Y25.A2      net (fanout=3)        0.720   tmr/M_ctr_q[20]
    SLICE_X10Y25.A       Tilo                  0.235   M_count_store_q[151]
                                                       tmr/maxval<26>3
    SLICE_X3Y20.A3       net (fanout=26)       2.251   tmr/maxval<26>2
    SLICE_X3Y20.A        Tilo                  0.259   M_count_store_q[455]
                                                       tmr/maxval<26>6_14
    SLICE_X5Y16.CE       net (fanout=12)       1.676   maxval<26>6_112
    SLICE_X5Y16.CLK      Tceck                 0.408   M_count_store_q[427]
                                                       M_count_store_q_426
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (1.332ns logic, 4.647ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_3 (FF)
  Destination:          L_reg/M_data_q_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.598 - 0.652)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_3 to L_reg/M_data_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.DQ      Tcko                  0.430   M_reg_regOut[5]
                                                       L_reg/M_addr_q_3
    SLICE_X13Y34.B5      net (fanout=120)      1.965   M_reg_regOut[5]
    SLICE_X13Y34.B       Tilo                  0.259   M_count_store_q[91]
                                                       L_reg/Mmux_M_data_d410
    SLICE_X15Y20.B5      net (fanout=1)        2.219   L_reg/Mmux_M_data_d49
    SLICE_X15Y20.B       Tilo                  0.259   L_reg/M_data_q[8]
                                                       L_reg/Mmux_M_data_d414
    SLICE_X15Y20.A6      net (fanout=1)        0.414   L_reg/Mmux_M_data_d413
    SLICE_X15Y20.CLK     Tas                   0.373   L_reg/M_data_q[8]
                                                       L_reg/Mmux_M_data_d416
                                                       L_reg/M_data_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (1.321ns logic, 4.598ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ycompACD/M_ctr_q_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.757 - 0.708)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ycompACD/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AMUX    Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y11.A5      net (fanout=1116)     4.091   M_reset_cond_out
    SLICE_X20Y11.A       Tilo                  0.254   ycompACD/M_ctr_q[0]
                                                       ycompACD/Mcount_M_ctr_q_val1
    SLICE_X21Y13.SR      net (fanout=2)        0.746   ycompACD/Mcount_M_ctr_q_val
    SLICE_X21Y13.CLK     Tsrck                 0.413   ycompACD/M_ctr_q[3]
                                                       ycompACD/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (1.185ns logic, 4.837ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_7 (FF)
  Destination:          ycompAC/M_ctr_q_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.040ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.695 - 0.627)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_7 to ycompAC/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_pulse_length_q[7]
                                                       M_pulse_length_q_7
    SLICE_X6Y6.D2        net (fanout=79)       3.656   M_pulse_length_q[7]
    SLICE_X6Y6.DMUX      Tilo                  0.298   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val23_SW0
    SLICE_X6Y6.C4        net (fanout=1)        0.395   ycompAC/N217
    SLICE_X6Y6.C         Tilo                  0.235   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val1
    SLICE_X6Y4.SR        net (fanout=2)        0.593   ycompAC/Mcount_M_ctr_q_val
    SLICE_X6Y4.CLK       Tsrck                 0.433   ycompAC/M_ctr_q[3]
                                                       ycompAC/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (1.396ns logic, 4.644ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_1 (FF)
  Destination:          M_counts_q_219 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.905ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.688 - 0.754)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_1 to M_counts_q_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y42.CQ       Tcko                  0.430   M_pins_q[1]
                                                       M_pins_q_1
    SLICE_X2Y13.B3       net (fanout=41)       2.814   M_pins_q[1]
    SLICE_X2Y13.B        Tilo                  0.235   M_xcompBD_incr
                                                       xcompBD/incr1
    SLICE_X12Y19.A4      net (fanout=26)       2.087   M_xcompBD_incr
    SLICE_X12Y19.CLK     Tas                   0.339   M_counts_q[221]
                                                       M_counts_q_219_rstpot
                                                       M_counts_q_219
    -------------------------------------------------  ---------------------------
    Total                                      5.905ns (1.004ns logic, 4.901ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ycompACD/M_ctr_q_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.757 - 0.708)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ycompACD/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AMUX    Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y11.A5      net (fanout=1116)     4.091   M_reset_cond_out
    SLICE_X20Y11.A       Tilo                  0.254   ycompACD/M_ctr_q[0]
                                                       ycompACD/Mcount_M_ctr_q_val1
    SLICE_X21Y13.SR      net (fanout=2)        0.746   ycompACD/Mcount_M_ctr_q_val
    SLICE_X21Y13.CLK     Tsrck                 0.410   ycompACD/M_ctr_q[3]
                                                       ycompACD/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (1.182ns logic, 4.837ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_4 (FF)
  Destination:          M_counts_q_535 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.081ns (0.786 - 0.705)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_4 to M_counts_q_535
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_pins_q[4]
                                                       M_pins_q_4
    SLICE_X7Y5.D3        net (fanout=41)       3.884   M_pins_q[4]
    SLICE_X7Y5.D         Tilo                  0.259   M_ycompAC_incr
                                                       ycompAC/incr1
    SLICE_X2Y9.D5        net (fanout=26)       1.128   M_ycompAC_incr
    SLICE_X2Y9.CLK       Tas                   0.349   M_counts_q[535]
                                                       M_counts_q_535_rstpot
                                                       M_counts_q_535
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (1.038ns logic, 5.012ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_7 (FF)
  Destination:          ycompAC/M_ctr_q_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.036ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.695 - 0.627)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_7 to ycompAC/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_pulse_length_q[7]
                                                       M_pulse_length_q_7
    SLICE_X6Y6.D2        net (fanout=79)       3.656   M_pulse_length_q[7]
    SLICE_X6Y6.DMUX      Tilo                  0.298   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val23_SW0
    SLICE_X6Y6.C4        net (fanout=1)        0.395   ycompAC/N217
    SLICE_X6Y6.C         Tilo                  0.235   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val1
    SLICE_X6Y4.SR        net (fanout=2)        0.593   ycompAC/Mcount_M_ctr_q_val
    SLICE_X6Y4.CLK       Tsrck                 0.429   ycompAC/M_ctr_q[3]
                                                       ycompAC/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (1.392ns logic, 4.644ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_5 (FF)
  Destination:          M_counts_q_691 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.676 - 0.780)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_5 to M_counts_q_691
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.CQ      Tcko                  0.430   M_pins_q[5]
                                                       M_pins_q_5
    SLICE_X20Y19.B3      net (fanout=42)       3.015   M_pins_q[5]
    SLICE_X20Y19.B       Tilo                  0.254   ycompABD/Mcount_M_ctr_q_val21
                                                       ycompABD/incr1
    SLICE_X13Y23.C5      net (fanout=26)       1.789   M_ycompABD_incr
    SLICE_X13Y23.CLK     Tas                   0.373   M_counts_q[692]
                                                       M_counts_q_691_rstpot
                                                       M_counts_q_691
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.057ns logic, 4.804ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_3 (FF)
  Destination:          xcompBD/M_ctr_q_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.004ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.697 - 0.656)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_3 to xcompBD/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.DQ      Tcko                  0.430   M_pulse_length_q[3]
                                                       M_pulse_length_q_3
    SLICE_X0Y7.A4        net (fanout=79)       3.185   M_pulse_length_q[3]
    SLICE_X0Y7.A         Tilo                  0.254   xcompBD/N266
                                                       xcompBD/Mcount_M_ctr_q_val23_SW2
    SLICE_X0Y8.C1        net (fanout=1)        0.757   xcompBD/N267
    SLICE_X0Y8.C         Tilo                  0.255   xcompBD/M_ctr_q[0]
                                                       xcompBD/Mcount_M_ctr_q_val1
    SLICE_X0Y6.SR        net (fanout=2)        0.619   xcompBD/Mcount_M_ctr_q_val
    SLICE_X0Y6.CLK       Tsrck                 0.504   xcompBD/M_ctr_q[3]
                                                       xcompBD/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.443ns logic, 4.561ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          xcompACD/M_ctr_q_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.789 - 0.708)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to xcompACD/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AMUX    Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y9.A4        net (fanout=1116)     4.411   M_reset_cond_out
    SLICE_X2Y9.A         Tilo                  0.235   M_counts_q[535]
                                                       xcompACD/Mcount_M_ctr_q_val1
    SLICE_X3Y10.SR       net (fanout=2)        0.454   xcompACD/Mcount_M_ctr_q_val
    SLICE_X3Y10.CLK      Tsrck                 0.423   xcompACD/M_ctr_q[3]
                                                       xcompACD/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.176ns logic, 4.865ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_counts_q_523 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.006ns (Levels of Logic = 3)
  Clock Path Skew:      0.048ns (0.692 - 0.644)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_counts_q_523
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_counts_q[155]
                                                       tmr/M_ctr_q_14
    SLICE_X11Y25.A3      net (fanout=3)        0.585   tmr/M_ctr_q[14]
    SLICE_X11Y25.A       Tilo                  0.259   tmr/M_ctr_q[21]
                                                       tmr/maxval<26>2_SW0_1
    SLICE_X11Y27.C2      net (fanout=29)       1.601   tmr/maxval<26>2_SW0
    SLICE_X11Y27.C       Tilo                  0.259   M_counts_q[503]
                                                       tmr/maxval<26>6_47
    SLICE_X5Y5.D5        net (fanout=27)       2.499   maxval<26>617
    SLICE_X5Y5.CLK       Tas                   0.373   M_counts_q[523]
                                                       M_counts_q_523_rstpot
                                                       M_counts_q_523
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.321ns logic, 4.685ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_7 (FF)
  Destination:          ycompAC/M_ctr_q_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.695 - 0.627)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_7 to ycompAC/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_pulse_length_q[7]
                                                       M_pulse_length_q_7
    SLICE_X6Y6.D2        net (fanout=79)       3.656   M_pulse_length_q[7]
    SLICE_X6Y6.DMUX      Tilo                  0.298   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val23_SW0
    SLICE_X6Y6.C4        net (fanout=1)        0.395   ycompAC/N217
    SLICE_X6Y6.C         Tilo                  0.235   ycompAC/M_ctr_q[0]
                                                       ycompAC/Mcount_M_ctr_q_val1
    SLICE_X6Y4.SR        net (fanout=2)        0.593   ycompAC/Mcount_M_ctr_q_val
    SLICE_X6Y4.CLK       Tsrck                 0.418   ycompAC/M_ctr_q[3]
                                                       ycompAC/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.025ns (1.381ns logic, 4.644ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_20 (FF)
  Destination:          M_count_store_q_425 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.337 - 0.332)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_20 to M_count_store_q_425
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.CQ       Tcko                  0.430   M_counts_q[155]
                                                       tmr/M_ctr_q_20
    SLICE_X10Y25.A2      net (fanout=3)        0.720   tmr/M_ctr_q[20]
    SLICE_X10Y25.A       Tilo                  0.235   M_count_store_q[151]
                                                       tmr/maxval<26>3
    SLICE_X3Y20.A3       net (fanout=26)       2.251   tmr/maxval<26>2
    SLICE_X3Y20.A        Tilo                  0.259   M_count_store_q[455]
                                                       tmr/maxval<26>6_14
    SLICE_X5Y16.CE       net (fanout=12)       1.676   maxval<26>6_112
    SLICE_X5Y16.CLK      Tceck                 0.390   M_count_store_q[427]
                                                       M_count_store_q_425
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.314ns logic, 4.647ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_14 (FF)
  Destination:          M_counts_q_372 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.597 - 0.644)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_14 to M_counts_q_372
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.430   M_counts_q[155]
                                                       tmr/M_ctr_q_14
    SLICE_X11Y25.A3      net (fanout=3)        0.585   tmr/M_ctr_q[14]
    SLICE_X11Y25.A       Tilo                  0.259   tmr/M_ctr_q[21]
                                                       tmr/maxval<26>2_SW0_1
    SLICE_X11Y27.C2      net (fanout=29)       1.601   tmr/maxval<26>2_SW0
    SLICE_X11Y27.C       Tilo                  0.259   M_counts_q[503]
                                                       tmr/maxval<26>6_47
    SLICE_X21Y22.D1      net (fanout=27)       2.399   maxval<26>617
    SLICE_X21Y22.CLK     Tas                   0.373   M_counts_q[372]
                                                       M_counts_q_372_rstpot
                                                       M_counts_q_372
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.321ns logic, 4.585ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pulse_length_q_7 (FF)
  Destination:          ycompB/M_ctr_q_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.954ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.721 - 0.720)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pulse_length_q_7 to ycompB/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_pulse_length_q[7]
                                                       M_pulse_length_q_7
    SLICE_X0Y40.D6       net (fanout=79)       2.540   M_pulse_length_q[7]
    SLICE_X0Y40.D        Tilo                  0.254   ycompB/M_ctr_q[3]
                                                       ycompB/Mcount_M_ctr_q_val23_SW0
    SLICE_X1Y40.A2       net (fanout=1)        1.383   ycompB/N233
    SLICE_X1Y40.A        Tilo                  0.259   ycompB/M_ctr_q[0]
                                                       ycompB/Mcount_M_ctr_q_val1
    SLICE_X0Y40.SR       net (fanout=2)        0.584   ycompB/Mcount_M_ctr_q_val
    SLICE_X0Y40.CLK      Tsrck                 0.504   ycompB/M_ctr_q[3]
                                                       ycompB/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (1.447ns logic, 4.507ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_pins_q_4 (FF)
  Destination:          M_counts_q_537 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.026ns (Levels of Logic = 2)
  Clock Path Skew:      0.074ns (0.779 - 0.705)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_pins_q_4 to M_counts_q_537
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_pins_q[4]
                                                       M_pins_q_4
    SLICE_X7Y5.D3        net (fanout=41)       3.884   M_pins_q[4]
    SLICE_X7Y5.D         Tilo                  0.259   M_ycompAC_incr
                                                       ycompAC/incr1
    SLICE_X5Y9.B6        net (fanout=26)       1.080   M_ycompAC_incr
    SLICE_X5Y9.CLK       Tas                   0.373   M_counts_q[539]
                                                       M_counts_q_537_rstpot
                                                       M_counts_q_537
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.062ns logic, 4.964ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          xcompACD/M_ctr_q_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.031ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.789 - 0.708)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to xcompACD/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AMUX    Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y9.A4        net (fanout=1116)     4.411   M_reset_cond_out
    SLICE_X2Y9.A         Tilo                  0.235   M_counts_q[535]
                                                       xcompACD/Mcount_M_ctr_q_val1
    SLICE_X3Y10.SR       net (fanout=2)        0.454   xcompACD/Mcount_M_ctr_q_val
    SLICE_X3Y10.CLK      Tsrck                 0.413   xcompACD/M_ctr_q[3]
                                                       xcompACD/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.031ns (1.166ns logic, 4.865ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_4_2 (FF)
  Destination:          L_reg/M_data_q_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.594 - 0.663)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_4_2 to L_reg/M_data_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.DQ       Tcko                  0.430   M_addr_q_4_2
                                                       L_reg/M_addr_q_4_2
    SLICE_X11Y20.C6      net (fanout=17)       0.927   M_addr_q_4_2
    SLICE_X11Y20.C       Tilo                  0.259   M_reg_regOut[3]
                                                       M_reg_regOut[33]_GND_1_o_equal_77_o<33>11_1
    SLICE_X12Y18.D4      net (fanout=18)       1.708   M_reg_regOut[33]_GND_1_o_equal_77_o<33>11
    SLICE_X12Y18.D       Tilo                  0.254   M_count_store_q[776]
                                                       L_reg/Mmux_M_data_d328
    SLICE_X10Y17.A3      net (fanout=1)        0.770   L_reg/Mmux_M_data_d328
    SLICE_X10Y17.A       Tilo                  0.235   M_count_store_q[667]
                                                       L_reg/Mmux_M_data_d329
    SLICE_X15Y21.C6      net (fanout=1)        0.925   L_reg/Mmux_M_data_d329
    SLICE_X15Y21.CLK     Tas                   0.373   L_reg/M_data_q[9]
                                                       L_reg/Mmux_M_data_d3216
                                                       L_reg/M_data_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (1.551ns logic, 4.330ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout0 = PERIOD TIMEGRP "fast_clkout0" TS_clk * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout1_buf/I0
  Logical resource: fast/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------
Slack: 4.417ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_2/CLK0
  Logical resource: ydupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_1/CLK0
  Logical resource: ydupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_0/CLK0
  Logical resource: ydupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0/CLK0
  Logical resource: ydupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 5.267ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X16Y6.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcompBD/M_ctr_q[3]/CLK
  Logical resource: xcompBD/M_ctr_q_1/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcompBD/M_ctr_q[3]/CLK
  Logical resource: xcompBD/M_ctr_q_2/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: xcompBD/M_ctr_q[3]/SR
  Logical resource: xcompBD/M_ctr_q_2/SR
  Location pin: SLICE_X0Y6.SR
  Clock network: xcompBD/Mcount_M_ctr_q_val
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcompBD/M_ctr_q[3]/CLK
  Logical resource: xcompBD/M_ctr_q_3/CK
  Location pin: SLICE_X0Y6.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcompBD/M_ctr_q[0]/CLK
  Logical resource: xcompBD/M_ctr_q_0/CK
  Location pin: SLICE_X0Y8.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[319]/CLK
  Logical resource: M_counts_q_316/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[319]/CLK
  Logical resource: M_counts_q_317/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[319]/CLK
  Logical resource: M_counts_q_318/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[319]/CLK
  Logical resource: M_counts_q_319/CK
  Location pin: SLICE_X0Y11.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ycompCD/M_state_q/CLK
  Logical resource: ycompCD/M_state_q/CK
  Location pin: SLICE_X0Y12.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[447]/CLK
  Logical resource: M_count_store_q_447/CK
  Location pin: SLICE_X0Y15.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[4]/CLK
  Logical resource: M_count_store_q_7/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[4]/CLK
  Logical resource: M_count_store_q_6/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[4]/CLK
  Logical resource: M_count_store_q_5/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[4]/CLK
  Logical resource: M_count_store_q_4/CK
  Location pin: SLICE_X0Y16.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[110]/CLK
  Logical resource: M_count_store_q_109/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[110]/CLK
  Logical resource: M_count_store_q_108/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[110]/CLK
  Logical resource: M_count_store_q_111/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[110]/CLK
  Logical resource: M_count_store_q_110/CK
  Location pin: SLICE_X0Y17.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[112]/CLK
  Logical resource: M_count_store_q_115/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     18.312ns|            0|            0|            0|        73980|
| TS_fast_clkout0               |      6.667ns|      6.104ns|          N/A|            0|            0|        73980|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.104|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 73980 paths, 0 nets, and 12644 connections

Design statistics:
   Minimum period:   6.104ns{1}   (Maximum frequency: 163.827MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 17 13:06:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



