// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fixedHuffman (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        outStream_V_V_din,
        outStream_V_V_full_n,
        outStream_V_V_write,
        outStreamSizeInBits_V_din,
        outStreamSizeInBits_V_full_n,
        outStreamSizeInBits_V_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_pp0_stage0 = 9'd4;
parameter    ap_ST_fsm_state11 = 9'd8;
parameter    ap_ST_fsm_state12 = 9'd16;
parameter    ap_ST_fsm_state13 = 9'd32;
parameter    ap_ST_fsm_state14 = 9'd64;
parameter    ap_ST_fsm_state15 = 9'd128;
parameter    ap_ST_fsm_state16 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
output  [63:0] outStream_V_V_din;
input   outStream_V_V_full_n;
output   outStream_V_V_write;
output  [15:0] outStreamSizeInBits_V_din;
input   outStreamSizeInBits_V_full_n;
output   outStreamSizeInBits_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inStream_V_V_read;
reg[63:0] outStream_V_V_din;
reg outStream_V_V_write;
reg[15:0] outStreamSizeInBits_V_din;
reg outStreamSizeInBits_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] fixed_lenlit_table391_address0;
reg    fixed_lenlit_table391_ce0;
wire   [8:0] fixed_lenlit_table391_q0;
wire   [8:0] fixed_lenlit_bl384_address0;
reg    fixed_lenlit_bl384_ce0;
wire   [3:0] fixed_lenlit_bl384_q0;
wire   [8:0] fixed_lenlit_bl384_address1;
reg    fixed_lenlit_bl384_ce1;
wire   [3:0] fixed_lenlit_bl384_q1;
wire   [3:0] fixed_len_code398_address0;
reg    fixed_len_code398_ce0;
wire   [8:0] fixed_len_code398_q0;
wire   [11:0] fixed_dist_table377_address0;
reg    fixed_dist_table377_ce0;
wire   [14:0] fixed_dist_table377_q0;
wire   [11:0] fixed_dist_bl370_address0;
reg    fixed_dist_bl370_ce0;
wire   [3:0] fixed_dist_bl370_q0;
reg    inStream_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond4_reg_3049;
reg   [0:0] tmp_103_reg_3063;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_110_fu_2589_p2;
reg    outStream_V_V_blk_n;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_reg_pp0_iter6_exitcond4_reg_3049;
reg   [0:0] icmp41_reg_3370;
wire    ap_CS_fsm_state16;
wire   [0:0] exitcond_fu_2931_p2;
reg    outStreamSizeInBits_V_blk_n;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_993_p2;
reg   [15:0] i1_reg_307;
reg   [7:0] length_reg_318;
reg   [31:0] loc_idx_reg_329;
reg   [31:0] Lo_assign_s_reg_341;
reg   [15:0] localB_7_reg_353;
reg   [15:0] localB_7_349_reg_365;
reg   [15:0] localB_7_162_reg_377;
reg   [15:0] localB_7_163_reg_389;
reg   [15:0] localB_7_164_reg_401;
reg   [15:0] localB_7_165_reg_413;
reg   [15:0] localB_7_166_reg_425;
reg   [15:0] localB_7_167_reg_437;
reg   [63:0] p_0160_1_reg_449;
reg   [63:0] p_Val2_60_reg_460;
reg   [31:0] outByteCnt_reg_472;
reg   [15:0] localB_7_3_reg_484;
reg   [15:0] localB_6_3_reg_496;
reg   [15:0] localB_5_3_reg_508;
reg   [15:0] localB_4_3_reg_520;
reg   [15:0] localB_3_3_reg_532;
reg   [15:0] localB_2_3_reg_543;
reg   [15:0] localB_1_3_reg_554;
reg   [15:0] localB_0_3_reg_565;
reg   [63:0] p_0160_3_reg_576;
reg   [31:0] outByteCnt_1_reg_588;
reg   [8:0] reg_985;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op42_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
reg    ap_predicate_op299_write_state10;
reg    ap_block_state10_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter3_exitcond4_reg_3049;
reg   [0:0] tmp_84_reg_3105;
reg   [0:0] ap_reg_pp0_iter3_tmp_84_reg_3105;
reg   [8:0] ap_reg_pp0_iter5_reg_985;
reg   [0:0] tmp_105_reg_3094;
reg   [0:0] ap_reg_pp0_iter3_tmp_105_reg_3094;
reg    ap_block_state1;
wire   [15:0] size_fu_989_p1;
reg   [15:0] size_reg_3040;
reg    ap_block_state2;
wire   [0:0] exitcond4_fu_999_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond4_reg_3049;
reg   [0:0] ap_reg_pp0_iter2_exitcond4_reg_3049;
reg   [0:0] ap_reg_pp0_iter4_exitcond4_reg_3049;
reg   [0:0] ap_reg_pp0_iter5_exitcond4_reg_3049;
wire   [15:0] i_18_fu_1004_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] v_fu_1010_p1;
reg   [2:0] v_reg_3058;
wire   [0:0] tmp_103_fu_1014_p2;
wire   [0:0] tmp_1023_fu_1038_p2;
reg   [0:0] tmp_1023_reg_3067;
wire   [8:0] tmp_1024_fu_1044_p1;
reg   [8:0] tmp_1024_reg_3073;
wire   [8:0] tmp_1033_fu_1072_p2;
reg   [8:0] tmp_1033_reg_3079;
wire   [7:0] tCh_fu_1134_p1;
reg   [7:0] tCh_reg_3084;
reg   [15:0] tOffset_reg_3089;
wire   [0:0] tmp_105_fu_1158_p2;
reg   [0:0] ap_reg_pp0_iter4_tmp_105_reg_3094;
reg   [0:0] ap_reg_pp0_iter5_tmp_105_reg_3094;
wire   [0:0] tmp_84_fu_1175_p2;
reg   [0:0] ap_reg_pp0_iter4_tmp_84_reg_3105;
reg   [0:0] ap_reg_pp0_iter5_tmp_84_reg_3105;
wire   [7:0] length_2_fu_1195_p3;
reg    ap_enable_reg_pp0_iter2;
reg   [3:0] fixed_lenlit_bl384_load_reg_3146;
reg   [3:0] fixed_lenlit_bl384_load_1_reg_3151;
reg   [14:0] fixed_dist_table377_load_reg_3156;
reg   [14:0] ap_reg_pp0_iter5_fixed_dist_table377_load_reg_3156;
reg   [3:0] fixed_dist_bl370_load_reg_3161;
wire   [0:0] tmp_1040_fu_1234_p2;
reg   [0:0] tmp_1040_reg_3167;
wire   [6:0] tmp_1041_fu_1240_p1;
reg   [6:0] tmp_1041_reg_3175;
wire   [6:0] tmp_1042_fu_1244_p1;
reg   [6:0] tmp_1042_reg_3182;
wire   [6:0] tmp_1043_fu_1248_p2;
reg   [6:0] tmp_1043_reg_3188;
wire   [0:0] tmp_1061_fu_1269_p2;
reg   [0:0] tmp_1061_reg_3193;
wire   [6:0] tmp_1062_fu_1275_p1;
reg   [6:0] tmp_1062_reg_3201;
wire   [6:0] tmp_1063_fu_1279_p1;
reg   [6:0] tmp_1063_reg_3208;
wire   [6:0] tmp_1064_fu_1283_p2;
reg   [6:0] tmp_1064_reg_3214;
wire   [0:0] tmp_1081_fu_1317_p2;
reg   [0:0] tmp_1081_reg_3219;
wire   [6:0] tmp_1082_fu_1323_p1;
reg   [6:0] tmp_1082_reg_3227;
wire   [6:0] tmp_1083_fu_1327_p1;
reg   [6:0] tmp_1083_reg_3234;
wire   [6:0] tmp_1084_fu_1331_p2;
reg   [6:0] tmp_1084_reg_3240;
wire   [31:0] localBits_idx_2_fu_1350_p3;
reg   [31:0] localBits_idx_2_reg_3245;
wire   [0:0] icmp_fu_1367_p2;
reg   [0:0] icmp_reg_3250;
reg   [0:0] ap_reg_pp0_iter6_icmp_reg_3250;
wire   [31:0] localBits_idx_5_fu_1373_p2;
reg   [31:0] localBits_idx_5_reg_3258;
wire   [31:0] loc_idx_5_fu_1379_p2;
reg   [31:0] loc_idx_5_reg_3270;
wire   [0:0] sel_tmp15_fu_1395_p2;
reg   [0:0] sel_tmp15_reg_3276;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp15_reg_3276;
wire   [0:0] sel_tmp18_fu_1407_p2;
reg   [0:0] sel_tmp18_reg_3284;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp18_reg_3284;
wire   [0:0] sel_tmp21_fu_1419_p2;
reg   [0:0] sel_tmp21_reg_3293;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp21_reg_3293;
wire   [0:0] sel_tmp24_fu_1431_p2;
reg   [0:0] sel_tmp24_reg_3303;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp24_reg_3303;
wire   [0:0] sel_tmp27_fu_1443_p2;
reg   [0:0] sel_tmp27_reg_3314;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp27_reg_3314;
wire   [0:0] sel_tmp30_fu_1455_p2;
reg   [0:0] sel_tmp30_reg_3326;
reg   [0:0] ap_reg_pp0_iter6_sel_tmp30_reg_3326;
wire   [0:0] sel_tmp32_fu_1461_p2;
reg   [0:0] sel_tmp32_reg_3340;
wire   [31:0] loc_idx_61_fu_1507_p3;
reg   [31:0] loc_idx_61_reg_3345;
wire   [63:0] localBits_V_129_fu_1831_p3;
reg   [63:0] localBits_V_129_reg_3350;
reg   [47:0] localBits_V_4_reg_3355;
wire   [0:0] sel_tmp33_fu_1901_p2;
reg   [0:0] sel_tmp33_reg_3360;
wire   [31:0] localBits_idx_3_fu_2182_p3;
reg    ap_enable_reg_pp0_iter6;
wire   [0:0] icmp41_fu_2199_p2;
wire   [63:0] tmp_V_61_fu_2205_p5;
reg   [63:0] tmp_V_61_reg_3374;
wire   [63:0] localBits_V_127_fu_2283_p3;
wire   [31:0] loc_idx_4_fu_2341_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] tmp_104_fu_2331_p2;
wire   [15:0] localB_3_fu_2433_p3;
wire   [15:0] localB_7_379_fu_2457_p3;
wire   [15:0] localB_7_380_fu_2481_p3;
wire   [15:0] localB_7_381_fu_2497_p3;
wire   [15:0] localB_7_382_fu_2521_p3;
wire   [15:0] localB_7_383_fu_2537_p3;
wire   [15:0] localB_7_385_fu_2553_p3;
wire   [15:0] localB_7_386_fu_2561_p3;
wire   [63:0] localBits_V_128_fu_2579_p1;
wire   [31:0] i_fu_2583_p2;
reg    ap_block_state13;
wire   [2:0] j_fu_2601_p2;
wire    ap_CS_fsm_state14;
wire   [63:0] p_Result_33_fu_2799_p2;
wire   [0:0] exitcond5_fu_2595_p2;
wire   [2:0] j_6_fu_2811_p2;
wire    ap_CS_fsm_state15;
wire   [15:0] localB_0_38_fu_2875_p3;
wire   [0:0] exitcond6_fu_2805_p2;
wire   [15:0] localB_0_41_fu_2899_p3;
wire   [15:0] localB_0_54_fu_2915_p3;
wire   [15:0] localB_0_55_fu_2923_p3;
wire   [2:0] j_8_fu_2937_p2;
reg    ap_block_state16;
wire   [15:0] newSel118_fu_2975_p3;
wire   [15:0] newSel120_fu_2991_p3;
wire   [15:0] localB_5_8_fu_3007_p3;
wire   [15:0] localB_4_8_fu_3015_p3;
wire   [31:0] i_19_fu_3023_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter6_state9;
reg   [63:0] p_s_reg_286;
reg   [255:0] size_0_in_reg_298;
reg   [31:0] ap_phi_mux_loc_idx_phi_fu_333_p4;
reg   [31:0] ap_phi_mux_loc_idx_2_phi_fu_604_p4;
reg   [31:0] ap_phi_mux_Lo_assign_s_phi_fu_345_p4;
reg   [15:0] ap_phi_mux_localB_7_phi_fu_357_p4;
reg   [15:0] ap_phi_mux_localB_7_349_phi_fu_369_p4;
reg   [15:0] ap_phi_mux_localB_7_162_phi_fu_381_p4;
reg   [15:0] ap_phi_mux_localB_7_163_phi_fu_393_p4;
reg   [15:0] ap_phi_mux_localB_7_164_phi_fu_405_p4;
reg   [15:0] ap_phi_mux_localB_7_165_phi_fu_417_p4;
reg   [15:0] ap_phi_mux_localB_7_166_phi_fu_429_p4;
reg   [15:0] ap_phi_mux_localB_7_167_phi_fu_441_p4;
reg   [63:0] ap_phi_mux_p_0160_1_phi_fu_452_p4;
reg   [63:0] ap_phi_mux_p_Val2_60_phi_fu_464_p4;
reg   [31:0] ap_phi_mux_outByteCnt_phi_fu_476_p4;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_7_3_reg_484;
wire   [15:0] localB_7_390_fu_1905_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_6_3_reg_496;
wire   [15:0] localB_7_391_fu_1957_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_5_3_reg_508;
wire   [15:0] localB_7_392_fu_2002_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_4_3_reg_520;
wire   [15:0] localB_7_393_fu_2040_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_3_3_reg_532;
wire   [15:0] localB_7_371_fu_2071_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_2_3_reg_543;
wire   [15:0] localB_7_374_fu_2094_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_1_3_reg_554;
wire   [15:0] localB_7_376_fu_2110_p3;
wire   [15:0] ap_phi_reg_pp0_iter6_localB_0_3_reg_565;
wire   [15:0] localB_7_377_fu_2119_p3;
wire   [63:0] ap_phi_reg_pp0_iter6_p_0160_3_reg_576;
wire   [31:0] outByteCnt_3_fu_2218_p2;
wire   [31:0] ap_phi_reg_pp0_iter6_outByteCnt_1_reg_588;
wire   [31:0] loc_idx_6_fu_2225_p2;
wire   [31:0] ap_phi_reg_pp0_iter6_loc_idx_2_reg_600;
wire   [31:0] loc_idx_1_fu_2133_p3;
reg   [15:0] localB_7_4_reg_611;
reg   [15:0] localB_6_4_reg_622;
reg   [15:0] localB_7_168_reg_633;
reg   [15:0] localB_7_169_reg_644;
reg   [15:0] localB_7_170_reg_655;
reg   [15:0] localB_7_171_reg_666;
reg   [15:0] localB_7_172_reg_677;
reg   [15:0] localB_7_173_reg_688;
reg   [63:0] p_Val2_4_reg_699;
reg   [31:0] loc_idx_3_reg_709;
reg   [31:0] i4_reg_720;
reg   [15:0] localB_7_6_reg_731;
reg   [15:0] localB_6_6_reg_742;
reg   [15:0] localB_5_6_reg_753;
reg   [15:0] localB_4_6_reg_764;
reg   [15:0] localB_3_7_reg_867;
reg   [15:0] localB_3_6_reg_775;
reg   [15:0] localB_2_7_reg_879;
reg   [15:0] localB_2_6_reg_786;
reg   [15:0] localB_0_52_reg_891;
reg   [15:0] localB_1_6_reg_797;
reg   [15:0] localB_0_35_reg_903;
reg   [15:0] localB_0_6_reg_808;
reg   [63:0] p_Val2_65_reg_843;
reg   [63:0] p_0160_4_reg_819;
reg   [31:0] i6_reg_831;
reg   [2:0] j7_reg_856;
reg   [2:0] j8_reg_915;
reg   [15:0] localB_7_7_reg_926;
reg   [15:0] localB_6_7_reg_938;
reg   [15:0] localB_5_7_reg_950;
reg   [15:0] localB_4_7_reg_962;
reg   [2:0] j9_reg_974;
wire   [63:0] tmp_108_fu_1164_p1;
wire   [63:0] tmp_106_fu_1203_p1;
wire   [63:0] tmp_109_fu_1208_p1;
wire   [63:0] tmp_111_fu_1214_p1;
wire   [15:0] tmp_3_fu_2324_p2;
reg    ap_block_pp0_stage0_01001;
reg   [255:0] p_Val2_s_fu_182;
wire   [7:0] Lo_assign_fu_1025_p3;
wire   [7:0] Hi_assign_fu_1032_p2;
wire   [8:0] tmp_1025_fu_1048_p1;
wire   [8:0] tmp_1027_fu_1052_p2;
wire   [8:0] tmp_1029_fu_1058_p2;
wire   [8:0] tmp_1030_fu_1064_p3;
reg   [255:0] tmp_1026_fu_1081_p4;
wire   [8:0] tmp_1028_fu_1091_p2;
wire   [8:0] tmp_1032_fu_1103_p3;
wire   [255:0] tmp_1031_fu_1096_p3;
wire   [255:0] tmp_1034_fu_1109_p1;
wire   [255:0] tmp_1035_fu_1113_p1;
wire   [255:0] tmp_1036_fu_1116_p2;
wire   [255:0] tmp_1037_fu_1122_p2;
wire   [255:0] p_Result_s_fu_1128_p2;
wire   [7:0] tLen_fu_1138_p4;
wire   [7:0] tmp_83_fu_1169_p2;
wire   [7:0] sel_tmp5_v_fu_1181_p3;
wire   [7:0] length_9_fu_1189_p2;
wire   [31:0] tmp_107_fu_1222_p2;
wire   [31:0] fixed_lenlit_bl_load_cast_fu_1219_p1;
wire   [31:0] Hi_assign_s_fu_1228_p2;
wire   [31:0] fixed_lenlit_bl_load_1_cast_fu_1260_p1;
wire   [31:0] Hi_assign_9_fu_1263_p2;
wire   [4:0] fixed_dist_bl_load_cast_cast_fu_1298_p1;
wire   [4:0] tmp82_fu_1301_p2;
wire  signed [31:0] tmp439_cast_fu_1307_p1;
wire   [31:0] localBits_idx_68_fu_1289_p2;
wire   [31:0] Hi_assign_10_fu_1311_p2;
wire   [31:0] fixed_dist_bl_load_cast_fu_1295_p1;
wire   [31:0] localBits_idx_4_fu_1337_p2;
wire   [31:0] localBits_idx_fu_1254_p2;
wire   [31:0] localBits_idx_69_fu_1343_p3;
wire   [27:0] tmp_1101_fu_1357_p4;
wire   [2:0] tmp_1103_fu_1385_p1;
wire   [0:0] sel_tmp14_fu_1389_p2;
wire   [0:0] sel_tmp17_fu_1401_p2;
wire   [0:0] sel_tmp20_fu_1413_p2;
wire   [0:0] sel_tmp23_fu_1425_p2;
wire   [0:0] sel_tmp26_fu_1437_p2;
wire   [0:0] sel_tmp29_fu_1449_p2;
wire   [31:0] loc_idx_56_fu_1467_p3;
wire   [31:0] loc_idx_57_fu_1475_p3;
wire   [31:0] loc_idx_58_fu_1483_p3;
wire   [31:0] loc_idx_59_fu_1491_p3;
wire   [31:0] loc_idx_60_fu_1499_p3;
wire   [6:0] tmp_1044_fu_1519_p3;
wire   [6:0] tmp_1046_fu_1529_p3;
wire   [6:0] tmp_1045_fu_1524_p3;
wire   [6:0] tmp_1047_fu_1534_p2;
wire   [63:0] p_Repl2_s_fu_1515_p1;
wire   [63:0] tmp_1048_fu_1540_p1;
wire   [63:0] tmp_1051_fu_1552_p2;
reg   [63:0] tmp_1052_fu_1558_p4;
wire   [63:0] tmp_1049_fu_1544_p1;
wire   [63:0] tmp_1050_fu_1548_p1;
wire   [63:0] tmp_1054_fu_1575_p2;
wire   [63:0] tmp_1055_fu_1581_p2;
wire   [63:0] p_demorgan_fu_1587_p2;
wire   [63:0] tmp_1056_fu_1593_p2;
wire   [63:0] tmp_1053_fu_1568_p3;
wire   [63:0] tmp_1057_fu_1599_p2;
wire   [63:0] tmp_1058_fu_1605_p2;
wire   [7:0] length_code_fu_1617_p1;
wire   [6:0] tmp_1065_fu_1625_p3;
wire   [6:0] tmp_1067_fu_1635_p3;
wire   [6:0] tmp_1066_fu_1630_p3;
wire   [6:0] tmp_1068_fu_1640_p2;
wire   [63:0] p_Repl2_22_fu_1621_p1;
wire   [63:0] tmp_1069_fu_1646_p1;
wire   [63:0] tmp_1072_fu_1658_p2;
reg   [63:0] tmp_1073_fu_1664_p4;
wire   [63:0] tmp_1070_fu_1650_p1;
wire   [63:0] tmp_1071_fu_1654_p1;
wire   [63:0] tmp_1075_fu_1681_p2;
wire   [63:0] tmp_1076_fu_1687_p2;
wire   [63:0] p_demorgan22_fu_1693_p2;
wire   [63:0] tmp_1077_fu_1699_p2;
wire   [63:0] tmp_1074_fu_1674_p3;
wire   [63:0] tmp_1078_fu_1705_p2;
wire   [63:0] tmp_1079_fu_1711_p2;
wire   [6:0] tmp_1085_fu_1726_p3;
wire   [6:0] tmp_1087_fu_1736_p3;
wire   [6:0] tmp_1086_fu_1731_p3;
wire   [6:0] tmp_1088_fu_1741_p2;
wire   [63:0] p_Repl2_23_fu_1723_p1;
wire   [63:0] tmp_1089_fu_1747_p1;
wire   [63:0] tmp_1092_fu_1759_p2;
reg   [63:0] tmp_1093_fu_1765_p4;
wire   [63:0] tmp_1090_fu_1751_p1;
wire   [63:0] tmp_1091_fu_1755_p1;
wire   [63:0] tmp_1095_fu_1782_p2;
wire   [63:0] tmp_1096_fu_1788_p2;
wire   [63:0] p_demorgan23_fu_1794_p2;
wire   [63:0] p_Result_31_fu_1717_p2;
wire   [63:0] tmp_1097_fu_1800_p2;
wire   [63:0] tmp_1094_fu_1775_p3;
wire   [63:0] tmp_1098_fu_1806_p2;
wire   [63:0] tmp_1099_fu_1812_p2;
wire   [63:0] p_Result_32_fu_1818_p2;
wire   [63:0] p_Result_30_fu_1611_p2;
wire   [63:0] localBits_V_117_fu_1824_p3;
wire   [15:0] localB_0_56_fu_1838_p1;
wire   [15:0] localB_7_244_fu_1852_p3;
wire   [15:0] localB_7_174_fu_1859_p3;
wire   [15:0] localB_7_175_fu_1866_p3;
wire   [15:0] localB_7_176_fu_1873_p3;
wire   [15:0] localB_7_177_fu_1880_p3;
wire   [15:0] localB_7_178_fu_1887_p3;
wire   [15:0] localB_7_179_fu_1894_p3;
wire   [15:0] localB_7_350_fu_1915_p3;
wire   [15:0] localB_7_351_fu_1922_p3;
wire   [15:0] localB_7_352_fu_1929_p3;
wire   [15:0] localB_7_353_fu_1936_p3;
wire   [15:0] localB_7_354_fu_1943_p3;
wire   [15:0] localB_7_355_fu_1950_p3;
wire   [15:0] localB_7_357_fu_1967_p3;
wire   [15:0] localB_7_358_fu_1974_p3;
wire   [15:0] localB_7_359_fu_1981_p3;
wire   [15:0] localB_7_360_fu_1988_p3;
wire   [15:0] localB_7_361_fu_1995_p3;
wire   [15:0] localB_7_363_fu_2012_p3;
wire   [15:0] localB_7_364_fu_2019_p3;
wire   [15:0] localB_7_365_fu_2026_p3;
wire   [15:0] localB_7_366_fu_2033_p3;
wire   [15:0] localB_7_368_fu_2050_p3;
wire   [15:0] localB_7_369_fu_2057_p3;
wire   [15:0] localB_7_370_fu_2064_p3;
wire   [15:0] localB_7_372_fu_2080_p3;
wire   [15:0] localB_7_373_fu_2087_p3;
wire   [15:0] localB_7_375_fu_2103_p3;
wire   [31:0] loc_idx_62_fu_2128_p3;
wire   [31:0] localBits_idx_70_fu_2141_p3;
wire   [31:0] localBits_idx_71_fu_2146_p3;
wire   [31:0] localBits_idx_72_fu_2152_p3;
wire   [31:0] localBits_idx_73_fu_2158_p3;
wire   [31:0] localBits_idx_74_fu_2164_p3;
wire   [31:0] localBits_idx_75_fu_2170_p3;
wire   [31:0] localBits_idx_76_fu_2176_p3;
wire   [29:0] tmp_1104_fu_2189_p4;
wire   [63:0] localBits_V_119_fu_2232_p1;
wire   [63:0] localBits_V_120_fu_2235_p3;
wire   [63:0] localBits_V_121_fu_2241_p3;
wire   [63:0] localBits_V_122_fu_2248_p3;
wire   [63:0] localBits_V_123_fu_2255_p3;
wire   [63:0] localBits_V_124_fu_2262_p3;
wire   [63:0] localBits_V_125_fu_2269_p3;
wire   [63:0] localBits_V_126_fu_2276_p3;
wire   [11:0] tmp_1019_fu_2290_p1;
wire   [12:0] tmp_1020_fu_2302_p1;
wire   [12:0] tmp_100_fu_2294_p3;
wire   [12:0] outByteCnt_s_fu_2306_p2;
wire   [15:0] tmp_101_fu_2312_p3;
wire   [15:0] tmp_1021_fu_2320_p1;
wire   [2:0] tmp_1106_fu_2347_p1;
wire   [0:0] sel_tmp134_fu_2387_p2;
wire   [0:0] sel_tmp133_fu_2381_p2;
wire   [0:0] sel_tmp132_fu_2375_p2;
wire   [0:0] sel_tmp131_fu_2369_p2;
wire   [0:0] sel_tmp130_fu_2363_p2;
wire   [0:0] sel_tmp129_fu_2357_p2;
wire   [0:0] sel_tmp_fu_2351_p2;
wire   [15:0] localB_0_fu_2337_p1;
wire   [0:0] or_cond_fu_2393_p2;
wire   [0:0] or_cond27_fu_2399_p2;
wire   [0:0] or_cond28_fu_2405_p2;
wire   [15:0] newSel_fu_2411_p3;
wire   [0:0] or_cond29_fu_2419_p2;
wire   [15:0] newSel106_fu_2425_p3;
wire   [15:0] newSel107_fu_2441_p3;
wire   [15:0] newSel108_fu_2449_p3;
wire   [15:0] newSel109_fu_2465_p3;
wire   [15:0] newSel110_fu_2473_p3;
wire   [15:0] newSel111_fu_2489_p3;
wire   [15:0] newSel112_fu_2505_p3;
wire   [15:0] newSel113_fu_2513_p3;
wire   [15:0] newSel114_fu_2529_p3;
wire   [15:0] localB_7_384_fu_2545_p3;
wire   [47:0] localBits_V_fu_2569_p4;
wire   [1:0] tmp_1107_fu_2607_p1;
wire   [5:0] Lo_assign_3_fu_2611_p3;
wire   [0:0] sel_tmp137_fu_2637_p2;
wire   [0:0] sel_tmp136_fu_2631_p2;
wire   [0:0] sel_tmp135_fu_2625_p2;
wire   [0:0] or_cond30_fu_2651_p2;
wire   [15:0] newSel115_fu_2643_p3;
wire   [15:0] newSel116_fu_2657_p3;
wire   [15:0] localB_3_39_fu_2665_p3;
wire   [5:0] Hi_assign_11_fu_2619_p2;
wire   [6:0] tmp_1109_fu_2683_p1;
wire   [0:0] tmp_1108_fu_2677_p2;
wire   [6:0] tmp_1110_fu_2687_p1;
wire   [6:0] tmp_1111_fu_2691_p2;
wire   [6:0] tmp_1112_fu_2697_p3;
wire   [6:0] tmp_1114_fu_2713_p3;
wire   [6:0] tmp_1113_fu_2705_p3;
wire   [6:0] tmp_1115_fu_2721_p2;
wire   [63:0] p_Repl2_24_fu_2673_p1;
wire   [63:0] tmp_1116_fu_2727_p1;
wire   [63:0] tmp_1119_fu_2739_p2;
reg   [63:0] tmp_1120_fu_2745_p4;
wire   [63:0] tmp_1117_fu_2731_p1;
wire   [63:0] tmp_1118_fu_2735_p1;
wire   [63:0] tmp_1122_fu_2763_p2;
wire   [63:0] tmp_1123_fu_2769_p2;
wire   [63:0] p_demorgan24_fu_2775_p2;
wire   [63:0] tmp_1124_fu_2781_p2;
wire   [63:0] tmp_1121_fu_2755_p3;
wire   [63:0] tmp_1125_fu_2787_p2;
wire   [63:0] tmp_1126_fu_2793_p2;
wire   [0:0] sel_tmp138_fu_2817_p2;
wire   [0:0] sel_tmp139_fu_2831_p2;
wire   [15:0] localB_7_387_fu_2823_p3;
wire   [0:0] sel_tmp140_fu_2845_p2;
wire   [15:0] localB_7_388_fu_2837_p3;
wire   [15:0] localB_7_394_fu_2851_p3;
wire   [15:0] localB_0_36_fu_2859_p3;
wire   [15:0] localB_0_37_fu_2867_p3;
wire   [15:0] localB_0_39_fu_2883_p3;
wire   [15:0] localB_0_40_fu_2891_p3;
wire   [15:0] localB_0_53_fu_2907_p3;
wire   [0:0] sel_tmp143_fu_2955_p2;
wire   [0:0] sel_tmp142_fu_2949_p2;
wire   [0:0] sel_tmp141_fu_2943_p2;
wire   [0:0] or_cond31_fu_2961_p2;
wire   [15:0] newSel117_fu_2967_p3;
wire   [15:0] newSel119_fu_2983_p3;
wire   [15:0] sel_tmp144_fu_2999_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_551;
reg    ap_condition_687;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

fixedHuffman106_fixed_lenlit_table #(
    .DataWidth( 9 ),
    .AddressRange( 264 ),
    .AddressWidth( 9 ))
fixed_lenlit_table391_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_lenlit_table391_address0),
    .ce0(fixed_lenlit_table391_ce0),
    .q0(fixed_lenlit_table391_q0)
);

fixedHuffman106_fixed_lenlit_bl #(
    .DataWidth( 4 ),
    .AddressRange( 264 ),
    .AddressWidth( 9 ))
fixed_lenlit_bl384_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_lenlit_bl384_address0),
    .ce0(fixed_lenlit_bl384_ce0),
    .q0(fixed_lenlit_bl384_q0),
    .address1(fixed_lenlit_bl384_address1),
    .ce1(fixed_lenlit_bl384_ce1),
    .q1(fixed_lenlit_bl384_q1)
);

fixedHuffman106_fixed_len_code #(
    .DataWidth( 9 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
fixed_len_code398_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_len_code398_address0),
    .ce0(fixed_len_code398_ce0),
    .q0(fixed_len_code398_q0)
);

fixedHuffman106_fixed_dist_table #(
    .DataWidth( 15 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
fixed_dist_table377_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_dist_table377_address0),
    .ce0(fixed_dist_table377_ce0),
    .q0(fixed_dist_table377_q0)
);

fixedHuffman106_fixed_dist_bl #(
    .DataWidth( 4 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
fixed_dist_bl370_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_dist_bl370_address0),
    .ce0(fixed_dist_bl370_ce0),
    .q0(fixed_dist_bl370_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_fu_999_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter6_state9)) | (~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0)))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter6_state9))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter5;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        Lo_assign_s_reg_341 <= localBits_idx_3_fu_2182_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        Lo_assign_s_reg_341 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond4_fu_999_p2 == 1'd0))) begin
        i1_reg_307 <= i_18_fu_1004_p2;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        i1_reg_307 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        i4_reg_720 <= i_fu_2583_p2;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        i4_reg_720 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        i6_reg_831 <= 32'd0;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        i6_reg_831 <= i_19_fu_3023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd1))) begin
        j7_reg_856 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd0))) begin
        j7_reg_856 <= j_fu_2601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
        j8_reg_915 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd0))) begin
        j8_reg_915 <= j_6_fu_2811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
        j9_reg_974 <= 3'd0;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
        j9_reg_974 <= j_8_fu_2937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_reg_pp0_iter1_exitcond4_reg_3049 == 1'd0))) begin
        length_reg_318 <= length_2_fu_1195_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        length_reg_318 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        loc_idx_3_reg_709 <= loc_idx_4_fu_2341_p2;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        loc_idx_3_reg_709 <= loc_idx_reg_329;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        loc_idx_reg_329 <= ap_phi_mux_loc_idx_2_phi_fu_604_p4;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        loc_idx_reg_329 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
        localB_0_35_reg_903 <= localB_0_6_reg_808;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd0))) begin
        localB_0_35_reg_903 <= localB_0_55_fu_2923_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_0_3_reg_565 <= localB_7_377_fu_2119_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_0_3_reg_565 <= localB_7_393_fu_2040_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_0_3_reg_565 <= ap_phi_reg_pp0_iter6_localB_0_3_reg_565;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
        localB_0_52_reg_891 <= localB_1_6_reg_797;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd0))) begin
        localB_0_52_reg_891 <= localB_0_54_fu_2915_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_0_6_reg_808 <= localB_7_173_reg_688;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_0_6_reg_808 <= localB_0_35_reg_903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_1_3_reg_554 <= localB_7_376_fu_2110_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_1_3_reg_554 <= localB_7_392_fu_2002_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_1_3_reg_554 <= ap_phi_reg_pp0_iter6_localB_1_3_reg_554;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_1_6_reg_797 <= localB_7_172_reg_677;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_1_6_reg_797 <= localB_0_52_reg_891;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_2_3_reg_543 <= localB_7_374_fu_2094_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_2_3_reg_543 <= localB_7_391_fu_1957_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_2_3_reg_543 <= ap_phi_reg_pp0_iter6_localB_2_3_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_2_6_reg_786 <= localB_7_171_reg_666;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_2_6_reg_786 <= localB_2_7_reg_879;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
        localB_2_7_reg_879 <= localB_2_6_reg_786;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd0))) begin
        localB_2_7_reg_879 <= localB_0_41_fu_2899_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_3_3_reg_532 <= localB_7_371_fu_2071_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_3_3_reg_532 <= localB_7_390_fu_1905_p3;
        end else if ((1'b1 == 1'b1)) begin
            localB_3_3_reg_532 <= ap_phi_reg_pp0_iter6_localB_3_3_reg_532;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_3_6_reg_775 <= localB_7_170_reg_655;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_3_6_reg_775 <= localB_3_7_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
        localB_3_7_reg_867 <= localB_3_6_reg_775;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd0))) begin
        localB_3_7_reg_867 <= localB_0_38_fu_2875_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_4_3_reg_520 <= localB_7_393_fu_2040_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_4_3_reg_520 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_4_3_reg_520 <= ap_phi_reg_pp0_iter6_localB_4_3_reg_520;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_4_6_reg_764 <= localB_7_169_reg_644;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_4_6_reg_764 <= localB_4_7_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
        localB_4_7_reg_962 <= localB_4_6_reg_764;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
        localB_4_7_reg_962 <= localB_4_8_fu_3015_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_5_3_reg_508 <= localB_7_392_fu_2002_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_5_3_reg_508 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_5_3_reg_508 <= ap_phi_reg_pp0_iter6_localB_5_3_reg_508;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_5_6_reg_753 <= localB_7_168_reg_633;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_5_6_reg_753 <= localB_5_7_reg_950;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
        localB_5_7_reg_950 <= localB_5_6_reg_753;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
        localB_5_7_reg_950 <= localB_5_8_fu_3007_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_6_3_reg_496 <= localB_7_391_fu_1957_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_6_3_reg_496 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_6_3_reg_496 <= ap_phi_reg_pp0_iter6_localB_6_3_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_6_4_reg_622 <= localB_7_379_fu_2457_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_6_4_reg_622 <= localB_7_349_reg_365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_6_6_reg_742 <= localB_6_4_reg_622;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_6_6_reg_742 <= localB_6_7_reg_938;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
        localB_6_7_reg_938 <= localB_6_6_reg_742;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
        localB_6_7_reg_938 <= newSel120_fu_2991_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_162_reg_377 <= localB_5_3_reg_508;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_162_reg_377 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_163_reg_389 <= localB_4_3_reg_520;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_163_reg_389 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_164_reg_401 <= localB_3_3_reg_532;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_164_reg_401 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_165_reg_413 <= localB_2_3_reg_543;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_165_reg_413 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_166_reg_425 <= localB_1_3_reg_554;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_166_reg_425 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_167_reg_437 <= localB_0_3_reg_565;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_167_reg_437 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_168_reg_633 <= localB_7_380_fu_2481_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_168_reg_633 <= localB_7_162_reg_377;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_169_reg_644 <= localB_7_381_fu_2497_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_169_reg_644 <= localB_7_163_reg_389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_170_reg_655 <= localB_7_382_fu_2521_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_170_reg_655 <= localB_7_164_reg_401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_171_reg_666 <= localB_7_383_fu_2537_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_171_reg_666 <= localB_7_165_reg_413;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_172_reg_677 <= localB_7_385_fu_2553_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_172_reg_677 <= localB_7_166_reg_425;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_173_reg_688 <= localB_7_386_fu_2561_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_173_reg_688 <= localB_7_167_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_349_reg_365 <= localB_6_3_reg_496;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_349_reg_365 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_7_3_reg_484 <= localB_7_390_fu_1905_p3;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            localB_7_3_reg_484 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            localB_7_3_reg_484 <= ap_phi_reg_pp0_iter6_localB_7_3_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        localB_7_4_reg_611 <= localB_3_fu_2433_p3;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        localB_7_4_reg_611 <= localB_7_reg_353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        localB_7_6_reg_731 <= localB_7_4_reg_611;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        localB_7_6_reg_731 <= localB_7_7_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
        localB_7_7_reg_926 <= localB_7_6_reg_731;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
        localB_7_7_reg_926 <= newSel118_fu_2975_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        localB_7_reg_353 <= localB_7_3_reg_484;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        localB_7_reg_353 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            outByteCnt_1_reg_588 <= ap_phi_mux_outByteCnt_phi_fu_476_p4;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            outByteCnt_1_reg_588 <= outByteCnt_3_fu_2218_p2;
        end else if ((1'b1 == 1'b1)) begin
            outByteCnt_1_reg_588 <= ap_phi_reg_pp0_iter6_outByteCnt_1_reg_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        outByteCnt_reg_472 <= outByteCnt_1_reg_588;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        outByteCnt_reg_472 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        p_0160_1_reg_449 <= p_0160_3_reg_576;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        p_0160_1_reg_449 <= p_s_reg_286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp41_fu_2199_p2 == 1'd1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            p_0160_3_reg_576 <= ap_phi_mux_p_0160_1_phi_fu_452_p4;
        end else if (((icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
            p_0160_3_reg_576 <= tmp_V_61_fu_2205_p5;
        end else if ((1'b1 == 1'b1)) begin
            p_0160_3_reg_576 <= ap_phi_reg_pp0_iter6_p_0160_3_reg_576;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
        p_0160_4_reg_819 <= p_0160_1_reg_449;
    end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        p_0160_4_reg_819 <= p_Val2_65_reg_843;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd1))) begin
        p_Val2_4_reg_699 <= localBits_V_128_fu_2579_p1;
    end else if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        p_Val2_4_reg_699 <= p_Val2_60_reg_460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        p_Val2_60_reg_460 <= localBits_V_127_fu_2283_p3;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
        p_Val2_60_reg_460 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd1))) begin
        p_Val2_65_reg_843 <= p_0160_4_reg_819;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd0))) begin
        p_Val2_65_reg_843 <= p_Result_33_fu_2799_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond4_reg_3049 <= exitcond4_reg_3049;
        exitcond4_reg_3049 <= exitcond4_fu_999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_exitcond4_reg_3049 <= ap_reg_pp0_iter1_exitcond4_reg_3049;
        ap_reg_pp0_iter3_exitcond4_reg_3049 <= ap_reg_pp0_iter2_exitcond4_reg_3049;
        ap_reg_pp0_iter3_tmp_105_reg_3094 <= tmp_105_reg_3094;
        ap_reg_pp0_iter3_tmp_84_reg_3105 <= tmp_84_reg_3105;
        ap_reg_pp0_iter4_exitcond4_reg_3049 <= ap_reg_pp0_iter3_exitcond4_reg_3049;
        ap_reg_pp0_iter4_tmp_105_reg_3094 <= ap_reg_pp0_iter3_tmp_105_reg_3094;
        ap_reg_pp0_iter4_tmp_84_reg_3105 <= ap_reg_pp0_iter3_tmp_84_reg_3105;
        ap_reg_pp0_iter5_exitcond4_reg_3049 <= ap_reg_pp0_iter4_exitcond4_reg_3049;
        ap_reg_pp0_iter5_fixed_dist_table377_load_reg_3156 <= fixed_dist_table377_load_reg_3156;
        ap_reg_pp0_iter5_reg_985 <= reg_985;
        ap_reg_pp0_iter5_tmp_105_reg_3094 <= ap_reg_pp0_iter4_tmp_105_reg_3094;
        ap_reg_pp0_iter5_tmp_84_reg_3105 <= ap_reg_pp0_iter4_tmp_84_reg_3105;
        ap_reg_pp0_iter6_exitcond4_reg_3049 <= ap_reg_pp0_iter5_exitcond4_reg_3049;
        ap_reg_pp0_iter6_icmp_reg_3250 <= icmp_reg_3250;
        ap_reg_pp0_iter6_sel_tmp15_reg_3276 <= sel_tmp15_reg_3276;
        ap_reg_pp0_iter6_sel_tmp18_reg_3284 <= sel_tmp18_reg_3284;
        ap_reg_pp0_iter6_sel_tmp21_reg_3293 <= sel_tmp21_reg_3293;
        ap_reg_pp0_iter6_sel_tmp24_reg_3303 <= sel_tmp24_reg_3303;
        ap_reg_pp0_iter6_sel_tmp27_reg_3314 <= sel_tmp27_reg_3314;
        ap_reg_pp0_iter6_sel_tmp30_reg_3326 <= sel_tmp30_reg_3326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter3_exitcond4_reg_3049 == 1'd0))) begin
        fixed_dist_bl370_load_reg_3161 <= fixed_dist_bl370_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter3_tmp_105_reg_3094 == 1'd1) & (ap_reg_pp0_iter3_tmp_84_reg_3105 == 1'd0) & (ap_reg_pp0_iter3_exitcond4_reg_3049 == 1'd0))) begin
        fixed_dist_table377_load_reg_3156 <= fixed_dist_table377_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_exitcond4_reg_3049 == 1'd0))) begin
        fixed_lenlit_bl384_load_1_reg_3151 <= fixed_lenlit_bl384_q1;
        fixed_lenlit_bl384_load_reg_3146 <= fixed_lenlit_bl384_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        icmp41_reg_3370 <= icmp41_fu_2199_p2;
        localBits_V_129_reg_3350 <= localBits_V_129_fu_1831_p3;
        localBits_V_4_reg_3355 <= {{localBits_V_129_fu_1831_p3[63:16]}};
        sel_tmp33_reg_3360 <= sel_tmp33_fu_1901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter4_exitcond4_reg_3049 == 1'd0))) begin
        icmp_reg_3250 <= icmp_fu_1367_p2;
        loc_idx_5_reg_3270 <= loc_idx_5_fu_1379_p2;
        loc_idx_61_reg_3345 <= loc_idx_61_fu_1507_p3;
        localBits_idx_2_reg_3245 <= localBits_idx_2_fu_1350_p3;
        localBits_idx_5_reg_3258 <= localBits_idx_5_fu_1373_p2;
        sel_tmp15_reg_3276 <= sel_tmp15_fu_1395_p2;
        sel_tmp18_reg_3284 <= sel_tmp18_fu_1407_p2;
        sel_tmp21_reg_3293 <= sel_tmp21_fu_1419_p2;
        sel_tmp24_reg_3303 <= sel_tmp24_fu_1431_p2;
        sel_tmp27_reg_3314 <= sel_tmp27_fu_1443_p2;
        sel_tmp30_reg_3326 <= sel_tmp30_fu_1455_p2;
        sel_tmp32_reg_3340 <= sel_tmp32_fu_1461_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op42_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_fu_182 <= inStream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd0))) begin
        p_s_reg_286 <= p_0160_4_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_105_reg_3094 == 1'd1) & (ap_reg_pp0_iter3_tmp_84_reg_3105 == 1'd0) & (ap_reg_pp0_iter3_exitcond4_reg_3049 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_84_reg_3105 == 1'd1) & (ap_reg_pp0_iter3_exitcond4_reg_3049 == 1'd0)))) begin
        reg_985 <= fixed_lenlit_table391_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | (~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd0)))) begin
        size_0_in_reg_298 <= inStream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2))) begin
        size_reg_3040 <= size_fu_989_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_exitcond4_reg_3049 == 1'd0))) begin
        tCh_reg_3084 <= tCh_fu_1134_p1;
        tOffset_reg_3089 <= {{p_Result_s_fu_1128_p2[31:16]}};
        tmp_105_reg_3094 <= tmp_105_fu_1158_p2;
        tmp_84_reg_3105 <= tmp_84_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_reg_3049 == 1'd0))) begin
        tmp_1023_reg_3067 <= tmp_1023_fu_1038_p2;
        tmp_1024_reg_3073[7 : 5] <= tmp_1024_fu_1044_p1[7 : 5];
        tmp_1033_reg_3079[8 : 1] <= tmp_1033_fu_1072_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond4_fu_999_p2 == 1'd0))) begin
        tmp_103_reg_3063 <= tmp_103_fu_1014_p2;
        v_reg_3058 <= v_fu_1010_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter4_tmp_84_reg_3105 == 1'd1) & (ap_reg_pp0_iter4_exitcond4_reg_3049 == 1'd0))) begin
        tmp_1040_reg_3167 <= tmp_1040_fu_1234_p2;
        tmp_1041_reg_3175 <= tmp_1041_fu_1240_p1;
        tmp_1042_reg_3182 <= tmp_1042_fu_1244_p1;
        tmp_1043_reg_3188 <= tmp_1043_fu_1248_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter4_tmp_105_reg_3094 == 1'd1) & (ap_reg_pp0_iter4_tmp_84_reg_3105 == 1'd0) & (ap_reg_pp0_iter4_exitcond4_reg_3049 == 1'd0))) begin
        tmp_1061_reg_3193 <= tmp_1061_fu_1269_p2;
        tmp_1062_reg_3201 <= tmp_1062_fu_1275_p1;
        tmp_1063_reg_3208 <= tmp_1063_fu_1279_p1;
        tmp_1064_reg_3214 <= tmp_1064_fu_1283_p2;
        tmp_1081_reg_3219 <= tmp_1081_fu_1317_p2;
        tmp_1082_reg_3227 <= tmp_1082_fu_1323_p1;
        tmp_1083_reg_3234 <= tmp_1083_fu_1327_p1;
        tmp_1084_reg_3240 <= tmp_1084_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp41_fu_2199_p2 == 1'd0) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        tmp_V_61_reg_3374 <= tmp_V_61_fu_2205_p5;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_condition_pp0_exit_iter6_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter6_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_Lo_assign_s_phi_fu_345_p4 = localBits_idx_3_fu_2182_p3;
    end else begin
        ap_phi_mux_Lo_assign_s_phi_fu_345_p4 = Lo_assign_s_reg_341;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_551)) begin
        if ((icmp41_fu_2199_p2 == 1'd1)) begin
            ap_phi_mux_loc_idx_2_phi_fu_604_p4 = loc_idx_1_fu_2133_p3;
        end else if ((icmp41_fu_2199_p2 == 1'd0)) begin
            ap_phi_mux_loc_idx_2_phi_fu_604_p4 = loc_idx_6_fu_2225_p2;
        end else begin
            ap_phi_mux_loc_idx_2_phi_fu_604_p4 = ap_phi_reg_pp0_iter6_loc_idx_2_reg_600;
        end
    end else begin
        ap_phi_mux_loc_idx_2_phi_fu_604_p4 = ap_phi_reg_pp0_iter6_loc_idx_2_reg_600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_loc_idx_phi_fu_333_p4 = ap_phi_mux_loc_idx_2_phi_fu_604_p4;
    end else begin
        ap_phi_mux_loc_idx_phi_fu_333_p4 = loc_idx_reg_329;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_162_phi_fu_381_p4 = localB_5_3_reg_508;
    end else begin
        ap_phi_mux_localB_7_162_phi_fu_381_p4 = localB_7_162_reg_377;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_163_phi_fu_393_p4 = localB_4_3_reg_520;
    end else begin
        ap_phi_mux_localB_7_163_phi_fu_393_p4 = localB_7_163_reg_389;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_164_phi_fu_405_p4 = localB_3_3_reg_532;
    end else begin
        ap_phi_mux_localB_7_164_phi_fu_405_p4 = localB_7_164_reg_401;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_165_phi_fu_417_p4 = localB_2_3_reg_543;
    end else begin
        ap_phi_mux_localB_7_165_phi_fu_417_p4 = localB_7_165_reg_413;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_166_phi_fu_429_p4 = localB_1_3_reg_554;
    end else begin
        ap_phi_mux_localB_7_166_phi_fu_429_p4 = localB_7_166_reg_425;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_167_phi_fu_441_p4 = localB_0_3_reg_565;
    end else begin
        ap_phi_mux_localB_7_167_phi_fu_441_p4 = localB_7_167_reg_437;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_349_phi_fu_369_p4 = localB_6_3_reg_496;
    end else begin
        ap_phi_mux_localB_7_349_phi_fu_369_p4 = localB_7_349_reg_365;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_localB_7_phi_fu_357_p4 = localB_7_3_reg_484;
    end else begin
        ap_phi_mux_localB_7_phi_fu_357_p4 = localB_7_reg_353;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_outByteCnt_phi_fu_476_p4 = outByteCnt_1_reg_588;
    end else begin
        ap_phi_mux_outByteCnt_phi_fu_476_p4 = outByteCnt_reg_472;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_p_0160_1_phi_fu_452_p4 = p_0160_3_reg_576;
    end else begin
        ap_phi_mux_p_0160_1_phi_fu_452_p4 = p_0160_1_reg_449;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0))) begin
        ap_phi_mux_p_Val2_60_phi_fu_464_p4 = localBits_V_127_fu_2283_p3;
    end else begin
        ap_phi_mux_p_Val2_60_phi_fu_464_p4 = p_Val2_60_reg_460;
    end
end

always @ (*) begin
    if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fixed_dist_bl370_ce0 = 1'b1;
    end else begin
        fixed_dist_bl370_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fixed_dist_table377_ce0 = 1'b1;
    end else begin
        fixed_dist_table377_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        fixed_len_code398_ce0 = 1'b1;
    end else begin
        fixed_len_code398_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fixed_lenlit_bl384_ce0 = 1'b1;
    end else begin
        fixed_lenlit_bl384_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fixed_lenlit_bl384_ce1 = 1'b1;
    end else begin
        fixed_lenlit_bl384_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_687)) begin
        if (((tmp_105_reg_3094 == 1'd1) & (tmp_84_reg_3105 == 1'd0))) begin
            fixed_lenlit_table391_address0 = tmp_109_fu_1208_p1;
        end else if ((tmp_84_reg_3105 == 1'd1)) begin
            fixed_lenlit_table391_address0 = tmp_106_fu_1203_p1;
        end else begin
            fixed_lenlit_table391_address0 = 'bx;
        end
    end else begin
        fixed_lenlit_table391_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_105_reg_3094 == 1'd1) & (ap_reg_pp0_iter2_exitcond4_reg_3049 == 1'd0) & (tmp_84_reg_3105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_84_reg_3105 == 1'd1) & (ap_reg_pp0_iter2_exitcond4_reg_3049 == 1'd0)))) begin
        fixed_lenlit_table391_ce0 = 1'b1;
    end else begin
        fixed_lenlit_table391_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_103_reg_3063 == 1'd1) & (exitcond4_reg_3049 == 1'd0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd0)))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op42_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | (~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd0)))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1)))) begin
        outStreamSizeInBits_V_blk_n = outStreamSizeInBits_V_full_n;
    end else begin
        outStreamSizeInBits_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        outStreamSizeInBits_V_din = tmp_3_fu_2324_p2;
    end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1))) begin
        outStreamSizeInBits_V_din = 16'd0;
    end else begin
        outStreamSizeInBits_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1)) | ((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        outStreamSizeInBits_V_write = 1'b1;
    end else begin
        outStreamSizeInBits_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp41_reg_3370 == 1'd0) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0)) | ((1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1)))) begin
        outStream_V_V_blk_n = outStream_V_V_full_n;
    end else begin
        outStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
        outStream_V_V_din = p_Val2_65_reg_843;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op299_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        outStream_V_V_din = tmp_V_61_reg_3374;
    end else begin
        outStream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1)) | ((ap_predicate_op299_write_state10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        outStream_V_V_write = 1'b1;
    end else begin
        outStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state2) & (tmp_fu_993_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((outStreamSizeInBits_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (tmp_104_fu_2331_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state13) & (tmp_110_fu_2589_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (exitcond5_fu_2595_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (exitcond6_fu_2805_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (exitcond_fu_2931_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_10_fu_1311_p2 = ($signed(tmp439_cast_fu_1307_p1) + $signed(localBits_idx_68_fu_1289_p2));

assign Hi_assign_11_fu_2619_p2 = (6'd15 | Lo_assign_3_fu_2611_p3);

assign Hi_assign_9_fu_1263_p2 = (tmp_107_fu_1222_p2 + fixed_lenlit_bl_load_1_cast_fu_1260_p1);

assign Hi_assign_fu_1032_p2 = (8'd31 | Lo_assign_fu_1025_p3);

assign Hi_assign_s_fu_1228_p2 = (tmp_107_fu_1222_p2 + fixed_lenlit_bl_load_cast_fu_1219_p1);

assign Lo_assign_3_fu_2611_p3 = {{tmp_1107_fu_2607_p1}, {4'd0}};

assign Lo_assign_fu_1025_p3 = {{v_reg_3058}, {5'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((inStream_V_V_empty_n == 1'b0) & (ap_predicate_op42_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((outStream_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((inStream_V_V_empty_n == 1'b0) & (ap_predicate_op42_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((outStream_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((inStream_V_V_empty_n == 1'b0) & (ap_predicate_op42_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((outStream_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((inStream_V_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter7 = ((outStream_V_V_full_n == 1'b0) & (ap_predicate_op299_write_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state13 = ((inStream_V_V_empty_n == 1'b0) & (tmp_110_fu_2589_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state16 = ((outStream_V_V_full_n == 1'b0) & (exitcond_fu_2931_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state2 = ((outStreamSizeInBits_V_full_n == 1'b0) & (tmp_fu_993_p2 == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((inStream_V_V_empty_n == 1'b0) & (ap_predicate_op42_read_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_551 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (ap_reg_pp0_iter5_exitcond4_reg_3049 == 1'd0));
end

always @ (*) begin
    ap_condition_687 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_reg_pp0_iter2_exitcond4_reg_3049 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter6_loc_idx_2_reg_600 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_0_3_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_1_3_reg_554 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_2_3_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_3_3_reg_532 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_4_3_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_5_3_reg_508 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_6_3_reg_496 = 'bx;

assign ap_phi_reg_pp0_iter6_localB_7_3_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter6_outByteCnt_1_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0160_3_reg_576 = 'bx;

always @ (*) begin
    ap_predicate_op299_write_state10 = ((icmp41_reg_3370 == 1'd0) & (ap_reg_pp0_iter6_exitcond4_reg_3049 == 1'd0));
end

always @ (*) begin
    ap_predicate_op42_read_state4 = ((tmp_103_reg_3063 == 1'd1) & (exitcond4_reg_3049 == 1'd0));
end

assign exitcond4_fu_999_p2 = ((i1_reg_307 == size_reg_3040) ? 1'b1 : 1'b0);

assign exitcond5_fu_2595_p2 = ((j7_reg_856 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond6_fu_2805_p2 = ((j8_reg_915 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_2931_p2 = ((j9_reg_974 == 3'd4) ? 1'b1 : 1'b0);

assign fixed_dist_bl370_address0 = tmp_111_fu_1214_p1;

assign fixed_dist_bl_load_cast_cast_fu_1298_p1 = fixed_dist_bl370_load_reg_3161;

assign fixed_dist_bl_load_cast_fu_1295_p1 = fixed_dist_bl370_load_reg_3161;

assign fixed_dist_table377_address0 = tmp_111_fu_1214_p1;

assign fixed_len_code398_address0 = tmp_108_fu_1164_p1;

assign fixed_lenlit_bl384_address0 = tmp_106_fu_1203_p1;

assign fixed_lenlit_bl384_address1 = tmp_109_fu_1208_p1;

assign fixed_lenlit_bl_load_1_cast_fu_1260_p1 = fixed_lenlit_bl384_load_1_reg_3151;

assign fixed_lenlit_bl_load_cast_fu_1219_p1 = fixed_lenlit_bl384_load_reg_3146;

assign i_18_fu_1004_p2 = (i1_reg_307 + 16'd1);

assign i_19_fu_3023_p2 = (i6_reg_831 + 32'd4);

assign i_fu_2583_p2 = (32'd16 + i4_reg_720);

assign icmp41_fu_2199_p2 = ((tmp_1104_fu_2189_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1367_p2 = ((tmp_1101_fu_1357_p4 != 28'd0) ? 1'b1 : 1'b0);

assign j_6_fu_2811_p2 = (j8_reg_915 + 3'd1);

assign j_8_fu_2937_p2 = (j9_reg_974 + 3'd1);

assign j_fu_2601_p2 = (j7_reg_856 + 3'd1);

assign length_2_fu_1195_p3 = ((tmp_84_fu_1175_p2[0:0] === 1'b1) ? 8'd0 : length_9_fu_1189_p2);

assign length_9_fu_1189_p2 = ($signed(8'd255) + $signed(sel_tmp5_v_fu_1181_p3));

assign length_code_fu_1617_p1 = ap_reg_pp0_iter5_reg_985[7:0];

assign loc_idx_1_fu_2133_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? loc_idx_5_reg_3270 : loc_idx_62_fu_2128_p3);

assign loc_idx_4_fu_2341_p2 = (32'd1 + loc_idx_3_reg_709);

assign loc_idx_56_fu_1467_p3 = ((icmp_fu_1367_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : ap_phi_mux_loc_idx_phi_fu_333_p4);

assign loc_idx_57_fu_1475_p3 = ((sel_tmp15_fu_1395_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : loc_idx_56_fu_1467_p3);

assign loc_idx_58_fu_1483_p3 = ((sel_tmp18_fu_1407_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : loc_idx_57_fu_1475_p3);

assign loc_idx_59_fu_1491_p3 = ((sel_tmp21_fu_1419_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : loc_idx_58_fu_1483_p3);

assign loc_idx_5_fu_1379_p2 = (32'd1 + ap_phi_mux_loc_idx_phi_fu_333_p4);

assign loc_idx_60_fu_1499_p3 = ((sel_tmp24_fu_1431_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : loc_idx_59_fu_1491_p3);

assign loc_idx_61_fu_1507_p3 = ((sel_tmp27_fu_1443_p2[0:0] === 1'b1) ? loc_idx_5_fu_1379_p2 : loc_idx_60_fu_1499_p3);

assign loc_idx_62_fu_2128_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? loc_idx_5_reg_3270 : loc_idx_61_reg_3345);

assign loc_idx_6_fu_2225_p2 = ($signed(loc_idx_1_fu_2133_p3) + $signed(32'd4294967292));

assign localB_0_36_fu_2859_p3 = ((sel_tmp139_fu_2831_p2[0:0] === 1'b1) ? localB_3_7_reg_867 : localB_7_394_fu_2851_p3);

assign localB_0_37_fu_2867_p3 = ((sel_tmp138_fu_2817_p2[0:0] === 1'b1) ? localB_3_7_reg_867 : localB_0_36_fu_2859_p3);

assign localB_0_38_fu_2875_p3 = ((sel_tmp140_fu_2845_p2[0:0] === 1'b1) ? localB_3_7_reg_867 : localB_0_37_fu_2867_p3);

assign localB_0_39_fu_2883_p3 = ((sel_tmp139_fu_2831_p2[0:0] === 1'b1) ? localB_7_394_fu_2851_p3 : localB_2_7_reg_879);

assign localB_0_40_fu_2891_p3 = ((sel_tmp138_fu_2817_p2[0:0] === 1'b1) ? localB_2_7_reg_879 : localB_0_39_fu_2883_p3);

assign localB_0_41_fu_2899_p3 = ((sel_tmp140_fu_2845_p2[0:0] === 1'b1) ? localB_2_7_reg_879 : localB_0_40_fu_2891_p3);

assign localB_0_53_fu_2907_p3 = ((sel_tmp138_fu_2817_p2[0:0] === 1'b1) ? localB_7_394_fu_2851_p3 : localB_0_52_reg_891);

assign localB_0_54_fu_2915_p3 = ((sel_tmp140_fu_2845_p2[0:0] === 1'b1) ? localB_0_52_reg_891 : localB_0_53_fu_2907_p3);

assign localB_0_55_fu_2923_p3 = ((sel_tmp140_fu_2845_p2[0:0] === 1'b1) ? localB_4_6_reg_764 : localB_0_35_reg_903);

assign localB_0_56_fu_1838_p1 = localBits_V_129_fu_1831_p3[15:0];

assign localB_0_fu_2337_p1 = p_Val2_4_reg_699[15:0];

assign localB_3_39_fu_2665_p3 = ((or_cond30_fu_2651_p2[0:0] === 1'b1) ? newSel115_fu_2643_p3 : newSel116_fu_2657_p3);

assign localB_3_fu_2433_p3 = ((or_cond29_fu_2419_p2[0:0] === 1'b1) ? localB_7_4_reg_611 : newSel106_fu_2425_p3);

assign localB_4_8_fu_3015_p3 = ((sel_tmp143_fu_2955_p2[0:0] === 1'b1) ? 16'd0 : localB_4_7_reg_962);

assign localB_5_8_fu_3007_p3 = ((sel_tmp143_fu_2955_p2[0:0] === 1'b1) ? localB_5_7_reg_950 : sel_tmp144_fu_2999_p3);

assign localB_7_174_fu_1859_p3 = ((sel_tmp15_reg_3276[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_244_fu_1852_p3);

assign localB_7_175_fu_1866_p3 = ((sel_tmp18_reg_3284[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_174_fu_1859_p3);

assign localB_7_176_fu_1873_p3 = ((sel_tmp21_reg_3293[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_175_fu_1866_p3);

assign localB_7_177_fu_1880_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_176_fu_1873_p3);

assign localB_7_178_fu_1887_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_177_fu_1880_p3);

assign localB_7_179_fu_1894_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_178_fu_1887_p3);

assign localB_7_244_fu_1852_p3 = ((icmp_reg_3250[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_phi_fu_357_p4);

assign localB_7_350_fu_1915_p3 = ((sel_tmp15_reg_3276[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_349_phi_fu_369_p4);

assign localB_7_351_fu_1922_p3 = ((sel_tmp18_reg_3284[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_350_fu_1915_p3);

assign localB_7_352_fu_1929_p3 = ((sel_tmp21_reg_3293[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_351_fu_1922_p3);

assign localB_7_353_fu_1936_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_352_fu_1929_p3);

assign localB_7_354_fu_1943_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_353_fu_1936_p3);

assign localB_7_355_fu_1950_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_354_fu_1943_p3);

assign localB_7_357_fu_1967_p3 = ((sel_tmp18_reg_3284[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_162_phi_fu_381_p4);

assign localB_7_358_fu_1974_p3 = ((sel_tmp21_reg_3293[0:0] === 1'b1) ? ap_phi_mux_localB_7_162_phi_fu_381_p4 : localB_7_357_fu_1967_p3);

assign localB_7_359_fu_1981_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? ap_phi_mux_localB_7_162_phi_fu_381_p4 : localB_7_358_fu_1974_p3);

assign localB_7_360_fu_1988_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? ap_phi_mux_localB_7_162_phi_fu_381_p4 : localB_7_359_fu_1981_p3);

assign localB_7_361_fu_1995_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_162_phi_fu_381_p4 : localB_7_360_fu_1988_p3);

assign localB_7_363_fu_2012_p3 = ((sel_tmp21_reg_3293[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_163_phi_fu_393_p4);

assign localB_7_364_fu_2019_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? ap_phi_mux_localB_7_163_phi_fu_393_p4 : localB_7_363_fu_2012_p3);

assign localB_7_365_fu_2026_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? ap_phi_mux_localB_7_163_phi_fu_393_p4 : localB_7_364_fu_2019_p3);

assign localB_7_366_fu_2033_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_163_phi_fu_393_p4 : localB_7_365_fu_2026_p3);

assign localB_7_368_fu_2050_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_164_phi_fu_405_p4);

assign localB_7_369_fu_2057_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? ap_phi_mux_localB_7_164_phi_fu_405_p4 : localB_7_368_fu_2050_p3);

assign localB_7_370_fu_2064_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_164_phi_fu_405_p4 : localB_7_369_fu_2057_p3);

assign localB_7_371_fu_2071_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_164_phi_fu_405_p4 : localB_7_370_fu_2064_p3);

assign localB_7_372_fu_2080_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_165_phi_fu_417_p4);

assign localB_7_373_fu_2087_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? ap_phi_mux_localB_7_165_phi_fu_417_p4 : localB_7_372_fu_2080_p3);

assign localB_7_374_fu_2094_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_165_phi_fu_417_p4 : localB_7_373_fu_2087_p3);

assign localB_7_375_fu_2103_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_166_phi_fu_429_p4);

assign localB_7_376_fu_2110_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_166_phi_fu_429_p4 : localB_7_375_fu_2103_p3);

assign localB_7_377_fu_2119_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? localB_0_56_fu_1838_p1 : ap_phi_mux_localB_7_167_phi_fu_441_p4);

assign localB_7_379_fu_2457_p3 = ((or_cond29_fu_2419_p2[0:0] === 1'b1) ? localB_6_4_reg_622 : newSel108_fu_2449_p3);

assign localB_7_380_fu_2481_p3 = ((or_cond29_fu_2419_p2[0:0] === 1'b1) ? localB_7_168_reg_633 : newSel110_fu_2473_p3);

assign localB_7_381_fu_2497_p3 = ((or_cond29_fu_2419_p2[0:0] === 1'b1) ? localB_7_169_reg_644 : newSel111_fu_2489_p3);

assign localB_7_382_fu_2521_p3 = ((or_cond29_fu_2419_p2[0:0] === 1'b1) ? newSel113_fu_2513_p3 : localB_7_170_reg_655);

assign localB_7_383_fu_2537_p3 = ((or_cond_fu_2393_p2[0:0] === 1'b1) ? localB_7_171_reg_666 : newSel114_fu_2529_p3);

assign localB_7_384_fu_2545_p3 = ((sel_tmp133_fu_2381_p2[0:0] === 1'b1) ? localB_0_fu_2337_p1 : localB_7_172_reg_677);

assign localB_7_385_fu_2553_p3 = ((sel_tmp134_fu_2387_p2[0:0] === 1'b1) ? localB_7_172_reg_677 : localB_7_384_fu_2545_p3);

assign localB_7_386_fu_2561_p3 = ((sel_tmp134_fu_2387_p2[0:0] === 1'b1) ? localB_0_fu_2337_p1 : localB_7_173_reg_688);

assign localB_7_387_fu_2823_p3 = ((sel_tmp138_fu_2817_p2[0:0] === 1'b1) ? localB_5_6_reg_753 : localB_7_6_reg_731);

assign localB_7_388_fu_2837_p3 = ((sel_tmp139_fu_2831_p2[0:0] === 1'b1) ? localB_6_6_reg_742 : localB_7_387_fu_2823_p3);

assign localB_7_390_fu_1905_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_phi_fu_357_p4 : localB_7_179_fu_1894_p3);

assign localB_7_391_fu_1957_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_349_phi_fu_369_p4 : localB_7_355_fu_1950_p3);

assign localB_7_392_fu_2002_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_162_phi_fu_381_p4 : localB_7_361_fu_1995_p3);

assign localB_7_393_fu_2040_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? ap_phi_mux_localB_7_163_phi_fu_393_p4 : localB_7_366_fu_2033_p3);

assign localB_7_394_fu_2851_p3 = ((sel_tmp140_fu_2845_p2[0:0] === 1'b1) ? localB_4_6_reg_764 : localB_7_388_fu_2837_p3);

assign localBits_V_117_fu_1824_p3 = ((ap_reg_pp0_iter5_tmp_105_reg_3094[0:0] === 1'b1) ? p_Result_32_fu_1818_p2 : ap_phi_mux_p_Val2_60_phi_fu_464_p4);

assign localBits_V_119_fu_2232_p1 = localBits_V_4_reg_3355;

assign localBits_V_120_fu_2235_p3 = ((ap_reg_pp0_iter6_icmp_reg_3250[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_129_reg_3350);

assign localBits_V_121_fu_2241_p3 = ((ap_reg_pp0_iter6_sel_tmp15_reg_3276[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_120_fu_2235_p3);

assign localBits_V_122_fu_2248_p3 = ((ap_reg_pp0_iter6_sel_tmp18_reg_3284[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_121_fu_2241_p3);

assign localBits_V_123_fu_2255_p3 = ((ap_reg_pp0_iter6_sel_tmp21_reg_3293[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_122_fu_2248_p3);

assign localBits_V_124_fu_2262_p3 = ((ap_reg_pp0_iter6_sel_tmp24_reg_3303[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_123_fu_2255_p3);

assign localBits_V_125_fu_2269_p3 = ((ap_reg_pp0_iter6_sel_tmp27_reg_3314[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_124_fu_2262_p3);

assign localBits_V_126_fu_2276_p3 = ((ap_reg_pp0_iter6_sel_tmp30_reg_3326[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_125_fu_2269_p3);

assign localBits_V_127_fu_2283_p3 = ((sel_tmp33_reg_3360[0:0] === 1'b1) ? localBits_V_119_fu_2232_p1 : localBits_V_126_fu_2276_p3);

assign localBits_V_128_fu_2579_p1 = localBits_V_fu_2569_p4;

assign localBits_V_129_fu_1831_p3 = ((ap_reg_pp0_iter5_tmp_84_reg_3105[0:0] === 1'b1) ? p_Result_30_fu_1611_p2 : localBits_V_117_fu_1824_p3);

assign localBits_V_fu_2569_p4 = {{p_Val2_4_reg_699[63:16]}};

assign localBits_idx_2_fu_1350_p3 = ((ap_reg_pp0_iter4_tmp_84_reg_3105[0:0] === 1'b1) ? localBits_idx_fu_1254_p2 : localBits_idx_69_fu_1343_p3);

assign localBits_idx_3_fu_2182_p3 = ((sel_tmp33_fu_1901_p2[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_76_fu_2176_p3);

assign localBits_idx_4_fu_1337_p2 = (localBits_idx_68_fu_1289_p2 + fixed_dist_bl_load_cast_fu_1295_p1);

assign localBits_idx_5_fu_1373_p2 = ($signed(32'd4294967280) + $signed(localBits_idx_2_fu_1350_p3));

assign localBits_idx_68_fu_1289_p2 = (ap_phi_mux_Lo_assign_s_phi_fu_345_p4 + fixed_lenlit_bl_load_1_cast_fu_1260_p1);

assign localBits_idx_69_fu_1343_p3 = ((ap_reg_pp0_iter4_tmp_105_reg_3094[0:0] === 1'b1) ? localBits_idx_4_fu_1337_p2 : ap_phi_mux_Lo_assign_s_phi_fu_345_p4);

assign localBits_idx_70_fu_2141_p3 = ((icmp_reg_3250[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_2_reg_3245);

assign localBits_idx_71_fu_2146_p3 = ((sel_tmp15_reg_3276[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_70_fu_2141_p3);

assign localBits_idx_72_fu_2152_p3 = ((sel_tmp18_reg_3284[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_71_fu_2146_p3);

assign localBits_idx_73_fu_2158_p3 = ((sel_tmp21_reg_3293[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_72_fu_2152_p3);

assign localBits_idx_74_fu_2164_p3 = ((sel_tmp24_reg_3303[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_73_fu_2158_p3);

assign localBits_idx_75_fu_2170_p3 = ((sel_tmp27_reg_3314[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_74_fu_2164_p3);

assign localBits_idx_76_fu_2176_p3 = ((sel_tmp30_reg_3326[0:0] === 1'b1) ? localBits_idx_5_reg_3258 : localBits_idx_75_fu_2170_p3);

assign localBits_idx_fu_1254_p2 = (ap_phi_mux_Lo_assign_s_phi_fu_345_p4 + fixed_lenlit_bl_load_cast_fu_1219_p1);

assign newSel106_fu_2425_p3 = ((or_cond28_fu_2405_p2[0:0] === 1'b1) ? localB_7_4_reg_611 : newSel_fu_2411_p3);

assign newSel107_fu_2441_p3 = ((sel_tmp_fu_2351_p2[0:0] === 1'b1) ? localB_0_fu_2337_p1 : localB_6_4_reg_622);

assign newSel108_fu_2449_p3 = ((or_cond28_fu_2405_p2[0:0] === 1'b1) ? localB_6_4_reg_622 : newSel107_fu_2441_p3);

assign newSel109_fu_2465_p3 = ((sel_tmp130_fu_2363_p2[0:0] === 1'b1) ? localB_7_168_reg_633 : localB_0_fu_2337_p1);

assign newSel110_fu_2473_p3 = ((or_cond28_fu_2405_p2[0:0] === 1'b1) ? newSel109_fu_2465_p3 : localB_7_168_reg_633);

assign newSel111_fu_2489_p3 = ((sel_tmp130_fu_2363_p2[0:0] === 1'b1) ? localB_0_fu_2337_p1 : localB_7_169_reg_644);

assign newSel112_fu_2505_p3 = ((sel_tmp132_fu_2375_p2[0:0] === 1'b1) ? localB_7_170_reg_655 : localB_0_fu_2337_p1);

assign newSel113_fu_2513_p3 = ((or_cond_fu_2393_p2[0:0] === 1'b1) ? localB_7_170_reg_655 : newSel112_fu_2505_p3);

assign newSel114_fu_2529_p3 = ((sel_tmp132_fu_2375_p2[0:0] === 1'b1) ? localB_0_fu_2337_p1 : localB_7_171_reg_666);

assign newSel115_fu_2643_p3 = ((sel_tmp137_fu_2637_p2[0:0] === 1'b1) ? localB_0_6_reg_808 : localB_2_6_reg_786);

assign newSel116_fu_2657_p3 = ((sel_tmp135_fu_2625_p2[0:0] === 1'b1) ? localB_1_6_reg_797 : localB_3_6_reg_775);

assign newSel117_fu_2967_p3 = ((sel_tmp141_fu_2943_p2[0:0] === 1'b1) ? localB_7_7_reg_926 : 16'd0);

assign newSel118_fu_2975_p3 = ((or_cond31_fu_2961_p2[0:0] === 1'b1) ? localB_7_7_reg_926 : newSel117_fu_2967_p3);

assign newSel119_fu_2983_p3 = ((sel_tmp141_fu_2943_p2[0:0] === 1'b1) ? 16'd0 : localB_6_7_reg_938);

assign newSel120_fu_2991_p3 = ((or_cond31_fu_2961_p2[0:0] === 1'b1) ? localB_6_7_reg_938 : newSel119_fu_2983_p3);

assign newSel_fu_2411_p3 = ((sel_tmp_fu_2351_p2[0:0] === 1'b1) ? localB_7_4_reg_611 : localB_0_fu_2337_p1);

assign or_cond27_fu_2399_p2 = (sel_tmp132_fu_2375_p2 | sel_tmp131_fu_2369_p2);

assign or_cond28_fu_2405_p2 = (sel_tmp130_fu_2363_p2 | sel_tmp129_fu_2357_p2);

assign or_cond29_fu_2419_p2 = (or_cond_fu_2393_p2 | or_cond27_fu_2399_p2);

assign or_cond30_fu_2651_p2 = (sel_tmp137_fu_2637_p2 | sel_tmp136_fu_2631_p2);

assign or_cond31_fu_2961_p2 = (sel_tmp143_fu_2955_p2 | sel_tmp142_fu_2949_p2);

assign or_cond_fu_2393_p2 = (sel_tmp134_fu_2387_p2 | sel_tmp133_fu_2381_p2);

assign outByteCnt_3_fu_2218_p2 = (ap_phi_mux_outByteCnt_phi_fu_476_p4 + 32'd8);

assign outByteCnt_s_fu_2306_p2 = (tmp_1020_fu_2302_p1 + tmp_100_fu_2294_p3);

assign p_Repl2_22_fu_1621_p1 = length_code_fu_1617_p1;

assign p_Repl2_23_fu_1723_p1 = ap_reg_pp0_iter5_fixed_dist_table377_load_reg_3156;

assign p_Repl2_24_fu_2673_p1 = localB_3_39_fu_2665_p3;

assign p_Repl2_s_fu_1515_p1 = ap_reg_pp0_iter5_reg_985;

assign p_Result_30_fu_1611_p2 = (tmp_1058_fu_1605_p2 | tmp_1057_fu_1599_p2);

assign p_Result_31_fu_1717_p2 = (tmp_1079_fu_1711_p2 | tmp_1078_fu_1705_p2);

assign p_Result_32_fu_1818_p2 = (tmp_1099_fu_1812_p2 | tmp_1098_fu_1806_p2);

assign p_Result_33_fu_2799_p2 = (tmp_1126_fu_2793_p2 | tmp_1125_fu_2787_p2);

assign p_Result_s_fu_1128_p2 = (tmp_1037_fu_1122_p2 & tmp_1036_fu_1116_p2);

assign p_demorgan22_fu_1693_p2 = (tmp_1076_fu_1687_p2 & tmp_1075_fu_1681_p2);

assign p_demorgan23_fu_1794_p2 = (tmp_1096_fu_1788_p2 & tmp_1095_fu_1782_p2);

assign p_demorgan24_fu_2775_p2 = (tmp_1123_fu_2769_p2 & tmp_1122_fu_2763_p2);

assign p_demorgan_fu_1587_p2 = (tmp_1055_fu_1581_p2 & tmp_1054_fu_1575_p2);

assign sel_tmp129_fu_2357_p2 = ((tmp_1106_fu_2347_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp130_fu_2363_p2 = ((tmp_1106_fu_2347_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp131_fu_2369_p2 = ((tmp_1106_fu_2347_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp132_fu_2375_p2 = ((tmp_1106_fu_2347_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp133_fu_2381_p2 = ((tmp_1106_fu_2347_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp134_fu_2387_p2 = ((tmp_1106_fu_2347_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp135_fu_2625_p2 = ((j7_reg_856 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp136_fu_2631_p2 = ((j7_reg_856 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp137_fu_2637_p2 = ((j7_reg_856 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp138_fu_2817_p2 = ((j8_reg_915 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp139_fu_2831_p2 = ((j8_reg_915 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp140_fu_2845_p2 = ((j8_reg_915 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp141_fu_2943_p2 = ((j9_reg_974 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp142_fu_2949_p2 = ((j9_reg_974 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp143_fu_2955_p2 = ((j9_reg_974 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp144_fu_2999_p3 = ((sel_tmp142_fu_2949_p2[0:0] === 1'b1) ? 16'd0 : localB_5_7_reg_950);

assign sel_tmp14_fu_1389_p2 = ((tmp_1103_fu_1385_p1 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp15_fu_1395_p2 = (sel_tmp14_fu_1389_p2 & icmp_fu_1367_p2);

assign sel_tmp17_fu_1401_p2 = ((tmp_1103_fu_1385_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_1407_p2 = (sel_tmp17_fu_1401_p2 & icmp_fu_1367_p2);

assign sel_tmp20_fu_1413_p2 = ((tmp_1103_fu_1385_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp21_fu_1419_p2 = (sel_tmp20_fu_1413_p2 & icmp_fu_1367_p2);

assign sel_tmp23_fu_1425_p2 = ((tmp_1103_fu_1385_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp24_fu_1431_p2 = (sel_tmp23_fu_1425_p2 & icmp_fu_1367_p2);

assign sel_tmp26_fu_1437_p2 = ((tmp_1103_fu_1385_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp27_fu_1443_p2 = (sel_tmp26_fu_1437_p2 & icmp_fu_1367_p2);

assign sel_tmp29_fu_1449_p2 = ((tmp_1103_fu_1385_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_1455_p2 = (sel_tmp29_fu_1449_p2 & icmp_fu_1367_p2);

assign sel_tmp32_fu_1461_p2 = ((tmp_1103_fu_1385_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp33_fu_1901_p2 = (sel_tmp32_reg_3340 & icmp_reg_3250);

assign sel_tmp5_v_fu_1181_p3 = ((tmp_105_fu_1158_p2[0:0] === 1'b1) ? tLen_fu_1138_p4 : length_reg_318);

assign sel_tmp_fu_2351_p2 = ((tmp_1106_fu_2347_p1 == 3'd6) ? 1'b1 : 1'b0);

assign size_fu_989_p1 = size_0_in_reg_298[15:0];

assign tCh_fu_1134_p1 = p_Result_s_fu_1128_p2[7:0];

assign tLen_fu_1138_p4 = {{p_Result_s_fu_1128_p2[15:8]}};

assign tmp439_cast_fu_1307_p1 = $signed(tmp82_fu_1301_p2);

assign tmp82_fu_1301_p2 = ($signed(5'd31) + $signed(fixed_dist_bl_load_cast_cast_fu_1298_p1));

assign tmp_100_fu_2294_p3 = {{tmp_1019_fu_2290_p1}, {1'd0}};

assign tmp_1019_fu_2290_p1 = loc_idx_reg_329[11:0];

assign tmp_101_fu_2312_p3 = {{outByteCnt_s_fu_2306_p2}, {3'd0}};

assign tmp_1020_fu_2302_p1 = outByteCnt_reg_472[12:0];

assign tmp_1021_fu_2320_p1 = Lo_assign_s_reg_341[15:0];

assign tmp_1023_fu_1038_p2 = ((Lo_assign_fu_1025_p3 > Hi_assign_fu_1032_p2) ? 1'b1 : 1'b0);

assign tmp_1024_fu_1044_p1 = Lo_assign_fu_1025_p3;

assign tmp_1025_fu_1048_p1 = Hi_assign_fu_1032_p2;

integer ap_tvar_int_0;

always @ (p_Val2_s_fu_182) begin
    for (ap_tvar_int_0 = 256 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 255 - 0) begin
            tmp_1026_fu_1081_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_1026_fu_1081_p4[ap_tvar_int_0] = p_Val2_s_fu_182[255 - ap_tvar_int_0];
        end
    end
end

assign tmp_1027_fu_1052_p2 = (tmp_1024_fu_1044_p1 - tmp_1025_fu_1048_p1);

assign tmp_1028_fu_1091_p2 = (tmp_1024_reg_3073 ^ 9'd255);

assign tmp_1029_fu_1058_p2 = (tmp_1025_fu_1048_p1 - tmp_1024_fu_1044_p1);

assign tmp_1030_fu_1064_p3 = ((tmp_1023_fu_1038_p2[0:0] === 1'b1) ? tmp_1027_fu_1052_p2 : tmp_1029_fu_1058_p2);

assign tmp_1031_fu_1096_p3 = ((tmp_1023_reg_3067[0:0] === 1'b1) ? tmp_1026_fu_1081_p4 : p_Val2_s_fu_182);

assign tmp_1032_fu_1103_p3 = ((tmp_1023_reg_3067[0:0] === 1'b1) ? tmp_1028_fu_1091_p2 : tmp_1024_reg_3073);

assign tmp_1033_fu_1072_p2 = (9'd255 - tmp_1030_fu_1064_p3);

assign tmp_1034_fu_1109_p1 = tmp_1032_fu_1103_p3;

assign tmp_1035_fu_1113_p1 = tmp_1033_reg_3079;

assign tmp_1036_fu_1116_p2 = tmp_1031_fu_1096_p3 >> tmp_1034_fu_1109_p1;

assign tmp_1037_fu_1122_p2 = 256'd115792089237316195423570985008687907853269984665640564039457584007913129639935 >> tmp_1035_fu_1113_p1;

assign tmp_103_fu_1014_p2 = ((v_fu_1010_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_1040_fu_1234_p2 = ((ap_phi_mux_Lo_assign_s_phi_fu_345_p4 > Hi_assign_s_fu_1228_p2) ? 1'b1 : 1'b0);

assign tmp_1041_fu_1240_p1 = ap_phi_mux_Lo_assign_s_phi_fu_345_p4[6:0];

assign tmp_1042_fu_1244_p1 = Hi_assign_s_fu_1228_p2[6:0];

assign tmp_1043_fu_1248_p2 = (7'd63 - tmp_1041_fu_1240_p1);

assign tmp_1044_fu_1519_p3 = ((tmp_1040_reg_3167[0:0] === 1'b1) ? tmp_1041_reg_3175 : tmp_1042_reg_3182);

assign tmp_1045_fu_1524_p3 = ((tmp_1040_reg_3167[0:0] === 1'b1) ? tmp_1042_reg_3182 : tmp_1041_reg_3175);

assign tmp_1046_fu_1529_p3 = ((tmp_1040_reg_3167[0:0] === 1'b1) ? tmp_1043_reg_3188 : tmp_1041_reg_3175);

assign tmp_1047_fu_1534_p2 = (7'd63 - tmp_1044_fu_1519_p3);

assign tmp_1048_fu_1540_p1 = tmp_1046_fu_1529_p3;

assign tmp_1049_fu_1544_p1 = tmp_1045_fu_1524_p3;

assign tmp_104_fu_2331_p2 = ((i4_reg_720 < Lo_assign_s_reg_341) ? 1'b1 : 1'b0);

assign tmp_1050_fu_1548_p1 = tmp_1047_fu_1534_p2;

assign tmp_1051_fu_1552_p2 = p_Repl2_s_fu_1515_p1 << tmp_1048_fu_1540_p1;

integer ap_tvar_int_1;

always @ (tmp_1051_fu_1552_p2) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_1052_fu_1558_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_1052_fu_1558_p4[ap_tvar_int_1] = tmp_1051_fu_1552_p2[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_1053_fu_1568_p3 = ((tmp_1040_reg_3167[0:0] === 1'b1) ? tmp_1052_fu_1558_p4 : tmp_1051_fu_1552_p2);

assign tmp_1054_fu_1575_p2 = 64'd18446744073709551615 << tmp_1049_fu_1544_p1;

assign tmp_1055_fu_1581_p2 = 64'd18446744073709551615 >> tmp_1050_fu_1548_p1;

assign tmp_1056_fu_1593_p2 = (p_demorgan_fu_1587_p2 ^ 64'd18446744073709551615);

assign tmp_1057_fu_1599_p2 = (tmp_1056_fu_1593_p2 & ap_phi_mux_p_Val2_60_phi_fu_464_p4);

assign tmp_1058_fu_1605_p2 = (tmp_1053_fu_1568_p3 & p_demorgan_fu_1587_p2);

assign tmp_105_fu_1158_p2 = ((length_reg_318 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_1061_fu_1269_p2 = ((ap_phi_mux_Lo_assign_s_phi_fu_345_p4 > Hi_assign_9_fu_1263_p2) ? 1'b1 : 1'b0);

assign tmp_1062_fu_1275_p1 = ap_phi_mux_Lo_assign_s_phi_fu_345_p4[6:0];

assign tmp_1063_fu_1279_p1 = Hi_assign_9_fu_1263_p2[6:0];

assign tmp_1064_fu_1283_p2 = (7'd63 - tmp_1062_fu_1275_p1);

assign tmp_1065_fu_1625_p3 = ((tmp_1061_reg_3193[0:0] === 1'b1) ? tmp_1062_reg_3201 : tmp_1063_reg_3208);

assign tmp_1066_fu_1630_p3 = ((tmp_1061_reg_3193[0:0] === 1'b1) ? tmp_1063_reg_3208 : tmp_1062_reg_3201);

assign tmp_1067_fu_1635_p3 = ((tmp_1061_reg_3193[0:0] === 1'b1) ? tmp_1064_reg_3214 : tmp_1062_reg_3201);

assign tmp_1068_fu_1640_p2 = (7'd63 - tmp_1065_fu_1625_p3);

assign tmp_1069_fu_1646_p1 = tmp_1067_fu_1635_p3;

assign tmp_106_fu_1203_p1 = tCh_reg_3084;

assign tmp_1070_fu_1650_p1 = tmp_1066_fu_1630_p3;

assign tmp_1071_fu_1654_p1 = tmp_1068_fu_1640_p2;

assign tmp_1072_fu_1658_p2 = p_Repl2_22_fu_1621_p1 << tmp_1069_fu_1646_p1;

integer ap_tvar_int_2;

always @ (tmp_1072_fu_1658_p2) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_1073_fu_1664_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_1073_fu_1664_p4[ap_tvar_int_2] = tmp_1072_fu_1658_p2[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_1074_fu_1674_p3 = ((tmp_1061_reg_3193[0:0] === 1'b1) ? tmp_1073_fu_1664_p4 : tmp_1072_fu_1658_p2);

assign tmp_1075_fu_1681_p2 = 64'd18446744073709551615 << tmp_1070_fu_1650_p1;

assign tmp_1076_fu_1687_p2 = 64'd18446744073709551615 >> tmp_1071_fu_1654_p1;

assign tmp_1077_fu_1699_p2 = (p_demorgan22_fu_1693_p2 ^ 64'd18446744073709551615);

assign tmp_1078_fu_1705_p2 = (tmp_1077_fu_1699_p2 & ap_phi_mux_p_Val2_60_phi_fu_464_p4);

assign tmp_1079_fu_1711_p2 = (tmp_1074_fu_1674_p3 & p_demorgan22_fu_1693_p2);

assign tmp_107_fu_1222_p2 = ($signed(32'd4294967295) + $signed(ap_phi_mux_Lo_assign_s_phi_fu_345_p4));

assign tmp_1081_fu_1317_p2 = ((localBits_idx_68_fu_1289_p2 > Hi_assign_10_fu_1311_p2) ? 1'b1 : 1'b0);

assign tmp_1082_fu_1323_p1 = localBits_idx_68_fu_1289_p2[6:0];

assign tmp_1083_fu_1327_p1 = Hi_assign_10_fu_1311_p2[6:0];

assign tmp_1084_fu_1331_p2 = (7'd63 - tmp_1082_fu_1323_p1);

assign tmp_1085_fu_1726_p3 = ((tmp_1081_reg_3219[0:0] === 1'b1) ? tmp_1082_reg_3227 : tmp_1083_reg_3234);

assign tmp_1086_fu_1731_p3 = ((tmp_1081_reg_3219[0:0] === 1'b1) ? tmp_1083_reg_3234 : tmp_1082_reg_3227);

assign tmp_1087_fu_1736_p3 = ((tmp_1081_reg_3219[0:0] === 1'b1) ? tmp_1084_reg_3240 : tmp_1082_reg_3227);

assign tmp_1088_fu_1741_p2 = (7'd63 - tmp_1085_fu_1726_p3);

assign tmp_1089_fu_1747_p1 = tmp_1087_fu_1736_p3;

assign tmp_108_fu_1164_p1 = tLen_fu_1138_p4;

assign tmp_1090_fu_1751_p1 = tmp_1086_fu_1731_p3;

assign tmp_1091_fu_1755_p1 = tmp_1088_fu_1741_p2;

assign tmp_1092_fu_1759_p2 = p_Repl2_23_fu_1723_p1 << tmp_1089_fu_1747_p1;

integer ap_tvar_int_3;

always @ (tmp_1092_fu_1759_p2) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 - 0) begin
            tmp_1093_fu_1765_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_1093_fu_1765_p4[ap_tvar_int_3] = tmp_1092_fu_1759_p2[63 - ap_tvar_int_3];
        end
    end
end

assign tmp_1094_fu_1775_p3 = ((tmp_1081_reg_3219[0:0] === 1'b1) ? tmp_1093_fu_1765_p4 : tmp_1092_fu_1759_p2);

assign tmp_1095_fu_1782_p2 = 64'd18446744073709551615 << tmp_1090_fu_1751_p1;

assign tmp_1096_fu_1788_p2 = 64'd18446744073709551615 >> tmp_1091_fu_1755_p1;

assign tmp_1097_fu_1800_p2 = (p_demorgan23_fu_1794_p2 ^ 64'd18446744073709551615);

assign tmp_1098_fu_1806_p2 = (tmp_1097_fu_1800_p2 & p_Result_31_fu_1717_p2);

assign tmp_1099_fu_1812_p2 = (tmp_1094_fu_1775_p3 & p_demorgan23_fu_1794_p2);

assign tmp_109_fu_1208_p1 = fixed_len_code398_q0;

assign tmp_1101_fu_1357_p4 = {{localBits_idx_2_fu_1350_p3[31:4]}};

assign tmp_1103_fu_1385_p1 = ap_phi_mux_loc_idx_phi_fu_333_p4[2:0];

assign tmp_1104_fu_2189_p4 = {{loc_idx_1_fu_2133_p3[31:2]}};

assign tmp_1106_fu_2347_p1 = loc_idx_3_reg_709[2:0];

assign tmp_1107_fu_2607_p1 = j7_reg_856[1:0];

assign tmp_1108_fu_2677_p2 = ((Lo_assign_3_fu_2611_p3 > Hi_assign_11_fu_2619_p2) ? 1'b1 : 1'b0);

assign tmp_1109_fu_2683_p1 = Lo_assign_3_fu_2611_p3;

assign tmp_110_fu_2589_p2 = ((i6_reg_831 < loc_idx_3_reg_709) ? 1'b1 : 1'b0);

assign tmp_1110_fu_2687_p1 = Hi_assign_11_fu_2619_p2;

assign tmp_1111_fu_2691_p2 = (tmp_1109_fu_2683_p1 ^ 7'd63);

assign tmp_1112_fu_2697_p3 = ((tmp_1108_fu_2677_p2[0:0] === 1'b1) ? tmp_1109_fu_2683_p1 : tmp_1110_fu_2687_p1);

assign tmp_1113_fu_2705_p3 = ((tmp_1108_fu_2677_p2[0:0] === 1'b1) ? tmp_1110_fu_2687_p1 : tmp_1109_fu_2683_p1);

assign tmp_1114_fu_2713_p3 = ((tmp_1108_fu_2677_p2[0:0] === 1'b1) ? tmp_1111_fu_2691_p2 : tmp_1109_fu_2683_p1);

assign tmp_1115_fu_2721_p2 = (tmp_1112_fu_2697_p3 ^ 7'd63);

assign tmp_1116_fu_2727_p1 = tmp_1114_fu_2713_p3;

assign tmp_1117_fu_2731_p1 = tmp_1113_fu_2705_p3;

assign tmp_1118_fu_2735_p1 = tmp_1115_fu_2721_p2;

assign tmp_1119_fu_2739_p2 = p_Repl2_24_fu_2673_p1 << tmp_1116_fu_2727_p1;

assign tmp_111_fu_1214_p1 = tOffset_reg_3089;

integer ap_tvar_int_4;

always @ (tmp_1119_fu_2739_p2) begin
    for (ap_tvar_int_4 = 64 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 63 - 0) begin
            tmp_1120_fu_2745_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_1120_fu_2745_p4[ap_tvar_int_4] = tmp_1119_fu_2739_p2[63 - ap_tvar_int_4];
        end
    end
end

assign tmp_1121_fu_2755_p3 = ((tmp_1108_fu_2677_p2[0:0] === 1'b1) ? tmp_1120_fu_2745_p4 : tmp_1119_fu_2739_p2);

assign tmp_1122_fu_2763_p2 = 64'd18446744073709551615 << tmp_1117_fu_2731_p1;

assign tmp_1123_fu_2769_p2 = 64'd18446744073709551615 >> tmp_1118_fu_2735_p1;

assign tmp_1124_fu_2781_p2 = (p_demorgan24_fu_2775_p2 ^ 64'd18446744073709551615);

assign tmp_1125_fu_2787_p2 = (tmp_1124_fu_2781_p2 & p_Val2_65_reg_843);

assign tmp_1126_fu_2793_p2 = (tmp_1121_fu_2755_p3 & p_demorgan24_fu_2775_p2);

assign tmp_3_fu_2324_p2 = (tmp_101_fu_2312_p3 + tmp_1021_fu_2320_p1);

assign tmp_83_fu_1169_p2 = (tLen_fu_1138_p4 | length_reg_318);

assign tmp_84_fu_1175_p2 = ((tmp_83_fu_1169_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_V_61_fu_2205_p5 = {{{{localB_7_371_fu_2071_p3}, {localB_7_374_fu_2094_p3}}, {localB_7_376_fu_2110_p3}}, {localB_7_377_fu_2119_p3}};

assign tmp_fu_993_p2 = ((size_fu_989_p1 == 16'd0) ? 1'b1 : 1'b0);

assign v_fu_1010_p1 = i1_reg_307[2:0];

always @ (posedge ap_clk) begin
    tmp_1024_reg_3073[4:0] <= 5'b00000;
    tmp_1024_reg_3073[8] <= 1'b0;
    tmp_1033_reg_3079[0] <= 1'b0;
end

endmodule //fixedHuffman
