/* * * *AUTOGENERATED - DO NOT EDIT * * *
 * liblwriscv was compiled with the following configuration:
 * Profile:            gfw-gh100-pmu-devinit
 * Chip configuration: hopper gh100 pmu
 * RISC-V mode:        1
 */
#ifndef LIBLWRISCV_CONFIG_H
#define LIBLWRISCV_CONFIG_H

#define LWRISCV_CONFIG_CPU_MODE 1
#define LWRISCV_CONFIG_DEBUG_PRINT_LEVEL 10
#define LWRISCV_CONFIG_DEBUG_PRINT_METADATA_IN_BUFFER 1
#define LWRISCV_CONFIG_DEBUG_PRINT_USES_QUEUES 0
#define LWRISCV_CONFIG_DEBUG_PRINT_USES_SWGEN 0
#define LWRISCV_CONFIG_SSP_RANDOM_CANARY 17152294236893282304U
#define LWRISCV_CONFIG_USE_STATUS_lwstatus 1
#define LWRISCV_DMEM_SIZE 0x2c800
#define LWRISCV_DRIVER_SCP_FAKE_RNG_ENABLED 0
#define LWRISCV_DRIVER_SCP_SHORTLWT_ENABLED 0
#define LWRISCV_EMEM_SIZE 0x0
#define LWRISCV_FEATURE_DIO 1
#define LWRISCV_FEATURE_DMA 1
#define LWRISCV_FEATURE_EXCEPTION 0
#define LWRISCV_FEATURE_FBIF_TFBIF_CFG_VIA_SBI 0
#define LWRISCV_FEATURE_LEGACY_API 1
#define LWRISCV_FEATURE_MPU 1
#define LWRISCV_FEATURE_SCP 1
#define LWRISCV_FEATURE_SHA 0
#define LWRISCV_FEATURE_SSP 1
#define LWRISCV_FEATURE_SSP_ENABLE_FAIL_HOOK 1
#define LWRISCV_FEATURE_SSP_FORCE_SW_CANARY 0
#define LWRISCV_FEATURE_START 0
#define LWRISCV_HAS_ABI_lp64f 1
#define LWRISCV_HAS_ARCH_rv64imfc 1
#define LWRISCV_HAS_BINARY_PTIMER 1
#define LWRISCV_HAS_CSB_MMIO 1
#define LWRISCV_HAS_CSB_OVER_PRI 0
#define LWRISCV_HAS_CSB_OVER_PRI_SHIFT 0
#define LWRISCV_HAS_DIO_FBHUB 0
#define LWRISCV_HAS_DIO_SE 1
#define LWRISCV_HAS_DIO_SNIC 0
#define LWRISCV_HAS_FBDMA 1
#define LWRISCV_HAS_FBIF 1
#define LWRISCV_HAS_GDMA 1
#define LWRISCV_HAS_LOCAL_IO 1
#define LWRISCV_HAS_PRI 1
#define LWRISCV_HAS_RTS 0
#define LWRISCV_HAS_SBI 1
#define LWRISCV_HAS_SCP 1
#define LWRISCV_HAS_SHA 1
#define LWRISCV_HAS_S_MODE 1
#define LWRISCV_HAS_TFBIF 0
#define LWRISCV_IMEM_SIZE 0x2a000
#define LWRISCV_IS_CHIP_gh100 1
#define LWRISCV_IS_CHIP_FAMILY_hopper 1
#define LWRISCV_IS_ENGINE_pmu 1
#define LWRISCV_IS_VERSION_MAJOR 2
#define LWRISCV_IS_VERSION_MINOR 0
#define LWRISCV_OPTIMIZATION_FLAG_Os 1
#define LWRISCV_PLATFORM_IS_CMOD 0
#define LWRISCV_WAR_FBIF_IS_DEAD 1

#define LWRISCV64_MANUAL_CSR "dev_pmu_riscv_csr_64.h"
#define LWRISCV64_MANUAL_ADDRESS_MAP "lw_pmu_riscv_address_map.h"
#define LWRISCV64_MANUAL_LOCAL_IO "dev_pmu_prgnlcl.h"
#endif
