<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Error Interrupt Status Register"><meta name="keywords" content="rust, rustlang, rust-lang, error_int_stat_r"><title>psoc6_01_pac::sdhc0::core::error_int_stat_r - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module error_int_stat_r</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="error_int_stat_r" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">psoc6_01_pac</a>::<wbr><a href="../../index.html">sdhc0</a>::<wbr><a href="../index.html">core</a>::<wbr><a class="mod" href="#">error_int_stat_r</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/psoc6_01_pac/sdhc0/core/error_int_stat_r.rs.html#1-664" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Error Interrupt Status Register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.ADMA_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::ADMA_ERR_R struct">ADMA_ERR_R</a></td><td class="docblock-short"><p>Field <code>ADMA_ERR</code> reader - ADMA Error This bit is set when the Host Controller detects error during ADMA-based data transfer. The error could be due to following reasons: - Error response received from System bus (Master I/F) - ADMA3,ADMA2 Descriptors invalid - CQE Task or Transfer descriptors invalid When the error occurs, the state of the ADMA is saved in the ADMA Error Status register. In eMMC CQE mode: The Host Controller generates this Interrupt when it detects an invalid descriptor data (Valid=0) at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error has occurred in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ADMA_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::ADMA_ERR_W struct">ADMA_ERR_W</a></td><td class="docblock-short"><p>Field <code>ADMA_ERR</code> writer - ADMA Error This bit is set when the Host Controller detects error during ADMA-based data transfer. The error could be due to following reasons: - Error response received from System bus (Master I/F) - ADMA3,ADMA2 Descriptors invalid - CQE Task or Transfer descriptors invalid When the error occurs, the state of the ADMA is saved in the ADMA Error Status register. In eMMC CQE mode: The Host Controller generates this Interrupt when it detects an invalid descriptor data (Valid=0) at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error has occurred in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.AUTO_CMD_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::AUTO_CMD_ERR_R struct">AUTO_CMD_ERR_R</a></td><td class="docblock-short"><p>Field <code>AUTO_CMD_ERR</code> reader - Auto CMD Error This error status is used by Auto CMD12 and Auto CMD23 in SD/eMMC mode. This bit is set when detecting that any of the bits D00 to D05 in Auto CMD Error Status register has changed from 0 to 1. D07 is effective in case of Auto CMD12. Auto CMD Error Status register is valid while this bit is set to 1 and may be cleared by clearing of this bit. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.AUTO_CMD_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::AUTO_CMD_ERR_W struct">AUTO_CMD_ERR_W</a></td><td class="docblock-short"><p>Field <code>AUTO_CMD_ERR</code> writer - Auto CMD Error This error status is used by Auto CMD12 and Auto CMD23 in SD/eMMC mode. This bit is set when detecting that any of the bits D00 to D05 in Auto CMD Error Status register has changed from 0 to 1. D07 is effective in case of Auto CMD12. Auto CMD Error Status register is valid while this bit is set to 1 and may be cleared by clearing of this bit. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BOOT_ACK_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::BOOT_ACK_ERR_R struct">BOOT_ACK_ERR_R</a></td><td class="docblock-short"><p>Field <code>BOOT_ACK_ERR</code> reader - Boot Acknowledgement Error This bit is set when there is a timeout for boot acknowledgement or when detecting boot ack status having a value other than 010. This is applicable only when boot acknowledgement is expected in eMMC mode. In SD mode, this bit is irrelevant. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.BOOT_ACK_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::BOOT_ACK_ERR_W struct">BOOT_ACK_ERR_W</a></td><td class="docblock-short"><p>Field <code>BOOT_ACK_ERR</code> writer - Boot Acknowledgement Error This bit is set when there is a timeout for boot acknowledgement or when detecting boot ack status having a value other than 010. This is applicable only when boot acknowledgement is expected in eMMC mode. In SD mode, this bit is irrelevant. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_CRC_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_CRC_ERR_R struct">CMD_CRC_ERR_R</a></td><td class="docblock-short"><p>Field <code>CMD_CRC_ERR</code> reader - Command CRC Error Command CRC Error is generated in SD/eMMC mode for following two cases. - If a response is returned and the Command Timeout Error is set to 0 (indicating no timeout), this bit is set to 1 when detecting a CRC error in the command response. - The Host Controller detects a CMD line conflict by monitoring the CMD line when a command is issued. If the Host Controller drives the CMD line to 1 level, but detects 0 level on the CMD line at the next SD clock edge, then the Host Controller aborts the command (stop driving CMD line) and set this bit to 1. The Command Timeout Error is also set to 1 to distinguish a CMD line conflict. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): CRC error generated</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_CRC_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_CRC_ERR_W struct">CMD_CRC_ERR_W</a></td><td class="docblock-short"><p>Field <code>CMD_CRC_ERR</code> writer - Command CRC Error Command CRC Error is generated in SD/eMMC mode for following two cases. - If a response is returned and the Command Timeout Error is set to 0 (indicating no timeout), this bit is set to 1 when detecting a CRC error in the command response. - The Host Controller detects a CMD line conflict by monitoring the CMD line when a command is issued. If the Host Controller drives the CMD line to 1 level, but detects 0 level on the CMD line at the next SD clock edge, then the Host Controller aborts the command (stop driving CMD line) and set this bit to 1. The Command Timeout Error is also set to 1 to distinguish a CMD line conflict. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): CRC error generated</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_END_BIT_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_END_BIT_ERR_R struct">CMD_END_BIT_ERR_R</a></td><td class="docblock-short"><p>Field <code>CMD_END_BIT_ERR</code> reader - Command End Bit Error This bit is set when detecting that the end bit of a command response is 0 in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): End Bit error generated</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_END_BIT_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_END_BIT_ERR_W struct">CMD_END_BIT_ERR_W</a></td><td class="docblock-short"><p>Field <code>CMD_END_BIT_ERR</code> writer - Command End Bit Error This bit is set when detecting that the end bit of a command response is 0 in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): End Bit error generated</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_IDX_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_IDX_ERR_R struct">CMD_IDX_ERR_R</a></td><td class="docblock-short"><p>Field <code>CMD_IDX_ERR</code> reader - Command Index Error This bit is set if a Command Index error occurs in the command respons in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_IDX_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_IDX_ERR_W struct">CMD_IDX_ERR_W</a></td><td class="docblock-short"><p>Field <code>CMD_IDX_ERR</code> writer - Command Index Error This bit is set if a Command Index error occurs in the command respons in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_TOUT_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_TOUT_ERR_R struct">CMD_TOUT_ERR_R</a></td><td class="docblock-short"><p>Field <code>CMD_TOUT_ERR</code> reader - Command Timeout Error In SD/eMMC Mode,this bit is set only if no response is returned within 64 SD clock cycles from the end bit of the command. If the Host Controller detects a CMD line conflict, along with Command CRC Error bit, this bit is set to 1, without waiting for 64 SD/eMMC card clock cycles. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Time out</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CMD_TOUT_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CMD_TOUT_ERR_W struct">CMD_TOUT_ERR_W</a></td><td class="docblock-short"><p>Field <code>CMD_TOUT_ERR</code> writer - Command Timeout Error In SD/eMMC Mode,this bit is set only if no response is returned within 64 SD clock cycles from the end bit of the command. If the Host Controller detects a CMD line conflict, along with Command CRC Error bit, this bit is set to 1, without waiting for 64 SD/eMMC card clock cycles. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Time out</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CUR_LMT_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CUR_LMT_ERR_R struct">CUR_LMT_ERR_R</a></td><td class="docblock-short"><p>Field <code>CUR_LMT_ERR</code> reader - Current Limit Error By setting the SD Bus Power bit in the Power Control register, the Host Controller is requested to supply power for the SD Bus. If the Host Controller supports the Current Limit function, it can be protected from an illegal card by stopping power supply to the card in which case this bit indicates a failure status. A reading of 1 for this bit means that the Host Controller is not supplying power to the SD card due to some failure. A reading of 0 for this bit means that the Host Controller is supplying power and no error has occurred. The Host Controller may require some sampling time to detect the current limit. DWC_mshc Host Controller does not support this function, this bit is always set to 0. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Power Fail</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CUR_LMT_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::CUR_LMT_ERR_W struct">CUR_LMT_ERR_W</a></td><td class="docblock-short"><p>Field <code>CUR_LMT_ERR</code> writer - Current Limit Error By setting the SD Bus Power bit in the Power Control register, the Host Controller is requested to supply power for the SD Bus. If the Host Controller supports the Current Limit function, it can be protected from an illegal card by stopping power supply to the card in which case this bit indicates a failure status. A reading of 1 for this bit means that the Host Controller is not supplying power to the SD card due to some failure. A reading of 0 for this bit means that the Host Controller is supplying power and no error has occurred. The Host Controller may require some sampling time to detect the current limit. DWC_mshc Host Controller does not support this function, this bit is always set to 0. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Power Fail</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_CRC_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_CRC_ERR_R struct">DATA_CRC_ERR_R</a></td><td class="docblock-short"><p>Field <code>DATA_CRC_ERR</code> reader - Data CRC Error This error occurs in SD/eMMC mode when detecting CRC error when transferring read data which uses the DAT line, when detecting the Write CRC status having a value of other than 010 or when write CRC status timeout. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_CRC_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_CRC_ERR_W struct">DATA_CRC_ERR_W</a></td><td class="docblock-short"><p>Field <code>DATA_CRC_ERR</code> writer - Data CRC Error This error occurs in SD/eMMC mode when detecting CRC error when transferring read data which uses the DAT line, when detecting the Write CRC status having a value of other than 010 or when write CRC status timeout. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_END_BIT_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_END_BIT_ERR_R struct">DATA_END_BIT_ERR_R</a></td><td class="docblock-short"><p>Field <code>DATA_END_BIT_ERR</code> reader - Data End Bit Error This error occurs in SD/eMMC mode either when detecting 0 at the end bit position of read data that uses the DAT line or at the end bit position of the CRC status. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_END_BIT_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_END_BIT_ERR_W struct">DATA_END_BIT_ERR_W</a></td><td class="docblock-short"><p>Field <code>DATA_END_BIT_ERR</code> writer - Data End Bit Error This error occurs in SD/eMMC mode either when detecting 0 at the end bit position of read data that uses the DAT line or at the end bit position of the CRC status. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_TOUT_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_TOUT_ERR_R struct">DATA_TOUT_ERR_R</a></td><td class="docblock-short"><p>Field <code>DATA_TOUT_ERR</code> reader - Data Timeout Error This bit is set in SD/eMMC mode when detecting one of the following timeout conditions: - Busy timeout for R1b, R5b type - Busy timeout after Write CRC status - Write CRC Status timeout - Read Data timeout Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Time out</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.DATA_TOUT_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::DATA_TOUT_ERR_W struct">DATA_TOUT_ERR_W</a></td><td class="docblock-short"><p>Field <code>DATA_TOUT_ERR</code> writer - Data Timeout Error This bit is set in SD/eMMC mode when detecting one of the following timeout conditions: - Busy timeout for R1b, R5b type - Busy timeout after Write CRC status - Write CRC Status timeout - Read Data timeout Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Time out</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.ERROR_INT_STAT_R_SPEC.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::ERROR_INT_STAT_R_SPEC struct">ERROR_INT_STAT_R_SPEC</a></td><td class="docblock-short"><p>Error Interrupt Status Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::R struct">R</a></td><td class="docblock-short"><p>Register <code>ERROR_INT_STAT_R</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RESP_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::RESP_ERR_R struct">RESP_ERR_R</a></td><td class="docblock-short"><p>Field <code>RESP_ERR</code> reader - Response Error Host Controller Version 4.00 supports response error check function to avoid overhead of response error check by Host Driver during DMA execution. If Response Error Check Enable is set to 1 in the Transfer Mode register, Host Controller Checks R1 or R5 response. If an error is detected in a response, this bit is set to 1.This is applicable in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.RESP_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::RESP_ERR_W struct">RESP_ERR_W</a></td><td class="docblock-short"><p>Field <code>RESP_ERR</code> writer - Response Error Host Controller Version 4.00 supports response error check function to avoid overhead of response error check by Host Driver during DMA execution. If Response Error Check Enable is set to 1 in the Transfer Mode register, Host Controller Checks R1 or R5 response. If an error is detected in a response, this bit is set to 1.This is applicable in SD/eMMC mode. Values: - 0x0 (FALSE): No error - 0x1 (TRUE): Error</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TUNING_ERR_R.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::TUNING_ERR_R struct">TUNING_ERR_R</a></td><td class="docblock-short"><p>Field <code>TUNING_ERR</code> reader - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TUNING_ERR_W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::TUNING_ERR_W struct">TUNING_ERR_W</a></td><td class="docblock-short"><p>Field <code>TUNING_ERR</code> writer - N/A</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::sdhc0::core::error_int_stat_r::W struct">W</a></td><td class="docblock-short"><p>Register <code>ERROR_INT_STAT_R</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div><script src="../../../../main.js"></script></body></html>