{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642200408913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642200408913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 06:46:48 2022 " "Processing started: Sat Jan 15 06:46:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642200408913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642200408913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC " "Command: quartus_map --read_settings_files=on --write_settings_files=off WSC -c WSC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642200408913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1642200409885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1 " "Found entity 1: fulladder1" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/fulladder1.bdf" "" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/fulladder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200410172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642200410172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd011.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sd011.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SD011 " "Found entity 1: SD011" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/SD011.bdf" "" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/SD011.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200410212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642200410212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd101.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sd101.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SD101 " "Found entity 1: SD101" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/SD101.bdf" "" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/SD101.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200410272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642200410272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200410402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642200410402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wsc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wsc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WSC " "Found entity 1: WSC" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200410532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642200410532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WSC " "Elaborating entity \"WSC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642200410983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst16 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst16\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst16" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { 448 200 296 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 FSM:inst16\|and_2:inst2 " "Elaborating entity \"and_2\" for hierarchy \"FSM:inst16\|and_2:inst2\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "inst2" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { { 192 896 992 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/dff_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/dff_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "dff_1.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/dff_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 FSM:inst16\|DFF_1:inst " "Elaborating entity \"DFF_1\" for hierarchy \"FSM:inst16\|DFF_1:inst\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "inst" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { { 96 576 672 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/and_3.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/and_3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/and_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3 FSM:inst16\|and_3:inst4 " "Elaborating entity \"and_3\" for hierarchy \"FSM:inst16\|and_3:inst4\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "inst4" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { { 80 336 432 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/not_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/not_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/not_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 FSM:inst16\|not_1:inst6 " "Elaborating entity \"not_1\" for hierarchy \"FSM:inst16\|not_1:inst6\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "inst6" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { { 64 128 224 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 FSM:inst16\|or_2:inst5 " "Elaborating entity \"or_2\" for hierarchy \"FSM:inst16\|or_2:inst5\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" "inst5" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/FSM.bdf" { { 280 336 432 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/mux_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/mux_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/mux_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:inst4 " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:inst4\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst4" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { -8 80 176 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200411964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200411964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 gnd_1:inst18 " "Elaborating entity \"gnd_1\" for hierarchy \"gnd_1:inst18\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst18" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { 448 88 160 496 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200411984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1 fulladder1:inst5 " "Elaborating entity \"fulladder1\" for hierarchy \"fulladder1:inst5\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst5" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { 152 104 200 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200412004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ntuee_logicdesign_lib/elements/xor_2.bdf 1 1 " "Using design file ntuee_logicdesign_lib/elements/xor_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.bdf" "" { Schematic "//vboxsvr/lab2/lab2/lab2_3/ntuee_logicdesign_lib/elements/xor_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642200412084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1642200412084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 fulladder1:inst5\|xor_2:inst2 " "Elaborating entity \"xor_2\" for hierarchy \"fulladder1:inst5\|xor_2:inst2\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/fulladder1.bdf" "inst2" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/fulladder1.bdf" { { 112 472 568 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200412104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD101 SD101:inst1 " "Elaborating entity \"SD101\" for hierarchy \"SD101:inst1\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst1" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { 320 608 704 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200412485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD011 SD011:inst3 " "Elaborating entity \"SD011\" for hierarchy \"SD011:inst3\"" {  } { { "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" "inst3" { Schematic "//VBOXSVR/Lab2/Lab2/Lab2_3/WSC.bdf" { { 448 920 1016 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642200412825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642200414808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642200416320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642200416320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642200416531 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642200416531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642200416531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642200416531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642200416681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 06:46:56 2022 " "Processing ended: Sat Jan 15 06:46:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642200416681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642200416681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642200416681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642200416681 ""}
