{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 02 21:22:39 2014 " "Info: Processing started: Fri May 02 21:22:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ex2 -c Ex2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "X\[1\] H\[4\] 9.503 ns Longest " "Info: Longest tpd from source pin \"X\[1\]\" to destination pin \"H\[4\]\" is 9.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns X\[1\] 1 PIN PIN_C3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_C3; Fanout = 7; PIN Node = 'X\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex2.2/Ex2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.833 ns) + CELL(0.438 ns) 6.143 ns H~571 2 COMB LCCOMB_X1_Y32_N4 1 " "Info: 2: + IC(4.833 ns) + CELL(0.438 ns) = 6.143 ns; Loc. = LCCOMB_X1_Y32_N4; Fanout = 1; COMB Node = 'H~571'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.271 ns" { X[1] H~571 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex2.2/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(2.612 ns) 9.503 ns H\[4\] 3 PIN PIN_J8 0 " "Info: 3: + IC(0.748 ns) + CELL(2.612 ns) = 9.503 ns; Loc. = PIN_J8; Fanout = 0; PIN Node = 'H\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.360 ns" { H~571 H[4] } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex2.2/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.922 ns ( 41.27 % ) " "Info: Total cell delay = 3.922 ns ( 41.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.581 ns ( 58.73 % ) " "Info: Total interconnect delay = 5.581 ns ( 58.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.503 ns" { X[1] H~571 H[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.503 ns" { X[1] {} X[1]~combout {} H~571 {} H[4] {} } { 0.000ns 0.000ns 4.833ns 0.748ns } { 0.000ns 0.872ns 0.438ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 02 21:22:39 2014 " "Info: Processing ended: Fri May 02 21:22:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
