-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ipshared/72ae/src/char8x12_lookup_table.vhd" \
  "../../../bd/dgn/ipshared/72ae/src/scancode2ascii.vhd" \
  "../../../bd/dgn/ipshared/72ae/hdl/videomemlab_v1_0_M00_AXI.vhd" \
  "../../../bd/dgn/ipshared/72ae/hdl/videomemlab_v1_0.vhd" \
  "../../../bd/dgn/ip/dgn_videomemlab_0_0/sim/dgn_videomemlab_0_0.vhd" \
  "../../../bd/dgn/ipshared/559e/src/debounce.vhd" \
  "../../../bd/dgn/ipshared/559e/hdl/kybd_slv_v1_0_S00_AXI.vhd" \
  "../../../bd/dgn/ipshared/559e/src/ps2_keyboard.vhd" \
  "../../../bd/dgn/ipshared/559e/hdl/kybd_slv_v1_0.vhd" \
  "../../../bd/dgn/ip/dgn_kybd_slv_0_0/sim/dgn_kybd_slv_0_0.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ip/dgn_slv_0_0/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ip/dgn_slv_0_0/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ipshared/1a17/hdl/slv_v1_0_S00_AXI.vhd" \
  "../../../bd/dgn/ipshared/1a17/src/vga_sync.vhd" \
  "../../../bd/dgn/ipshared/1a17/hdl/slv_v1_0.vhd" \
  "../../../bd/dgn/ip/dgn_slv_0_0/sim/dgn_slv_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ip/dgn_clk_wiz_1/dgn_clk_wiz_1_clk_wiz.v" \
  "../../../bd/dgn/ip/dgn_clk_wiz_1/dgn_clk_wiz_1.v" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_20 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_19 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_21 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ip/dgn_xbar_6/sim/dgn_xbar_6.v" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_13 \
  "../../../../p4mk2.srcs/sources_1/bd/dgn/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/dgn/ip/dgn_rst_clk_wiz_100M_4/sim/dgn_rst_clk_wiz_100M_4.vhd" \
  "../../../bd/dgn/sim/dgn.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

