-- File: first_func.vhd
-- Generated by MyHDL 1.0dev
-- Date: Tue Aug 16 00:33:28 2016


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use std.textio.all;

use work.pck_myhdl_10.all;

entity first_func is
    port (
        clock: in std_logic;
        reset: in std_logic;
        inp: in std_logic;
        outp: out std_logic
    );
end entity first_func;


architecture MyHDL of first_func is




begin





FIRST_FUNC_DFF: process (clock, reset) is
begin
    if (reset = '1') then
        outp <= '0';
    elsif rising_edge(clock) then
        outp <= inp;
    end if;
end process FIRST_FUNC_DFF;

end architecture MyHDL;
