#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 13 16:07:49 2023
# Process ID: 16276
# Current directory: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1
# Command line: vivado.exe -log WaveGen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source WaveGen.tcl
# Log file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1/WaveGen.vds
# Journal file: C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1\vivado.jou
# Running On: ndturner, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source WaveGen.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1467.793 ; gain = 160.387
Command: synth_design -top WaveGen -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14436
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.113 ; gain = 414.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WaveGen' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:55]
INFO: [Synth 8-3491] module 'DAC_controller' declared at 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:29' bound to instance 'WaveGen_cntrl' of component 'DAC_controller' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:110]
INFO: [Synth 8-638] synthesizing module 'DAC_controller' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DAC_controller' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/DAC_controller.vhd:41]
WARNING: [Synth 8-614] signal 'ClkDiv' is read in the process but is not in the sensitivity list [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:124]
WARNING: [Synth 8-614] signal 'DONE_DAC_temp' is read in the process but is not in the sensitivity list [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:143]
WARNING: [Synth 8-614] signal 'BuffCount' is read in the process but is not in the sensitivity list [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'WaveGen' (0#1) [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:55]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1998.863 ; gain = 506.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.863 ; gain = 506.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.863 ; gain = 506.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'DAC_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
                     s15 |                00000000000000010 |                            00001
                     s14 |                00000000000000100 |                            00010
                     s13 |                00000000000001000 |                            00011
                     s12 |                00000000000010000 |                            00100
                     s11 |                00000000000100000 |                            00101
                     s10 |                00000000001000000 |                            00110
                      s9 |                00000000010000000 |                            00111
                      s8 |                00000000100000000 |                            01000
                      s7 |                00000001000000000 |                            01001
                      s6 |                00000010000000000 |                            01010
                      s5 |                00000100000000000 |                            01011
                      s4 |                00001000000000000 |                            01100
                      s3 |                00010000000000000 |                            01101
                      s2 |                00100000000000000 |                            01110
                      s1 |                01000000000000000 |                            01111
                      s0 |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'DAC_controller'
WARNING: [Synth 8-327] inferring latch for variable 'DAC_DATA_Buff_reg' [C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.srcs/sources_1/new/WaveGen.vhd:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.863 ; gain = 506.234
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   12 Bit        Muxes := 1     
	  19 Input   12 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    22|
|5     |LUT3   |     1|
|6     |LUT4   |     2|
|7     |LUT6   |    19|
|8     |FDCE   |    16|
|9     |FDPE   |     1|
|10    |FDRE   |    31|
|11    |LD     |    12|
|12    |IBUF   |     5|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   129|
|2     |  WaveGen_cntrl |DAC_controller |    27|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.832 ; gain = 721.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2222.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete | Checksum: 195aa242
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 2319.266 ; gain = 851.473
INFO: [Common 17-1381] The checkpoint 'C:/Users/sucit/OneDrive/Documents/Repositories/ECE_481/Lab6/Lab6.runs/synth_1/WaveGen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WaveGen_utilization_synth.rpt -pb WaveGen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 16:08:32 2023...
