
<board schema_version="2.0" vendor="Qmtech" name="Wukong" display_name="Wukong XC7A100T" url="https://github.com/ChinaQMTECH/XC7A100T-200T_Wukong_Board" preset_file="preset.xml" >
	<images>
		<image name="Wukong.jpg" display_name="Wukong XC7A" sub_type="board">
			<description>Wukong Board File Image</description>
		</image>
	</images>
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	<file_version>1.0</file_version>
	<description>Wukong</description>
	<components>
		<component name="part0" display_name="Wukong" type="fpga" part_name="xc7a100tfgg676-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://github.com/ChinaQMTECH/XC7A100T-200T_Wukong_Board">
			<interfaces>
				<interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
					<description>DDR3 board interface, it can use MIG IP for connection.</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
					</preferred_ips>
				</interface>
				<interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
					<parameters>
						<parameter name="frequency" value="50000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="clk" physical_port="clk" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="clk"/>
							</pin_maps>
						</port_map>
					</port_maps>
					<parameters>
						<parameter name="frequency" value="50000000" />
					</parameters>
				</interface>
				<interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="usb_uart_txd"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="usb_uart_rxd"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
					<description>Onboard Reset Button</description>
					<parameters>
						<parameter name="rst_polarity" value="0"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RST" physical_port="reset" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="reset"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="pl_sw_1bit" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_sw_1bit" preset_proc="pl_sw_1bit_preset">
					<description>1 DIP switch</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="pl_sw_1bit_tri_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="pl_sw_1bit_tri_i"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="pl_led_r" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_led_r" preset_proc="pl_led_r_preset">
					<description>Red LED</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="pl_led_r_tri_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pl_led_r_tri_o"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="pl_led_g" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pl_led_g" preset_proc="pl_led_g_preset">
					<description>Green LED</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="pl_led_g_tri_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="pl_led_g_tri_o"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
					<description>Quad SPI Flash</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db0_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db0_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db0_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db1_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db1_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db1_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db2_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db2_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db2_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db3_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db3_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_db3_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_csn_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_csn_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_csn_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_I" physical_port="qspi_sclk_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_sclk_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_O" physical_port="qspi_sclk_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_sclk_i"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_T" physical_port="qspi_sclk_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="qspi_sclk_i"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"></interface>
				<interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
					<port_maps>
						<port_map logical_port="PIN1_I" physical_port="JA1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN1_O" physical_port="JA1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN1_T" physical_port="JA1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_I" physical_port="JA2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_O" physical_port="JA2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_T" physical_port="JA2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_I" physical_port="JA3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_O" physical_port="JA3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_T" physical_port="JA3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_I" physical_port="JA4" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_O" physical_port="JA4" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_T" physical_port="JA4" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_I" physical_port="JA7" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_O" physical_port="JA7" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_T" physical_port="JA7" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_I" physical_port="JA8" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_O" physical_port="JA8" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_T" physical_port="JA8" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_I" physical_port="JA9" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_O" physical_port="JA9" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_T" physical_port="JA9" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_I" physical_port="JA10" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_O" physical_port="JA10" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_T" physical_port="JA10" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JA10"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
					<port_maps>
						<port_map logical_port="PIN1_I" physical_port="JB1" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN1_O" physical_port="JB1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN1_T" physical_port="JB1" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_I" physical_port="JB2" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_O" physical_port="JB2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN2_T" physical_port="JB2" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_I" physical_port="JB3" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_O" physical_port="JB3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN3_T" physical_port="JB3" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_I" physical_port="JB4" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_O" physical_port="JB4" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN4_T" physical_port="JB4" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_I" physical_port="JB7" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_O" physical_port="JB7" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN7_T" physical_port="JB7" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_I" physical_port="JB8" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_O" physical_port="JB8" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN8_T" physical_port="JB8" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_I" physical_port="JB9" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_O" physical_port="JB9" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN9_T" physical_port="JB9" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_I" physical_port="JB10" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_O" physical_port="JB10" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="PIN10_T" physical_port="JB10" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="JB10"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="grove0" type="xilinx.com:interface:gpio_rtl:1.0" of_component="grove0" preset_proc="grove0_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="grove0_tri_o" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE0_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE0_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_I" physical_port="grove0_tri_i" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE0_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE0_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="grove0_tri_t" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE0_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE0_1"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="grove1" type="xilinx.com:interface:gpio_rtl:1.0" of_component="grove1" preset_proc="grove1_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="grove1_tri_o" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE1_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE1_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_I" physical_port="grove1_tri_i" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE1_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE1_1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="grove1_tri_t" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0"  component_pin="GPIO_GROVE1_0"/>
								<pin_map port_index="1"  component_pin="GPIO_GROVE1_1"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="shield_dp0_dp19" type="xilinx.com:interface:gpio_rtl:1.0" of_component="shield_dp0_dp19" preset_proc="shield_dp0_dp19_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="shield_dp0_dp19_tri_i" dir="in" left="33" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp0_dp19_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp0_dp19_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp0_dp19_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp0_dp19_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp0_dp19_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp0_dp19_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp0_dp19_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp0_dp19_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp0_dp19_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp0_dp19_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp0_dp19_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp0_dp19_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp0_dp19_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp0_dp19_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp0_dp19_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp0_dp19_tri_i_15"/>
								<pin_map port_index="16" component_pin="shield_dp0_dp19_tri_i_16"/>
								<pin_map port_index="17" component_pin="shield_dp0_dp19_tri_i_17"/>
								<pin_map port_index="18" component_pin="shield_dp0_dp19_tri_i_18"/>
								<pin_map port_index="19" component_pin="shield_dp0_dp19_tri_i_19"/>
								<pin_map port_index="20" component_pin="shield_dp0_dp19_tri_i_20"/>
								<pin_map port_index="21" component_pin="shield_dp0_dp19_tri_i_21"/>
								<pin_map port_index="22" component_pin="shield_dp0_dp19_tri_i_22"/>
								<pin_map port_index="23" component_pin="shield_dp0_dp19_tri_i_23"/>
								<pin_map port_index="24" component_pin="shield_dp0_dp19_tri_i_24"/>
								<pin_map port_index="25" component_pin="shield_dp0_dp19_tri_i_25"/>
								<pin_map port_index="26" component_pin="shield_dp0_dp19_tri_i_26"/>
								<pin_map port_index="27" component_pin="shield_dp0_dp19_tri_i_27"/>
								<pin_map port_index="28" component_pin="shield_dp0_dp19_tri_i_28"/>
								<pin_map port_index="29" component_pin="shield_dp0_dp19_tri_i_29"/>
								<pin_map port_index="30" component_pin="shield_dp0_dp19_tri_i_30"/>
								<pin_map port_index="31" component_pin="shield_dp0_dp19_tri_i_31"/>
								<pin_map port_index="32" component_pin="shield_dp0_dp19_tri_i_32"/>
								<pin_map port_index="33" component_pin="shield_dp0_dp19_tri_i_33"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="shield_dp0_dp19_tri_o" dir="out" left="33" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp0_dp19_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp0_dp19_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp0_dp19_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp0_dp19_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp0_dp19_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp0_dp19_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp0_dp19_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp0_dp19_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp0_dp19_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp0_dp19_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp0_dp19_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp0_dp19_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp0_dp19_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp0_dp19_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp0_dp19_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp0_dp19_tri_i_15"/>
								<pin_map port_index="16" component_pin="shield_dp0_dp19_tri_i_16"/>
								<pin_map port_index="17" component_pin="shield_dp0_dp19_tri_i_17"/>
								<pin_map port_index="18" component_pin="shield_dp0_dp19_tri_i_18"/>
								<pin_map port_index="19" component_pin="shield_dp0_dp19_tri_i_19"/>
								<pin_map port_index="20" component_pin="shield_dp0_dp19_tri_i_20"/>
								<pin_map port_index="21" component_pin="shield_dp0_dp19_tri_i_21"/>
								<pin_map port_index="22" component_pin="shield_dp0_dp19_tri_i_22"/>
								<pin_map port_index="23" component_pin="shield_dp0_dp19_tri_i_23"/>
								<pin_map port_index="24" component_pin="shield_dp0_dp19_tri_i_24"/>
								<pin_map port_index="25" component_pin="shield_dp0_dp19_tri_i_25"/>
								<pin_map port_index="26" component_pin="shield_dp0_dp19_tri_i_26"/>
								<pin_map port_index="27" component_pin="shield_dp0_dp19_tri_i_27"/>
								<pin_map port_index="28" component_pin="shield_dp0_dp19_tri_i_28"/>
								<pin_map port_index="29" component_pin="shield_dp0_dp19_tri_i_29"/>
								<pin_map port_index="30" component_pin="shield_dp0_dp19_tri_i_30"/>
								<pin_map port_index="31" component_pin="shield_dp0_dp19_tri_i_31"/>
								<pin_map port_index="32" component_pin="shield_dp0_dp19_tri_i_32"/>
								<pin_map port_index="33" component_pin="shield_dp0_dp19_tri_i_33"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="shield_dp0_dp19_tri_t" dir="out" left="33" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp0_dp19_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp0_dp19_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp0_dp19_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp0_dp19_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp0_dp19_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp0_dp19_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp0_dp19_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp0_dp19_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp0_dp19_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp0_dp19_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp0_dp19_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp0_dp19_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp0_dp19_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp0_dp19_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp0_dp19_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp0_dp19_tri_i_15"/>
								<pin_map port_index="16" component_pin="shield_dp0_dp19_tri_i_16"/>
								<pin_map port_index="17" component_pin="shield_dp0_dp19_tri_i_17"/>
								<pin_map port_index="18" component_pin="shield_dp0_dp19_tri_i_18"/>
								<pin_map port_index="19" component_pin="shield_dp0_dp19_tri_i_19"/>
								<pin_map port_index="20" component_pin="shield_dp0_dp19_tri_i_20"/>
								<pin_map port_index="21" component_pin="shield_dp0_dp19_tri_i_21"/>
								<pin_map port_index="22" component_pin="shield_dp0_dp19_tri_i_22"/>
								<pin_map port_index="23" component_pin="shield_dp0_dp19_tri_i_23"/>
								<pin_map port_index="24" component_pin="shield_dp0_dp19_tri_i_24"/>
								<pin_map port_index="25" component_pin="shield_dp0_dp19_tri_i_25"/>
								<pin_map port_index="26" component_pin="shield_dp0_dp19_tri_i_26"/>
								<pin_map port_index="27" component_pin="shield_dp0_dp19_tri_i_27"/>
								<pin_map port_index="28" component_pin="shield_dp0_dp19_tri_i_28"/>
								<pin_map port_index="29" component_pin="shield_dp0_dp19_tri_i_29"/>
								<pin_map port_index="30" component_pin="shield_dp0_dp19_tri_i_30"/>
								<pin_map port_index="31" component_pin="shield_dp0_dp19_tri_i_31"/>
								<pin_map port_index="32" component_pin="shield_dp0_dp19_tri_i_32"/>
								<pin_map port_index="33" component_pin="shield_dp0_dp19_tri_i_33"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="master" name="shield_dp26_dp41" type="xilinx.com:interface:gpio_rtl:1.0" of_component="shield_dp26_dp41" preset_proc="shield_dp26_dp41_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="shield_dp26_dp41_tri_i" dir="in" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="shield_dp26_dp41_tri_o" dir="out" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="shield_dp26_dp41_tri_t" dir="out" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="shield_dp26_dp41_tri_i_0"/>
								<pin_map port_index="1" component_pin="shield_dp26_dp41_tri_i_1"/>
								<pin_map port_index="2" component_pin="shield_dp26_dp41_tri_i_2"/>
								<pin_map port_index="3" component_pin="shield_dp26_dp41_tri_i_3"/>
								<pin_map port_index="4" component_pin="shield_dp26_dp41_tri_i_4"/>
								<pin_map port_index="5" component_pin="shield_dp26_dp41_tri_i_5"/>
								<pin_map port_index="6" component_pin="shield_dp26_dp41_tri_i_6"/>
								<pin_map port_index="7" component_pin="shield_dp26_dp41_tri_i_7"/>
								<pin_map port_index="8" component_pin="shield_dp26_dp41_tri_i_8"/>
								<pin_map port_index="9" component_pin="shield_dp26_dp41_tri_i_9"/>
								<pin_map port_index="10" component_pin="shield_dp26_dp41_tri_i_10"/>
								<pin_map port_index="11" component_pin="shield_dp26_dp41_tri_i_11"/>
								<pin_map port_index="12" component_pin="shield_dp26_dp41_tri_i_12"/>
								<pin_map port_index="13" component_pin="shield_dp26_dp41_tri_i_13"/>
								<pin_map port_index="14" component_pin="shield_dp26_dp41_tri_i_14"/>
								<pin_map port_index="15" component_pin="shield_dp26_dp41_tri_i_15"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
			</interfaces>
		</component>
		<component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
			<description>3.3V Single-Ended 50MHz oscillator used as system clock on the board</description>
		</component>
		<component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
			<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
			<preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
			</preferred_ips>
		</component>
		<component name="reset" display_name="System Reset" type="chip" sub_type="system_reset" major_group="Reset">
			<description>CPU Reset Push Button, active low</description>
		</component>
		<component name="pl_sw_1bit" display_name="pl_sw_1bit" type="chip" sub_type="switch" major_group="gpio"/>
		<component name="pl_led_g" display_name="pl_led_g" type="chip" sub_type="led" major_group="gpio"/>
		<component name="pl_led_r" display_name="pl_led_r" type="chip" sub_type="led" major_group="gpio"/>
		<component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
		<component name="qspi_flash" display_name="Quad SPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="S25FL128L" vendor="Cypress" spec_url="https://www.cypress.com/documentation/datasheets/s25fl256ls25fl128l-256-mbit-32-mbyte128-mbit-16-mbyte-30-v-fl-l-flash">
			<description>16 MB of nonvolatile storage that can be used for configuration or data storage</description>
		</component>
		<component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod Connector JA</description>
		</component>
		<component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod Connector JB</description>
		</component>
		<component name="grove0" display_name="grove0" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Grove0 Connector</description>
		</component>
		<component name="grove1" display_name="grove1" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Grove1 Connector</description>
		</component>
		<component name="shield_dp0_dp19" display_name="Shield Pins 0 through 19" type="chip" sub_type="led" major_group="GPIO">
			<description>Shield pins 0 through 19</description>
		</component>
		<component name="shield_dp26_dp41" display_name="Shield Pins 26 to 41" type="chip" sub_type="led" major_group="GPIO">
			<description>Shield pins 26 through 41</description>
		</component>
		<component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
			<description>256 MB DDR3L memory SODIMM </description>
			<parameters>
				<parameter name="ddr_type" value="ddr3"/>
				<parameter name="size" value="256MB"/>
			</parameters>
		</component>
	</components>
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>
	<connections>
		<connection name="part0_sys_clock" component1="part0" component2="sys_clock">
			<connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_reset" component1="part0" component2="reset">
			<connection_map name="part0_reset_1" c1_st_index="1" c1_end_index="1" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_pl_sw_1bit" component1="part0" component2="pl_sw_1bit">
			<connection_map name="part0_pl_sw_1bit_1" c1_st_index="2" c1_end_index="2" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_pl_led_g" component1="part0" component2="pl_led_g">
			<connection_map name="part0_pl_led_g_1" c1_st_index="3" c1_end_index="3" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_pl_led_r" component1="part0" component2="pl_led_r">
			<connection_map name="part0_pl_led_r_1" c1_st_index="4" c1_end_index="4" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
			<connection_map name="part0_qspi_flash_1" c1_st_index="5" c1_end_index="10" c2_st_index="0" c2_end_index="5"/>
		</connection>
		<connection name="part0_usb_uart" component1="part0" component2="usb_uart">
			<connection_map name="part0_usb_uart_1" c1_st_index="94" c1_end_index="95" c2_st_index="0" c2_end_index="1"/>
		</connection>
		<connection name="part0_ja" component1="part0" component2="ja">
			<connection_map name="part0_ja_1" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_jb" component1="part0" component2="jb">
			<connection_map name="part0_jb_1" c1_st_index="19" c1_end_index="26" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_grove0" component1="part0" component2="grove0">
			<connection_map name="Part0_grove0" typical_delay="5" c1_st_index="34" c1_end_index="35" c2_st_index="0" c2_end_index="1"/>
		</connection>
		<connection name="part0_grove1" component1="part0" component2="grove1">
			<connection_map name="Part0_grove1" typical_delay="5" c1_st_index="36" c1_end_index="37" c2_st_index="0" c2_end_index="1"/>
		</connection>
		<connection name="part0_shield_dp0_dp19" component1="part0" component2="shield_dp0_dp19">
			<connection_map name="part0_shield_dp0_dp19_1" c1_st_index="54" c1_end_index="87" c2_st_index="0" c2_end_index="33"/>
		</connection>
		<connection name="part0_shield_dp26_dp41" component1="part0" component2="shield_dp26_dp41">
			<connection_map name="part0_shield_dp26_dp41_1" c1_st_index="174" c1_end_index="189" c2_st_index="0" c2_end_index="15"/>
		</connection>
	</connections>
</board>

