<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3463" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3463{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3463{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3463{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3463{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t5_3463{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_3463{left:70px;bottom:1029px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t7_3463{left:166px;bottom:1029px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8_3463{left:70px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3463{left:70px;bottom:988px;letter-spacing:-0.12px;}
#ta_3463{left:70px;bottom:961px;}
#tb_3463{left:96px;bottom:965px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_3463{left:70px;bottom:938px;}
#td_3463{left:96px;bottom:942px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3463{left:96px;bottom:925px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_3463{left:96px;bottom:908px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3463{left:70px;bottom:882px;}
#th_3463{left:96px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3463{left:70px;bottom:859px;}
#tj_3463{left:96px;bottom:862px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tk_3463{left:70px;bottom:838px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3463{left:70px;bottom:821px;letter-spacing:-0.15px;}
#tm_3463{left:70px;bottom:790px;letter-spacing:-0.13px;}
#tn_3463{left:236px;bottom:790px;letter-spacing:-0.15px;word-spacing:0.01px;}
#to_3463{left:70px;bottom:772px;letter-spacing:-0.14px;}
#tp_3463{left:238px;bottom:772px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tq_3463{left:70px;bottom:754px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_3463{left:70px;bottom:723px;letter-spacing:-0.13px;}
#ts_3463{left:236px;bottom:723px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_3463{left:70px;bottom:705px;letter-spacing:-0.14px;}
#tu_3463{left:238px;bottom:705px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_3463{left:70px;bottom:687px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_3463{left:70px;bottom:656px;letter-spacing:-0.13px;}
#tx_3463{left:236px;bottom:656px;letter-spacing:-0.15px;word-spacing:0.01px;}
#ty_3463{left:70px;bottom:638px;letter-spacing:-0.14px;}
#tz_3463{left:238px;bottom:638px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_3463{left:70px;bottom:619px;letter-spacing:-0.12px;}
#t11_3463{left:70px;bottom:589px;letter-spacing:-0.13px;}
#t12_3463{left:236px;bottom:589px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_3463{left:70px;bottom:570px;letter-spacing:-0.14px;}
#t14_3463{left:238px;bottom:570px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_3463{left:70px;bottom:552px;letter-spacing:-0.13px;}
#t16_3463{left:70px;bottom:522px;letter-spacing:-0.13px;}
#t17_3463{left:236px;bottom:522px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_3463{left:70px;bottom:503px;letter-spacing:-0.14px;}
#t19_3463{left:238px;bottom:503px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_3463{left:70px;bottom:485px;letter-spacing:-0.13px;}
#t1b_3463{left:70px;bottom:454px;letter-spacing:-0.13px;}
#t1c_3463{left:236px;bottom:454px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_3463{left:70px;bottom:436px;letter-spacing:-0.14px;}
#t1e_3463{left:238px;bottom:436px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_3463{left:70px;bottom:418px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_3463{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1h_3463{left:70px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3463{left:70px;bottom:360px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1j_3463{left:70px;bottom:310px;letter-spacing:-0.1px;}
#t1k_3463{left:156px;bottom:310px;letter-spacing:-0.1px;}
#t1l_3463{left:70px;bottom:286px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1m_3463{left:70px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_3463{left:70px;bottom:227px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1o_3463{left:166px;bottom:227px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1p_3463{left:70px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_3463{left:812px;bottom:202px;}
#t1r_3463{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_3463{left:70px;bottom:155px;letter-spacing:-0.13px;}
#t1t_3463{left:236px;bottom:155px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_3463{left:70px;bottom:137px;letter-spacing:-0.14px;}
#t1v_3463{left:238px;bottom:137px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1w_3463{left:70px;bottom:118px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_3463{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3463{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3463{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3463{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3463{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3463{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3463{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3463{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3463" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3463Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3463" style="-webkit-user-select: none;"><object width="935" height="1210" data="3463/3463.svg" type="image/svg+xml" id="pdf3463" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3463" class="t s1_3463">Vol. 3A </span><span id="t2_3463" class="t s1_3463">12-27 </span>
<span id="t3_3463" class="t s2_3463">MEMORY CACHE CONTROL </span>
<span id="t4_3463" class="t s3_3463">To map the address range from 400000H to 7FFFFFH (4 MBytes to 8 MBytes), a base value of 000400H is entered </span>
<span id="t5_3463" class="t s3_3463">in the PhysBase field and a mask value of FFFC00H is entered in the PhysMask field. </span>
<span id="t6_3463" class="t s4_3463">Example 12-2. </span><span id="t7_3463" class="t s4_3463">Setting-Up Memory for a System </span>
<span id="t8_3463" class="t s3_3463">Here is an example of setting up the MTRRs for an system. Assume that the system has the following characteris- </span>
<span id="t9_3463" class="t s3_3463">tics: </span>
<span id="ta_3463" class="t s5_3463">• </span><span id="tb_3463" class="t s3_3463">96 MBytes of system memory is mapped as write-back memory (WB) for highest system performance. </span>
<span id="tc_3463" class="t s5_3463">• </span><span id="td_3463" class="t s3_3463">A custom 4-MByte I/O card is mapped to uncached memory (UC) at a base address of 64 MBytes. This </span>
<span id="te_3463" class="t s3_3463">restriction forces the 96 MBytes of system memory to be addressed from 0 to 64 MBytes and from 68 MBytes </span>
<span id="tf_3463" class="t s3_3463">to 100 MBytes, leaving a 4-MByte hole for the I/O card. </span>
<span id="tg_3463" class="t s5_3463">• </span><span id="th_3463" class="t s3_3463">An 8-MByte graphics card is mapped to write-combining memory (WC) beginning at address A0000000H. </span>
<span id="ti_3463" class="t s5_3463">• </span><span id="tj_3463" class="t s3_3463">The BIOS area from 15 MBytes to 16 MBytes is mapped to UC memory. </span>
<span id="tk_3463" class="t s3_3463">The following settings for the MTRRs will yield the proper mapping of the physical address space for this system </span>
<span id="tl_3463" class="t s3_3463">configuration. </span>
<span id="tm_3463" class="t s6_3463">IA32_MTRR_PHYSBASE0 = </span><span id="tn_3463" class="t s6_3463">0000 0000 0000 0006H </span>
<span id="to_3463" class="t s6_3463">IA32_MTRR_PHYSMASK0 = </span><span id="tp_3463" class="t s6_3463">0000 000F FC00 0800H </span>
<span id="tq_3463" class="t s6_3463">Caches 0-64 MByte as WB cache type. </span>
<span id="tr_3463" class="t s6_3463">IA32_MTRR_PHYSBASE1 = </span><span id="ts_3463" class="t s6_3463">0000 0000 0400 0006H </span>
<span id="tt_3463" class="t s6_3463">IA32_MTRR_PHYSMASK1 = </span><span id="tu_3463" class="t s6_3463">0000 000F FE00 0800H </span>
<span id="tv_3463" class="t s6_3463">Caches 64-96 MByte as WB cache type. </span>
<span id="tw_3463" class="t s6_3463">IA32_MTRR_PHYSBASE2 = </span><span id="tx_3463" class="t s6_3463">0000 0000 0600 0006H </span>
<span id="ty_3463" class="t s6_3463">IA32_MTRR_PHYSMASK2 = </span><span id="tz_3463" class="t s6_3463">0000 000F FFC0 0800H </span>
<span id="t10_3463" class="t s6_3463">Caches 96-100 MByte as WB cache type. </span>
<span id="t11_3463" class="t s6_3463">IA32_MTRR_PHYSBASE3 = </span><span id="t12_3463" class="t s6_3463">0000 0000 0400 0000H </span>
<span id="t13_3463" class="t s6_3463">IA32_MTRR_PHYSMASK3 = </span><span id="t14_3463" class="t s6_3463">0000 000F FFC0 0800H </span>
<span id="t15_3463" class="t s6_3463">Caches 64-68 MByte as UC cache type. </span>
<span id="t16_3463" class="t s6_3463">IA32_MTRR_PHYSBASE4 = </span><span id="t17_3463" class="t s6_3463">0000 0000 00F0 0000H </span>
<span id="t18_3463" class="t s6_3463">IA32_MTRR_PHYSMASK4 = </span><span id="t19_3463" class="t s6_3463">0000 000F FFF0 0800H </span>
<span id="t1a_3463" class="t s6_3463">Caches 15-16 MByte as UC cache type. </span>
<span id="t1b_3463" class="t s6_3463">IA32_MTRR_PHYSBASE5 = </span><span id="t1c_3463" class="t s6_3463">0000 0000 A000 0001H </span>
<span id="t1d_3463" class="t s6_3463">IA32_MTRR_PHYSMASK5 = </span><span id="t1e_3463" class="t s6_3463">0000 000F FF80 0800H </span>
<span id="t1f_3463" class="t s6_3463">Caches A0000000-A0800000 as WC type. </span>
<span id="t1g_3463" class="t s3_3463">This MTRR setup uses the ability to overlap any two memory ranges (as long as the ranges are mapped to WB and </span>
<span id="t1h_3463" class="t s3_3463">UC memory types) to minimize the number of MTRR registers that are required to configure the memory environ- </span>
<span id="t1i_3463" class="t s3_3463">ment. This setup also fulfills the requirement that two register pairs are left for operating system usage. </span>
<span id="t1j_3463" class="t s7_3463">12.11.3.1 </span><span id="t1k_3463" class="t s7_3463">Base and Mask Calculations for Greater-Than 36-bit Physical Address Support </span>
<span id="t1l_3463" class="t s3_3463">For Intel 64 and IA-32 processors that support greater than 36 bits of physical address size, software should query </span>
<span id="t1m_3463" class="t s3_3463">CPUID.80000008H to determine the maximum physical address. See the example. </span>
<span id="t1n_3463" class="t s4_3463">Example 12-3. </span><span id="t1o_3463" class="t s4_3463">Setting-Up Memory for a System with a 40-Bit Address Size </span>
<span id="t1p_3463" class="t s3_3463">If a processor supports 40-bits of physical address size, then the PhysMask field (in IA32_MTRR_PHYSMASK</span><span id="t1q_3463" class="t s8_3463">n </span>
<span id="t1r_3463" class="t s3_3463">registers) is 28 bits instead of 24 bits. For this situation, Example 12-2 should be modified as follows: </span>
<span id="t1s_3463" class="t s6_3463">IA32_MTRR_PHYSBASE0 = </span><span id="t1t_3463" class="t s6_3463">0000 0000 0000 0006H </span>
<span id="t1u_3463" class="t s6_3463">IA32_MTRR_PHYSMASK0 = </span><span id="t1v_3463" class="t s6_3463">0000 00FF FC00 0800H </span>
<span id="t1w_3463" class="t s6_3463">Caches 0-64 MByte as WB cache type. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
