<?xml version='1.0' encoding='UTF-8' standalone='yes' ?>
<tagfile>
  <compound kind="file">
    <name>CobDataSink10b.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>CobDataSink10b_8vhd</filename>
    <class kind="class">CobDataSink10b</class>
    <class kind="class">CobDataSink10b::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>CobDataSource10b.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>CobDataSource10b_8vhd</filename>
    <class kind="class">CobDataSource10b</class>
    <class kind="class">CobDataSource10b::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>CobOpCodeSink8Bit.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>CobOpCodeSink8Bit_8vhd</filename>
    <class kind="class">CobOpCodeSink8Bit</class>
    <class kind="class">CobOpCodeSink8Bit::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>CobOpCodeSource8Bit.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>CobOpCodeSource8Bit_8vhd</filename>
    <class kind="class">CobOpCodeSource8Bit</class>
    <class kind="class">CobOpCodeSource8Bit::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>DpmTimingSink.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>DpmTimingSink_8vhd</filename>
    <class kind="class">DpmTimingSink</class>
    <class kind="class">DpmTimingSink::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>DpmTimingSinkV2.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>DpmTimingSinkV2_8vhd</filename>
    <class kind="class">DpmTimingSinkV2</class>
    <class kind="class">DpmTimingSinkV2::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>DtmTimingSource.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>DtmTimingSource_8vhd</filename>
    <class kind="class">DtmTimingSource</class>
    <class kind="class">DtmTimingSource::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>DtmTimingSourceV2.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/CobTiming/hdl/</path>
    <filename>DtmTimingSourceV2_8vhd</filename>
    <class kind="class">DtmTimingSourceV2</class>
    <class kind="class">DtmTimingSourceV2::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>mainpage.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/config/</path>
    <filename>mainpage_8txt</filename>
  </compound>
  <compound kind="file">
    <name>package.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/config/</path>
    <filename>package_8txt</filename>
  </compound>
  <compound kind="file">
    <name>DpmCore.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/DpmCore/hdl/</path>
    <filename>DpmCore_8vhd</filename>
    <class kind="class">DpmCore</class>
    <class kind="class">DpmCore::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>DtmCore.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/DtmCore/hdl/</path>
    <filename>DtmCore_8vhd</filename>
    <class kind="class">DtmCore</class>
    <class kind="class">DtmCore::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>GmiiToRgmiiDual.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/DtmCore/hdl/</path>
    <filename>DtmCore_2hdl_2GmiiToRgmiiDual_8vhd</filename>
    <class kind="class">GmiiToRgmiiDual</class>
    <class kind="class">GmiiToRgmiiDual::mapping</class>
  </compound>
  <compound kind="file">
    <name>GmiiToRgmiiDual.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/HsioCore/hdl/</path>
    <filename>HsioCore_2hdl_2GmiiToRgmiiDual_8vhd</filename>
    <class kind="class">GmiiToRgmiiDual</class>
    <class kind="class">GmiiToRgmiiDual::mapping</class>
  </compound>
  <compound kind="file">
    <name>GmiiToRgmiiSwitch.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/DtmCore/hdl/</path>
    <filename>GmiiToRgmiiSwitch_8vhd</filename>
    <class kind="class">GmiiToRgmiiSwitch</class>
    <class kind="class">GmiiToRgmiiSwitch::mapping</class>
  </compound>
  <compound kind="file">
    <name>EvalCore.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/EvalCore/hdl/</path>
    <filename>EvalCore_8vhd</filename>
    <class kind="class">EvalCore</class>
    <class kind="class">EvalCore::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>ArbiterPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ArbiterPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>AxiDmaPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>AxiDmaPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>AxiLitePkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>AxiLitePkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>AxiPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>AxiPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>AxiStreamPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>AxiStreamPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>CobTiming_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>CobTiming__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>DpmCore_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>DpmCore__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>DtmCore_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>DtmCore__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>EthMacPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>EthMacPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>EvalCore_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>EvalCore__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>Gtx7CfgPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>Gtx7CfgPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>HsioCore_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>HsioCore__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>i2cPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>i2cPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>Pgp2bPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>Pgp2bPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>PpiCommon_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>PpiCommon__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>PpiCommon_tb_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>PpiCommon__tb__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>PpiPgp_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>PpiPgp__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>PpiPgp_tb_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>PpiPgp__tb__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>PpiPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>PpiPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>RceG3_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>RceG3__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>RceG3_simlink_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>RceG3__simlink__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>RceG3_tb_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>RceG3__tb__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>RceG3Pkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>RceG3Pkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>SsiPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>SsiPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>StdRtlPkg_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>StdRtlPkg__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqEthernet10G_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqEthernet10G__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqEthernet_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqEthernet__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_example_design_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__example__design__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_ep_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__ep__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_functional_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__functional__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_source_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__coregen__pcie__7x__v1__9__source__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster_graph.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/graphs/</path>
    <filename>ZynqPcieMaster__graph_8txt</filename>
  </compound>
  <compound kind="file">
    <name>HsioCore.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/HsioCore/hdl/</path>
    <filename>HsioCore_8vhd</filename>
    <class kind="class">HsioCore</class>
    <class kind="class">HsioCore::STRUCTURE</class>
  </compound>
  <compound kind="file">
    <name>PpiCompCtrl.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiCompCtrl_8vhd</filename>
    <class kind="class">PpiCompCtrl</class>
    <class kind="class">PpiCompCtrl::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiIbHeader.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiIbHeader_8vhd</filename>
    <class kind="class">PpiIbHeader</class>
    <class kind="class">PpiIbHeader::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiIbPayload.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiIbPayload_8vhd</filename>
    <class kind="class">PpiIbPayload</class>
    <class kind="class">PpiIbPayload::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiIbRoute.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiIbRoute_8vhd</filename>
    <class kind="class">PpiIbRoute</class>
    <class kind="class">PpiIbRoute::rtl</class>
  </compound>
  <compound kind="file">
    <name>PpiInterconnect.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiInterconnect_8vhd</filename>
    <class kind="class">PpiInterconnect</class>
    <class kind="class">PpiInterconnect::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiMonitor.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiMonitor_8vhd</filename>
    <class kind="class">PpiMonitor</class>
    <class kind="class">PpiMonitor::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiObHeader.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiObHeader_8vhd</filename>
    <class kind="class">PpiObHeader</class>
    <class kind="class">PpiObHeader::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiObPayload.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiObPayload_8vhd</filename>
    <class kind="class">PpiObPayload</class>
    <class kind="class">PpiObPayload::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiOnlineMonitor.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiOnlineMonitor_8vhd</filename>
    <class kind="class">PpiOnlineMonitor</class>
    <class kind="class">PpiOnlineMonitor::rtl</class>
  </compound>
  <compound kind="file">
    <name>PpiPkg.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiPkg_8vhd</filename>
    <class kind="class">PpiPkg</class>
    <class kind="class">_PpiPkg</class>
    <namespace>PpiPkg</namespace>
  </compound>
  <compound kind="file">
    <name>PpiSocket.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiSocket_8vhd</filename>
    <class kind="class">PpiSocket</class>
    <class kind="class">PpiSocket::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiStateSync.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiStateSync_8vhd</filename>
    <class kind="class">PpiStateSync</class>
    <class kind="class">PpiStateSync::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiStatus.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiStatus_8vhd</filename>
    <class kind="class">PpiStatus</class>
    <class kind="class">PpiStatus::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiToAxiLite.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/hdl/</path>
    <filename>PpiToAxiLite_8vhd</filename>
    <class kind="class">PpiToAxiLite</class>
    <class kind="class">PpiToAxiLite::structure</class>
  </compound>
  <compound kind="file">
    <name>axis_tb.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/tb/</path>
    <filename>axis__tb_8vhd</filename>
    <class kind="class">axis_tb</class>
    <class kind="class">axis_tb::axis_tb</class>
  </compound>
  <compound kind="file">
    <name>tb.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/tb/</path>
    <filename>tb_8vhd</filename>
    <class kind="class">tb</class>
    <class kind="class">tb::tb</class>
  </compound>
  <compound kind="file">
    <name>Version.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiCommon/tb/</path>
    <filename>PpiCommon_2tb_2Version_8vhd</filename>
    <class kind="class">Version</class>
    <namespace>Version</namespace>
  </compound>
  <compound kind="file">
    <name>Version.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/tb/</path>
    <filename>RceG3_2tb_2Version_8vhd</filename>
    <class kind="class">Version</class>
    <namespace>Version</namespace>
  </compound>
  <compound kind="file">
    <name>PgpToPpi.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/hdl/</path>
    <filename>PgpToPpi_8vhd</filename>
    <class kind="class">PgpToPpi</class>
    <class kind="class">PgpToPpi::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiPgpArray.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/hdl/</path>
    <filename>PpiPgpArray_8vhd</filename>
    <class kind="class">PpiPgpArray</class>
    <class kind="class">PpiPgpArray::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiPgpLane.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/hdl/</path>
    <filename>PpiPgpLane_8vhd</filename>
    <class kind="class">PpiPgpLane</class>
    <class kind="class">PpiPgpLane::structure</class>
  </compound>
  <compound kind="file">
    <name>PpiToPgp.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/hdl/</path>
    <filename>PpiToPgp_8vhd</filename>
    <class kind="class">PpiToPgp</class>
    <class kind="class">PpiToPgp::structure</class>
  </compound>
  <compound kind="file">
    <name>fe_emulate.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/tb/</path>
    <filename>fe__emulate_8vhd</filename>
    <class kind="class">fe_emulate</class>
    <class kind="class">fe_emulate::fe_emulate</class>
  </compound>
  <compound kind="file">
    <name>interleave_test.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/tb/</path>
    <filename>interleave__test_8vhd</filename>
    <class kind="class">interleave_test</class>
    <class kind="class">interleave_test::interleave_test</class>
  </compound>
  <compound kind="file">
    <name>pgp_ppi_test.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/PpiPgp/tb/</path>
    <filename>pgp__ppi__test_8vhd</filename>
    <class kind="class">pgp_ppi_test</class>
    <class kind="class">pgp_ppi_test::pgp_ppi_test</class>
  </compound>
  <compound kind="file">
    <name>RceG3AppRegCrossbar.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3AppRegCrossbar_8vhd</filename>
    <class kind="class">RceG3AppRegCrossbar</class>
    <class kind="class">RceG3AppRegCrossbar::mapping</class>
  </compound>
  <compound kind="file">
    <name>RceG3AxiCntl.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3AxiCntl_8vhd</filename>
    <class kind="class">RceG3AxiCntl</class>
    <class kind="class">RceG3AxiCntl::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3Bsi.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Bsi_8vhd</filename>
    <class kind="class">RceG3Bsi</class>
    <class kind="class">RceG3Bsi::IMP</class>
  </compound>
  <compound kind="file">
    <name>RceG3Clocks.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Clocks_8vhd</filename>
    <class kind="class">RceG3Clocks</class>
    <class kind="class">RceG3Clocks::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3Cpu.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Cpu_8vhd</filename>
    <class kind="class">RceG3Cpu</class>
    <class kind="class">RceG3Cpu::Hw</class>
  </compound>
  <compound kind="file">
    <name>RceG3Dma.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Dma_8vhd</filename>
    <class kind="class">RceG3Dma</class>
    <class kind="class">RceG3Dma::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaAxis.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaAxis_8vhd</filename>
    <class kind="class">RceG3DmaAxis</class>
    <class kind="class">RceG3DmaAxis::mapping</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaAxisChan.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaAxisChan_8vhd</filename>
    <class kind="class">RceG3DmaAxisChan</class>
    <class kind="class">RceG3DmaAxisChan::mapping</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaAxisV2.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaAxisV2_8vhd</filename>
    <class kind="class">RceG3DmaAxisV2</class>
    <class kind="class">RceG3DmaAxisV2::mapping</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaAxisV2Chan.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaAxisV2Chan_8vhd</filename>
    <class kind="class">RceG3DmaAxisV2Chan</class>
    <class kind="class">RceG3DmaAxisV2Chan::mapping</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaPpi.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaPpi_8vhd</filename>
    <class kind="class">RceG3DmaPpi</class>
    <class kind="class">RceG3DmaPpi::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3DmaQueue4x2.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3DmaQueue4x2_8vhd</filename>
    <class kind="class">RceG3DmaQueue4x2</class>
    <class kind="class">RceG3DmaQueue4x2::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3IntCntl.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3IntCntl_8vhd</filename>
    <class kind="class">RceG3IntCntl</class>
    <class kind="class">RceG3IntCntl::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3Pkg.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Pkg_8vhd</filename>
    <class kind="class">RceG3Pkg</class>
    <namespace>RceG3Pkg</namespace>
  </compound>
  <compound kind="file">
    <name>RceG3Top.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Top_8vhd</filename>
    <class kind="class">RceG3Top</class>
    <class kind="class">RceG3Top::structure</class>
  </compound>
  <compound kind="file">
    <name>RceG3Version.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/hdl/</path>
    <filename>RceG3Version_8vhd</filename>
    <class kind="class">RceG3Version</class>
    <namespace>RceG3Version</namespace>
  </compound>
  <compound kind="file">
    <name>RceG3CpuSim.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/simlink/rtl/</path>
    <filename>RceG3CpuSim_8vhd</filename>
    <class kind="class">RceG3CpuSim</class>
    <class kind="class">RceG3CpuSim::Sim</class>
  </compound>
  <compound kind="file">
    <name>rceg3_tb.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/RceG3/tb/</path>
    <filename>rceg3__tb_8vhd</filename>
    <class kind="class">rceg3_tb</class>
    <class kind="class">rceg3_tb::rceg3_tb</class>
  </compound>
  <compound kind="file">
    <name>ZynqEthernet.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqEthernet/hdl/</path>
    <filename>ZynqEthernet_8vhd</filename>
    <class kind="class">ZynqEthernet</class>
    <class kind="class">ZynqEthernet::structure</class>
  </compound>
  <compound kind="file">
    <name>ZynqEthernet10G.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqEthernet10G/hdl/</path>
    <filename>ZynqEthernet10G_8vhd</filename>
    <class kind="class">ZynqEthernet10G</class>
    <class kind="class">ZynqEthernet10G::mapping</class>
  </compound>
  <compound kind="file">
    <name>ZynqEthernet10GReg.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqEthernet10G/hdl/</path>
    <filename>ZynqEthernet10GReg_8vhd</filename>
    <class kind="class">ZynqEthernet10GReg</class>
    <class kind="class">ZynqEthernet10GReg::structure</class>
  </compound>
  <compound kind="file">
    <name>ZynqUserEthRouter.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqEthernet10G/hdl/</path>
    <filename>ZynqUserEthRouter_8vhd</filename>
    <class kind="class">ZynqUserEthRouter</class>
    <class kind="class">ZynqUserEthRouter::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_readme.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/doc/</path>
    <filename>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt</filename>
    <member kind="typedef">
      <type>do not check, 1 = always check, 3 = check if enabled by ECRC check enable bit of AER Capability Structure. - Received ECRC Check Trim : Enables TD bit clear and ECRC trim on received TLPs. - Disable RX Poisoned Resp : Disable message and status bit response due to receiving a Poisoned TLP. 7. CORE RELEASE HISTORY Date By Version Description ================================================================================== 04/03/2013 Xilinx, Inc. 1.9 ISE 14.5 software support 12/18/2012 Xilinx, Inc. 1.8 ISE 14.4 software support and Vivado 2012.4 10/16/2012 Xilinx, Inc. 1.7 ISE 14.3 software support and Vivado 2012.3 07/25/2012 Xilinx, Inc. 1.6 ISE 14.2 software support and Vivado 2012.2 04/24/2012 Xilinx, Inc. 1.4 ISE 14.1 software support. Artix-7 Support 01/18/2012 Xilinx, Inc. 1.3 ISE 13.4 software support. Root Port Support 10/19/2011 Xilinx, Inc. 1.2 ISE 13.3 software support 06/22/2011 Xilinx, Inc. 1.1 Rev1 ISE 13.2 software support 03/01/2011 Xilinx, Inc. 1.1 ISE 13.1 software support 12/10/2010 Xilinx, Inc. 1.1 ISE 7 Series Monthly Snapshot - (O.34) 11/08/2010 Xilinx, Inc. 1.1 ISE 7 Series Monthly Snapshot - (O.28) 10/29/2010 Xilinx, Inc. 1.1 ISE 7 Series Monthly Snapshot - (O.28) 08/20/2010 Xilinx, Inc. 1.1 Initial release 13.01 (BETA) ================================================================================== 8. LEGAL DISCLAIMER (c) Copyright 2004 - 2012 Xilinx, Inc. All rights reserved. This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws. DISCLAIMER This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE &quot;AS IS&quot; AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE</type>
      <name>TLPs</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ab5e114fcfcb30a69df64b48be272ea72</anchor>
      <arglist></arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>and</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a9a9b9a38c1886982fa86ef8d8adf43fe</anchor>
      <arglist>(2) Xilinx shall not be liable (whether in contract or tort</arglist>
    </member>
    <member kind="function">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or</type>
      <name>damage</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a95792c4d0348168926abb26bc0ea3a55</anchor>
      <arglist>(including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. CRITICAL APPLICATIONS Xilinx products are not designed or intended to be fail- safe</arglist>
    </member>
    <member kind="function">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical nuclear applications related to the deployment of or any other applications that could lead to personal or severe property or environmental</type>
      <name>damage</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a9e47d831b44bc3329203c708a9e45920</anchor>
      <arglist>(individually and collectively, &quot;Critical
Applications&quot;). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications</arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release</type>
      <name>Date</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ac47d9654848fda68ed222149d64da417</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this</type>
      <name>release</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ab0c3a8eaf593b0f3758dca7b6e58dedd</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this please go</type>
      <name>to</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ab0320bbb547d01abfe4ee6e1c2761159</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this please go see the product page</type>
      <name>at</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a7e53993001a8d889b50e6df1a66d2609</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this please go see the product page including known</type>
      <name>issues</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a755d63b66fbe1b5528e6539b67ab9020</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this please go see the product page including known</type>
      <name>workarounds</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a40ef77e949147b965652257f7aa60fb4</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>CHANGE LOG for Series Integrated Block for PCI Express V1 Release Table of Contents INTRODUCTION DEVICE SUPPORT NEW FEATURE HISTORY RESOLVED ISSUES KNOWN ISSUES&amp; LIMITATIONS TECHNICAL SUPPORT&amp; FEEDBACK CORE RELEASE HISTORY LEGAL DISCLAIMER INTRODUCTION For installation instructions for this please go see the product page including known and resolutions for this version is provided in the IP Release Notes Guide located at</type>
      <name>http</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ace07b744590429919cff9bd111c54a60</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including</type>
      <name>negligence</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a8dcd5879788334de6d1c65a066736876</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these</type>
      <name>materials</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a76b477fb819d49fe86d9987b0a3f5f90</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any</type>
      <name>direct</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a78eef40f955a6f1ef2e682c555304c02</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any</type>
      <name>indirect</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a4cd2a1b2075a0ac359df8476a5d95881</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any</type>
      <name>special</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a3c1d4fb4697e300a01be3849fccfdbb3</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any</type>
      <name>incidental</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ac7d50bd020ac9312849f746d3dbd154b</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe</type>
      <name>performance</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>ad29504add52de33f3ea4d400128fd171</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or</type>
      <name>systems</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a5a6f3f1c08eada434192e199f702e693</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical</type>
      <name>devices</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>aaa5a1fe34debcf749d0ea986366965c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical nuclear</type>
      <name>facilities</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a5c88c28e1829338f5aa304179ec4dd60</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical nuclear applications related to the deployment of</type>
      <name>airbags</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a4676a445b91767437e0a74af840edd8d</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical nuclear applications related to the deployment of or any other applications that could lead to</type>
      <name>death</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>a91dcc995dc8b144d37019f1a54cfe0b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="variable">
      <type>including or under any other theory of liability for any loss or damage of any kind or nature related arising under or in connection with these including for any or any or consequential loss or or for use in any application requiring fail safe such as life support or safety devices or Class III medical nuclear applications related to the deployment of or any other applications that could lead to personal</type>
      <name>injury</name>
      <anchorfile>pcie__7x__v1__9_2doc_2pcie__7x__v1__9__readme_8txt.html</anchorfile>
      <anchor>af85d4dca55ac4135eb56e90bed576546</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_readme.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/</path>
    <filename>pcie__7x__v1__9__readme_8txt</filename>
  </compound>
  <compound kind="file">
    <name>cgator.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator_8vhd</filename>
    <class kind="class">cgator</class>
    <class kind="class">cgator::rtl</class>
  </compound>
  <compound kind="file">
    <name>cgator_controller.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator__controller_8vhd</filename>
    <class kind="class">cgator_controller</class>
    <class kind="class">cgator_controller::rtl</class>
  </compound>
  <compound kind="file">
    <name>cgator_cpl_decoder.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator__cpl__decoder_8vhd</filename>
    <class kind="class">cgator_cpl_decoder</class>
    <class kind="class">cgator_cpl_decoder::rtl</class>
  </compound>
  <compound kind="file">
    <name>cgator_pkt_generator.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator__pkt__generator_8vhd</filename>
    <class kind="class">cgator_pkt_generator</class>
    <class kind="class">cgator_pkt_generator::rtl</class>
  </compound>
  <compound kind="file">
    <name>cgator_tx_mux.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator__tx__mux_8vhd</filename>
    <class kind="class">cgator_tx_mux</class>
    <class kind="class">cgator_tx_mux::rtl</class>
  </compound>
  <compound kind="file">
    <name>cgator_wrapper.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>cgator__wrapper_8vhd</filename>
    <class kind="class">cgator_wrapper</class>
    <class kind="class">cgator_wrapper::sevenx_pcie</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_fast_cfg_init_cntr.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>pcie__7x__v1__9__fast__cfg__init__cntr_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_fast_cfg_init_cntr</class>
    <class kind="class">pcie_7x_v1_9_fast_cfg_init_cntr::rtl</class>
  </compound>
  <compound kind="file">
    <name>pio_master.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>pio__master_8vhd</filename>
    <class kind="class">pio_master</class>
    <class kind="class">pio_master::rtl</class>
  </compound>
  <compound kind="file">
    <name>pio_master_checker.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>pio__master__checker_8vhd</filename>
    <class kind="class">pio_master_checker</class>
    <class kind="class">pio_master_checker::rtl</class>
  </compound>
  <compound kind="file">
    <name>pio_master_controller.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>pio__master__controller_8vhd</filename>
    <class kind="class">pio_master_controller</class>
    <class kind="class">pio_master_controller::rtl</class>
  </compound>
  <compound kind="file">
    <name>pio_master_pkt_generator.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>pio__master__pkt__generator_8vhd</filename>
    <class kind="class">pio_master_pkt_generator</class>
    <class kind="class">pio_master_pkt_generator::rtl</class>
  </compound>
  <compound kind="file">
    <name>xilinx_pcie_2_1_rport_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/example_design/</path>
    <filename>xilinx__pcie__2__1__rport__7x_8vhd</filename>
    <class kind="class">xilinx_pcie_2_1_rport_7x</class>
    <class kind="class">xilinx_pcie_2_1_rport_7x::rtl</class>
  </compound>
  <compound kind="file">
    <name>hierarchy.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/</path>
    <filename>hierarchy_8txt</filename>
    <member kind="function">
      <type>xilinx_pcie_2_1_rport_7x cgator_wrapper</type>
      <name>pcie_7x_v1_9</name>
      <anchorfile>hierarchy_8txt.html</anchorfile>
      <anchor>af1d25dd812b68d5d1a00632e5f534073</anchor>
      <arglist>(Core Top Level, in source directory) | | | | | |--pcie_7x_v1_9_pcie_top | | | | | | | |--pcie_7x_v1_9_axi_basic_top | | | | | | | | | |--pcie_7x_v1_9_axi_basic_rx | | | | | | | | | | | |--pcie_7x_v1_9_axi_basic_rx_pipeline | | | | | |--pcie_7x_v1_9_axi_basic_rx_null_gen | | | | | | | | | |--pcie_7x_v1_9_axi_basic_tx | | | | | | | | | |--pcie_7x_v1_9_axi_basic_tx_pipeline | | | | |--pcie_7x_v1_9_axi_basic_tx_thrtl_ctl | | | | | | | |--pcie_7x_v1_9_pcie_7x | | | | | | | | | |--pcie_7x_v1_9_pcie_bram_top_7x | | | | | | | | | | | |--pcie_7x_v1_9_pcie_brams_7x (an instance each for Rx &amp; Tx) | | | | | | | | | | | |--pcie_7x_v1_9_pcie_bram_7x | | | | | | | | | |--PCIE_2_1 (Integrated Block Instance) | | | | | | | |--pcie_7x_v1_9_pcie_pipe_pipeline | | | | | | | |--pcie_7x_v1_9_pcie_pipe_misc | | | |--pcie_7x_v1_9_pcie_pipe_lane (per lane) | | | | | |--pcie_7x_v1_9_gt_top | | | | | |--pcie_7x_v1_9_pipe_wrapper | | | | | |--pcie_7x_v1_9_pipe_clock | | |--pcie_7x_v1_9_pipe_reset | | |--pcie_7x_v1_9_qpll_reset | | |--pcie_7x_v1_9_pipe_user | | |--pcie_7x_v1_9_pipe_rate | | |--pcie_7x_v1_9_pipe_sync | | |--pcie_7x_v1_9_pipe_drp | | |--pcie_7x_v1_9_pipe_eq | | | | | | | |--pcie_7x_v1_9_rxeq_scan | | | | | |--pcie_7x_v1_9_qpll_drp | | |--pcie_7x_v1_9_qpll_wrapper | | |--pcie_7x_v1_9_gt_wrapper | | | | | | | |-- GTXE2_CHANNEL | | | | | |--pcie_7x_v1_9_qpll_drp.v | | |--pcie_7x_v1_9_qpll_wrapper.v | | | | | |-- GTXE2_COMMON | | | |--cgator (Configurator design</arglist>
    </member>
  </compound>
  <compound kind="file">
    <name>EP_MEM.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>EP__MEM_8vhd</filename>
    <class kind="class">EP_MEM</class>
    <class kind="class">EP_MEM::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_2_1_ep_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>pcie__2__1__ep__7x_8vhd</filename>
    <class kind="class">pcie_2_1_ep_7x</class>
    <class kind="class">pcie_2_1_ep_7x::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_app_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>pcie__app__7x_8vhd</filename>
    <class kind="class">pcie_app_7x</class>
    <class kind="class">pcie_app_7x::pcie_app</class>
  </compound>
  <compound kind="file">
    <name>PIO.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO_8vhd</filename>
    <class kind="class">PIO</class>
    <class kind="class">PIO::rtl</class>
  </compound>
  <compound kind="file">
    <name>PIO_EP.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO__EP_8vhd</filename>
    <class kind="class">PIO_EP</class>
    <class kind="class">PIO_EP::rtl</class>
  </compound>
  <compound kind="file">
    <name>PIO_EP_MEM_ACCESS.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO__EP__MEM__ACCESS_8vhd</filename>
    <class kind="class">PIO_EP_MEM_ACCESS</class>
    <class kind="class">PIO_EP_MEM_ACCESS::rtl</class>
  </compound>
  <compound kind="file">
    <name>PIO_RX_ENGINE.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO__RX__ENGINE_8vhd</filename>
    <class kind="class">PIO_RX_ENGINE</class>
    <class kind="class">PIO_RX_ENGINE::rtl</class>
  </compound>
  <compound kind="file">
    <name>PIO_TO_CTRL.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO__TO__CTRL_8vhd</filename>
    <class kind="class">PIO_TO_CTRL</class>
    <class kind="class">PIO_TO_CTRL::rtl</class>
  </compound>
  <compound kind="file">
    <name>PIO_TX_ENGINE.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>PIO__TX__ENGINE_8vhd</filename>
    <class kind="class">PIO_TX_ENGINE</class>
    <class kind="class">PIO_TX_ENGINE::rtl</class>
  </compound>
  <compound kind="file">
    <name>xilinx_pcie_2_1_ep_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/ep/</path>
    <filename>xilinx__pcie__2__1__ep__7x_8vhd</filename>
    <class kind="class">xilinx_pcie_2_1_ep_7x</class>
    <class kind="class">xilinx_pcie_2_1_ep_7x::rtl</class>
  </compound>
  <compound kind="file">
    <name>board.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/functional/</path>
    <filename>board_8vhd</filename>
    <class kind="class">board</class>
    <class kind="class">board::rtl</class>
  </compound>
  <compound kind="file">
    <name>sys_clk_gen.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/simulation/functional/</path>
    <filename>sys__clk__gen_8vhd</filename>
    <class kind="class">sys_clk_gen</class>
    <class kind="class">sys_clk_gen::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9_8vhd</filename>
    <class kind="class">pcie_7x_v1_9</class>
    <class kind="class">pcie_7x_v1_9::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_rx.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__rx_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx::TRANS</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_rx_null_gen.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__rx__null__gen_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_null_gen</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_null_gen::TRANS</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_rx_pipeline.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__rx__pipeline_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_pipeline</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_pipeline::trans</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_top.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__top_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_top</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_top::trans</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_tx.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__tx_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx::trans</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_tx_pipeline.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__tx__pipeline_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_pipeline</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_pipeline::trans</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__axi__basic__tx__thrtl__ctl_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</class>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_thrtl_ctl::trans</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_gt_rx_valid_filter_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__gt__rx__valid__filter__7x_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_gt_rx_valid_filter_7x</class>
    <class kind="class">pcie_7x_v1_9_gt_rx_valid_filter_7x::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_gt_top.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__gt__top_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_gt_top</class>
    <class kind="class">pcie_7x_v1_9_gt_top::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__7x_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_7x</class>
    <class kind="class">pcie_7x_v1_9_pcie_7x::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_bram_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__bram__7x_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_bram_7x</class>
    <class kind="class">pcie_7x_v1_9_pcie_bram_7x::v7_pcie</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_bram_top_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__bram__top__7x_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_bram_top_7x</class>
    <class kind="class">pcie_7x_v1_9_pcie_bram_top_7x::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_brams_7x.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__brams__7x_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_brams_7x</class>
    <class kind="class">pcie_7x_v1_9_pcie_brams_7x::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_pipe_lane.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__pipe__lane_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_lane</class>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_lane::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_pipe_misc.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__pipe__misc_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_misc</class>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_misc::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_pipe_pipeline.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__pipe__pipeline_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_pipeline</class>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_pipeline::rtl</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_pcie_top.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/pcie_7x_v1_9/source/</path>
    <filename>pcie__7x__v1__9__pcie__top_8vhd</filename>
    <class kind="class">pcie_7x_v1_9_pcie_top</class>
    <class kind="class">pcie_7x_v1_9_pcie_top::pcie_7x</class>
  </compound>
  <compound kind="file">
    <name>pcie_7x_v1_9_flist.txt</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/coregen/</path>
    <filename>pcie__7x__v1__9__flist_8txt</filename>
  </compound>
  <compound kind="file">
    <name>ZynqPcieMaster.vhd</name>
    <path>/Users/Steven/SLAC/rce/rce-gen3-fw-lib/ZynqPcieMaster/hdl/</path>
    <filename>ZynqPcieMaster_8vhd</filename>
    <class kind="class">ZynqPcieMaster</class>
    <class kind="class">ZynqPcieMaster::structure</class>
  </compound>
  <compound kind="class">
    <name>_PpiPkg</name>
    <filename>class__PpiPkg.html</filename>
    <member kind="function">
      <type>AxiStreamConfigType</type>
      <name>ppiAxiStreamConfig</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>acd3fc63e6dd522a77b9490b3d8b48063</anchor>
      <arglist>dataBytes: natural     PPI_TDATA_BYTES_C, keepMode: TKeepModeType     PPI_TKEEP_MODE_C</arglist>
    </member>
    <member kind="function">
      <type>AxiStreamMasterType</type>
      <name>ppi2AxisMaster</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a762d4fbea3bb9e73f793740cca531ea2</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , ppiMaster: PpiMasterType  </arglist>
    </member>
    <member kind="function">
      <type>AxiStreamSlaveType</type>
      <name>ppi2AxisSlave</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>aace22c47c9be9e8063ede2e20e2c64d4</anchor>
      <arglist>ppiSlave: PpiSlaveType  </arglist>
    </member>
    <member kind="function">
      <type>AxiStreamCtrlType</type>
      <name>ppi2AxisCtrl</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a2edd3e2e1a86fee3f0836a0caec37293</anchor>
      <arglist>ppiSlave: PpiSlaveType  </arglist>
    </member>
    <member kind="function">
      <type>PpiMasterType</type>
      <name>axis2PpiMaster</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a670802d4707ed7712afd00c0f6091329</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="function">
      <type>PpiSlaveType</type>
      <name>axis2PpiSlave</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a6c6ad863c90487a49ea0ba823599966b</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisSlave: AxiStreamSlaveType     AXI_STREAM_SLAVE_INIT_C, axisCtrl: AxiStreamCtrlType     AXI_STREAM_CTRL_UNUSED_C</arglist>
    </member>
    <member kind="function">
      <type>PpiMasterType</type>
      <name>ppiMasterInit</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>ae3aa9e203f73cd57bf1f5a01cdc7cf84</anchor>
      <arglist>axisConfig: AxiStreamConfigType  </arglist>
    </member>
    <member kind="function">
      <type>PpiSlaveType</type>
      <name>ppiSlaveInit</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>ad2a24c3333e8e41fbf074fc31a8a4aee</anchor>
      <arglist>axisConfig: AxiStreamConfigType  </arglist>
    </member>
    <member kind="function">
      <type>sl</type>
      <name>ppiGetUserErr</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a11076c734c054cb6c3333abb50275b6d</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiSetUserErr</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>adce16ce099610b78b9eebce33ae7d78a</anchor>
      <arglist>  axisConfig : in AxiStreamConfigType  ,   axisMaster : inout AxiStreamMasterType  ,   err : in sl  </arglist>
    </member>
    <member kind="function">
      <type>sl</type>
      <name>ppiGetUserEoh</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>ac344c0cfe28f039e5a8374b75b601188</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiSetUserEoh</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>a3bbfbc425d0238003737a023cf5b2d71</anchor>
      <arglist>  axisConfig : in AxiStreamConfigType  ,   axisMaster : inout AxiStreamMasterType  ,   eoh : in sl  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiResetFlags</name>
      <anchorfile>class__PpiPkg.html</anchorfile>
      <anchor>aab77ef976873488035a169fb302b527a</anchor>
      <arglist>  axisMaster : inout AxiStreamMasterType  </arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>axis_tb</name>
    <filename>classaxis__tb.html</filename>
    <class kind="class">axis_tb::axis_tb</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classaxis__tb.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>axis_tb::axis_tb</name>
    <filename>classaxis__tb_1_1axis__tb.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_50</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a296cf7b934d850cda306a6bbb990f969</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_51</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>aa2da4938d16a9f7362c88a343cafa6ee</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_52</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>adf5303db966632ea53d9f108867443b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_53</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ab703796319e78238adbc617801a81a4c</anchor>
      <arglist>locClk</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClk</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a21828fb2e0563ab60ed8bc5c87378212</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClkRst</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>afeb938f679107d0fc98871f3b4ea87cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>enable</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a930e18d69a17b1386fb16da9e53cc88b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>txEnable</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a097f8ef8091e309c817284ad91673442</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>txBusy</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a83002aec5e0fd80fbf6ee9e1c9a946e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>txLength</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a4bd683516324dfa6e0597289bea6b6df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>prbsTxMasters</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a620d27625f937b549feb4774379b2957</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>prbsTxSlaves</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a23f9a45a60f5cbd6ef99d0021fa89cd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsTxMaster</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a045ee45e324c07a91710046ba733501e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>prbsTxSlave</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>aa9f56ea270280222032369a1bf181d58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateType  </type>
      <name>ppiState</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ab6ed867771f86bf5262bd778b2f78595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ppiMaster</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ac3b5adf0bb7488254dd77b1cb1a4b19b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ppiSlave</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a01d8590be810ec960076c3996c712a16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>prbsRxMasters</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a403c60fbcab1b16c47a787216aed5b09</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>prbsRxSlaves</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a033a55b6843ced7077fcd637af038c70</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsRxMaster</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a14d5a708807416053b21a8b7812f308d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>prbsRxSlave</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a54f9803ba265c7f42cb3d3ff93190b96</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>updatedResults</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a020e8fab10620e1c86732ecf3f58ef13</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>errMissedPacket</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a11d41630a6eff24e277dec3880df3d45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>errLength</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ab76314679b97bb89b99c2474dd933284</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>errEofe</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a750a788383cff15810f1ef342ce5196b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>errDataBus</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ac8a3c63d3653a9faf6fe289ea6df3617</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>errWordCnt</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a304788989e042b3e61ae225a58d6f9e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>errbitCnt</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ac5f1d2133ebf33e148939e5759a66713</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>packetRate</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>aa8998d9d95198c8a777e98df7554dc82</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>packetLength</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a7434902efcd071bde274ee2f46e30c90</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbstx</type>
      <name>u_ssiprbstx</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a4b37cc70a6b213cb1050de7c69ae9eab</anchor>
      <arglist>u_ssiprbstx</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreammux</type>
      <name>u_axistreammux</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a754c0f40482e4caa804e164b23d52002</anchor>
      <arglist>u_axistreammux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistoppi</type>
      <name>u_axistoppi</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>aa7f1d6006bdf8dcffa09130b884c9053</anchor>
      <arglist>u_axistoppi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ppitoaxis</type>
      <name>u_ppitoaxis</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>a3450ecbf44b485ee9ba0ccb77757baf0</anchor>
      <arglist>u_ppitoaxis</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdemux</type>
      <name>u_axistreamdemux</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>ae40e196c0079d6845f66088aa1d97e92</anchor>
      <arglist>u_axistreamdemux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbsrx</type>
      <name>u_ssiprbsrx</name>
      <anchorfile>classaxis__tb_1_1axis__tb.html</anchorfile>
      <anchor>abd47e661cb0ed37777ec67785cea19b0</anchor>
      <arglist>u_ssiprbsrx</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>board</name>
    <filename>classboard.html</filename>
    <base>xilinx_pcie_2_1_rport_7x</base>
    <base>xilinx_pcie_2_1_ep_7x</base>
    <base>sys_clk_gen</base>
    <class kind="class">board::rtl</class>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>aba188b00c671bf7160f5c1734142281b</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>a76c91683d6479bd72076b38a9b7b50d7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_textio</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>abc7d7fc2675847e1d861e3fda2b1990c</anchor>
      <arglist>std_logic_textio</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>std</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>a17a7c5b2be3cba8592e83e385620216b</anchor>
      <arglist>std</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>textio</name>
      <anchorfile>classboard.html</anchorfile>
      <anchor>aa8c4e25998323a84db5b1fa701b92fcb</anchor>
      <arglist>textio</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator</name>
    <filename>classcgator.html</filename>
    <base>cgator_controller</base>
    <base>cgator_pkt_generator</base>
    <base>cgator_tx_mux</base>
    <base>cgator_cpl_decoder</base>
    <class kind="class">cgator::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXTRA_PIPELINE</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a227fd5920f04a71ce662d4e6d9d9fe45</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_FILE</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a356c3284d68f9c83c4508a1a49aee9d0</anchor>
      <arglist>string  :=   &quot;cgator_cfg_rom.data&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_SIZE</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a5a750513246a4f7c2e1f892f10c747e9</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>start_config</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a831152e955332440fa8a960f015be653</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>finished_config</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a10c8c5b23c94508081fbbf6eab9dd606</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>failed_config</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a79f6ba84ae69499e254b7c274e7d3a6a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tlast</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a8e4167bcf3c642f55ccecc22ef206559</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tdata</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af73401c29aef81288c025a8b8a27d89c</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tkeep</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a5394ec428c121c6396bbb7abf46e807c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tuser</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a37c43c968f1789b089182f4b2ce6c1fd</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tvalid</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a9d594e147efac39ff2cad4870a983ad9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_s_axis_tx_tready</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a8643f66e42f0a43b25ca4d56c998c2de</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_cfg_req</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>afeeb7cc36895bbe209c55e739d18da4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_tx_cfg_gnt</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ab4f76a10471a699c53670147727536c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_buf_av</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>abd59e7898d29989f5bdfd1c37bfd8ffa</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_err_drop</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ade3e3eb43a8a6c004cc0387a5139d5e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tlast</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af640f8bfb8b1cd3e246d51828f5c0cc7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tdata</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aa1367e47e95302f6d6f3f33a0943cd7f</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tkeep</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aa56af0a0f9d618ad89154d7fd84c4f10</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tuser</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>afab1e38f14f1097d419c8f9747a3bc81</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tvalid</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af3ccf20e046183a885577df591d61ca1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_m_axis_rx_tready</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a04a0ffa75fc01a6e860ead85ec2b6230</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_rx_np_ok</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a66d3d6e57711cde5903851ead3c45f17</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tlast</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a0d63747c98c219768dff4ab0274e39ae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tdata</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>acf62d6ec211627674a98495359cea002</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tkeep</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a06a28689b9ad2817dc9853ed6c4eceab</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tuser</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a43a917f13ba6fa40286455dca37c8ad3</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tvalid</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>afa9b1c7ce9922ea67c416efd29ddd8ae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_s_axis_tx_tready</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a570a39c355d6fee407c778086b56c1b7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_tx_cfg_req</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ae7d6ed1d7a252068994f7ac528070cde</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_tx_cfg_gnt</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a9975afb317bdd505c5bf40a10f902008</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_tx_buf_av</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>adb47b9d91ab367d16c7d47137163b0ae</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_tx_err_drop</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ab80658a739169ef1552292e3659a9a52</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tlast</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a9941724342eb8a7eba62b74c239636f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tdata</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a8d3b9131540272fa95139c31837b11ec</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tkeep</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a0a7ea0dc25378e70f5ac7644e185eacd</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tuser</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aee49fde10672100702a70f720b421b39</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tvalid</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>acf389ab1110d6eaccb295932e1166dc2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_cfg_do</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a9deea725e520bc9e06e494317549ce58</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_cfg_rd_wr_done</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a302dbd7b0ca8340a16598a008bb010c9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_di</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aec2a2415e2c335bbd03505568acfd844</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_byte_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a8d8beabb9e761444dd0a204ba224613b</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_dwaddr</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a02eae15e23e00cb653452467bbbc8da2</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_wr_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a638ee9c5ae46c0de6631960763a3068c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_wr_rw1c_as_rw</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a6356af3763d705ffd9fd44fd234a6714</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_cfg_rd_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>ab955fb7e2d6dba9db3844f9d3d569024</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_cfg_do</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a4653eb18b4cc02fd20cf85ec552e2f0c</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_cfg_rd_wr_done</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af8fe5933bc832af24b2119c8ea922472</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_di</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a430873e4f8f462082a4df9f6b8761857</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_byte_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>af981c56e2a88e6ddbf2eb1be50ccc794</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_dwaddr</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a54140f5283c5db758edc784da1ba434c</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_wr_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>aa9a651c758026f10999a27a685849f66</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_wr_rw1c_as_rw</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a7163c46390dec680b7b18d602e1aec4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_cfg_rd_en</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a6dab6fa25fa1091e0d462bf5776c1626</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_pl_link_gen2_capable</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a9c0ae77897e4ad24e0884e9a89cb46fa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_controller</name>
    <filename>classcgator__controller.html</filename>
    <class kind="class">cgator_controller::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_FILE</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a356c3284d68f9c83c4508a1a49aee9d0</anchor>
      <arglist>string  :=   &quot;cgator_cfg_rom.data&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_SIZE</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>ab1c596e2510c633a5af028d44ec935aa</anchor>
      <arglist>integer  := 26</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>start_config</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a831152e955332440fa8a960f015be653</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>finished_config</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a10c8c5b23c94508081fbbf6eab9dd606</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>failed_config</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a79f6ba84ae69499e254b7c274e7d3a6a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_type</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a0254542ab7e0733dec868728d3694a39</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_func_num</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a16b0516b9d7e5984952c404be30b9579</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_reg_num</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a32b59a80520434410f3c85c5cd8e44eb</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_1dw_be</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a05a49f998cf84de1bcb37d9f3de8b495</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_msg_routing</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a4385a9825764883c12073269cf4c05a9</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_msg_code</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>aab27663c69aa5324464c81ec9a17b6dd</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_data</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>af13e86c8eeede1d95d5573feea758e78</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_start</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a733dcba87fa5fcaca004168caee10e75</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_done</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>ab81c88595325920b32ea0c20c561f74d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>config_mode</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>aabd5c7e7aa9a196a07a1cf535fcc8d5f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>config_mode_active</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a1db064d82af8b02f7aa82f43f0d96782</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_sc</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>ae11ae49acda64ac8c6300366f25b8a31</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_ur</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a683e174fe74d5b074b9ae8c62a0019e3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_crs</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a8d5e53a34af750d347fd034682be78b3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_ca</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a101f5ad50f0685596ce08b3a375ce89a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_data</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a4eaa475257014cc0bf9c57677c977bf1</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cpl_mismatch</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a03b3ab0392ee381d7a8e9f67fb4b0fba</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_textio</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>abc7d7fc2675847e1d861e3fda2b1990c</anchor>
      <arglist>std_logic_textio</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>std</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>a17a7c5b2be3cba8592e83e385620216b</anchor>
      <arglist>std</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>textio</name>
      <anchorfile>classcgator__controller.html</anchorfile>
      <anchor>aa8c4e25998323a84db5b1fa701b92fcb</anchor>
      <arglist>textio</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_cpl_decoder</name>
    <filename>classcgator__cpl__decoder.html</filename>
    <class kind="class">cgator_cpl_decoder::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXTRA_PIPELINE</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a227fd5920f04a71ce662d4e6d9d9fe45</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tdata</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aa1367e47e95302f6d6f3f33a0943cd7f</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tkeep</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aa56af0a0f9d618ad89154d7fd84c4f10</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tuser</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>afab1e38f14f1097d419c8f9747a3bc81</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tlast</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>af640f8bfb8b1cd3e246d51828f5c0cc7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_m_axis_rx_tvalid</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>af3ccf20e046183a885577df591d61ca1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_m_axis_rx_tready</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a04a0ffa75fc01a6e860ead85ec2b6230</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_rx_np_ok</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a66d3d6e57711cde5903851ead3c45f17</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tdata</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a8d3b9131540272fa95139c31837b11ec</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tkeep</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a0a7ea0dc25378e70f5ac7644e185eacd</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tuser</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aee49fde10672100702a70f720b421b39</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tlast</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a9941724342eb8a7eba62b74c239636f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_m_axis_rx_tvalid</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>acf389ab1110d6eaccb295932e1166dc2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>config_mode</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a76a7e43a25a234888ef7bc4a86baaa09</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_sc</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aee7b7b7406251fd7dbf61c7046e37685</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_ur</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a4bd1fdcf6320cd0e0e59060085f227ba</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_crs</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a1ccd32e2366630cd1dae814c09f66ff3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_ca</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>aec03fff4b4445fe366413a404fcfd73f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_data</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a7c87ce4c6f5f8b6e9c0338506d8f8ea6</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cpl_mismatch</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>ae20ca6b0ae9b9a7bbcc0aa3dc348de9f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classcgator__cpl__decoder.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_pkt_generator</name>
    <filename>classcgator__pkt__generator.html</filename>
    <class kind="class">cgator_pkt_generator::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tready</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>ac4ff43e388dd1f66a5f2d36b5d67a463</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tdata</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a7e870c914442efafe5bb8db62c383d7c</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tkeep</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>ad0e120e333c9669cadafc38c3b5715c9</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tuser</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aa5b3a7438e2a64bef4b0a91b5aab74ad</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tlast</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aa658951fb6eb2ed6f4503ee108abfa37</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tvalid</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a6b9edcd6c435bfc30a2035576da8a761</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_type</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a01e23c7dbee5609716aa9b9d480e08fe</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_func_num</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a9acb99e0ec94c84a48c8031399fd9613</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_reg_num</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>aa383e348fe0b7289635623ed0cf1a48d</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_1dw_be</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>ac975cbac535fbe9fc5974de652a69f42</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_msg_routing</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a874809c21c0ee950d63ff0839341f12b</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_msg_code</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a48b72fec3ccb6ef0d40f6a10fa2ccbfb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_data</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>ae76c374beced954de90861f793d764c0</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pkt_start</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>af78e359796513738fba96619b6f95789</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pkt_done</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a8667f0adf898792d4fec7d6b6fe94580</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator__pkt__generator.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_tx_mux</name>
    <filename>classcgator__tx__mux.html</filename>
    <class kind="class">cgator_tx_mux::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>usr_s_axis_tx_tready</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a570a39c355d6fee407c778086b56c1b7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tdata</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>acf62d6ec211627674a98495359cea002</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tkeep</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a06a28689b9ad2817dc9853ed6c4eceab</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tuser</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a43a917f13ba6fa40286455dca37c8ad3</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tlast</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a0d63747c98c219768dff4ab0274e39ae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>usr_s_axis_tx_tvalid</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>afa9b1c7ce9922ea67c416efd29ddd8ae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pg_s_axis_tx_tready</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>aacbe6d11977b1f9aff0fc8f7e6a0c84d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tdata</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>ac40ea0ea68703d03fee90250e7a40265</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tkeep</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>acc8653da529918487d181c267802abab</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tuser</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>ad7e215ce89331a3908d37cb0f86a1bab</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tlast</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>ac172a8ba2462290a73c051894dc22960</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pg_s_axis_tx_tvalid</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a23b4ddb2730d6d4e38eba61120908f67</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_cfg_req</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>afeeb7cc36895bbe209c55e739d18da4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_cfg_gnt</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a0f00517e7b9a00132d12c2728a91e642</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_s_axis_tx_tready</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a8643f66e42f0a43b25ca4d56c998c2de</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tdata</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>af73401c29aef81288c025a8b8a27d89c</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tkeep</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a5394ec428c121c6396bbb7abf46e807c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tuser</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a37c43c968f1789b089182f4b2ce6c1fd</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tlast</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a8e4167bcf3c642f55ccecc22ef206559</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rport_s_axis_tx_tvalid</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a9d594e147efac39ff2cad4870a983ad9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rport_tx_buf_av</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>abd59e7898d29989f5bdfd1c37bfd8ffa</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>config_mode</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a76a7e43a25a234888ef7bc4a86baaa09</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>config_mode_active</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a71afe03c0130495258a8cb5e7be44d5f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator__tx__mux.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_wrapper</name>
    <filename>classcgator__wrapper.html</filename>
    <base>pcie_7x_v1_9</base>
    <base>cgator</base>
    <class kind="class">cgator_wrapper::sevenx_pcie</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXTRA_PIPELINE</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a227fd5920f04a71ce662d4e6d9d9fe45</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_FILE</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a356c3284d68f9c83c4508a1a49aee9d0</anchor>
      <arglist>string  :=   &quot;cgator_cfg_rom.data&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_SIZE</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5a750513246a4f7c2e1f892f10c747e9</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0329f4a3a65aac46e235945162908f93</anchor>
      <arglist>INTEGER  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>acdc60b39b1bf33c3c67de87a642bea2e</anchor>
      <arglist>INTEGER  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>start_config</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a831152e955332440fa8a960f015be653</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>finished_config</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a10c8c5b23c94508081fbbf6eab9dd606</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>failed_config</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a79f6ba84ae69499e254b7c274e7d3a6a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txp</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a00ed0c2c206f1e3856cb9aed1f1dec48</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txn</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>af0c70472ed6e68d3174367d18c1dbb73</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxp</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a9d5e2dbed2bf9c54b34b82dda20bde1a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxn</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>afa6327a37e710761de0383d72b2a3bb9</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk_out</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aafa5065180f3b8bf7f2b3217d4d197b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_reset_out</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6803b3d2e74617368043c741768dea4a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_lnk_up</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a3144a9154c49fdd5ccce84df92e401d7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_buf_av</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a7dd1de1a31f089e6439112c3d826d069</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_err_drop</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa8b4a93f916d9c0c5a8deae635792d86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_req</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a4b2de73883ccbc09f6d94ce7c8dc575d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a73d97d677c7e257d74b61c1bf00f4358</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a2506093ffcf29ae7cebc888e2dce5ac3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a803a6679497e556c1cae884871f45ca6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aeb28c0425c3ac3b7ea8ca63db046d8e4</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a31c3e56764196449564bdb47baef7c26</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a586e1531a442bfd081807a7e4ca99cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5caf8449b16e8fab61d7dcd3a758d45e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad56dd6d6b25cb5c0b2c7497b2f149f1c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad343b9e54adb4e27cab1dda7e57fd5c5</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae179f1b61fe3cf73ff3cf1a58c219bcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>acf2c4633237a9276ed3eda49185000e9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6e0dd6ed0a27b4f48a837a2c0a32ca5a</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cpld</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a272d021cc3aa54512cd1a4941df0d1ae</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cplh</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aba0dacfa8c65dae346c9406400408e34</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_npd</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a777a504cfe4b80f65f9e784fb284cd35</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_nph</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab46827c43b0748ce052e5aa95a19594a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_pd</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0e36979b852e95dbac1af14957f9fae1</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_ph</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a42a3c1cd4fc29e333936fbcf272ab543</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_sel</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab46b9d454502eebcf51221008e15987b</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_do</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae97c1f8fa70cc56798e0e82ad3a095cf</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_rd_wr_done</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae6aa3a047f61506150d7ad02b843bddd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_status</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae062536d1dd57f668baf280f11fa9614</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae87e11336678d98bbfabfa95cf55ff53</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dstatus</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a1addecf8a0546500a1d6582fc6be0c6f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa2003ac3d54f70edead9d26f6e2c9cf2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lstatus</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ac5f2e8dbc4e3a81a1d77a906d2e4bd1b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lcommand</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae066ef767a6f577ee8884eb7c6449736</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand2</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a2fed03bd671fc158f48fe0d438253d79</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a527cbdb2435128fa62de2cdee5d52fc3</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a03f9591ddf5a2d0b8259fb3e5e532ebd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad50db7d7a14ee3a7b01fc4f22273c757</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a39fa67bdcaca6646cf71a0936a74c4d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_received_func_lvl_rst</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ade5fa1d59eac974798fd7fcc0f9963f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_di</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a97387e9892c3e6af5dddc54172155898</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_byte_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6029bee9f4b2b76ac3ce24c0ea6b82f5</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dwaddr</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a2e36c215be08518d3cd8da91041bec61</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_wr_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae593e5fd8b1478cab6700f014c948f48</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_rd_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad5527b3d28d0950ebce3ebe1f4199601</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_wr_readonly</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a9903b8397c4680e0e324b802d74b72b1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a3aaedcb0ee57940172c88ca1a6385ed2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ur</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a45228039e16382bdd2b2ed4f3c4a0859</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae7634478b7dce4e1118f2f0f7bde8584</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aac89a6398663981795a7d28249ea27c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>abbba3d15a457e43b61ca2eaa9ef13b9b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_posted</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a872d188bb3e73b8a0aec2a0451bc863d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cor</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a27b052a81a32b7723c6e0486c1bcfe08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a577fa30eb6809b95b81527a61ddd11f0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad9c1927b14cb4cf5e45ff36a8603dfc0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_malformed</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab80f2904647cb964909d04dfc3fc4e8f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa0eebddf9cadd4b6055c90d9cbf158e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0ee083fa2f389b8676c719ebf9de2e6d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aaadb3e16d3284fda42b40d389ac6e688</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae81a7b5286de4351705645e71b84b34b</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a9c96b4c025afff2a279f39ce2a737549</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_locked</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab9f167421d5bb0005f7fac997f8ed60b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_acs</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a46054cd9577acf32d593638ec7ef41e0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a724a810ebb306b778d1f4a7c359dc536</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a56d849a5e4ca44093b2e512ba0bd1789</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a7a3f00bf8a270c5cb8a6fa1bf1ee4cf2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad3facdc636f76f16225ac954dcf93378</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a3d882c3d5725b6f390d6a5ebfa0ad949</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dsn</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a91009ccdddf64e0848ba30ab7469445e</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ada91b1d96f526848d9f7a563d13f3791</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>af7119676c146f4fdc47679366b8491d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae3b520d339ba503a95f0bc667d82d471</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a3227ce1e4dac5edf5850ccc8d6a71ccb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6c81fade972acd3b5d801e000deedc6a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a78ddad3b7e2f8ac1f52f625dbaee3dd2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a503d3ce23d813bd98520c5da6e64e21b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a102ebf8364cc87b2aa155ea33cf273ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aad12f49e473ca8f7294e7fedcc0c0ee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a991d316a1ffba08351a20b311b574247</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a23c7b7c866d96bf33fed9bc9a9ab7967</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a735ef62291e427d80f412b9778c9f5a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a4c5727640f52127f6e5cb6fad8653f7f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bus_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>afd6a046f0f42191913158f9843fb5962</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_device_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5b0a9fb0fd8cb84f9a926cb006b50246</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_function_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5d478b63cd4ab8f91c81a8005ad70503</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_wake</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aebacb2e63f424b0a1562545463428519</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a46c8bc6d337275d842c8f825545a8fcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5a1d0190f77e6a926427893c51c39281</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>afdd464304aba3b8f9ffefe0a5cf7e35f</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aacef3c02ee894c348f2fbf213afa27eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_wr_rw1c_as_rw</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a91624de08cc72182b53b0879d9d65d89</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a9c45d840fa9e48704529b9739ef24dd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_data</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aadf66983b9d32bd2a00308486407a7e5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa61c9fdf07d2b58f862f3e8c7bbc57e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ae0ff2378c1189cfb9e806a9731792d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a451fb5234bbe4753c2effc2875dcfd92</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a73c10a0f348d3dc041f7e22e9244907f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a2b0c8f56538ec7038bd1d6b1e4565cdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad358bcc1ffe6a110200988a330c6746f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa7a629752c7972fd9e789d0e78f12691</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>abae7b81aa9898bc097f2729358dceb3d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ac143ab63295700b6a90b09d3a612f4f1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ac6ccce474e25b83fdd499b28aaa9c8fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a1c303729de70184943122139b64b5dc9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aad0edcd02e3a95d268922e5e48b6fefd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a89a2316e21a8318f64cbb4bba731eb64</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>abca91e011a4227fcaa5166e610ae9d81</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a37694bdb55d21943c3673def268532e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab5da3ddfabe3602dfa0411db7fd30070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a11df4cb2693ea40810467b2290466e22</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a38b21160ecfb5e254392672390fd5324</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_inta</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5b9b57cee37d0e340bd6c8e4af6c2bbf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_intb</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6ec6d9cf6f14d69b9223b36df4972ce8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_intc</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aef15e02d0c5e2724e0fa1b9420f2bab0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_intd</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5fdd87a95a794915789b5484f76653e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_inta</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa887c39e4866213f52c288fb6e4dc955</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_intb</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a10ff7934b3801aaf996fd71a3b7d5484</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_intc</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a33c0dd0645cacb7423e4c166ad180e83</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_intd</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aba9e44552b3f2d30a26f933eef253219</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a9f7413c1cf7ec490838741749229ea39</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a568bf05040e7d70a124d90c2d1f94346</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ab9cc0e215cf7581606a71e0ec56a77b1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa0dc8a0844b6027126daea0a514392f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a82dbac0ad09c10da2c2bd3f8fd854f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ad99c4aae119ed7eaa7d5b38a5bec4227</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_link_rate</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6881cb632644700e4244fb0c057a879f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_link_width</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a406f76e1e03d6d2934e30f7398f39608</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a4a1bd76b241c6bcbcf26606fb79b88c4</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aeff51a0d4e189781c6d7fb756b2457aa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_phy_lnk_up</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aea49f95eb84e2d6978fe7adb7f5e52f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a7b4cd0dfe4ef477296cae8a08d0eb5e4</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a1a1d6924ea15ef92de2e8100773d019e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_upcfg_capable</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>af2987d8ac4882eb2767fcdfc1b388f5f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_gen2_capable</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aeebbec74c473d1e2612c148bd879d8d2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>ac5456b0b4681e0830e38c737f5359d46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a40bcfd0dbe79da142bebed926fd94a33</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_change_done</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a8dfb7c53d03dfd9ea7d056b487a5fd87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_trn_pending</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aa76809b1dc5ff7c2031d3d4e2a80f12d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a5ff7f4bcdab21f516f5477df006eecad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a53834b933771f3b26b10df0f6b58a2be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>afd18311bba8837a89acad888a0033720</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a40afd600242dab7df3903076cd91f1b1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>aaec9f92c44df597c7ff4b4de76f7f758</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0fce4440b4a372570bf73fd27b8b28af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0c1cfcb0478f92bd26a1134baf44f632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a50720aa428b8079eaea9263b5cb430f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a04a659f7d1f26a743dd9534eff6c34da</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_RST_N</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a6825e54cfa73eec15906c5c26befcb4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a58e3f0999ec18489e2130f002f7c6dd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classcgator__wrapper.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobDataSink10b</name>
    <filename>classCobDataSink10b.html</filename>
    <class kind="class">CobDataSink10b::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>serialData</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a09bc6485f3445a99c2dd2c41cb8618e8</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxData</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a16f1273d52dc47db3462826ab1b1eeb6</anchor>
      <arglist>slv( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxDataEn</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a356c80714a006cdefacea508e18043d3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configClk</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a731a89c750755b4aa3ae1cae608e3cad</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configClkRst</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a716cbb65651bd90259d5a183e66b9083</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configSet</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a70fad7bdf00bf2c1cdc769dc9a3ddfbc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configDelay</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>afc8b62fdee9964204e5a0d10a4d132a5</anchor>
      <arglist>slv( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>statusIdleCnt</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>afcee3b8fe8d9b533c15fe1b87e55c81e</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>statusErrorCnt</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>ae5fe01d7155ac64f6aebdc7fd7fb7058</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classCobDataSink10b.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobDataSource10b</name>
    <filename>classCobDataSource10b.html</filename>
    <class kind="class">CobDataSource10b::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txData</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>ad4fc0f26612269bc8d777b44957c5434</anchor>
      <arglist>slv( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txDataEn</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a1fa857fc33fdfffa75966fc9ab2f723d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>txReady</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a2d09bd2c28e4fb79fc0441745c115de3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>serialData</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a1b9b3c53b33707e54c3d54aa187c3223</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classCobDataSource10b.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobOpCodeSink8Bit</name>
    <filename>classCobOpCodeSink8Bit.html</filename>
    <class kind="class">CobOpCodeSink8Bit::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>serialCode</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a21ce3cb67eca6b03befc7a055609f8d1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCode</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a66a0eedb74ebed97d9c8f66ea586219e</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCodeEn</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>af281ada63e953b9239ad4230978376e9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configClk</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a731a89c750755b4aa3ae1cae608e3cad</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configClkRst</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a716cbb65651bd90259d5a183e66b9083</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configSet</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a70fad7bdf00bf2c1cdc769dc9a3ddfbc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>configDelay</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>afc8b62fdee9964204e5a0d10a4d132a5</anchor>
      <arglist>slv( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>statusIdleCnt</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>afcee3b8fe8d9b533c15fe1b87e55c81e</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>statusErrorCnt</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>ae5fe01d7155ac64f6aebdc7fd7fb7058</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classCobOpCodeSink8Bit.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobOpCodeSource8Bit</name>
    <filename>classCobOpCodeSource8Bit.html</filename>
    <class kind="class">CobOpCodeSource8Bit::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>timingCode</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a3cbd1928a5aacc443b64cd2a224003dd</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>timingCodeEn</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>acb9b85991e124672e7b6c849e0ebe052</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCodeReady</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>adaf6b2a7c684b4f74f636b8ee7614f89</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>serialCode</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>ab395324ac1788946886bd595704f2560</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classCobOpCodeSource8Bit.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmCore</name>
    <filename>classDpmCore.html</filename>
    <base>RceG3Top</base>
    <base>ZynqEthernet</base>
    <base>ZynqEthernet10G</base>
    <class kind="class">DpmCore::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ETH_10G_EN_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>adffc3557b44c416aa65bac217050a47d</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>OLD_BSI_MODE_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a359c0bd7cb82244e91b040374c57a2d5</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_ST_COUNT_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a2c77b545e6bbb06991b4854cf97654d1</anchor>
      <arglist>natural   range  3 to  4:= 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_EN_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aedb9a0e1432d1a23f44a7e5514fc24c3</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_SIZE_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a9561367c39ea569fad01d8d34803085f</anchor>
      <arglist>positive  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_PORTS_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>abb5752b7cc18a5d9c6f13b177887a4d1</anchor>
      <arglist>PositiveArray  :=( 0=&gt; 8192)</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BYP_EN_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>abe1127a57e68a4c556cb22d0f8bf5652</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BYP_ETH_TYPE_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a5f64776630707227f1e0a48c64a64079</anchor>
      <arglist>slv( 15 downto  0)  := x&quot;AAAA&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_EN_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a18de25a8aa2d7b5c459a912874c13dfe</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_SIZE_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a581badb2f52346d91f2f9fa882db0467</anchor>
      <arglist>positive   range  1 to  8:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_VID_G</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a06f3bc1ca928ae4c8688766c7b19db5a</anchor>
      <arglist>Slv12Array  :=( 0=&gt; x&quot;001&quot;)</arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxP</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a756ea3d1b593f9264776d4b2a656b638</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxM</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a757617e3ddbfc418a2dea2626adbd618</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxP</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8c38fb421d34df19e720e9f526d6a823</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxM</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>abbbaf6432d6aba790f76a2e086aff500</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRefClkP</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a0789e3cdada666df5474292aba328db2</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRefClkM</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a2b3f6d3ce7b77c200cc3765f98393b2d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelA</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>ab30622d7e9c4586e2a9db22e7a0d7233</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelB</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a2639d133b131626e6270e7f0b4a8ec67</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClk</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aa7a2352a67bb791e43b215423554ab51</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClkRst</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aef8b9dae9d24759373a4b0c83d6d44c1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a56adc3193de62a741ab457ff93d21cc5</anchor>
      <arglist>slv(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a51eb729a2bc2ebfb11617e3e2b77d5f6</anchor>
      <arglist>slv(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8b81ca391a6f425979a18f9db736020d</anchor>
      <arglist>RceDmaStateArray(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>af0bb7a8dbabb1f4ffc7efaa096ac0ced</anchor>
      <arglist>AxiStreamMasterArray(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8a16b499ce67e7f7816338ebc9e7f2d9</anchor>
      <arglist>AxiStreamSlaveArray(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>ac918a31de2cd15365bbc4f03d4901979</anchor>
      <arglist>AxiStreamMasterArray(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a16b411e13fe287d3df24fd5b808c0387</anchor>
      <arglist>AxiStreamSlaveArray(   AXI_ST_COUNT_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userWriteSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a1e0b26dc9151477851ed80fb60e6a791</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userWriteMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aa1cd9e907789d333fff1fd259b83ac1b</anchor>
      <arglist>AxiWriteMasterType  :=   AXI_WRITE_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userReadSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a88c63709bcda6809c8b3049709ade220</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userReadMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a5fb0fadb04256c0783157c519d467384</anchor>
      <arglist>AxiReadMasterType  :=   AXI_READ_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthClk</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8c401e1618c03cd977d5a864f28c6630</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthClkRst</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a9c2e2258a4859f911e2893cf40800ec7</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthIpAddr</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>ade046568ea36e6774df6a6ab998ac90a</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthMacAddr</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a7487c3f5e10061bf4740d097a6cfe5cf</anchor>
      <arglist>slv( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthUdpIbMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aa8834f75b83e966709e05abe805bcd43</anchor>
      <arglist>AxiStreamMasterType  :=   AXI_STREAM_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthUdpIbSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a9c11c1777d961af24011f59ebe8e8bba</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthUdpObMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a96fb90e03febb96b2f7c94d37d49804e</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthUdpObSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a3de0edd7ddd435047289a29598cd074f</anchor>
      <arglist>AxiStreamSlaveType  :=   AXI_STREAM_SLAVE_FORCE_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthBypIbMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a139c274dc2af763e2e079f9a29967b42</anchor>
      <arglist>AxiStreamMasterType  :=   AXI_STREAM_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthBypIbSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a8e72d15586a095c7e45c813da0235ccd</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthBypObMaster</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a19474bbd043a9d3c859369357141ae0e</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthBypObSlave</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a885806a64a6e27e828deea272cf85ed8</anchor>
      <arglist>AxiStreamSlaveType  :=   AXI_STREAM_SLAVE_FORCE_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthVlanIbMasters</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a2b5bc97c81b885ee8c75956519d8d78e</anchor>
      <arglist>AxiStreamMasterArray(   VLAN_SIZE_G- 1 downto  0)  :=( others =&gt;   AXI_STREAM_MASTER_INIT_C)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthVlanIbSlaves</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a6abf83ccef7f26e3fea50693207a8a44</anchor>
      <arglist>AxiStreamSlaveArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthVlanObMasters</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a22dd6b802bf629b3680eb87a93149ebe</anchor>
      <arglist>AxiStreamMasterArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthVlanObSlaves</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a68046601d7d1a5cc4d12b8a6a35e25fd</anchor>
      <arglist>AxiStreamSlaveArray(   VLAN_SIZE_G- 1 downto  0)  :=( others =&gt;   AXI_STREAM_SLAVE_FORCE_C)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a217c31c001ee52bc3765f7a63b6f0798</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classDpmCore.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmTimingSink</name>
    <filename>classDpmTimingSink.html</filename>
    <base>CobOpCodeSink8Bit</base>
    <base>CobOpCodeSource8Bit</base>
    <class kind="class">DpmTimingSink::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadMaster</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>ac847742920ba32301ddc91cf13d6f5fe</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadSlave</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>af5301f308dc850ff6d3b80315d2e644c</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteMaster</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>abf08eac4311749af56c8ec14b1903091</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteSlave</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a0eb32e5fab67488b94fb47c9fe42e97f</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dtmClkP</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a9ed53f808430f731d35fb7aaa4e7ca01</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dtmClkM</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a0f6aaef892580a33835a55596aac2528</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmFbP</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>abd7b1b1ddb6b109ac6c29934a42297ed</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmFbM</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>ac7bd2bf8a3047dbce6cc32f964b27c91</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>distClk</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>aee64c482401896a564eadc61ecbc5330</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>distClkRst</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a895f865020b2bccc48644700be1024de</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCode</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a66a0eedb74ebed97d9c8f66ea586219e</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCodeEn</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>af281ada63e953b9239ad4230978376e9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fbCode</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>ad986964303a06bda68fb6529414e5c4f</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fbCodeEn</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>aa3500f22cbf0176d0bf61ece641a1e8a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fbCodeReady</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a227c592c8fefd7befd05fb0b3847becc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a97d7521e9a75c12127bcf83175d7f6ec</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_1164</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>aa4b2b25246a821511120e3149b003563</anchor>
      <arglist>STD_LOGIC_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDpmTimingSink.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmTimingSinkV2</name>
    <filename>classDpmTimingSinkV2.html</filename>
    <base>CobDataSink10b</base>
    <base>CobDataSource10b</base>
    <class kind="class">DpmTimingSinkV2::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadMaster</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>ac847742920ba32301ddc91cf13d6f5fe</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadSlave</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>af5301f308dc850ff6d3b80315d2e644c</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteMaster</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>abf08eac4311749af56c8ec14b1903091</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteSlave</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a0eb32e5fab67488b94fb47c9fe42e97f</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dtmClkP</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a9ed53f808430f731d35fb7aaa4e7ca01</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dtmClkM</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a0f6aaef892580a33835a55596aac2528</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmFbP</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>abd7b1b1ddb6b109ac6c29934a42297ed</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmFbM</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>ac7bd2bf8a3047dbce6cc32f964b27c91</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkLocked</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a141dffd73a8cf71d76aae15bae5b814d</anchor>
      <arglist>sl  := &apos;1&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>distClkRst</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a895f865020b2bccc48644700be1024de</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxData</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a454cacbd54c8b4d8c1edc7674aa6688d</anchor>
      <arglist>Slv10Array( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxDataEn</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a48ba5ba0264ca24fd21562b58ddbfe6f</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txData</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>ad4fc0f26612269bc8d777b44957c5434</anchor>
      <arglist>slv( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txDataEn</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a1fa857fc33fdfffa75966fc9ab2f723d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>txReady</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a2d09bd2c28e4fb79fc0441745c115de3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_1164</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>aa4b2b25246a821511120e3149b003563</anchor>
      <arglist>STD_LOGIC_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDpmTimingSinkV2.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmCore</name>
    <filename>classDtmCore.html</filename>
    <base>RceG3Top</base>
    <base>ZynqPcieMaster</base>
    <base>ZynqEthernet</base>
    <class kind="class">DtmCore::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>OLD_BSI_MODE_G</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a359c0bd7cb82244e91b040374c57a2d5</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRefClkP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a146008b72f482aa7e18168b3d50e6245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRefClkM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a4f61c61badf86ec50e537843555a735d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRxP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a2d48f6aefee95c923abd2396462a59d8</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRxM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a51c22af3acd6882e4e20584d94371b5a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pciTxP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a0641e1c2e8d9071e6370a50c86f65dd5</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pciTxM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af36bdb748378b4971a0c53bc0b61d483</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pciResetL</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a1cd3a28696dcff3557168bfa004b234e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>afae58e16ef4e766b43d30fda4ef6579e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>ae3d6a3f2f756075c2f8cc85336c5f046</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a6da1db19b5e1bc802cb83c4f4a867f18</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa811e9893cae91d073605908f9cd59bd</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelA</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>ae297e5eaeba1f173c5f18d00739b47c9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelB</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a32eaf71884f503f2ca92978d470d3302</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxCtrl</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a21c8c557902bc9cf7be1b1a9d6e262c3</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxClk</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a7cd4be82722d463b4443b33ffec3d6d1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataA</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a1dcf8b6da92da907579de8e58ee7593b</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataB</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa2571b50c832877e0795b0c82805beaa</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataC</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a8b66c51e76b30cb1e3710307b4eba5b3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataD</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a5ada179ecb385a95457f6ded2a6a2538</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxCtrl</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a8babac5a7ce0f43a7eb49db68f7dc64f</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxClk</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa1dafee973b5d1e59c2b2b558bfa3d74</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataA</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a51799b4ff296509a87244e8841b26bd3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataB</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a616203c8898b320b7d5a2325a2c7a826</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataC</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a4d01a9d0fec7565a850ef60cf9edae04</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataD</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>ac59798f63a5f2b1c95896cd3dde5bd21</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethMdc</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a088c93230c5f6297fa1886af2ba9366f</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>ethMio</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af3881df493ab68ea98910f4af3198509</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethResetL</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a21d2f262a1c5d8dce58b0933211cc0e2</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmToIpmiP</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aca4851f1cfb36e9c85d83d9dd5ba934c</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmToIpmiM</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a89f7914dd149f6c715ebc22e74c123a1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClk</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa7a2352a67bb791e43b215423554ab51</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClkRst</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aef8b9dae9d24759373a4b0c83d6d44c1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>ad6ac325e41efeebd330682e0e6d0a917</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af011cd5103257cf7f3a3a03619d7a64e</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>adf13d0c65342edb4f3710a679b3cb458</anchor>
      <arglist>RceDmaStateArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a7df8a284c1779310b03822b1b359744c</anchor>
      <arglist>AxiStreamMasterArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aef74e5b61f01b8e05595993dc1346fe5</anchor>
      <arglist>AxiStreamSlaveArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a28a6e1caa70e3dd7b94751f2e4e9deb8</anchor>
      <arglist>AxiStreamMasterArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a0634173d0adf406c6beb170b6df5aad0</anchor>
      <arglist>AxiStreamSlaveArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a980590a3dc670447b7d15a9fbb37ae58</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classDtmCore.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmTimingSource</name>
    <filename>classDtmTimingSource.html</filename>
    <base>CobOpCodeSource8Bit</base>
    <base>CobOpCodeSink8Bit</base>
    <class kind="class">DtmTimingSource::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadMaster</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>ac847742920ba32301ddc91cf13d6f5fe</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadSlave</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>af5301f308dc850ff6d3b80315d2e644c</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteMaster</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>abf08eac4311749af56c8ec14b1903091</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteSlave</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a0eb32e5fab67488b94fb47c9fe42e97f</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>timingCode</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a3cbd1928a5aacc443b64cd2a224003dd</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>timingCodeEn</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>acb9b85991e124672e7b6c849e0ebe052</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>timingCodeReady</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>adaf6b2a7c684b4f74f636b8ee7614f89</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fbCode</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>abcb971d1c645f6b6f8d89b5a4ad6c164</anchor>
      <arglist>Slv8Array( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fbCodeEn</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a16440ffe049ba24b02843d966713afb8</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dpmClkP</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a3732691f9173353fcbbc3a9341ef006d</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dpmClkM</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>af0315fdce8247fad0787690244d30579</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dpmFbP</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>ae8499379df389feb6a9d836b1e9aebca</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dpmFbM</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>aaa8586a50fcb2eff592a85851a05c569</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a97d7521e9a75c12127bcf83175d7f6ec</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_1164</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>aa4b2b25246a821511120e3149b003563</anchor>
      <arglist>STD_LOGIC_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDtmTimingSource.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmTimingSourceV2</name>
    <filename>classDtmTimingSourceV2.html</filename>
    <base>CobDataSource10b</base>
    <base>CobDataSink10b</base>
    <class kind="class">DtmTimingSourceV2::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IODELAY_GROUP_G</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a15d0f5e5d882501b68cc2246c2198fae</anchor>
      <arglist>string  :=   &quot;DtmTimingGrp&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadMaster</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ac847742920ba32301ddc91cf13d6f5fe</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadSlave</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>af5301f308dc850ff6d3b80315d2e644c</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteMaster</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>abf08eac4311749af56c8ec14b1903091</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteSlave</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a0eb32e5fab67488b94fb47c9fe42e97f</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClk</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a9f5cc2affed1ed69439faca6c594825c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>distClkRst</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a5724cc81da398800a69b2b3151dbb829</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txData</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ad1d38435de99f6ac4980941b56b7d215</anchor>
      <arglist>Slv10Array( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>txDataEn</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a127c2b3c25250d429b5f668bd3eff343</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>txReady</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a3b88cba878982b968a5f08e84ec51d69</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxData</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a8c6e34900621a38b2c71e35b5fad4d60</anchor>
      <arglist>Slv10Array( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxDataEn</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ab29c57537faf4f1f6f59cdcf08b787fd</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dpmClkP</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a3732691f9173353fcbbc3a9341ef006d</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dpmClkM</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>af0315fdce8247fad0787690244d30579</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dpmFbP</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ae8499379df389feb6a9d836b1e9aebca</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dpmFbM</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>aaa8586a50fcb2eff592a85851a05c569</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_1164</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>aa4b2b25246a821511120e3149b003563</anchor>
      <arglist>STD_LOGIC_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classDtmTimingSourceV2.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>EP_MEM</name>
    <filename>classEP__MEM.html</filename>
    <class kind="class">EP_MEM::rtl</class>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_a_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>aaadbd212467b54bbe90f09a960482f9c</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>a_rd_d_o_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a04375b5a4a8c821b354bf6c2810e3975</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_en_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a785619d2cdefa4f5d3ad5d0deb2cff3a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_a_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>aacdb6cf2004cde4ebc094072177c19bd</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_d_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>ae7378d8db9be667e303714e444e51133</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_en_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>ade6e4ad3ce00f8713eeb8feff3e9cf33</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>b_rd_d_o_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a212b9867b78cbb39fc22a6f1a23f5d2e</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_rd_en_i_0</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a49b5de90d83fd5f70ec837d99c1e2c2f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_a_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>ac69567d1ab43578e869b919586e94a84</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>a_rd_d_o_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a2740673e0854c1ca947198936694bf01</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_en_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a6d5a8e65db333f8bad6f53167e3c3716</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_a_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a6ca5f2cb4e98be92f94e83736c23ac52</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_d_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a57cc8254ffbbb4299be9e1430ed74d05</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_en_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a3747fbf2e15fdc85cf7da9c73d537fee</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>b_rd_d_o_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a696696db84ac6fb309949e94d42595fd</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_rd_en_i_1</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a9e93d412bbffd73bed9943828342eec9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_a_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a0eab3c8e1f9608c6bb00d2e4de62944f</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>a_rd_d_o_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>aa8056859ec25310bf7764a1c3f28f6e1</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_en_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>aab6cf94f329281e603bfd239f7731cf2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_a_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a1fa6bbb1b1672f8706b74ce326dac674</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_d_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a14bcaf2a3fcc2ee69db0923b7c67af24</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_en_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a5fae3d87d9198b1288bea6db222251db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>b_rd_d_o_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a357e17ee6e2adaafa23971ca80d868b8</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_rd_en_i_2</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a1c190a1f61644d7b40e95ed4c0b0178d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_a_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a5b7bf4926fef4b6c1f1b83c0185338b0</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>a_rd_d_o_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>acb8690b895a2a347c3df2496000bfabe</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>a_rd_en_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a57c3caf794e34010fc316663f57c637d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_a_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a79b43253b6e36d12c9f740367de427b0</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_d_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a7ef940e9d656118072b77e0108b1f408</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_wr_en_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>ac6e777785dec53af5d895bb1d217c099</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>b_rd_d_o_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a59e2963781ac280b1099bbf645d8c555</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>b_rd_en_i_3</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>ab8bbd6f76b203e094e8faf184704e9f5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classEP__MEM.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>EvalCore</name>
    <filename>classEvalCore.html</filename>
    <base>RceG3Top</base>
    <class kind="class">EvalCore::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>OLD_BSI_MODE_G</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a359c0bd7cb82244e91b040374c57a2d5</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClk</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>aa7a2352a67bb791e43b215423554ab51</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClkRst</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>aef8b9dae9d24759373a4b0c83d6d44c1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>ad6ac325e41efeebd330682e0e6d0a917</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af011cd5103257cf7f3a3a03619d7a64e</anchor>
      <arglist>slv( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>adf13d0c65342edb4f3710a679b3cb458</anchor>
      <arglist>RceDmaStateArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a7df8a284c1779310b03822b1b359744c</anchor>
      <arglist>AxiStreamMasterArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>aef74e5b61f01b8e05595993dc1346fe5</anchor>
      <arglist>AxiStreamSlaveArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a28a6e1caa70e3dd7b94751f2e4e9deb8</anchor>
      <arglist>AxiStreamMasterArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a0634173d0adf406c6beb170b6df5aad0</anchor>
      <arglist>AxiStreamSlaveArray( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a980590a3dc670447b7d15a9fbb37ae58</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_1164</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>aa4b2b25246a821511120e3149b003563</anchor>
      <arglist>STD_LOGIC_1164</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>UNISIM</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>afd13b50585152f6756d196bf3f1c52ac</anchor>
      <arglist>UNISIM</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>VCOMPONENTS</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af7dabcc6b22cfac21d9188de6b952c14</anchor>
      <arglist>VCOMPONENTS</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classEvalCore.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>fe_emulate</name>
    <filename>classfe__emulate.html</filename>
    <base>PgpToPpi</base>
    <base>PpiToPgp</base>
    <class kind="class">fe_emulate::fe_emulate</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classfe__emulate.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>fe_emulate::fe_emulate</name>
    <filename>classfe__emulate_1_1fe__emulate.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_65</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a2e404b201030c058154816db03482d02</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_66</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ab994530073066a7070d9e2cca7d45b90</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_67</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a87253325c16559c9950f12b53cd21417</anchor>
      <arglist></arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_68</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a0ea90b91c4f3f8161a4dcd3fb6dcf786</anchor>
      <arglist>locClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_69</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a075900bbfc42b1aba1326c1196232c86</anchor>
      <arglist>txCount,laneTxCtrl,prbsTxMaster</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_70</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a410965a75086e32a859ef8d5c697f881</anchor>
      <arglist>laneRxMaster,prbsRxSlave</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClk</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a21828fb2e0563ab60ed8bc5c87378212</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClkRst</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>afeb938f679107d0fc98871f3b4ea87cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>enable</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a930e18d69a17b1386fb16da9e53cc88b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>txCount</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ae58f74397a53184e7fc576bd1a8eeff5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>nxtCount</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a8e434ac58a68b072658b6f95a949eb30</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txEnable</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a37541ca69c14efe2bb108368873f382b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>txLength</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a884098b3bae73b3f8e3cf3c8cf6671c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsTxMaster</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a045ee45e324c07a91710046ba733501e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>prbsTxSlave</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>aa9f56ea270280222032369a1bf181d58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>laneTxMaster</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a30d6918de3456047ff2bc66a98a0b169</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>laneTxCtrl</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a42f43c0440a56a98a8dd12ee15434e3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateType  </type>
      <name>ppiState</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ab6ed867771f86bf5262bd778b2f78595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ppiMaster</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ac3b5adf0bb7488254dd77b1cb1a4b19b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ppiSlave</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a01d8590be810ec960076c3996c712a16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>laneRxMaster</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a820f6ecbac17ae70ff44856ab0f7d384</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>laneRxSlave</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a7a32582d7efcce85b76cb95d442482e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsRxMaster</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a14d5a708807416053b21a8b7812f308d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>prbsRxSlave</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a54f9803ba265c7f42cb3d3ff93190b96</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>updatedResults</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>abf8535d8f54adca0794b424a26c14385</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errMissedPacket</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a308351ac66a745070fb8ae7fcc5f53bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errLength</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>adbff8971f4f9c25f4cfca3db48778865</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errEofe</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ae029d83041b7de5de170a19b74c3b1ad</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errDataBus</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>add084919434c02a056f06933949959f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>errWordCnt</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a144f759ee68fc19147d50c5e74d533ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>errbitCnt</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a43dfb7195a150d1ba6532b4fc98e2083</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>packetRate</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a059091be2ade3831cb50f8efddf77b69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>packetLength</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a450406cd1a8a07ce715066d5d851233e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>regData</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>abffa59fa047298e58417ac69e22b09bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>regValid</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>ae74ebcd484ebdf8371d560f4cba16edb</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbstx</type>
      <name>u_ssiprbstx</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a4b37cc70a6b213cb1050de7c69ae9eab</anchor>
      <arglist>u_ssiprbstx</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PgpToPpi</type>
      <name>u_pgptoppi</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a607620639331d73b5210c04e2b312b19</anchor>
      <arglist>u_pgptoppi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiToPgp</type>
      <name>u_ppitopgp</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>a22d2c1d2a0238499d1b8988ffd032ad1</anchor>
      <arglist>u_ppitopgp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbsrx</type>
      <name>u_ssiprbsrx</name>
      <anchorfile>classfe__emulate_1_1fe__emulate.html</anchorfile>
      <anchor>abd47e661cb0ed37777ec67785cea19b0</anchor>
      <arglist>u_ssiprbsrx</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>GmiiToRgmiiDual</name>
    <filename>classGmiiToRgmiiDual.html</filename>
    <class kind="class">GmiiToRgmiiDual::mapping</class>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthTx</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a67e2005068a1f1f6a5ab04f8f0f1ac18</anchor>
      <arglist>ArmEthTxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthRx</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a7e9f6177407e326288baa36a100ab07b</anchor>
      <arglist>ArmEthRxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxCtrl</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a21c8c557902bc9cf7be1b1a9d6e262c3</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxClk</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a7cd4be82722d463b4443b33ffec3d6d1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataA</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a1dcf8b6da92da907579de8e58ee7593b</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataB</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>aa2571b50c832877e0795b0c82805beaa</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataC</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a8b66c51e76b30cb1e3710307b4eba5b3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataD</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a5ada179ecb385a95457f6ded2a6a2538</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxCtrl</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a8babac5a7ce0f43a7eb49db68f7dc64f</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxClk</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>aa1dafee973b5d1e59c2b2b558bfa3d74</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataA</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a51799b4ff296509a87244e8841b26bd3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataB</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a616203c8898b320b7d5a2325a2c7a826</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataC</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a4d01a9d0fec7565a850ef60cf9edae04</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataD</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>ac59798f63a5f2b1c95896cd3dde5bd21</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethMdc</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a088c93230c5f6297fa1886af2ba9366f</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>ethMio</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>af3881df493ab68ea98910f4af3198509</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethResetL</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a21d2f262a1c5d8dce58b0933211cc0e2</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classGmiiToRgmiiDual.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>GmiiToRgmiiSwitch</name>
    <filename>classGmiiToRgmiiSwitch.html</filename>
    <class kind="class">GmiiToRgmiiSwitch::mapping</class>
    <member kind="generic">
      <type></type>
      <name>SELECT_CH1_G</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>ac599f345b7dc132336a028a761b4ac27</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthTx</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>ae793547a20ad82239df8e890cef9194f</anchor>
      <arglist>ArmEthTxType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthRx</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a16123252c885d714305025459d763b08</anchor>
      <arglist>ArmEthRxType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxCtrl</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a21c8c557902bc9cf7be1b1a9d6e262c3</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxClk</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a7cd4be82722d463b4443b33ffec3d6d1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataA</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a1dcf8b6da92da907579de8e58ee7593b</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataB</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>aa2571b50c832877e0795b0c82805beaa</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataC</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a8b66c51e76b30cb1e3710307b4eba5b3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataD</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a5ada179ecb385a95457f6ded2a6a2538</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxCtrl</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a8babac5a7ce0f43a7eb49db68f7dc64f</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxClk</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>aa1dafee973b5d1e59c2b2b558bfa3d74</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataA</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a51799b4ff296509a87244e8841b26bd3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataB</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a616203c8898b320b7d5a2325a2c7a826</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataC</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a4d01a9d0fec7565a850ef60cf9edae04</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataD</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>ac59798f63a5f2b1c95896cd3dde5bd21</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethMdc</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a088c93230c5f6297fa1886af2ba9366f</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>ethMio</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>af3881df493ab68ea98910f4af3198509</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethResetL</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a21d2f262a1c5d8dce58b0933211cc0e2</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classGmiiToRgmiiSwitch.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>HsioCore</name>
    <filename>classHsioCore.html</filename>
    <base>RceG3Top</base>
    <base>GmiiToRgmiiDual</base>
    <class kind="class">HsioCore::STRUCTURE</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelA</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>ae297e5eaeba1f173c5f18d00739b47c9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelB</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a32eaf71884f503f2ca92978d470d3302</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxCtrl</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a21c8c557902bc9cf7be1b1a9d6e262c3</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxClk</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a7cd4be82722d463b4443b33ffec3d6d1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataA</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a1dcf8b6da92da907579de8e58ee7593b</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataB</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aa2571b50c832877e0795b0c82805beaa</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataC</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a8b66c51e76b30cb1e3710307b4eba5b3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxDataD</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a5ada179ecb385a95457f6ded2a6a2538</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxCtrl</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a8babac5a7ce0f43a7eb49db68f7dc64f</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxClk</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aa1dafee973b5d1e59c2b2b558bfa3d74</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataA</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a51799b4ff296509a87244e8841b26bd3</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataB</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a616203c8898b320b7d5a2325a2c7a826</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataC</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a4d01a9d0fec7565a850ef60cf9edae04</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxDataD</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>ac59798f63a5f2b1c95896cd3dde5bd21</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethMdc</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a088c93230c5f6297fa1886af2ba9366f</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>ethMio</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>af3881df493ab68ea98910f4af3198509</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethResetL</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a21d2f262a1c5d8dce58b0933211cc0e2</anchor>
      <arglist>Slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmToIpmiP</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aca4851f1cfb36e9c85d83d9dd5ba934c</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dtmToIpmiM</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a89f7914dd149f6c715ebc22e74c123a1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClk</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aa7a2352a67bb791e43b215423554ab51</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClkRst</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aef8b9dae9d24759373a4b0c83d6d44c1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a980590a3dc670447b7d15a9fbb37ae58</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classHsioCore.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Cpu::Hw</name>
    <filename>classRceG3Cpu_1_1Hw.html</filename>
    <member kind="component">
      <type></type>
      <name>processing_system7_0</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>a0bb4544aa586b5842e0df74ccea03073</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst3N</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>abc0a454d8b2ed7d58d0871a22cd37db9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst2N</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>a117d72476d1211481e4ea09e3c363eb3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst1N</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>ab9527ab20b9295c01159bff932aff20e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst0N</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>ad7762aef23e98e15d9f3b7f5db0a4d38</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_PS7:label is    &quot;TRUE&quot;</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>ac5c8e706e4b70fb52919d263831617cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>processing_system7_0</type>
      <name>u_ps7</name>
      <anchorfile>classRceG3Cpu_1_1Hw.html</anchorfile>
      <anchor>ad12317b11606fe84860498577cdeaf12</anchor>
      <arglist>u_ps7</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Bsi::IMP</name>
    <filename>classRceG3Bsi_1_1IMP.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_86</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a546571f7a045f64f14a36d5de9681251</anchor>
      <arglist>i2cBramAddr,aFullData,armEthMode,eFuseValue,deviceDna,locBramDout</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_87</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a8283094dd9fbefb85c7248d16c53671b</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_88</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a16e3fbf5769e55c4afce182e91e0dd77</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_89</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a5b4c6411eb18611ef9e40b58193f4483</anchor>
      <arglist>axiClkRst,axilReadMaster(0),axilWriteMaster(0),cpuBramDout,r,bsiFifoValid,bsiFifoDout</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_90</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a58be410751d90fbe12a64c7648d16ad9</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_91</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>acfde8fc62ec3a4f05f911f3cfd0f01d3</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_92</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>abd4643b2297b079e5083df3dbe71a52e</anchor>
      <arglist>axiClkRst,b,axilWriteMaster(1),axilReadMaster(1),intWriteSlave,bsiFifoValid,bsiFifoDout</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cBramRd</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a442aae7592a991e7870c9585b7f1c08f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cBramWr</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a4bcb2da87070950d34b1c5efa83bcfa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>i2cBramAddr</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>acbccf926175d00d53ce6f5209f59656d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>i2cBramDout</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a782e4bf793b173937e89b97f6d232bf3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>locBramDout</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>abb5e35301cf83588eac044e8a7979189</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>i2cBramDin</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a949b05033983415203a30a99bf2c2171</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>cpuBramDout</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a8d168d1f68b8ef28fe1c32869605b49f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>i2c_in_type  </type>
      <name>i2cIn</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a18c1eb0a763f8cea3e990e6636866279</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>i2c_out_type  </type>
      <name>i2cOut</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>abb2a3ca46d5dc0a412ce4e034e1000b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiFifoWrite</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a31d089862aa01319817f197012e15766</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 47 downto  0)  </type>
      <name>bsiFifoDin</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ac3f115349614fe31c70b6fbf255484cc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiFifoAFull</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>aeaed4e4b9f36856ce35b5f0e2bd07509</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 47 downto  0)  </type>
      <name>bsiFifoDout</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ace028c289b476bfb836eef4fcc827325</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiFifoValid</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>abdc0f94d5ba3e50b5622931563cab495</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>aFullData</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a171df50c5c0cd966e9f12543799cad3e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a4b51f381ed692642d156f2699e03ab59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a4d6738ef89fd736d51f09ecfd5136805</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>cpuBramWr</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ac83fa34c7a47fed918c5c9aa453d4c5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 8 downto  0)  </type>
      <name>cpuBramAddr</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a12d193f4f83919ba5bdb07b8c4875ea6</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>cpuBramDin</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a7c6ac4488a84bb417a4a998e428f6f43</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>readEnDly</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>aec443950b81fe6b993e5f9ff6ef2cbd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>bsiFifoRd</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>aa910322b70d74ff6c484938ee2f65f7d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a5daf374ea804f394dee40a30d3e2e12f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a1b43705cc2da350eb0df1e71fb23ab88</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(cpuBramWr  =&gt; &apos;0&apos;,cpuBramAddr  =&gt;( others =&gt; &apos;0&apos;),cpuBramDin  =&gt;( others =&gt; &apos;0&apos;),readEnDly  =&gt;( others =&gt; &apos;0&apos;),bsiFifoRd  =&gt; &apos;0&apos;,axilReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axilWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a797a75c5f02758594775dd56f19caee0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(S_IDLE_C,S_ADDR_C,S_DATA_C,S_WAIT_C)</type>
      <name>StateType</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a76fb0f39cc8a47a3d072a9f47f556dd0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>BsiType</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a835c9c0cc631a1be1b47bec6f55fd330</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>bsiTest</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>acc20bc7d197b6088be35839324e82dba</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 8 downto  0)  </type>
      <name>fifoEnable</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ad061f1594e39959d65d61114bafee527</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  18)  </type>
      <name>memBaseAddress</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ac999f001f9d739e88ddb45e472dc7280</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>writeDmaCache</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ae04b8244ecb667d02e24a59ed42b2b3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>readDmaCache</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a1c72e21036c7bea12062e870da2c5991</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>intEnable</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a3a2e79d9d7c87788268b094198534d92</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>ppiReadDmaCache</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a202dec36063cb16cd0bb57856d653224</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>ppiWriteDmaCache</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>af575a94d5d320c2a41ff5d0dde62d355</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>dirty</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a744afe6144b0a69c3034b76f42bf353f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiWriteMasterType  </type>
      <name>wMaster</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a706994d5d59a822c6a4738869d922ef6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>BsiType  :=(bsiTest  =&gt; &apos;0&apos;,fifoEnable  =&gt;( others =&gt; &apos;0&apos;),memBaseAddress  =&gt;( others =&gt; &apos;0&apos;),writeDmaCache  =&gt;( others =&gt; &apos;0&apos;),readDmaCache  =&gt;( others =&gt; &apos;0&apos;),intEnable  =&gt;( others =&gt; &apos;0&apos;),ppiReadDmaCache  =&gt;( others =&gt; &apos;0&apos;),ppiWriteDmaCache  =&gt;( others =&gt; &apos;0&apos;),state  =&gt;   S_IDLE_C,dirty  =&gt; &apos;0&apos;,bsiFifoRd  =&gt; &apos;0&apos;,wMaster  =&gt;   AXI_WRITE_MASTER_INIT_C,axilReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axilWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>BSI_INIT_C</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a088ef6e0b9282e42d2986aca16242e01</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>BsiType  :=   BSI_INIT_C</type>
      <name>b</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ac6841acd8fbe2b960e7c8bb30d0689f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>BsiType  </type>
      <name>bin</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a9ce17d93df54c5f83be7e3b2657d7f54</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiFifoRdAxi</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a7003217baaa2a7fa806066a425d077d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiFifoRdAcp</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>ae8fcdaeb0d80ca385c48472c65d38e5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>i2cregslave</type>
      <name>u_i2cb</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a0432c895a56dd5595ae1dd3dcfe86a21</anchor>
      <arglist>u_i2cb</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>iobuf</type>
      <name>u_i2cscl</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a6ce02671f1068f48dff0cb77571b78cc</anchor>
      <arglist>u_i2cscl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>iobuf</type>
      <name>u_i2csda</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a72aaf840147255e9bb82807a9d6057e3</anchor>
      <arglist>u_i2csda</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ramb16_s9_s36</type>
      <name>bram_0</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a8a3cc00ccb27a84e9e7811f0476db8c4</anchor>
      <arglist>bram_0</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_bsififo</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a6f6b4ae2720a15b1aa948e184cee79ad</anchor>
      <arglist>u_bsififo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classRceG3Bsi_1_1IMP.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>interleave_test</name>
    <filename>classinterleave__test.html</filename>
    <base>PgpToPpi</base>
    <base>PpiToPgp</base>
    <class kind="class">interleave_test::interleave_test</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classinterleave__test.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>interleave_test::interleave_test</name>
    <filename>classinterleave__test_1_1interleave__test.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_71</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a4556e71934d10e69f59ac160cb20ad48</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_72</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a8a7338441cd8c192a1170fb7d6767a58</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_73</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>af4a9de3cb63137dee66f4f62882a1d9d</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_74</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ac86b094b79372f1e22cca4f67b538bca</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_75</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a6f9aa68bc2e18d38dd96d8ce4915553a</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_76</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a093470881319915367192f82a6ad6d75</anchor>
      <arglist>sloClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_77</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ac957f9c53d65de5cd7163b2fbf47bfc2</anchor>
      <arglist>locClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_78</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a75bfc0392dfeda7fb79ed463e5d92342</anchor>
      <arglist>interCount,iprbsTxMasters,prbsTxCtrls</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_79</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>acf8d058d68dc6faad5bd525a91a2ac43</anchor>
      <arglist>prbsRxMasters,iprbsRxSlaves,interCount</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 2</type>
      <name>VC_COUNT_G</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a50cb18fea4c3f14a03235c2b21018822</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 2</type>
      <name>PPI_COUNT_G</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a25bb80776ed9deeddaef9357e07ada22</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   VC_COUNT_G*   PPI_COUNT_G</type>
      <name>EP_COUNT_G</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a41e55acb15cceefb24f2199cd80566b4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClk</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a21828fb2e0563ab60ed8bc5c87378212</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClkRst</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>afeb938f679107d0fc98871f3b4ea87cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sloClk</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a032c1d43dbd77143c30ed769a59d3549</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sloClkRst</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a683cba2d2f57ab5cb08641233079d0a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>enable</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a930e18d69a17b1386fb16da9e53cc88b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>txEnable</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ac71fe5df34c33f1d75bf1bef16da247d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>txBusy</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a7d33072ff917629261a10e5d695df78a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   EP_COUNT_G- 1 downto  0)  </type>
      <name>txLength</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ad3d7a8684bf237b4aedb3ab6e7b45cf5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>interCount</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a2075d8ef887087e02b1b5f942a41dd2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   EP_COUNT_G- 1 downto  0)  </type>
      <name>iprbsTxMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ab1afdfd5888862623844cc98b9459c9d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   EP_COUNT_G- 1 downto  0)  </type>
      <name>iprbsTxSlaves</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>af1addba31cac0a0958a470cb6e834219</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>prbsTxMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a0d9a1aaff8bd11234cad5003ed103c7e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>prbsTxCtrls</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a3b605233769a4bbb8182ed2729f7efc1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateType  </type>
      <name>ppiState</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ab6ed867771f86bf5262bd778b2f78595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>ppiIbMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ac255c0aa9c6dba1f2ec1f5ec758ffab1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>ppiIbSlaves</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ae8e1045b72a948e02d6df88403bf75f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ppiMaster</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ac3b5adf0bb7488254dd77b1cb1a4b19b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ppiSlave</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a01d8590be810ec960076c3996c712a16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>ppiObMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a1988e5b40bf0bcbf3446fc6759fe97a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>ppiObSlaves</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>afd0be9d1ae953dd53f16ced45e7b8d82</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>prbsRxMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a4b51acb6f6028e1c95c2735ce59f326e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   PPI_COUNT_G- 1 downto  0)  </type>
      <name>prbsRxSlaves</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a9634f4a48f8f33f91178f173bd0037a1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   EP_COUNT_G- 1 downto  0)  </type>
      <name>iprbsRxMasters</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a19c2b463b2d75f914256752abe9e51b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   EP_COUNT_G- 1 downto  0)  </type>
      <name>iprbsRxSlaves</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a6f001a3be46aa006362e616d767f9c4a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>updatedResults</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a0bf4ac2c6b6bc8ef86742250e1bd3185</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errMissedPacket</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ae9cbd9e7da1dc460aa8cc582bdebf96a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errLength</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>aeb0770d0a5dddd422d809608dc3e1397</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errEofe</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>ab0ea0c32bca5b2fb4003a1d1d53830a2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errDataBus</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a7c8e548200ce5ec649a7ce7690d47dfa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errWordCnt</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>aae3388e2051d256735e6f6d040e13461</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   EP_COUNT_G- 1 downto  0)  </type>
      <name>errbitCnt</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>af63c62746891966888fc1a0f1da99afc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   EP_COUNT_G- 1 downto  0)  </type>
      <name>packetRate</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a250e7e087acce6e957ad6715300b656c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   EP_COUNT_G- 1 downto  0)  </type>
      <name>packetLength</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a2c2bea59beda8fce0751253de42f3154</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbstx</type>
      <name>u_ssiprbstx</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a4b37cc70a6b213cb1050de7c69ae9eab</anchor>
      <arglist>u_ssiprbstx</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PgpToPpi</type>
      <name>u_pgptoppi</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a607620639331d73b5210c04e2b312b19</anchor>
      <arglist>u_pgptoppi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreammux</type>
      <name>u_ibmux</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a71843dea13f099ef5be007eda3374035</anchor>
      <arglist>u_ibmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdemux</type>
      <name>u_obdemux</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a148cff4a41025efc67a39c2212ebdb82</anchor>
      <arglist>u_obdemux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiToPgp</type>
      <name>u_ppitopgp</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>a22d2c1d2a0238499d1b8988ffd032ad1</anchor>
      <arglist>u_ppitopgp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbsrx</type>
      <name>u_ssiprbsrx</name>
      <anchorfile>classinterleave__test_1_1interleave__test.html</anchorfile>
      <anchor>abd47e661cb0ed37777ec67785cea19b0</anchor>
      <arglist>u_ssiprbsrx</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3AppRegCrossbar::mapping</name>
    <filename>classRceG3AppRegCrossbar_1_1mapping.html</filename>
    <member kind="constant">
      <type>AxiLiteCrossbarMasterConfigArray( 0 downto  0)  :=( 0=&gt;(baseAddr  =&gt; x&quot;A0000000&quot;,addrBits  =&gt; 28,connectivity  =&gt; x&quot;FFFF&quot;))</type>
      <name>AXI_CROSSBAR_MASTERS_CONFIG_C</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a2c69956a6f241f3b5ea0fea78f079b7c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray( 1 downto  0)  </type>
      <name>readMasters</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a96a30d563c922c9fb8920fa85c46cf1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray( 1 downto  0)  </type>
      <name>readSlaves</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a558637a14dbeb617942e6a93df1ad671</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray( 1 downto  0)  </type>
      <name>writeMasters</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>aad153cc00002f010a2a9f579cf6600b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray( 1 downto  0)  </type>
      <name>writeSlaves</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a0e1189088f7dde70b4af07eea6a79a43</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>srpv0axilite</type>
      <name>u_axil_m</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a388ca752f23f1b574a2aca30b877bc0f</anchor>
      <arglist>u_axil_m</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteasync</type>
      <name>u_axiliteasync</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a6ad3250ab0e43c9bc8fd00cbe469ac50</anchor>
      <arglist>u_axiliteasync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitecrossbar</type>
      <name>u_xbar</name>
      <anchorfile>classRceG3AppRegCrossbar_1_1mapping.html</anchorfile>
      <anchor>a5df5f0eba02f3e58776cb180da69bf4a</anchor>
      <arglist>u_xbar</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxis::mapping</name>
    <filename>classRceG3DmaAxis_1_1mapping.html</filename>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>a7bcaecb4cecb6d566c33d13f669dcf5d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>a0d37d769a8452ba95ba2f3f47efef7d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 3 downto  0)  </type>
      <name>intReadSlave</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>a04782dae6ab826be63315a4b8cfbb9d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 3 downto  0)  </type>
      <name>intReadMaster</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>a080f42ef2acf58a1d0a02fea56653bd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>Slv4Array( 3 downto  0)  :=(   &quot;0000&quot;,   &quot;0010&quot;,   &quot;0000&quot;,   &quot;0000&quot;)</type>
      <name>AXI_CACHE_C</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>ae5a42c77b6657bce4408d3034e50bb86</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaAxisChan</type>
      <name>u_rxg3dmaaxichan</name>
      <anchorfile>classRceG3DmaAxis_1_1mapping.html</anchorfile>
      <anchor>ae05fa28769bce577b3c5ce7d9179ec5b</anchor>
      <arglist>u_rxg3dmaaxichan</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisChan::mapping</name>
    <filename>classRceG3DmaAxisChan_1_1mapping.html</filename>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>intReadMaster</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>aa66b019169ca037f011fedb1e3d7c38f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>intReadSlave</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>ac586389ab99c62d5fa807447ccd13091</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a4b51f381ed692642d156f2699e03ab59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a4d6738ef89fd736d51f09ecfd5136805</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiCtrlType  </type>
      <name>intWriteCtrl</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a5330e79ea3b1fd1b34025222a7d1e609</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ibAxisMaster</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>ad110282676a5679dc89fb607bcf2705e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ibAxisSlave</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>abf5dc03871179220094d293e9870806c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>obAxisMaster</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a0b735941494215e5b8323a4bf58ce47b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>obAxisSlave</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>ab04e49ca0005613d0f95b46547950814</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>obAxisCtrl</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>ae44b29ebf477fa008203565c26a4336f</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdma</type>
      <name>u_axistreamdma</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>aaffd6d656cd3c6de971eddc42c9eac65</anchor>
      <arglist>u_axistreamdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_ibfifo</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a5831c8b456eec92791e9f52dbeaeb690</anchor>
      <arglist>u_ibfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_obfifo</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a0de4fa73dd147d5eee27270bbb331ec7</anchor>
      <arglist>u_obfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classRceG3DmaAxisChan_1_1mapping.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>GmiiToRgmiiDual::mapping</name>
    <filename>classGmiiToRgmiiDual_1_1mapping.html</filename>
    <member kind="component">
      <type></type>
      <name>GmiiToRgmiiCore</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a472be41e40d2deb7c07c9ca5eeb1c574</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>ethMioI</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a59b9ff3507b1de330969d4a8021896a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>ethMioO</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>ad7bde4925285890846dedaa59040c5bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>ethMioT</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a45cf91f240ca93bf836a4f7df793442f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>linkStatus</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a22fa7b103ea331c2877f69b2fbd1e268</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>duplexStatus</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>af5bdce0b459dbc388ef13bd7d6f88978</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv2Array( 1 downto  0)  </type>
      <name>speedMode</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>ab4f4950fd9bffe144b16c6f6ddf77356</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv2Array( 1 downto  0)  </type>
      <name>clockSpeed</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a1799e8a3439d532193863b711a0c64f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>mmcm_locked</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a6d741371708e99a6bf34e15fc4ec6eb1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ref_clk</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a81972a68852c6d0fc2faa10dd07e4ca0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>gmii_clk_125m</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a42d8afebc6e7ff39fd5d68c0f36e947a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>gmii_clk_25m</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>abd294e44e58f0e651fa9151ddb005632</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>gmii_clk_2_5m</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a1aec8c5f2cafb939749e680b036f2227</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>gmiitorgmiicore</type>
      <name>gmiitorgmiicore_inst</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a3f366fa01bd7dfb8ae98e8cfa8023e8a</anchor>
      <arglist>gmiitorgmiicore_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>iobuf</type>
      <name>iobuf_inst</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a7054e23eaaf479e1ced67822f86b6a1f</anchor>
      <arglist>iobuf_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>gmiitorgmiicore</type>
      <name>gmiitorgmiicore_inst</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a3f366fa01bd7dfb8ae98e8cfa8023e8a</anchor>
      <arglist>gmiitorgmiicore_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>gmiitorgmiislave</type>
      <name>gmiitorgmiislave_inst</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>ab8d4c49d800c2253ff10c9454e0a55d2</anchor>
      <arglist>gmiitorgmiislave_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>iobuf</type>
      <name>iobuf_inst</name>
      <anchorfile>classGmiiToRgmiiDual_1_1mapping.html</anchorfile>
      <anchor>a7054e23eaaf479e1ced67822f86b6a1f</anchor>
      <arglist>iobuf_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisV2::mapping</name>
    <filename>classRceG3DmaAxisV2_1_1mapping.html</filename>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>a7bcaecb4cecb6d566c33d13f669dcf5d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>a0d37d769a8452ba95ba2f3f47efef7d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 3 downto  0)  </type>
      <name>intReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>a04782dae6ab826be63315a4b8cfbb9d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 3 downto  0)  </type>
      <name>intReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>a080f42ef2acf58a1d0a02fea56653bd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>Slv32Array( 2 downto  0)  :=( x&quot;60040000&quot;, x&quot;60020000&quot;, x&quot;60000000&quot;)</type>
      <name>DMA_BASE_ADDR_C</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>adb3f9ec54fa0df404d6e13e49bcd07d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaAxisV2Chan</type>
      <name>u_rceg3dmaaxischan</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>acab87626964b6fdc6db4a67531e91dca</anchor>
      <arglist>u_rceg3dmaaxischan</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaAxisChan</type>
      <name>u_rxg3dmaaxichan</name>
      <anchorfile>classRceG3DmaAxisV2_1_1mapping.html</anchorfile>
      <anchor>ae05fa28769bce577b3c5ce7d9179ec5b</anchor>
      <arglist>u_rxg3dmaaxichan</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisV2Chan::mapping</name>
    <filename>classRceG3DmaAxisV2Chan_1_1mapping.html</filename>
    <member kind="signal">
      <type>AxiReadSlaveArray( 1 downto  0)  </type>
      <name>locReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a2e8a597035bc5d7eaacedd049a2e615c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 1 downto  0)  </type>
      <name>locReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a6fefe6cbc21dd455aa5c83817530ee82</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 1 downto  0)  </type>
      <name>locWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a5fe5a39992a5bbf37b9721676c6bece2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 1 downto  0)  </type>
      <name>locWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>ab34f004542cec5fcbc8e41faa884e2a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiCtrlArray( 1 downto  0)  </type>
      <name>locWriteCtrl</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>ae5c53d6ca599071a480f9aed5e262f39</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 1 downto  0)  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>af33d9e4635a0fd52bb93ca9990bd430e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 1 downto  0)  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a234a28b3aed64e4a90a7eed8dcd26085</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ibAxisMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>ad110282676a5679dc89fb607bcf2705e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ibAxisSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>abf5dc03871179220094d293e9870806c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>obAxisMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a0b735941494215e5b8323a4bf58ce47b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>obAxisSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>ab04e49ca0005613d0f95b46547950814</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>obAxisCtrl</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>ae44b29ebf477fa008203565c26a4336f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>online</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a4c2b818e1be1af4a50cfd331db62109d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>acknowledge</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a24670661ff8778fe3d8783a3cab1b41f</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_ibfifo</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a5831c8b456eec92791e9f52dbeaeb690</anchor>
      <arglist>u_ibfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_obfifo</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a0de4fa73dd147d5eee27270bbb331ec7</anchor>
      <arglist>u_obfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathmux</type>
      <name>u_writepathmux</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a2e58affc8df34435e89e876bf3dd3ae1</anchor>
      <arglist>u_writepathmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmav2</type>
      <name>u_axistreamdmav2</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a8e957f7931b0bc3c619a967ea902b711</anchor>
      <arglist>u_axistreamdmav2</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizer</type>
      <name>u_onlinesync</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>a7041a331a49a46a95e08c762586b92d9</anchor>
      <arglist>u_onlinesync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeroneshot</type>
      <name>u_usersync</name>
      <anchorfile>classRceG3DmaAxisV2Chan_1_1mapping.html</anchorfile>
      <anchor>aeb1c3abc6c6868d8e2f96951085ef195</anchor>
      <arglist>u_usersync</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>GmiiToRgmiiSwitch::mapping</name>
    <filename>classGmiiToRgmiiSwitch_1_1mapping.html</filename>
    <member kind="constant">
      <type>integer  :=   ite(   SELECT_CH1_G, 1, 0)</type>
      <name>EN_CH_C</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a07149336d96940d59d7eef970f7e9ed5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   ite(   SELECT_CH1_G, 0, 1)</type>
      <name>DIS_CH_C</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>abbe2eb6cbf0e37842389a13cee6ae6a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>GmiiToRgmiiCore</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a472be41e40d2deb7c07c9ca5eeb1c574</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethMioI</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>af02af002aae54294736935f5a9fd7cf7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethMioO</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a24c9b185358ad7f82ec793a06f5eb703</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethMioT</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a261d67b34dd117f15d9c9603b25cecb8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>linkStatus</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a37f4128a18eb00441eba7461fe989878</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>duplexStatus</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>adc9c802886d93593ee3b01876689e2c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>speedMode</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a907268244c77cbe0e99ee23ebddc4fc5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>clockSpeed</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>ab2b5a778eb9b8237fbe07ae546666829</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>GmiiToRgmiiCore_Inst:label is    &quot;TRUE&quot;</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>af1f98f676af228a541be97f578ac9032</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>gmiitorgmiicore</type>
      <name>gmiitorgmiicore_inst</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a3f366fa01bd7dfb8ae98e8cfa8023e8a</anchor>
      <arglist>gmiitorgmiicore_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>iobuf</type>
      <name>iobuf_inst</name>
      <anchorfile>classGmiiToRgmiiSwitch_1_1mapping.html</anchorfile>
      <anchor>a7054e23eaaf479e1ced67822f86b6a1f</anchor>
      <arglist>iobuf_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet10G::mapping</name>
    <filename>classZynqEthernet10G_1_1mapping.html</filename>
    <member kind="function">
      <type></type>
      <name>comb</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a30c3b1a475636074b81db923fb589678</anchor>
      <arglist>dmaIbSlave,ethHeaderSize,ibPrimSlave,r,rxMaster,sysClk200Rst,txMaster</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>seq</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a868258aa11d0c46ca085f5473c92da42</anchor>
      <arglist>sysClk200</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>zynq_10g_xaui</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a6b2f1d7ef10b9e1b4c745e7e435e8df0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>sof</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>afe2b699459c583ec7f8a3d2eae570141</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>wrCnt</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aa7e606a1bfa3496c3b0289139edb7ca4</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamSlaveType  </type>
      <name>rxSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a8ff1caf890584fd7593502f1fc09667b</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamSlaveType  </type>
      <name>txSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>abde461c0f59db880bc998fda036678e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiStreamMasterType  </type>
      <name>dmaIbMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a1336db67ada5f7461b3dc4175d3276c9</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>ibPrimMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aa3143d74c0b4d06038fba43ae5a57cdd</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(sof  =&gt; &apos;1&apos;,wrCnt  =&gt;( others =&gt; &apos;0&apos;),rxSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C,txSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C,dmaIbMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,ibPrimMaster  =&gt;   AXI_STREAM_MASTER_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aeabd0eda58127f6925dc267191aa055d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 63 downto  0)  </type>
      <name>xauiRxd</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a0462441337197c47e9cd3137d63fc477</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>xauiRxc</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a55aed457dbf3092964604d8787e19475</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 63 downto  0)  </type>
      <name>xauiTxd</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a5db22a8051ad1b6e911b93e87b53c6a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>xauiTxc</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>ad5de94653fcd0ad1b515fdfab8fe09cb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>phyStatus</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>abca3b894782f8b4f828fa854b5c95b24</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 5 downto  0)  </type>
      <name>phyDebug</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>abce323d3a1cd5aa91f46d6a8a315fc59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 6 downto  0)  </type>
      <name>phyConfig</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a43afc0fc55eaaa7fc6bb963cfdaff651</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethClk</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a8e704c5a7dd0589ae4906ad4d4044a15</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethClkRst</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a01796ddbf188e25e3d2fdccc0d9d9e82</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ethClkLock</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>ab16f876e2f697888cfae397c1e3a171d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>phyReset</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>af42ea83cda8af1d2da4f9dcba8fffe37</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>EthMacConfigType  </type>
      <name>macConfig</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aec35882817c67ed44df130bdc2fa0985</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>EthMacStatusType  </type>
      <name>macStatus</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a6347a293bfb727becc884cdb8d5a5036</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ibMacPrimMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a28190eb5390619f95ee7819f59fe64c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ibMacPrimSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a5eff860ee883a794316f5c22c5ff4d1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>obMacPrimMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a9e306fe6370ec62ef79047872f477fee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>obMacPrimSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aa65cc99460fda453c1123b9cf69587bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ibPrimSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a83a54f00265002117a72d9e896ddf3f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>obPrimMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a3dc7ebea6014e836ea84d3e5e5415045</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>obPrimSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>af1f6ba58696b54b0eccc137f65aa3442</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>rxMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a9f85b919fd32c8cb6db4414253b33187</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>txMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>ab164e6e5de2178c54d7e1b8a8858ffa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>dmaMaster</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aabe03df0e4d658a36f9fa6d70e27ab68</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>dmaSlave</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a517258242f67f4c80815ac2ffe81f26e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>ethHeaderSize</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a4e329887359fdc20fc8d17a39ea7c2d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>txShift</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a7292a634fa9ceed6c8885b682b9b5794</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>rxShift</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>ab61d04bd425327dc46df992b2ef4bced</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>cfgPhyReset</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a1922274057c97cf272fd5f401109ee84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>onlineSync</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a3cb6bb7342d372c3c2178d76235e4a9c</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqEthernet10GReg</type>
      <name>u_reg</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a27ba7c4741bfe27240437e4200581ee0</anchor>
      <arglist>u_reg</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>zynq_10g_xaui</type>
      <name>u_zynqxaui</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a6ca31d98dbcfbc21144e67ff713266e5</anchor>
      <arglist>u_zynqxaui</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_ethclkrst</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>aa6a820b53856fd0931b572c6d8afdbc4</anchor>
      <arglist>u_ethclkrst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ethmactop</type>
      <name>u_ethmactop</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a6dc05eb3eaeca367b563feaf040f4d60</anchor>
      <arglist>u_ethmactop</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqUserEthRouter</type>
      <name>u_zynquserethrouter</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a8da1f172fb10d263c8acf2633f2efdfc</anchor>
      <arglist>u_zynquserethrouter</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamshift</type>
      <name>u_rxshift</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>afb5f5efe695d128732b40576fc0afce1</anchor>
      <arglist>u_rxshift</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamshift</type>
      <name>u_txshift</name>
      <anchorfile>classZynqEthernet10G_1_1mapping.html</anchorfile>
      <anchor>a04e8c943b580ad2cbed11fc939716f09</anchor>
      <arglist>u_txshift</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_2_1_ep_7x</name>
    <filename>classpcie__2__1__ep__7x.html</filename>
    <base>pcie_7x_v1_9_pcie_top</base>
    <base>pcie_7x_v1_9_gt_top</base>
    <class kind="class">pcie_2_1_ep_7x::rtl</class>
    <member kind="generic">
      <type></type>
      <name>CFG_VEND_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a11ea8207cd8f9efedd96d0c467617f42</anchor>
      <arglist>std_logic_vector  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_DEV_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a02bd0d30aa8156da5cc4b036b467d4e6</anchor>
      <arglist>std_logic_vector  := X&quot;7011&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_REV_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a33506403fb1f1463410d116b2b46699d</anchor>
      <arglist>std_logic_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_SUBSYS_VEND_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a76003b51f02a179d76ad2c9caa023f10</anchor>
      <arglist>std_logic_vector  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_SUBSYS_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa124a8dc61c98eb04cde9b98c09d1da5</anchor>
      <arglist>std_logic_vector  := X&quot;0007&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DS_PORT_HOT_RST</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7cf0d01bd952cf8e3f0247f4dc298b64</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae1cc8ee06a308e0e7817766b53e54cb5</anchor>
      <arglist>integer   range  0 to  2:= 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9b2ed1d023e272b51055bae89b860ff7</anchor>
      <arglist>integer   range  32 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REM_WIDTH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a42856ef4c3af2f3284a8703547e80f56</anchor>
      <arglist>integer   range  1 to  2:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afc6aa573e13993b8c6939224914abe65</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED_int</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4d9a899d8bedd163882715aeb105aeea</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abfcce4086868bcf417f85130bc51fd59</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_EXT_CLK</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad70e7eb09306f587b00969e74a19bb0b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa751bae7596c484a8db922f4ad9d206f</anchor>
      <arglist>bit_vector  := X&quot;128&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_CHECK_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a346ec2a1eb7ab9515972ea1c571982f0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_GEN_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a88786347ceb902dc11f080e18661fa65</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaa079ddd3d560b13dac0ad115618ee09</anchor>
      <arglist>bit_vector  := X&quot;0001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_MULTIHEADER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6d4e4f2f41f1268c1292b01ecfb25444</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4e0d1284fb0c84459e4c20f21aaa1f06</anchor>
      <arglist>bit_vector  := X&quot;160&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae298f81968433d760722744b72301463</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_OPTIONAL_ERR_SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab895ca190e1158ea6e2589b7fd5bdb7d</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_PERMIT_ROOTERR_UPDATE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a557dcf38053695a9b82cc9ef97c9e935</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a22a68ce313b04c2a6c62b366ccca239d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ALLOW_X8_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a73b4b8eca59542074c76f0e09a4bbbc7</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac2487387bdadba7b7584de65b8e06527</anchor>
      <arglist>bit_vector  := X&quot;FFE0000C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aef6550c4c85a56a18fd3add4c908b32e</anchor>
      <arglist>bit_vector  := X&quot;FFFFFFFF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af3ef67589a3d4ea1a045b5d5cade82ff</anchor>
      <arglist>bit_vector  := X&quot;FFF80000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3605ea4e1ef592985ad3eca15fb1799f</anchor>
      <arglist>bit_vector  := X&quot;FFFFFF80&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aea240656534bef3b78f705ffdb076b11</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa2bc4468561da4b303ead1c7d93219d6</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CAPABILITIES_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a11c30ebd431feba4b4367126fbbbf153</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CARDBUS_CIS_POINTER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aea8843eafe68dc3c088dc30f5bd36278</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_ECRC_ERR_CPLSTAT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4be7fd8911c437c24c7dd6a26a390e64</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CLASS_CODE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9bb381514a8131a4a01b23cbf0aec8a9</anchor>
      <arglist>bit_vector  := X&quot;050000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CMD_INTX_IMPLEMENTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac044124952f7673ac161bb46c4aa641f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_DISABLE_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3cd2114c3fd79892f031559ebab1a5e0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_RANGES_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3f3813bd39f1a3520433b4fcb830c55d</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CRM_MODULE_RSTS</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ada2c76ff39fcce669886d673b34b7aef</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ARI_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaf05034163e6e35dbfa1793a0551a40e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a108270d764a85ecc9a9f67e20824f2a8</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a78a2b3bcc3026f52d2c0f385e1b2f9fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0760a1dd123ab80e9b28e0a320b5d47c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_CAS128_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aae95d33d0c1293ccbb5dd1353304f1c1</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1b43415a2c8e920c3175c8e01e80f74c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c94ee4679fe3885da1616a512e41208</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_LTR_MECHANISM_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a497169376007ff1add81e39ec7986c4c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a45163f768b113add3f415650c3af18b9</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afeb28fd47f1f8b255fdd056de9e3d18b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_TPH_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a65235beee656ca76ac2dc56a0c75c477</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6a85594f06e2088a5afc9349d98543b0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acea1bdd874dcfad2b12ff546352a9da9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L0S_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a000df866adb2b951de8b6092997a2dbf</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L1_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2924ace89e98924bf7da8291fc28a0c5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_EXT_TAG_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6746154af01ee50c4bd4525a0fec2d7a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4646a48cef2b244f43405074846df1dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a48347098b57a40fb1b09abd25274d9f3</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8d1ebbaeedd8bc71725871b8bc167ef2</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ROLE_BASED_ERROR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a23a134abdd392ac72763993e07b956a2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_14_12</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a12b4594c6a1b15ece07fbf3d5c429632</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_17_16</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a80454f86b031f521673483faf243a7da</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_31_29</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0c3c1983283c06a238fe731189d2a99b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_AUX_POWER_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa418e316805887d9ac3ba706adf742bc</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_EXT_TAG_DEFAULT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac1cea833622a728e1f0c72d7d85fe371</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ASPM_L1_TIMER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0126714b296cef6eb74d6627bcb7201e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_BAR_FILTERING</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a252aab391ecc709dae6e125e98d07186</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ERR_MSG</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2e4b7239eda6157e0185b44337f5199f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ID_CHECK</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2496905547361cf333314b5529ba93df</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LANE_REVERSAL</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a784b719f1f196fc365df4d5afa37b2d9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LOCKED_FILTER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>adecfeb934903c9dca25d486fe30034b4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_PPM_FILTER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0275d42465e68956e5e791f4b1de530a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_POISONED_RESP</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2f5fac8ae6cc74c9e7bf6f7894ca32ea</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_TC_FILTER</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a43c4736211216f0b625b0ada98db19f3</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_SCRAMBLING</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aad068a517345fc2372e6885e655c7825</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DNSTREAM_LINK_NUM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afd695cefa742904ad967be643798b3fe</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2a4da9a3ffdb03f8a7a3473aa6ef72c3</anchor>
      <arglist>bit_vector  := X&quot;100&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a24644dd15bf9d53f0752ad89a6905a0e</anchor>
      <arglist>bit_vector  := X&quot;0003&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4ef2f6f984d5041d6fda43e509cdafab</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af2498a3231d5aacc242a9a1645bbb8c2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a03f740dc4c704eaa8d46048076a8738d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_MSG_ROUTE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7759ff6674feca943c5b1bb949be5365</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_RX_TD_ECRC_TRIM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1c28fa92d1862640fb7426071d601007</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abfed0b364318b7be9ef9cf305af1ab9e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENTER_RVRY_EI_L0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>add8a7e5b623b5361461fcc0f4eb5e241</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXIT_LOOPBACK_ON_EI</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7a4fc933b351572af294c16d1e145ddc</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXPANSION_ROM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a14084ec444038b338b1fa09a71aec183</anchor>
      <arglist>bit_vector  := X&quot;FFFFF001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_CAP_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae377c1bf842bd0a6fbe3a3986a63cbb5</anchor>
      <arglist>bit_vector  := X&quot;3F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_XP_CAP_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9ea73e6dc15522976caef9fe083e0d3e</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HEADER_TYPE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2abc69ef4c8fbe89b47e2195d602d81e</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INFER_EI</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af2718cfdb341df44c151b6d860487bcf</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_PIN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a770e9b10d5799303dc88bc22abc745e5</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_STAT_AUTO</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a45829e1b928551fecd3f128ccce4b0e2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IS_SWITCH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a681fd38dc98b17c2a867d9d7aa8264de</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LAST_CONFIG_DWORD</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af1b2388283d8acf12a098421d9f831f4</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_OPTIONALITY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4cb5f1f23bdca65148e996f51ee07929</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab0935f0abce0d1f091c79019f81b29ce</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_CLOCK_POWER_MANAGEMENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abf056c8623d086037bc6d56ab95d737f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a37872f132635595538d18663f31b3db2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab10b8515f0522121e1eba1227e389c95</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a25c94b6a76671938315b0cd82396480b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad775160ebaf5ba1bba7798746a18f84b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6738007d59327e702ba14ec625694380</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a31f468472334832294a4ad5dd2ab7fb5</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaa8ca03d9373af8ce38ef74eaea2a3f8</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8c2d3de18c860e8f4b8442c14c1cc92a</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a845672f8955cddebb92a5e548e28bf71</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>add4ccb734ac4a9045066adfe3cd044ad</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a728fb34740372077234388aff555a855</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa611ddf09b5cf0a0879818453be502cb</anchor>
      <arglist>bit_vector  := X&quot;08&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_RSVD_23</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2895f05f0b51117c5a4f2823283ab6e8</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab93e78bf592b88baec24c462a483ba0c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CONTROL_RCB</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abe57e6aeb8f6cbb71be50e51bdd2c27c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_DEEMPHASIS</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a79ee37f145b8117d886892ea5ef0859b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a20b0a5f01a9325610a316e81507ade52</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a11671e8f202d7b2edf8ba315b8b79ff1</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_STATUS_SLOT_CLOCK_CONFIG</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a58e320879c4ba35f713fd7da1a61deb9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acea632db85a801b3f50fd823775b94eb</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_EN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8839f99175eb67c3ba80f1cca1ab39e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c88fede58239568fa32076956c0bb84</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a887cf590f5b161f77a74e2958e72ad8d</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_EN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>adc4945ee421c3445ab1d14374db6b53a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0fc237e29751d48c2aa0c989e0df78c0</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LTSSM_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad9339fea01d5c470c13f7830c129da4f</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MPS_FORCE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a754e582e2ba786d85f9e2384066f596b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>adee6f867951805784c0225e218505d9a</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a14499ff638f05fcc6956dbf59c93a0b5</anchor>
      <arglist>bit_vector  := X&quot;11&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abf9039040d8e6cc9a316164b41c7007d</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab2aed0c8fc2e1d6ac442eabe5ddeb84a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_BIR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a09eb2de0e8744a459669857e44245b49</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_OFFSET</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae574ed6d20165279b37c663ce1a36dce</anchor>
      <arglist>bit_vector  := X&quot;00000050&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_BIR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a784e21932fbf20576d46b303ff8237e7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_OFFSET</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab885731baa3050d4646cfbccbd3d55d9</anchor>
      <arglist>bit_vector  := X&quot;00000040&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_SIZE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5e5377d6530df20692fcfdf61eed9a60</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6be1be578036c43edecc01babde104bd</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_64_BIT_ADDR_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8c1077bf36b00aa6cb8dae8abd05e55c</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeec8be4c206da1fa0490b45f5f5217d3</anchor>
      <arglist>bit_vector  := X&quot;05&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSGCAP</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1bad8e6cd6fdcac088f785de057420ac</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSG_EXTENSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac4d72b492575022f7ab85367509d2d43</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a426e1dee3155a88eeecec289a0199d1d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a10a3645b63ab971ee638f304cac2e7dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_PER_VECTOR_MASKING_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aba5adbe1a77fdf7ad54f04ee2f1dde33</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0cacc950cd9ac12ba395d4593841ae68</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aadc61f552cbbe50582b5deb1247ee1e0</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa4f1a71a67cceb0a8669fdf3bcd29293</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac5253b994b05c998727df8204069209b</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5954794aa87827c142094293cb3a493d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ade14cb4698c69cf0114648fc3cbf1b35</anchor>
      <arglist>bit_vector  := X&quot;10&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a59dfc5405796cad1dcf42b46afe5629f</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_DEVICE_PORT_TYPE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a29bdb3493261f983a262f8269bcb54af</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6837513f6de73369fd4afc797c802ab0</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a27dcc219a2786a6bdf65bf598312ba99</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_RSVD_15_14</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab16b087f13c39de810f2065674de966b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_SLOT_IMPLEMENTED</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aab3f58cda8d1da344b7617e3aa91a27e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_REVISION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0b52e84d846700cd6093dc709f1c3179</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_AUTO_CONFIG</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a65a528bc89bafde395e767a58c82df67</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a70be63098d6c82e007ea57f6e510219e</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_EN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad8d9d829d19aa9835ae8e1cdf8f7bd15</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0397edfe5dc5fb3cc3507d2bdf423b39</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPM_FASTEXIT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3e366aecd39df288abc399c0e5e2042d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a68692e202f3875548a02e0c38e59396d</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_AUXCURRENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a99ff67c8344d1ea4dd253e2a9e6752f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D1SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0c89d8c7ff70ac74c72ae91a7f0b9a61</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D2SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af605a78bda520024de6c672b16f739fb</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_DSI</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a945ddd3c457b915d5c6300324316b4e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2df6326074bb0d78758b64adea3849d6</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7bfeaf3819714672107700de20e7c115</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9bd6e28986e255cbd0adc4b25ddb9b15</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PMESUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8d930eda2ddb61082bd5b46bfb1722b2</anchor>
      <arglist>bit_vector  := X&quot;0F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PME_CLOCK</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2e316acdde0249d86cf60a90cba81a0d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_RSVD_04</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af741a47b9ced723b9b6b21bcc21731c3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa27fdf2d8df79c4f6a4a1131e961deea</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_B2B3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af54ab991ffbf7098c528597e46deb55e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_BPCCEN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af71e6fd9bba57fff9befddb8125ba28c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_NOSOFTRST</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5d4b6cdbbe22f79ffb55ac938805aefe</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a41f6573bd7fd226c0f15774df59536bb</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a74f036aba37fe2f51096ab928affb85c</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6848a3275197d5da6e86f9ac7e44f7a0</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad2411381cf9646faac4dac44449e8b93</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af8f9d6304085c95e56430e94f7b08307</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2f25e91754ebbbd8fc460b076f4e585a</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA6</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4c5e3532480510d6caee830f74b116cf</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA7</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aef2c3c801350c6f89e6d3ce83351c195</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a762678066203e6c1009346022b3fe27a</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aea05a04545a890a7353b6d58a3ab6306</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa07b20a2693681fa7e0bf73e1b0e09c2</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7cd2bb7bbc411d0319ed03fdfec629db</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5ddb90069647aee696d046f57520d598</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8774d8eb3445a9d323946f13e714e308</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE6</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6d15cb69b0ba4c9ceb9ac9a883688cb0</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE7</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9a4eafaa20c0b32aa02a8cf8aff5f40f</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_MF</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0f6dc236ffb7388763acfc81a45d832f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a023cbea7d00ec6dd0f5ee472f2e5e6e6</anchor>
      <arglist>bit_vector  := X&quot;178&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abbf8dbeb72b2586b75da90ffc1471e2b</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab130b8a7d64a2c4606f215f547b68ab7</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5d63a4dae5e924b3c4493d4f55121d02</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaa8010a08151f00493b2b04f0594e26c</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a655a5e4d7685da6e54726ebbba73ed70</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad89f74a34317e7b98cde3ae168973840</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a14f1cb19240d79537e5bd44017351e6c</anchor>
      <arglist>bit_vector  := X&quot;0015&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac52592cc6ab7e870b27fe84e7d9464e5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab80ce5030e2418617091e6765cd53bb4</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a69e18bc4afafdb8e23cff195fc718ec5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a99d7eca132e909f79640ebfaca70316b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a702f4463bdd2cedba5a6a1d354787231</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a34ed87d0ccd20fc4bb1ece8327a40f9b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aca8b73b13bf803c6dcdcb06ac0327de7</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a667837cd88d17effb1ea682cb588619b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5ef9038ba5136bc7eb6771282e43191f</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3f65680e12536bfcda9a8b384193f106</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4b65876da75067cb952907277fb9e3be</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aca2b929054e712e9be2d4fbfac267e37</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a59efd0e1cb3784b48cb15cd50d98a5ab</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a318b0c2812172e250318928ed01fea43</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acf8a9c81cfc7a26003b27ac13b607d3e</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_NUM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af2e337fef4a0e10d1ea8ec62dbb44e10</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a08b6f7c8908e6b48cfa8ed14687e45a5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK_TRIM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a16c5c4d170c84ddc2ce7b356b351cd75</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROOT_CAP_CRS_SW_VISIBILITY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae8e94a10676cae37e922d01997466f98</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a62848c9181ee54046bcfc80f55cedd09</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD_LOOPCNT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a62ea1dff14349494e71d3d0496722ae1</anchor>
      <arglist>bit_vector  := X&quot;1F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SELECT_DLL_IF</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeb0059ffa80a255f7656c9f3ecec845e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIM_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3ea87285034d96ee6d50c8cc74d49356</anchor>
      <arglist>string  :=   &quot;1.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_BUTTON_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae8b20082bf628f2c014aee4b05e01834</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a23f9c5f401bbd9a46c4f74780ad8e31f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ELEC_INTERLOCK_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a32c8fc21d997083e18a38d498661e0a4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac1b5009de531be4d121e8e0ee51acd0a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_SURPRISE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a59a639157e5d455a80eb5f789d834c2f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_MRL_SENSOR_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7a8a5f9c90b776761a448eb3da125e5e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4dc7c3002ff4fdfdc24bc1e59306d4a6</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_PHYSICAL_SLOT_NUM</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af1cc80a5c86e2a13ec716668bceca12c</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_CONTROLLER_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5d75e810922e4bedfc0f7d65750d6810</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a44db4ff1d9c2e05e80eaf0494d957903</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_SCALE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab67b66ffb4fbeb690c455386a1192e58</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_VALUE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aec8ee90332ac011ea938a2e1be2ca2bb</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8614699c8aef7622ada70b253746b04a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a92808159cd9f8472fe685164cb39a8d9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a225ece67b03bd26db5a89899419c3151</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af963400f6304e2d7d1f1408891f9ecc9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT4</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aff22ae1ebf02d32b091f44f383ae56aa</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT5</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad5b2d48904d8cdae55bcbe4cfd9a3354</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT6</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aacf1cbc669778ad9c20a93477e5cf72a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT7</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a86df043f3056d39ab1d498ef2a048a68</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT8</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aad71fc796c09191f4e4711cdcce030a4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad3b1c0787748923e4070fba328e5b67f</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a76d4234208e5eab790b717a69a620d00</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5d0faafbc81a69225d382ac52c2ff5ae</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae1dfdc77dee13b4306f598c766a63ba0</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD0</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8a3af39822ebb34657e53f29ef7db823</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeae8fc026555daad78b220e63d41b9ae</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6a7cc4350bd14ae570b1a40acb79e42b</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD3</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4e1d829a077f736d78682bf1b723e482</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SSL_MESSAGE_AUTO</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4f0cd6b27998fccf7cb223772b819f5a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TECRC_EP_INV</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a373a46363574083ad92f5a1ce268048c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RBYPASS</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c961a8e33517514e4465704d2468813</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa9c987f7aceb4dbe443c7a7f197577cd</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7408964d0dde7f45f0c0b1b79471569c</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a488422465e68e616de690d34cc58bf1a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TFC_DISABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeababf48789ec0cd02cdabed684cb2a2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_CHECKS_DISABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab3ee8e7687dc671557300c0241f48f43</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0154f424cb7b7b2ec149a47c526f98f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8499d14fde9ac56a72b682171365b133</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8ec93bb93c27bc28a28890a6fb7a4723</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_DW</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a43117ccb3b2158b84921caced3210daa</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_NP_FC</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8810ecc626031599267ca2414bccd6fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPCONFIG_CAPABLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a59e7cf41bfd1db37cf0f5a2315e9bbdd</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPSTREAM_FACING</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2aad1258c461f039c21fb12eb419dad2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_ATOMIC</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c7774b6340a8e6be1d0dfb330248529</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_CFG1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8c5c018cc8c4e0a91983df7697d68d4d</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_INV_REQ</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a52f7384e2c599b924379ce8cc841a09f</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_PRS_RESPONSE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae9837179d5ad479b7ea69c2e34e6b9db</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af3b03c46d60d9c118bf05b9f57ab163c</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USE_RID_PINS</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a440dc4d777534be76474f1a2f2219612</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_CPL_INFINITE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aef98dd74a55f90844cf09c15a8cf23d0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a58fae8762a2276909eb5a3a473bf30e7</anchor>
      <arglist>bit_vector  := X&quot;03FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CD</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2a8e8b17d9c50bbc3db8f6de1a8284ec</anchor>
      <arglist>integer  := 127</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab91f7a41aa58718a4be13fb949402459</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPD</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9cfd58a658c4ba71ecf334e2040d27a5</anchor>
      <arglist>integer  := 24</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abebc8b14c0e02904cda64b732d1c6d77</anchor>
      <arglist>integer  := 12</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PD</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a00b46576f04c5772c06770664e2ab90a</anchor>
      <arglist>integer  := 288</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3bcc9f1243a16fd460eba81b17893fed</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a64e8dd486fec92cacad606da93888fd4</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1fe7eb741b893e576f64b9b4eb34c0d6</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6c93b589077e1b3be19e76d4adeb7618</anchor>
      <arglist>bit_vector  := X&quot;0002&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad9e41ae6170add7808586d6d497439fa</anchor>
      <arglist>bit_vector  := X&quot;128&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa977fbfbfc07da763be63e797e0e4306</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_REJECT_SNOOP_TRANSACTIONS</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a692c4194d8f2e1af2875c68629fb64b2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9f3a15394b185282b6430ca5664cbe85</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_BASE_PTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad15af51668b9a57c78a36acfcdae1313</anchor>
      <arglist>bit_vector  := X&quot;160&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a360aa6ed573f74da590d870a38167550</anchor>
      <arglist>bit_vector  := X&quot;1234&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_LENGTH</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8723791113e29eecc48f095b5dcef4b4</anchor>
      <arglist>bit_vector  := X&quot;018&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_REVISION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1cc0bd5d66aac6da1ef3f6ea9df28018</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ID</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8b92d71098f6da11f7836eaa6c61a7e2</anchor>
      <arglist>bit_vector  := X&quot;000B&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_IS_LINK_VISIBLE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a07317500e8a26b51c87d0da383d78c0a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6d9a74bdab90ad48d309c3370922da26</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ON</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab4289bf8ef5f469b7716db8057b1e716</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_VERSION</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a68a77e92ec0be2c21573ce6def1c71ce</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_USE_MODE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7884625e0320f58f9a6a1718e2d8697d</anchor>
      <arglist>string  :=   &quot;3.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_GT_DEVICE</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad39b7d723e207319fbc88406c0c417e0</anchor>
      <arglist>string  :=   &quot;GTX&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CHAN_BOND</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a089d4f0e39fe07eb727e91507da7e5b4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_PLL_SEL</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4c3122934c1c2161682ac53990ba389c</anchor>
      <arglist>string  :=   &quot;CPLL&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_ASYNC_EN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5a9c362e52b4f06a4a1eacfca183d54a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_TXBUF_EN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac3910ecbfa2dd9fd5b17179c93fd0000</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txp</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a00ed0c2c206f1e3856cb9aed1f1dec48</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txn</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af0c70472ed6e68d3174367d18c1dbb73</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxp</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9d5e2dbed2bf9c54b34b82dda20bde1a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxn</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afa6327a37e710761de0383d72b2a3bb9</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_PCLK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3249d0fe3e57f5c60139521b94edfb1a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXUSRCLK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a861857823ed5e079ca0851bf190467b2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXOUTCLK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1c4dd560a18a661bcaa5d1c07be0a90a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_DCLK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6fd220b524f7fb00abf24bc5a331c5c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK1_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6ec51e0470c9691555d167d26e39991e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK2_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad2fa3b4b2fc544fc249933b0c1d706bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_OOBCLK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3ca014ba51f0b6c1611f4e46b1b13745</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_LOCK_IN</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a36af111176a0dee61f362f0a75ee5e69</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_TXOUTCLK_OUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a91114c4d2b37903ceb509838684d3016</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_RXOUTCLK_OUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa1cf25cbf84bb5329a54fb222d696391</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_PCLK_SEL_OUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac204838ed41799dccead6457f7a5a658</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_GEN3_OUT</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a663c4a15f1b0fbefa99f7260da61c3c3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk_out</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aafa5065180f3b8bf7f2b3217d4d197b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_reset_out</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6803b3d2e74617368043c741768dea4a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_lnk_up</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3144a9154c49fdd5ccce84df92e401d7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_buf_av</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7dd1de1a31f089e6439112c3d826d069</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_req</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4b2de73883ccbc09f6d94ce7c8dc575d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_err_drop</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa8b4a93f916d9c0c5a8deae635792d86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a73d97d677c7e257d74b61c1bf00f4358</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2506093ffcf29ae7cebc888e2dce5ac3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeb28c0425c3ac3b7ea8ca63db046d8e4</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a31c3e56764196449564bdb47baef7c26</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a586e1531a442bfd081807a7e4ca99cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a803a6679497e556c1cae884871f45ca6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5caf8449b16e8fab61d7dcd3a758d45e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad56dd6d6b25cb5c0b2c7497b2f149f1c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad343b9e54adb4e27cab1dda7e57fd5c5</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae179f1b61fe3cf73ff3cf1a58c219bcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acf2c4633237a9276ed3eda49185000e9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9e360f3c2d8ac3cdc0c67eb9b3d9c0fb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6e0dd6ed0a27b4f48a837a2c0a32ca5a</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_ok</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a36351f4bfa51d2a76374e8a7f7aa57cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_req</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac1c0a12250eee001522389efd0244372</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cpld</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a272d021cc3aa54512cd1a4941df0d1ae</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cplh</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aba0dacfa8c65dae346c9406400408e34</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_npd</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a777a504cfe4b80f65f9e784fb284cd35</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_nph</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab46827c43b0748ce052e5aa95a19594a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_pd</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0e36979b852e95dbac1af14957f9fae1</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_ph</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a42a3c1cd4fc29e333936fbcf272ab543</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_sel</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab46b9d454502eebcf51221008e15987b</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_do</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aebc4ab7cfe6bdfd4c5b1f2678c998a7a</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_rd_wr_done</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1539e3e1877037e0b7447dab513f853e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_status</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae062536d1dd57f668baf280f11fa9614</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae87e11336678d98bbfabfa95cf55ff53</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dstatus</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1addecf8a0546500a1d6582fc6be0c6f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa2003ac3d54f70edead9d26f6e2c9cf2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lstatus</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac5f2e8dbc4e3a81a1d77a906d2e4bd1b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lcommand</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae066ef767a6f577ee8884eb7c6449736</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand2</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2fed03bd671fc158f48fe0d438253d79</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a527cbdb2435128fa62de2cdee5d52fc3</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a03f9591ddf5a2d0b8259fb3e5e532ebd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad50db7d7a14ee3a7b01fc4f22273c757</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a39fa67bdcaca6646cf71a0936a74c4d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_received_func_lvl_rst</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ade5fa1d59eac974798fd7fcc0f9963f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2c716cc63e427efa00add701dc911d47</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_byte_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0aeaa299de0454697dddd441ad81da38</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab3978426d9a7cc825e4795e76fc86df3</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7d627247e56caf91d30aa2a70a533569</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_rd_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad6b38c7ddec46dfe64e5b307ba1d84a6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_readonly</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a95f71cf01b5bbe015bf8674f562cf07c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3aaedcb0ee57940172c88ca1a6385ed2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ur</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a45228039e16382bdd2b2ed4f3c4a0859</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae7634478b7dce4e1118f2f0f7bde8584</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aac89a6398663981795a7d28249ea27c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abbba3d15a457e43b61ca2eaa9ef13b9b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_posted</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a872d188bb3e73b8a0aec2a0451bc863d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cor</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a27b052a81a32b7723c6e0486c1bcfe08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a577fa30eb6809b95b81527a61ddd11f0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad9c1927b14cb4cf5e45ff36a8603dfc0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_malformed</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab80f2904647cb964909d04dfc3fc4e8f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa0eebddf9cadd4b6055c90d9cbf158e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0ee083fa2f389b8676c719ebf9de2e6d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaadb3e16d3284fda42b40d389ac6e688</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae81a7b5286de4351705645e71b84b34b</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c96b4c025afff2a279f39ce2a737549</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_locked</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab9f167421d5bb0005f7fac997f8ed60b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_acs</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a46054cd9577acf32d593638ec7ef41e0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a724a810ebb306b778d1f4a7c359dc536</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_trn_pending</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa76809b1dc5ff7c2031d3d4e2a80f12d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a56d849a5e4ca44093b2e512ba0bd1789</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7a3f00bf8a270c5cb8a6fa1bf1ee4cf2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad3facdc636f76f16225ac954dcf93378</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type></type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a59d5fda8448b5cd7235698d21c1ddd1a</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type></type>
      <name>cfg_dsn</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7c1783707e69b7c4865083a2279e6a19</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ada91b1d96f526848d9f7a563d13f3791</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>af7119676c146f4fdc47679366b8491d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae3b520d339ba503a95f0bc667d82d471</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a3227ce1e4dac5edf5850ccc8d6a71ccb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6c81fade972acd3b5d801e000deedc6a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a78ddad3b7e2f8ac1f52f625dbaee3dd2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a503d3ce23d813bd98520c5da6e64e21b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a102ebf8364cc87b2aa155ea33cf273ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aad12f49e473ca8f7294e7fedcc0c0ee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a991d316a1ffba08351a20b311b574247</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a23c7b7c866d96bf33fed9bc9a9ab7967</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a735ef62291e427d80f412b9778c9f5a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4c5727640f52127f6e5cb6fad8653f7f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bus_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afd6a046f0f42191913158f9843fb5962</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_device_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5b0a9fb0fd8cb84f9a926cb006b50246</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_function_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5d478b63cd4ab8f91c81a8005ad70503</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_wake</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aebacb2e63f424b0a1562545463428519</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a46c8bc6d337275d842c8f825545a8fcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5a1d0190f77e6a926427893c51c39281</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afdd464304aba3b8f9ffefe0a5cf7e35f</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aacef3c02ee894c348f2fbf213afa27eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_rw1c_as_rw</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a88eab23600b631cdd1b535c6e594551c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9c45d840fa9e48704529b9739ef24dd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_data</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aadf66983b9d32bd2a00308486407a7e5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa61c9fdf07d2b58f862f3e8c7bbc57e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae0ff2378c1189cfb9e806a9731792d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a451fb5234bbe4753c2effc2875dcfd92</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a73c10a0f348d3dc041f7e22e9244907f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2b0c8f56538ec7038bd1d6b1e4565cdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad358bcc1ffe6a110200988a330c6746f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa7a629752c7972fd9e789d0e78f12691</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abae7b81aa9898bc097f2729358dceb3d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac143ab63295700b6a90b09d3a612f4f1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac6ccce474e25b83fdd499b28aaa9c8fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1c303729de70184943122139b64b5dc9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aad0edcd02e3a95d268922e5e48b6fefd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a89a2316e21a8318f64cbb4bba731eb64</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>abca91e011a4227fcaa5166e610ae9d81</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a37694bdb55d21943c3673def268532e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab5da3ddfabe3602dfa0411db7fd30070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a11df4cb2693ea40810467b2290466e22</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a38b21160ecfb5e254392672390fd5324</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_a</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a49c098ea6b4b25116c082ef3c9e545ad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_b</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a39a7a6fb120f1d5da78a9a80110087b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_c</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ae99a2012654f505c00463fb16069c43d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_d</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>adc081d070471885653192503788ec79f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_a</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1b462a3ac23228f63ae33cab8c8a1e08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_b</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a36a8038bbf7ce94e3779938fd0120c06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_c</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5453e6668574b5ba4f8fa09dd2f67d29</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_d</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2eee74d2d0d98df36f6b7af841405ee2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9f7413c1cf7ec490838741749229ea39</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a568bf05040e7d70a124d90c2d1f94346</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab9cc0e215cf7581606a71e0ec56a77b1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa0dc8a0844b6027126daea0a514392f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a82dbac0ad09c10da2c2bd3f8fd854f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad99c4aae119ed7eaa7d5b38a5bec4227</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5df16d773e4f6ea50dd0472fd9fdb209</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aff10c6004f083259ee19e1367bbfaadb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4a1bd76b241c6bcbcf26606fb79b88c4</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aeff51a0d4e189781c6d7fb756b2457aa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_phy_lnk_up</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aea49f95eb84e2d6978fe7adb7f5e52f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7b4cd0dfe4ef477296cae8a08d0eb5e4</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a1a1d6924ea15ef92de2e8100773d019e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad0ca75459c3bc28c3aea38d1738d2356</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ab7d36cfb0a70d42dfb2b7a600348c5d9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac5456b0b4681e0830e38c737f5359d46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a40bcfd0dbe79da142bebed926fd94a33</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_change_done</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8dfb7c53d03dfd9ea7d056b487a5fd87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a5ff7f4bcdab21f516f5477df006eecad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a53834b933771f3b26b10df0f6b58a2be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>afd18311bba8837a89acad888a0033720</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a40afd600242dab7df3903076cd91f1b1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>aaec9f92c44df597c7ff4b4de76f7f758</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0fce4440b4a372570bf73fd27b8b28af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0c1cfcb0478f92bd26a1134baf44f632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a50720aa428b8079eaea9263b5cb430f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a04a659f7d1f26a743dd9534eff6c34da</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_RST_N</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6825e54cfa73eec15906c5c26befcb4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a58e3f0999ec18489e2130f002f7c6dd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classpcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9::pcie_7x</name>
    <filename>classpcie__7x__v1__9_1_1pcie__7x.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>get_rem</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5ea14f9be28cb24209e52f77c758aac4</anchor>
      <arglist>dw: integer  </arglist>
    </member>
    <member kind="function">
      <type>bit_vector</type>
      <name>pad_gen</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a669717c7b1b66471aa4d8d52c59f1063</anchor>
      <arglist>in_vec: bit_vector  , op_len: integer  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_176</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aaa58fa3137c57136129efda8d982d108</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_177</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab7a2041ae9b90e316355a8455cde5943</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_178</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a42514bf2b51fc47f23350f613c533d46</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_179</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a3ded3011f60418316d6ed24b8cab0797</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_180</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a51aeaf8905ab27acd2362784d1f29439</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>CORE_GENERATION_INFO</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a36a713d2c67b33497d0d5704952b16fb</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>pcie_7x:architecture is    &quot;pcie_7x_v1_9,pcie_7x_v1_9,{LINK_CAP_MAX_LINK_SPEED=1,LINK_CAP_MAX_LINK_WIDTH=01,PCIE_CAP_DEVICE_PORT_TYPE=0100,DEV_CAP_MAX_PAYLOAD_SUPPORTED=0,USER_CLK_FREQ=1,REF_CLK_FREQ=0,MSI_CAP_ON=TRUE,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSIX_CAP_ON=FALSE,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,VC0_TX_LASTPACKET=25,VC0_RX_RAM_LIMIT=1FF,VC0_TOTAL_CREDITS_PH=4,VC0_TOTAL_CREDITS_PD=32,VC0_TOTAL_CREDITS_NPH=4,VC0_TOTAL_CREDITS_NPD=8,VC0_TOTAL_CREDITS_CH=72,VC0_TOTAL_CREDITS_CD=114,VC0_CPL_INFINITE=TRUE,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_EXT_TAG_SUPPORTED=FALSE,LINK_STATUS_SLOT_CLOCK_CONFIG=TRUE,ENABLE_RX_TD_ECRC_TRIM=TRUE,DISABLE_LANE_REVERSAL=TRUE,DISABLE_SCRAMBLING=FALSE,DSN_CAP_ON=TRUE,REVISION_ID=00,VC_CAP_ON=FALSE}&quot;</type>
      <name>CORE_GENERATION_INFO</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>afd813dcddda693ea50791e734ad1150d</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_top</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4329763d6a9c0c86c8e6ef7b11999579</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_gt_top</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad11dfe73239a929c8fee33a52c2a8a3f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a3925a952cb8edb4be66bb621ececaf4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk2</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a340edab2d9b719e9cefb80c7b3e39d2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a55b94d9708ad97183e9f17c2e6ddb4f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_vend_id_wire</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aee27ca0dc58b3b610d5afaace68ca98a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dev_id_wire</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a794397ca46f8134543750d975b71685d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_rev_id_wire</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a53a2a6282609e824a60aa80fc7a24174</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_subsys_vend_id_wire</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa0b72b7979c2cddb111bb41af491d612</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_subsys_id_wire</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a537a37d16beb19799a6a11e4000ee27e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>phy_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a74658641c856b78c6b2e8b334bce0a9a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7f83285df8d4891caa5daa9438edfc69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a37fcccd750c552128fa8748320ba1bf1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa9bf76d5e6c9260c512c2d7d08db4851</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae14a3138b9172b58b6525cec5cec49f7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5aa747d8822fa93ce2bdda3d70109776</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a19f669d4e94bfc3e532b0335b1ed1124</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a3272883c672eb7cafc32350573c02a9b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7dd625324a60770370f42be539bf0bbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_deemph_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5fea45ab24c999a867459a76a54bd124</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_tx_margin_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aae5403b4249337ba9ca12388fefa2396</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rate_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4609fa4b77914e497cefd339a111ebf6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rcvr_det_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad2bf9733f68c69014c811bca16bcf657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab7ba1769944a2eab831d23a3f6308a38</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a1b4047c8384585e7159c63ec56cf2bda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx0_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a8c21ee76392046cd3fb2f98d073f96b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a662bfe5dccdc61af84dfb29e0a8504be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a21338ad2ce15c8543116cb08faf18410</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae4d34452950399278644c7aa02a95ba7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ac7bd89a85109ef6388242084a4e08072</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx1_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>afca3a6f64b1813c913bfeaaebf248f3a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4e228bd64dc33ac6b36a9b4370f9bf5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a206d5b0bb3db24d67bcd6985c6b78e0a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a56b79475672b0f984df0241a4e073510</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae7864a6b2fc9304a0b55947cf8f6eed0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx2_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a69c83c418ebb88c7e122b91469775a19</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa4425de03a15b9a9a7d532aefc0fd6a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aacc9d10413ee4056431acc1532e467d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aeb8f873f76fba0999223ebcc72455702</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>acca58a3d077412be9f8156557da5c792</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx3_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab0d21e0c6ae42b5117873d3e77d46fc6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abadc5fbd77fbc09161d327c559ee3eb7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af404cf23d8cbadeb94c4e16d8881cfc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a35a6bb0ff8628767ccfc4cd69fcabe21</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5089bf0b92dd8a2df11a111f7dcf641f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx4_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a637954bed112b558491c26db7a378510</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abdff41e1d684042bea37ff0e53fc8b41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa1af33107ba4615ed0f3110b522a7e75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5776bf8a0f05f640ff495f678e10f8a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a80472dce4f611971e99ef92cb2492b2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx5_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abbad40ca5493c5f553add847f14b4882</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5d2562c5ffd96e92f6d6ca4734374d97</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a089ae0b586761b63e431cdc842abaf52</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a817d589b0485001ac1fd1aea4e27a03a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a515a1ebc1cbb1d7a80a3bbf74d35f987</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx6_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a44bb01222802a5730f5cd1ece3510372</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9c4ff31f7755c045e52997d3a66cec84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7957bf4c82ace4862e3144bcc56ceb4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9c6512a0cabbd2df8fee0553b0ca5325</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a78f2bbd889ad833f5db26feb967a7788</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx7_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af82750c67149857b1580d0eb9fa93df4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a767cc58310a3fdd6701e998f3fb7e641</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a151981bdd547bac98df93399a83ea380</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a2c3c75984f092bae291e7173b439aa45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx0_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aded5f52712519573e10083f44cca5ac7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx0_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae47e15ab74c0b884bb12a3e3da7d069d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9b73dea40920ead8057d949cf1d6959c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a27d79ebb0393b186c13dcb38e2d454db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx0_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae5b79f15b94690ffcc62c8d5fab9e176</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ac18f8bf4bcd9523115322ab62160143b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a6ca203f2e317f7cdad577d58544c82d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx1_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a2a07f92300f524205b7ff1499e70f755</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx1_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa4bbde43526baaba169ea88cba72ddd4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa2e1d1f5b4f5cb38409dfb547eab1a4e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>afde8da3bbdd71da712f1d962cea48173</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx1_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a8c26d59037ae37e50fd3fdb0ce004c58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa54a24f91064a4f2862b40071c8290de</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af1102d5eeafe16647e6824c7dd2914b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx2_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a83384806d5c423059ac3d7a3c7726b33</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx2_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a598f216927f2b33e8473817dff971971</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5e8157f0e0529cf19a4aaf2e2477e3cb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>acb670fcf71c540f8e62cc6d8047c46ee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx2_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a627b06d1a8e66c26aef3cd22080e0883</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a1b3dacfd29ef163718ea919e9cdd902f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a6eed4d4b7a670446f635300fe09d16ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx3_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a12fd3b80cbe1b92518c69a8908b1d1bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx3_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad5d77461e283debf60c6b8601e9a2b59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a727d30efaf46c03b9f74e8a86fb9bbc0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ac8a092d12f68bb2abbf9abd3b978e5c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx3_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abfb4b874770019ac6a31ccb95cd8807f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a77c2389d24adf9a6c5477b41581d0249</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a31537e6b828c91e9cfae6380c5b37925</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx4_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abb15eaed390002085efbe19cbaea2b77</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx4_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab9c227e0e11f5704e579f3faacdb6b85</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>acef3b821987de152ced55fdc416650ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aeba384359435f4c67984bfcc52e50d28</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx4_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa4144de3cc89b91d1f2be01f705ea18f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7f5d394956639fb0b9c258c0b66b892a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a98261ad18aeee0aae0c5899e88749da3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx5_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>acfcff7d3a1c50b111f640a78791822f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx5_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a3e7dbe0bb2f484f18ff1f12df1b4907f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a2e9b83bffd3fee20447d6266e602012b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>abfae80a5ce42db6c01583ff010e2a263</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx5_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9ff6466fb1954b4a65a5cb18b0807526</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af24d0ac6b2d4eb85b467a6ec66fdd981</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa50bde7d6390eda5a79c483dd25ae614</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx6_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5dc78f3297156c7a6662b3b52e25d879</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx6_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4d220bc0b7bc4ae786853de9b25ee608</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af2a4fa3b7efa4b0d4f33b27f3b03e45b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a171ea9922bfece1beac8ff8a4a9fc2fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx6_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4f244e8b9fbdb6a590c4d51c68d911e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a986299ad0ff376cd030c66ab8fe92b0d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aaea7638ee294d6b90778bb24bcc38a68</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx7_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aea8592b4129e5500510b42aba0bedfa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx7_data_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9751fceab7b3f5079a0990d4b33363c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a8dee531eebc821ff6df43e39e4299e50</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a67fa378b1d86b281a27d2cb5e15c8265</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx7_status_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7e3e954153c71e77f47bc20f37915fa5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad928c521f0a83d09675efb8be6804883</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_d</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab4e32d45b52299d5a0235116311889fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aece3e2e7680d1ec7cee70b8097b96006</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae458621c9b4c22a879e9e64654babbca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_rst_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aea866df9595b38996df5a5b396c942c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_or_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af225ce3e421206a655fc5f6065515232</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a353112c9bc80a1506f0374ac3c3d15ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_mgmt_byte_en_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a620a11b31c421f6cf09221740beb0035</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cor_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4daadbe43db410e67595dff60d36920b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_abort_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a36aebf30465baf9cfb251d3d8afcf713</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_timeout_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a91045c5f8affa00e9490ae296e4226fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_unexpect_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a0c6e8b3949720c21b84da10811b7bb61</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ecrc_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a82744f0dd0629fd477438e0112a55714</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_locked_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a2883e0584c16cddbeda3684b6adb3b4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_posted_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a1615788a951b5c608ac483a13c046c45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ur_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad9e1c1101f0af0fe6310236178140dc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_malformed_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a805399fa9ee9de3029a5d112f91ffbbe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_poisoned_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa4b68b56f48d9bd8bdae6f8837614123</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_atomic_egress_blocked_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a30f7df835adc781fe7ec4b11b42583df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_mc_blocked_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aaeaabd2def24093e3ba6b3bb9a212e3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_uncor_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a6e9eafe16fbb20545c5118d28740895c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_cor_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae78b34f3862b3751e2603613db0c6751</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_norecovery_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a505ecab2e8d340961170912c501b2352</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_assert_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aba380e42563a6de038c055963b59a3ac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af7c4d125343b358e16480af52bec8316</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_stat_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a4f228059815c883459b290af78d90a03</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_wake_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af7f147e530aa48e8969946b0bf81911e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l0s_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a30cb2a355ec5ed4e346d3100dc37c868</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l1_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a5e45a2d79291d2983411063516623ca0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_force_state_en_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a7b6e46131cbc3ab3bf148fea47ed37d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_rd_en_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a382b1e75ae6061f9de34094e6800d10d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_en_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a105af34c8a96714104b1a06477a595c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_readonly_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa382baddb2ca6192ecbbf508052c678c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_rw1c_as_rw_int_n</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a610d3d06a97f5c4b411b900c135b6660</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>acbd2d49040af740a98b439007c163f78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst_q</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>af448fe492948c263daacbd55bf0e139e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk_out_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae0937ef5f792259b07ec3af18f887d0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ae4af3cb986e60842170c831e17864a74</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up_q</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aafca845b72aa1428951e8ba1ad5c6ca3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset_out_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a8fb0a21f37613711788097a0998a4336</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state_int</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a029e1647294601e1fba7393141457956</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_rem(C_DATA_WIDTH  )</type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>a9f1131ac549272208e05ef05a8c313fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_top</type>
      <name>pcie_top_i</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>aa88c2d5ac58f96922a31c1b71c495c3c</anchor>
      <arglist>pcie_top_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_gt_top</type>
      <name>gt_top_i</name>
      <anchorfile>classpcie__7x__v1__9_1_1pcie__7x.html</anchorfile>
      <anchor>ad845a464f8de0773c2d598ad68595bb7</anchor>
      <arglist>gt_top_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_gt_rx_valid_filter_7x::pcie_7x</name>
    <filename>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_181</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aaf7c74c9bb356695be342a395481d4ea</anchor>
      <arglist>USER_CLK</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 4 downto  0)  :=   &quot;00001&quot;</type>
      <name>EIOS_DET_IDL</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a55c2b65fcd92fa1104dc23166b46b2e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 4 downto  0)  :=   &quot;00010&quot;</type>
      <name>EIOS_DET_NO_STR0</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ad20eb72cdae5052b6f1174f70b43929c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 4 downto  0)  :=   &quot;00100&quot;</type>
      <name>EIOS_DET_STR0</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>acdb3fd2f88e19adb84026ebb4fdde491</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 4 downto  0)  :=   &quot;01000&quot;</type>
      <name>EIOS_DET_STR1</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a678b5f2e07e91c0fe1a4d512c630317e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 4 downto  0)  :=   &quot;10000&quot;</type>
      <name>EIOS_DET_DONE</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a4f462615b36cfc5d209ca6d8f1f960e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 7 downto  0)  := X&quot;BC&quot;</type>
      <name>EIOS_COM</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a080b2e7fb6838c80f4c4d7a12996fef1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 7 downto  0)  := X&quot;7C&quot;</type>
      <name>EIOS_IDL</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ada8d8b343c603158bea38b4460e1115c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 7 downto  0)  := X&quot;BC&quot;</type>
      <name>FTSOS_COM</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a88b645739439a7517151d21754e2b21c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 7 downto  0)  := X&quot;3C&quot;</type>
      <name>FTSOS_FTS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a4d790b7447ac17f7f18f5ce75a3a6176</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>reg_state_eios_det</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a5700d577f515b3dc67ceb1f81a2e664a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>state_eios_det</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ad7d9825aee76725eb6a94434b89d7eeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>reg_eios_detected</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>abf9b5dd57e908281665831feea969b7b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>eios_detected</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ac13030d1fd43fe05b27546ad681f8a4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>reg_symbol_after_eios</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aa7724d2ca39f9d283905557b2df7e751</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>symbol_after_eios</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>acc65bcd292eb140c8a858ec577d5af40</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0001&quot;</type>
      <name>USER_RXVLD_IDL</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a60dca3064eacb1ef64833d5986cae404</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0010&quot;</type>
      <name>USER_RXVLD_EI</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aad083fb7cb918fd2ca8c074d3b478e4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0100&quot;</type>
      <name>USER_RXVLD_EI_DB0</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>afe6ba8e47dc089d3bc0f1a6c45b59fe8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;1000&quot;</type>
      <name>USER_RXVLD_EI_DB1</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aa1108a545a2e6ce7fb0e41d68d178ceb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>gt_rxcharisk_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a8eeffb7a089e047a58f4e8b6da696fb5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>gt_rxdata_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a8c7ac778524695d5aab515471a10962d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_rxvalid_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ab68159bb9029488e6f3dca224eb7dd48</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_rxelecidle_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>acd09bae153491385cd9989f1fc32c413</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>gt_rx_status_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a2608b5dc754d65aa416291d4ecf55d84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_rx_phy_status_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a519aad585a300107bca13612082dad61</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_rx_is_skp0_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ac1a3b159db927b2375be87d8c30e1964</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_rx_is_skp1_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ad5056637962d483216e709f5aa50951b</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_gt_top::pcie_7x</name>
    <filename>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>get_usrclk2_freq</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a09d12fc003c33d3434fd6e6dfd038a0c</anchor>
      <arglist>div2: string  , freq: integer  </arglist>
    </member>
    <member kind="function">
      <type>string</type>
      <name>get_lpm</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a499732cf4b4100ca2722453b10d4e552</anchor>
      <arglist>simulation: string  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_ei_delay</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a72aed1796637d623de1335e25394becb</anchor>
      <arglist>simulation: string  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_gt_lnk_spd_cfg</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4b7e388e97d96f609dab3f5b2ad59c81</anchor>
      <arglist>simulation: string  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_oobclk_mode</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5a092554ba820835d11d75842651a0f1</anchor>
      <arglist>simulation: string  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_182</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>af66706b70dce56ebca119b77127cfb6d</anchor>
      <arglist>pipe_clk_int,clock_locked</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_183</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a66eb4a050c2770fa140ad0e917059e5f</anchor>
      <arglist>pipe_clk_int,clock_locked</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_184</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1f65e762fa03e8c60496a14efaa79cb0</anchor>
      <arglist>pipe_clk_int,reg_clock_locked</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_gt_rx_valid_filter_7x</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3e92af3982cfe70e156969629f934e83</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pipe_wrapper</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a10b5ee72392767cb157030b9daa6568b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_usrclk2_freq(   USER_CLK2_DIV2,   USER_CLK_FREQ)</type>
      <name>USERCLK2_FREQ</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a293d4fe664b0f67e2e55a63723203006</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>string  :=   get_lpm(PL_FAST_TRAIN  )</type>
      <name>LPM_DFE</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a444f4250352865a451f53943c21ca081</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_gt_lnk_spd_cfg(PL_FAST_TRAIN  )</type>
      <name>LNK_SPD</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7be991943ec50277c6124c99bf79833e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_ei_delay(PL_FAST_TRAIN  )</type>
      <name>EI_DELAY</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8e1e29b833be277becf88693e272bd3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_oobclk_mode(PL_FAST_TRAIN  )</type>
      <name>PCIE_OOBCLK_MODE_ENABLE</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac3ff414ad77acf9e5cc28f5688b42262</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector(( 18*   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>signal_z</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a44e214000ccef3bfdead509bd2dc0641</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_phy_status_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>aff96675dbd7721550a6c88ce66e7a4b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rxchanisaligned_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9a1e0bd28daadc6ee9e68aee406652a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>gt_rx_data_k_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad5497ff7ba25f9953360ad0398cac39d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 255 downto  0)  </type>
      <name>gt_rx_data_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa146802620858b42dcff51a4adc67759</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_elec_idle_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>adac3f30cdae8866947ff0e808e89e404</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 23 downto  0)  </type>
      <name>gt_rx_status_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a38855bf3f0a86602761b8289d4603d02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_valid_wire</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>aabf724f9dda2cb40d66799fa34ea0f48</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0d8b604308a796ce21d3710e0b0d656c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>gt_power_down</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6f049ed58b0a600a6c807a3ae2f164b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_tx_char_disp_mode</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6b201071802c44e4a5fdf2679ea074ac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>gt_tx_data_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>aadee7967111114ae69906c674dcf0e14</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 255 downto  0)  </type>
      <name>gt_tx_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4bbfc239531f797563340bd47ca48ed8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gt_tx_detect_rx_loopback</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a46b2fb647e2eae173d3365a6ae955551</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_tx_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad9fbe117cd951d03761d7153d18823d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_elec_idle_reset</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab48c0e58d7a1311bc5db8e0b3344e5a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </type>
      <name>plllkdet</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a845f0eaf2d9adb42bee471c12488a3fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </type>
      <name>phystatus_rst</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5e56e06da6a308a98f7ed138de79f08d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>clock_locked</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5af598e7d16dfde220107b9535b16719</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rate_concat</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad1d09530d208c7685788f0148248651f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(( 1*   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </type>
      <name>pipe_tx_deemph_concat</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a813a74073db9ef07ba23f55799fa2949</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>all_phystatus_rst</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>af4c87e7bb88fc67fd52128076e97a731</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_phy_status_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0b58fe5e039bf1240f0c04df20ede86a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>gt_rx_data_k_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>acf3cb89aae410c7736675bb0d4d1b64d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 255 downto  0)  </type>
      <name>gt_rx_data_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>abded057dfacc271fcb4b79c76a6d64ec</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_elec_idle_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a287cbe0d8fe359c1e71d1997cd046bdc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 23 downto  0)  </type>
      <name>gt_rx_status_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6a44e5d11b8f523575fab3976a3fd4d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>gt_rx_valid_wire_filter</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1eba9eb3585d03804a92b3581f88fdf8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state_q</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0cb5b5879348720b3db5a83e1bb1c08c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>plm_in_l0</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a11e21f8700ae183c65fa048d03498b1d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>plm_in_rl</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2f1a7c250b0a27292ef5c9994641d801</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>plm_in_dt</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5b0922df30bf5a3a86362aad8aea26c5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>plm_in_rs</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>afe65d6ab4d3b8a1d427e591f073f2f70</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_clk_int</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad88d14a30932ec4dd1c170fd10b2102b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>phy_rdy_n_int</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8d7c13597c544bfc4a500f438648ae83</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>reg_clock_locked</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a97374bb1a3e8936dd4aa3023c8d84bd6</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_gt_rx_valid_filter_7x</type>
      <name>gt_rx_valid_filter_7x_inst</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9e63148c6dc74c2427396ffec0651e00</anchor>
      <arglist>gt_rx_valid_filter_7x_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pipe_wrapper</type>
      <name>pipe_wrapper_i</name>
      <anchorfile>classpcie__7x__v1__9__gt__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5a80c16fced76d54a33f415d6760066d</anchor>
      <arglist>pipe_wrapper_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_bram_top_7x::pcie_7x</name>
    <filename>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>cols_tx</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>acf34e557d69e9c0baf1e2adc9fdd8bb9</anchor>
      <arglist>CMPS: integer  , VC0_TX_LASTPACKET: integer  , TLM_TX_OVERHEAD: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>to_integer</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a684173627e709ea197d5c1c425712951</anchor>
      <arglist>val_in: bit_vector  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>cols_rx</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a8e9fb88328aad8f38d3e50ca90cda0b5</anchor>
      <arglist>VC0_RX_RAM_LIMIT: integer  </arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_brams_7x</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a1aa879176274cd69515858f420c2a9ec</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>ROWS_TX</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>acf9240b4ddeae3640dcc7b5b03007296</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>ROWS_RX</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a2f7c2c3b5037286dbbf45ebdce77d094</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_brams_7x</type>
      <name>pcie_brams_tx</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aceaef9df7646dc9c49ef621e7f010558</anchor>
      <arglist>pcie_brams_tx</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_brams_7x</type>
      <name>pcie_brams_rx</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a2141312cd237cdb09329122312bf8615</anchor>
      <arglist>pcie_brams_rx</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_brams_7x::pcie_7x</name>
    <filename>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>get_dob_reg</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a1843ba7d279f2be2965a15c01edda0e8</anchor>
      <arglist>rdata_lat: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a98b5f61ce478441a67f3170a21755735</anchor>
      <arglist>num_brams: integer  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_186</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a234a3e396659d2f166f0cf3219b37b6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_187</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ac37fb1509a4b5db73de2ea8dab85dbf5</anchor>
      <arglist>user_clk_i</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_188</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a28e662bd8214f27583c0f930e3ed6d1f</anchor>
      <arglist>user_clk_i</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_189</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a19e1dbbaa24a96d0d365f800a859f10d</anchor>
      <arglist>user_clk_i</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_bram_7x</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a45ec3edfbf23830544c5caa656083fa0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_dob_reg(RAM_RDATA_LATENCY  )</type>
      <name>DOB_REG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a9520164724813e9ba1e04a389e97a32e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_width(NUM_BRAMS  )</type>
      <name>WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ae9d2ceeceba479133ea35d5b995343d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wen_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>abdc3c498cb9dc94f55c6ea0abfbb59be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>waddr_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a8248cb396da83accc5ca3a8053812f43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>wdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>aee1c15831c081f66b845915b04cafb9e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>wen_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a0c093c3712434dac0e345c2cacd64959</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>waddr_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a634547f44266e1158cead5f45f60f209</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>wdata_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a5f31294135b118c0606d889361dc205d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>ren_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a5d61a9ad73524887898f2eac2df28846</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>raddr_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>af172e41fa9a30f4d04f0e3d0f71bd8e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>rdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a59d9af3ca0c14c01783751c0e50d4f75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>ren_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a4a21d74fc73dde49bc02e45b953f1a6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>raddr_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a4fb9edcd4909bc9d486112bbc38f6770</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>rdata_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a113f04645c0bb18d9a0f4762abcf67df</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_bram_7x</type>
      <name>ram</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x_1_1pcie__7x.html</anchorfile>
      <anchor>a734379e382de4feb0dce07cb1061ef48</anchor>
      <arglist>ram</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_top::pcie_7x</name>
    <filename>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</filename>
    <member kind="function">
      <type>std_logic</type>
      <name>get_slot_clk_cfg</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a840e414c276a59451f4b4fc79e4daa74</anchor>
      <arglist>lstat_clk_cfg: string  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_194</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3ce1d85a88fdbb20e03f34bace799ee0</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_195</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae9cebe7aed61365a77b633e985954c49</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_196</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab945581bf70ec54172215eede0205ca6</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_7x</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a79f8ace659c38a5d06ce7689d237b85a</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_top</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4fba5a30dafb4d7838108bb761cb7f5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_pipe_pipeline</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>add3e4ab9f0903bccec6f2f60abe6ff3c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>trn_td</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a40e96d1127a70f487feaa2d8c5aa9b77</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_REM_WIDTH- 1) downto  0)  </type>
      <name>trn_trem</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>affda83068fee3062a880636574cf47a9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tsof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a05f7da876e369b93fac984c58720324c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_teof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a999c463717fc33bcf72e91901bfcf6a2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>acb5d02ecfbea645ad0002a5f69339cd9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab3400de280dd9e814b6cff4e12a5a185</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_terrfwd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a84f48d3328e7ab37cf3f7b5c892248b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tecrc_gen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6bba0efc6180444a36828ff1aeefbbd4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tstr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a711ed4cb26cfb3919cf14025bd8f9b4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tcfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>abf470f693e4c1a375bf7137c2c67ce7e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_tdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adae9633e825e043aaff114216d060fa9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_recrc_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7f3c133375f1f60f3725bc54d50e5d75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>trn_rd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0835eb199b35cfb181c9cb699a11ab95</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_REM_WIDTH- 1) downto  0)  </type>
      <name>trn_rrem</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adbf472b0aea040b10ca2d937af1c3fa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_rdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adfed810800c17e0fae9d9eb11e6a8fdf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_rsof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7aee7087e888bcad17237b93c7ca6ae1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_reof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a618886f94cd2039fd71e0f1b088279f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_rsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aaa5e22913bdc8e18fbbdb64a172b0326</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_rsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>afd11940454c4ea0df2ac8eb4ebe13148</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_rerrfwd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aab7245659080ff3fbb9c6dcf294e518b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>trn_rbar_hit</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac9669df3ddf6c2b041aadccc859ae0a2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_reset_n_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac3b70893118dc2d692fae32f75edb6b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a186077f1e5f9a011f53af6f34c1b36ee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3400c21aa7642cb9e2a064edbc407973</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8d96bdd8d72b9daf3047061b00eead2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab6243f80dc2bdb131efdf1016736e2ea</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0644302af81474ffaf87ddaca3eefe9b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab50859f9a202ca76b242376339ea0c2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adf3366f8804daf41ed768873382f8936</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5740a24aafd34bb092fec17b87b8495a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0992670842790d219f1757a8a7f7d6d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aae911a74cc05dd3d198e753366d132a1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2ce746d2444757fd028b8b10f008a9cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6117ff1169f274350e965045b95dd2ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac463079e0445d4f4700ecfa4b29c4fdd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0c4b6ecd403587747500781170591a1e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2625efbf9fa92e787c34354341468bd8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7cdbc1247dab2961a7e206ac8892da88</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx0_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2e7b1da8639552e6f51cb9f134d80f52</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx1_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2999c03ec277d5b46b931f971433615a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx2_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9f9b77ab9e51ceb7417aa17757bb7ca4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx3_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9a7d53af0948a983697f38339a987115</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx4_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>af4a0192916a177154e0a3de4bf22085e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx5_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1f95b1dd24a6b95d7b25070290e286a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx6_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>acdf45d2741b67e614eb4507b3f1c3ee7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx7_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3603ce32e3df27a320fb29a03268de41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa73aa76a496b5cd12fc1e6946ce5a2ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5dba987f98cc4e738133e7bed28c4140</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae4a9efbc94e0cdca617435f74aba6e50</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2c23233ece1e80bf34986b947bc93cb3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adfbd043d7d4b6e1c0f9a5f1e201c91a7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae4d11391bbf4f5543cd7c0ea73fe3da9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aaeae94ec65d8b4ec3781fe8b260012d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0723183aca541f997a1bfc20240ffb0c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx0_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>acde0d1341ed886af41c8e200228add4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx1_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5650232cb2ad025f2e559a2de7c39d4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx2_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7b8dae875b17d30c5c60d6758967527f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx3_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7dc617ee7ac3deec2ff982bfd650c13f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx4_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a937096677d8f1d614f8cb32372e7c650</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx5_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a474dbdc0681d9bd4087f347331bc0d02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx6_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa6875c13df8663b19650eb051cb4454c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx7_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac2cc2edc83d17eaa696ae69cc6b04a54</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a636eebad39c3bb5839372ac75db45674</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1e112442c6d6a9e95159664fdda8e3a1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>af4486d625c0b24e9a80ffc526e092cb8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>af33ae796e86c0768f60640a8632523c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a318d2d27e56772afa2f0ed1aaa8ec14a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a721762d061d26e6d27f23def1290660b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aaa9ca344070ccef4b8a8c7735b8655ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0547bf9e54b728668b4a9905d181b636</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac3a8818223fbc358384b8afa166c4f22</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>abe1cba71e1f66370ff5dcac6a9295d62</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2d8f83542700dbbb37c36ad57fc00baa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a16f1a074a17d81d3dc5366b8923e022c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aba5378bd54b3ef34d6ff4067d00d9da3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adb7600fadd75dc111a8e1afc3658991f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a22013606ce6bb15c204ce4feab89aced</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a532c2e990e8aa444015d2a615cd4a16b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_reset</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a74748b7cdc4a848e4f44b02ccebdaca2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0b52bf1d6169bd3ea2b0d60cb8721892</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_deemph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aeaee45ebf1743f72ad45cbf6ed24e79f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_tx_margin</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa0e8c529922c475c816f251cd2392e86</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4e3ed6c1dbdf7b5aac7b41923576914a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1a83dc1b0dde5b6a1b82c4e6f2ac8568</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a83d394fe1e1f3dd1d1c09dd60dc3ac0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2282286738ecc33d547b3f1b194d4b73</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a11cd2a81f78670c891e89ba15c92dce9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a50854eb1179f947a60bf269a689e35d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>af86c5de279484f9207fe6b0cf5a91b8b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a21a73bfaf5287f936448061cfd7eee05</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3d430632c7b5b4f581df0b41c531e400</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac0958dadcdec3dc694550c45ffe956ad</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6159e665f9dd2859445c538e729126c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a60c334bc01346f28567a3cf250a9ca1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab1ebedcae7ab031eece9fa3b2a813c2d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aef74e8e25bf089dfca570292448afeac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a93fb39adb199a8f7e32f87eb6eb04b7b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9aa5b31b3a55c118c670e8eca4ae75e9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a54be776146c6e029c4cdd0fe1acb13db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a013bd62e1d054950a5c5e613b3687fcc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1022f61188e68e4f74b0bd8c9c0b0eb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab8dc2da1a043c11b9509e8d1ea7435ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a93bf01e3dfcda608ba6917473b3c7345</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a22550cb9e7af760cbf0cdccea44c77be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a57b33174345ea5e3d3989e9a06a79f2d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5907d9f3e70c170c918a54f8e0168fa2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx0_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0b4113cd69e163c5067d07c471b176c8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx1_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6a9a9d97682f20e1d783031e4044cfc4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx2_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8c0cb1b79b701ef91a806594257c87a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx3_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adeb8a1d1f9594a509afed9024acb2b11</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx4_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4d296663ea0d0bfd8faaaceb6417fafe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx5_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a93d3d8dc87ccf66102cbdb90cb618c89</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx6_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab2a44f6fe3e949fc679cd6261733e854</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx7_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a190737fbbb66d4c8456732a7a7c51112</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab4b7b0ee60e55d811d5432ecb01a58d8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ada46fe59cde4358727cd5b1b742d43f7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6f6952c5f055356e7a2031bf687118b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a76fe2a4d669d331aea45be65063e59e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aee6e14d818d01195b69ddfedf55157a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8632450fd208eabad8823abfccecb519</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a04232a4fd7839953727b7535fc681cbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>acf05dab53a9d1ccbf6a4ff912ca72adc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad27d02299d9b8a3c6f67a27a1647a632</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a22a2da5bf272c4b5a68a896eb206655e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>abed91238679391abb0809ead2a2d6bb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa9f5f4cab4dc7eb80a4257a480b9991c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3468beed6e39c4da22b7f86154d9dafe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5995881e719cb701489ca5083ad5d2aa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a032b21f5abf430f3875af29ea6550911</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a447f43df8e3b6c04ac78677422350436</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_received_func_lvl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>addf944773ddbd6614a1d316ae0ec1252</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3bb02cfcb15f5c6be8afa7df08c31d0c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a549b7a21c3fd1082abca702493ba3f16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_bus_number_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6969daddbc39fe6798340c5e586c516a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_device_number_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9d98cbd92b5e3754a8404b5ae31ad0b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_function_number_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>abe269f5a71c3f7d254702f447ba168d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_rd_wr_done_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a35a19a73fadb54a9c6716d181a2eff5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>af9c813078d60514287d9962a869000f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_aer_headerlog_set_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae690d7bb6b726593c3989380185514ef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_command_mem_enable_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a89a3c50bb34da34342cae83e96e54504</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_pme_to_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>afd338f7aaca39cea8f1739ea9fbaee11</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_command_interrupt_disable_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a38efe620d6b0769e9180cc86b26f9063</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_command_serr_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa9ad999656ba2d638576ddc37f544737</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_command_bus_master_enable_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ad0744884d959f76a3ab241b46422d15d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_command_io_enable_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>afafbbf9650bd5ebb7e3997a8f155a8e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_trn_pending_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2963401b6da15794a1ee6ad4b44e3a60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_status_ur_detected_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab48f265c458db4f4d6ad208caba69518</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_status_fatal_err_detected_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aaf3af6f179f6283fd781f7b7446893e9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_status_non_fatal_err_detected_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a793b6713bdb65840caa35ba2c68eea68</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_status_corr_err_detected_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5c1a7be1597466cc452cd21141c7860e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_non_fatal_reporting_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7759b9577a57bfec9af1b6a26ae45fbc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_fatal_err_reporting_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0c01d91aa840214393a0de50280ff7cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_corr_err_reporting_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0b6605ca17ff5aa2bf306b674ba896f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_ur_err_reporting_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae9d5f8ec0c7deaf9983aaa247fbb5e7c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_dev_control_max_read_req_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a53045584648dff1ac03a979ccf033e2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_dev_control_max_payload_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a80ca5952b5708e0c8557096490d3fb9e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_enable_ro_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a597391efa3eddb09699e6b1fbc15dfe7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_no_snoop_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a74772bfedeea0561f9592f8f119ac689</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_aux_power_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac905a5c584472d5a4d35cd664be572a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_phantom_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a42d96094d6ea9fb985383f2e63fb3b86</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control_ext_tag_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3f1d53f6bfe7c7b59e433bae5c191cb1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_status_auto_bandwidth_status_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa98df5c4f351516a8aae600b1917d575</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_status_bandwidth_status_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa310bd262b2eeb5a0753ba98417efd66</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_status_dll_active_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4f49d58e355ab923a0060867cb2879c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_status_link_training_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adcf4eda7695826b0b76907160279cc30</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_link_status_negotiated_width_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6f0f79fdcb2889091e11ed6ab3c907ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_link_status_current_speed_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a84e75fb3b41316e911c23ce043e35b1f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_auto_bandwidth_int_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1472fecc82b7571ade770f1f01f9586c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_bandwidth_int_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ac835920ba0ffe69b309d23d16d7711de</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_hw_auto_width_dis_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a0149e6707066443af85a62b22049cf99</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_clock_pm_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a63c0a7911200147bf153efe12af9568a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_extended_sync_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a7ed9df2d08cee3b553b097757a066dc0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_common_clock_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aaa92176cbc63dd669e2b611f5a591452</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_retrain_link_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aecfc479bd648f972c68736947d6bfff9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_link_disable_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5efcc6f694b7e39aca68ea5868a57706</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_link_control_rcb_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a5e40852106add2f88daea17d3c15e280</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_link_control_aspm_control_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a39454f8195206d3c1a603b751e353777</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_tlp_prefix_block_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1cd7f2578d9e208a6b25d39f29399c34</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_ltr_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aeb0771e20f2759b51b9223a8af6f6430</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_ido_cpl_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2d31ed581319fa7cf3d12c0308ba183a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_ido_req_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>abb16f2faf7a674111f7d9226dfcc884b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_atomic_egress_block_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a205d71a93bf5bbf7419d7e31f5191fbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_atomic_requester_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ace98db8ef538d3c5fc50afe12888cfac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_ari_forward_en_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a190986bb479179b40ebdfcb1f225007b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_dev_control2_cpl_timeout_dis_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a22ac5c9d9bc3fd47dc4b8a642745c190</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_dev_control2_cpl_timeout_val_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>adf6c8a37ac79a3ba140bd916e3ff0c7d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk_out_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ae0937ef5f792259b07ec3af18f887d0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6e9341e864205d5e1b3eaa0e46f3511b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_msg_data_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3035fb731289b416e1d92f53ac5ce18a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_turnoff_ok_int_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a6bf17647f6cdd4fa169017adf3a3951a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_turnoff_ok_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a1cf9f0b5ae1e306489cc9132073bf4e1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>phy_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>aa270964ea755b5ff94051fc3485ababd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>tx_buf_av_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a9af7179c3e547fa3bf035bc4700b6e4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_cfg_req_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab379a20f9873fc3b9ec7b73c7e0a9d9b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_pcie_link_state_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a4b09ac5f44264bd1e9374311be6b8848</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_pmcsr_powerstate_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a2c55716e8dfa88fdba5becd37878da6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rcvr_det</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a3432c58d69b5ef51f772103afd682e4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a029e1647294601e1fba7393141457956</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  :=   get_slot_clk_cfg(LINK_STATUS_SLOT_CLOCK_CONFIG  )</type>
      <name>lstatus_slot_clk_config</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a22c019ba84fe993ca683c16f3c27e3ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_top</type>
      <name>axi_basic_top_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>ab8a21e8cafdf8dcd048f6418a0979496</anchor>
      <arglist>axi_basic_top_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_7x</type>
      <name>pcie_7x_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a8732f4c349984d1f5e8d7d1e23bb0fb8</anchor>
      <arglist>pcie_7x_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_pipeline</type>
      <name>pcie_pipe_pipeline_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top_1_1pcie__7x.html</anchorfile>
      <anchor>a59401ac669806a0fd71cf1c7a7ca203b</anchor>
      <arglist>pcie_pipe_pipeline_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9</name>
    <filename>classpcie__7x__v1__9.html</filename>
    <base>pcie_7x_v1_9_pcie_top</base>
    <base>pcie_7x_v1_9_gt_top</base>
    <class kind="class">pcie_7x_v1_9::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>CFG_VEND_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1380da3b8426cc84074bd939fbb67266</anchor>
      <arglist>std_logic_vector  := X&quot;1A4A&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_DEV_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad4edf0f83b753bd3b324b722515f5099</anchor>
      <arglist>std_logic_vector  := X&quot;3000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_REV_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a33506403fb1f1463410d116b2b46699d</anchor>
      <arglist>std_logic_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_SUBSYS_VEND_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a76003b51f02a179d76ad2c9caa023f10</anchor>
      <arglist>std_logic_vector  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_SUBSYS_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa124a8dc61c98eb04cde9b98c09d1da5</anchor>
      <arglist>std_logic_vector  := X&quot;0007&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ALLOW_X8_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a73b4b8eca59542074c76f0e09a4bbbc7</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abfcce4086868bcf417f85130bc51fd59</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7625a4f9178ec8f5d5721be802bec140</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_CHECK_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a346ec2a1eb7ab9515972ea1c571982f0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_MULTIHEADER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6d4e4f2f41f1268c1292b01ecfb25444</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4e36c49e74e24aae89f4ea4816f676b3</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_OPTIONAL_ERR_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab895ca190e1158ea6e2589b7fd5bdb7d</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae298f81968433d760722744b72301463</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_PERMIT_ROOTERR_UPDATE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9afbefe9d035fb2934d08e701ff0e4b9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d67ce91ca5320bd85af0a22291d931f</anchor>
      <arglist>bit_vector  := X&quot;FFFFFF80&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afe36c6784642bf3ff7df8cd654fe69b2</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab0b0ba4a1ca5f9b6c5d51a1f88c37edb</anchor>
      <arglist>bit_vector  := X&quot;00FF00FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae39168581000ad7f741bc47259e4bbc4</anchor>
      <arglist>bit_vector  := X&quot;FFFF0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae476cb5576717ccb77a0cb203958b47b</anchor>
      <arglist>bit_vector  := X&quot;FF00FF00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa2bc4468561da4b303ead1c7d93219d6</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CARDBUS_CIS_POINTER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aea8843eafe68dc3c088dc30f5bd36278</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CLASS_CODE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0898897def46f2355beb9aca8e191efd</anchor>
      <arglist>bit_vector  := X&quot;068000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CMD_INTX_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac7ca848e1844f1d51e19b1a379a18dfa</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_DISABLE_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3cd2114c3fd79892f031559ebab1a5e0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_RANGES_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3f3813bd39f1a3520433b4fcb830c55d</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L0S_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a000df866adb2b951de8b6092997a2dbf</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L1_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2924ace89e98924bf7da8291fc28a0c5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_EXT_TAG_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac2e183e225dcd2431697fda96c9bc5fe</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3dbbf0c9179aa1f3db84370c391f5265</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8d1ebbaeedd8bc71725871b8bc167ef2</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ARI_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaf05034163e6e35dbfa1793a0551a40e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a108270d764a85ecc9a9f67e20824f2a8</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a78a2b3bcc3026f52d2c0f385e1b2f9fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0760a1dd123ab80e9b28e0a320b5d47c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_CAS128_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aae95d33d0c1293ccbb5dd1353304f1c1</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_TPH_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8c06d4696360898fe6026763b03dcb73</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_EXT_TAG_DEFAULT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac1cea833622a728e1f0c72d7d85fe371</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LANE_REVERSAL</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a820c64389d63534d20d5efd1aa37f541</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_POISONED_RESP</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2f5fac8ae6cc74c9e7bf6f7894ca32ea</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_SCRAMBLING</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aad068a517345fc2372e6885e655c7825</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2a4da9a3ffdb03f8a7a3473aa6ef72c3</anchor>
      <arglist>bit_vector  := X&quot;100&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abbb2640c95ac6deac74e6ec190bbb902</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af2498a3231d5aacc242a9a1645bbb8c2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_MSG_ROUTE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acd06ad41d53572f426075dc23c52d49b</anchor>
      <arglist>bit_vector  :=   &quot;00000000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_RX_TD_ECRC_TRIM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1882a7c195a5945899f0eb10845563d7</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXPANSION_ROM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4105cfaa1a249a890430a949ef62bde1</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae377c1bf842bd0a6fbe3a3986a63cbb5</anchor>
      <arglist>bit_vector  := X&quot;3F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_XP_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9ea73e6dc15522976caef9fe083e0d3e</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HEADER_TYPE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a422b876ba0c6c48ff3f8b52361c9c97e</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_PIN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aca1d06e0bb46782173be3d3ab10a08be</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LAST_CONFIG_DWORD</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af1b2388283d8acf12a098421d9f831f4</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_OPTIONALITY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae3e981cf9e55e8c57d000e4ed17a94b9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a37872f132635595538d18663f31b3db2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>add4ccb734ac4a9045066adfe3cd044ad</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a728fb34740372077234388aff555a855</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED_int</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4d9a899d8bedd163882715aeb105aeea</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3a37c6bbfd96291c232352966f1c3955</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aba188b00c671bf7160f5c1734142281b</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_DEEMPHASIS</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a79ee37f145b8117d886892ea5ef0859b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a20b0a5f01a9325610a316e81507ade52</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7b5690cb01a4fc65ef50e4ebdd9afd55</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_STATUS_SLOT_CLOCK_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a58e320879c4ba35f713fd7da1a61deb9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acea632db85a801b3f50fd823775b94eb</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8839f99175eb67c3ba80f1cca1ab39e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9c88fede58239568fa32076956c0bb84</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a887cf590f5b161f77a74e2958e72ad8d</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adc4945ee421c3445ab1d14374db6b53a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a941a67725f2ba21d39a17d3418bb8eaa</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LTSSM_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad9339fea01d5c470c13f7830c129da4f</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSGCAP</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1bad8e6cd6fdcac088f785de057420ac</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSG_EXTENSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac4d72b492575022f7ab85367509d2d43</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a337c34b51b62bb01619870ad1de0e66d</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_PER_VECTOR_MASKING_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4cb304dc45d79910a6f6baf8bc4e3037</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_64_BIT_ADDR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8c1077bf36b00aa6cb8dae8abd05e55c</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab2aed0c8fc2e1d6ac442eabe5ddeb84a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_BIR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a09eb2de0e8744a459669857e44245b49</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a02071e686602dc965e3b602d1e255c89</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_BIR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a784e21932fbf20576d46b303ff8237e7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a726ea348f39680c98ab761b6c00f2533</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_SIZE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5e473a6e1d9dd4a19cb7d23a5134f43b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_DEVICE_PORT_TYPE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aee7da04811212d5f6884793ca8a0b5c9</anchor>
      <arglist>bit_vector  := X&quot;4&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a304cf5cea775c6957379e275526c7665</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_DSI</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a945ddd3c457b915d5c6300324316b4e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D1SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa0255102e4a98e923a7001928a942ca9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D2SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4f46f0517c60ec824a8bcb35537b2633</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7bfeaf3819714672107700de20e7c115</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PMESUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8d930eda2ddb61082bd5b46bfb1722b2</anchor>
      <arglist>bit_vector  := X&quot;0F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_NOSOFTRST</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d4b6cdbbe22f79ffb55ac938805aefe</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af66a9b274ce9a0a72de38e23516c8d3b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adc17d461a6e10fa3b56d5903dbc91a85</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aadba13f5dd40b0515b5ac5ae4d9e4a55</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac0cc4c92b0dcd6856a1568534290f729</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2f84d65273756df40e3d3199581f64f6</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4fcae75b6174cd2e22b0c71b162becf4</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE6</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adfba4ce8261e2b73c71d6fb571efdbf5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE7</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7db8d2787884e920217c4f41a933af0b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adefa1784645b443ed91b91d3284efe82</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a35224de9b6b486c1a33b9f2c21c2c1c3</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afff43e63ebac01249fab76c236751357</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ada8b0003193ba8d12834dea69c73dcdd</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2dc8e448799bcd09f2d390929fda43f3</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7e63674ba0863e6c4ef6e473e3addb19</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA6</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a19cdd8ffb771048f65bbc54476750906</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA7</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0d9c9b1562eebcbcdb38d8d363618f7a</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9f609718daa94c8c22afb38954da7e20</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abbf8dbeb72b2586b75da90ffc1471e2b</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab130b8a7d64a2c4606f215f547b68ab7</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d63a4dae5e924b3c4493d4f55121d02</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaa8010a08151f00493b2b04f0594e26c</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a655a5e4d7685da6e54726ebbba73ed70</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad89f74a34317e7b98cde3ae168973840</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac52592cc6ab7e870b27fe84e7d9464e5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab80ce5030e2418617091e6765cd53bb4</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a69e18bc4afafdb8e23cff195fc718ec5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a99d7eca132e909f79640ebfaca70316b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a702f4463bdd2cedba5a6a1d354787231</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a34ed87d0ccd20fc4bb1ece8327a40f9b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a667837cd88d17effb1ea682cb588619b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af675be4528df9a00e849a9099380f7c7</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2eb9888f4d3597f37b27278583d64e8b</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab57a5f63a0dc07919c7cefb52d20d841</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acff1bf7572000ee92be408b5d503de56</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aef70192dd0bd4c976948a8a440c00930</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2bf026fdce1bfa19741630d5c89f34d9</anchor>
      <arglist>bit_vector  := X&quot;00001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_NUM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a23e3e6366f8455d1ecdfb5dbc7b7fa13</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a08b6f7c8908e6b48cfa8ed14687e45a5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK_TRIM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a16c5c4d170c84ddc2ce7b356b351cd75</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a76c91683d6479bd72076b38a9b7b50d7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa9c987f7aceb4dbe443c7a7f197577cd</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7408964d0dde7f45f0c0b1b79471569c</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a488422465e68e616de690d34cc58bf1a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0154f424cb7b7b2ec149a47c526f98f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8499d14fde9ac56a72b682171365b133</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8ec93bb93c27bc28a28890a6fb7a4723</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_NP_FC</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac603f1fe358ade84daaadf26fbab0ff8</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_DW</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a43117ccb3b2158b84921caced3210daa</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPCONFIG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a59e7cf41bfd1db37cf0f5a2315e9bbdd</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPSTREAM_FACING</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a13495b23ba2d293abdbb7b1328d9ae03</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_ATOMIC</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abb9ea525d76cd7b5b52f09ee373d67a1</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_INV_REQ</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a52f7384e2c599b924379ce8cc841a09f</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_PRS_RESPONSE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae9837179d5ad479b7ea69c2e34e6b9db</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a44f50ee2bd2a2f31bc1e6344cfed36b5</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a372dd0035ac62e940492a33e312244c7</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7635f86692b8f7b87d53da019ebe117a</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa977fbfbfc07da763be63e797e0e4306</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_REJECT_SNOOP_TRANSACTIONS</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a692c4194d8f2e1af2875c68629fb64b2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_CPL_INFINITE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aef98dd74a55f90844cf09c15a8cf23d0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a61ae925e7c60233c2b41eca560e33845</anchor>
      <arglist>bit_vector  := X&quot;1FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CD</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6970eb61432857cacad2278e2898214a</anchor>
      <arglist>integer  := 114</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4a02687250272a8281ee698b6bfb92f4</anchor>
      <arglist>integer  := 72</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac18d7524204f34489fc6b112f505a6b7</anchor>
      <arglist>integer  := 4</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPD</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2464fc51d0c48a97a3a23de9c452e0e7</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PD</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7b8e952018fbcd479f38e19f59daa183</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1980ecb8600951ee9921d50bb92bcbbd</anchor>
      <arglist>integer  := 4</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0d5e2c54bb57256a1ce94791a1e63ad6</anchor>
      <arglist>integer  := 25</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7be7b0012c179e0dfdb8bc2e7e6dd744</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6d9a74bdab90ad48d309c3370922da26</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab4289bf8ef5f469b7716db8057b1e716</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ASPM_L1_TIMER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0126714b296cef6eb74d6627bcb7201e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_BAR_FILTERING</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a252aab391ecc709dae6e125e98d07186</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ID_CHECK</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2496905547361cf333314b5529ba93df</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_TC_FILTER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a43c4736211216f0b625b0ada98db19f3</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DNSTREAM_LINK_NUM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afd695cefa742904ad967be643798b3fe</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a24644dd15bf9d53f0752ad89a6905a0e</anchor>
      <arglist>bit_vector  := X&quot;0003&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a03f740dc4c704eaa8d46048076a8738d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENTER_RVRY_EI_L0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>add8a7e5b623b5361461fcc0f4eb5e241</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INFER_EI</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af2718cfdb341df44c151b6d860487bcf</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IS_SWITCH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a681fd38dc98b17c2a867d9d7aa8264de</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab0935f0abce0d1f091c79019f81b29ce</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_CLOCK_POWER_MANAGEMENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abf056c8623d086037bc6d56ab95d737f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab10b8515f0522121e1eba1227e389c95</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a25c94b6a76671938315b0cd82396480b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad775160ebaf5ba1bba7798746a18f84b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6738007d59327e702ba14ec625694380</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a31f468472334832294a4ad5dd2ab7fb5</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaa8ca03d9373af8ce38ef74eaea2a3f8</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8c2d3de18c860e8f4b8442c14c1cc92a</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a845672f8955cddebb92a5e548e28bf71</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_RSVD_23</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2895f05f0b51117c5a4f2823283ab6e8</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CONTROL_RCB</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abe57e6aeb8f6cbb71be50e51bdd2c27c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6be1be578036c43edecc01babde104bd</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeec8be4c206da1fa0490b45f5f5217d3</anchor>
      <arglist>bit_vector  := X&quot;05&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a426e1dee3155a88eeecec289a0199d1d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afd9959f12ae9e0008d809265613cfe06</anchor>
      <arglist>bit_vector  := X&quot;9c&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a14499ff638f05fcc6956dbf59c93a0b5</anchor>
      <arglist>bit_vector  := X&quot;11&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abf9039040d8e6cc9a316164b41c7007d</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0cacc950cd9ac12ba395d4593841ae68</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aadc61f552cbbe50582b5deb1247ee1e0</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa4f1a71a67cceb0a8669fdf3bcd29293</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac5253b994b05c998727df8204069209b</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5954794aa87827c142094293cb3a493d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ade14cb4698c69cf0114648fc3cbf1b35</anchor>
      <arglist>bit_vector  := X&quot;10&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a59dfc5405796cad1dcf42b46afe5629f</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a27dcc219a2786a6bdf65bf598312ba99</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_RSVD_15_14</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab16b087f13c39de810f2065674de966b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_SLOT_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aab3f58cda8d1da344b7617e3aa91a27e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_REVISION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0b52e84d846700cd6093dc709f1c3179</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_AUTO_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a65a528bc89bafde395e767a58c82df67</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_EXT_CLK</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af113ae840234d78bd5ab924362e56b29</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a68692e202f3875548a02e0c38e59396d</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_AUXCURRENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a99ff67c8344d1ea4dd253e2a9e6752f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2df6326074bb0d78758b64adea3849d6</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9bd6e28986e255cbd0adc4b25ddb9b15</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PME_CLOCK</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2e316acdde0249d86cf60a90cba81a0d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_RSVD_04</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af741a47b9ced723b9b6b21bcc21731c3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa27fdf2d8df79c4f6a4a1131e961deea</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_BPCCEN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af71e6fd9bba57fff9befddb8125ba28c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_B2B3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af54ab991ffbf7098c528597e46deb55e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROOT_CAP_CRS_SW_VISIBILITY</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae8e94a10676cae37e922d01997466f98</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SELECT_DLL_IF</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeb0059ffa80a255f7656c9f3ecec845e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_BUTTON_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae8b20082bf628f2c014aee4b05e01834</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a23f9c5f401bbd9a46c4f74780ad8e31f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ELEC_INTERLOCK_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a32c8fc21d997083e18a38d498661e0a4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac1b5009de531be4d121e8e0ee51acd0a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_SURPRISE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a59a639157e5d455a80eb5f789d834c2f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_MRL_SENSOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7a8a5f9c90b776761a448eb3da125e5e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4dc7c3002ff4fdfdc24bc1e59306d4a6</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_PHYSICAL_SLOT_NUM</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af1cc80a5c86e2a13ec716668bceca12c</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_CONTROLLER_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d75e810922e4bedfc0f7d65750d6810</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a44db4ff1d9c2e05e80eaf0494d957903</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab67b66ffb4fbeb690c455386a1192e58</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aec8ee90332ac011ea938a2e1be2ca2bb</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8614699c8aef7622ada70b253746b04a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a92808159cd9f8472fe685164cb39a8d9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a225ece67b03bd26db5a89899419c3151</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af963400f6304e2d7d1f1408891f9ecc9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT4</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aff22ae1ebf02d32b091f44f383ae56aa</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT5</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad5b2d48904d8cdae55bcbe4cfd9a3354</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT6</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aacf1cbc669778ad9c20a93477e5cf72a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT7</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a86df043f3056d39ab1d498ef2a048a68</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT8</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aad71fc796c09191f4e4711cdcce030a4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad3b1c0787748923e4070fba328e5b67f</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a76d4234208e5eab790b717a69a620d00</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d0faafbc81a69225d382ac52c2ff5ae</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae1dfdc77dee13b4306f598c766a63ba0</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD0</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8a3af39822ebb34657e53f29ef7db823</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeae8fc026555daad78b220e63d41b9ae</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6a7cc4350bd14ae570b1a40acb79e42b</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD3</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4e1d829a077f736d78682bf1b723e482</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RBYPASS</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9c961a8e33517514e4465704d2468813</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TFC_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeababf48789ec0cd02cdabed684cb2a2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_CHECKS_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab3ee8e7687dc671557300c0241f48f43</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXIT_LOOPBACK_ON_EI</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7a4fc933b351572af294c16d1e145ddc</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_ECRC_ERR_CPLSTAT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4be7fd8911c437c24c7dd6a26a390e64</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CAPABILITIES_PTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a11c30ebd431feba4b4367126fbbbf153</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CRM_MODULE_RSTS</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ada2c76ff39fcce669886d673b34b7aef</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6a85594f06e2088a5afc9349d98543b0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acea1bdd874dcfad2b12ff546352a9da9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4646a48cef2b244f43405074846df1dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ROLE_BASED_ERROR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a23a134abdd392ac72763993e07b956a2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_14_12</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a12b4594c6a1b15ece07fbf3d5c429632</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_17_16</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a80454f86b031f521673483faf243a7da</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_31_29</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0c3c1983283c06a238fe731189d2a99b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_AUX_POWER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa418e316805887d9ac3ba706adf742bc</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6c93b589077e1b3be19e76d4adeb7618</anchor>
      <arglist>bit_vector  := X&quot;0002&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9f3a15394b185282b6430ca5664cbe85</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a360aa6ed573f74da590d870a38167550</anchor>
      <arglist>bit_vector  := X&quot;1234&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_LENGTH</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8723791113e29eecc48f095b5dcef4b4</anchor>
      <arglist>bit_vector  := X&quot;018&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_REVISION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1cc0bd5d66aac6da1ef3f6ea9df28018</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae4d8deb2532a23d706b5f1455375497c</anchor>
      <arglist>bit_vector  := X&quot;000b&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_IS_LINK_VISIBLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a07317500e8a26b51c87d0da383d78c0a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a68a77e92ec0be2c21573ce6def1c71ce</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ERR_MSG</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2e4b7239eda6157e0185b44337f5199f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LOCKED_FILTER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adecfeb934903c9dca25d486fe30034b4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_PPM_FILTER</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0275d42465e68956e5e791f4b1de530a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abfed0b364318b7be9ef9cf305af1ab9e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_STAT_AUTO</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a45829e1b928551fecd3f128ccce4b0e2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MPS_FORCE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a754e582e2ba786d85f9e2384066f596b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a70be63098d6c82e007ea57f6e510219e</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad8d9d829d19aa9835ae8e1cdf8f7bd15</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0397edfe5dc5fb3cc3507d2bdf423b39</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPM_FASTEXIT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3e366aecd39df288abc399c0e5e2042d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_MF</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0f6dc236ffb7388763acfc81a45d832f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a62848c9181ee54046bcfc80f55cedd09</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD_LOOPCNT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a941203c120b8666b87fc402d4157d70f</anchor>
      <arglist>bit_vector  := X&quot;1f&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIM_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3ea87285034d96ee6d50c8cc74d49356</anchor>
      <arglist>string  :=   &quot;1.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SSL_MESSAGE_AUTO</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4f0cd6b27998fccf7cb223772b819f5a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TECRC_EP_INV</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a373a46363574083ad92f5a1ce268048c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_CFG1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8c5c018cc8c4e0a91983df7697d68d4d</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USE_RID_PINS</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a440dc4d777534be76474f1a2f2219612</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1b43415a2c8e920c3175c8e01e80f74c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9c94ee4679fe3885da1616a512e41208</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_LTR_MECHANISM_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a497169376007ff1add81e39ec7986c4c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a45163f768b113add3f415650c3af18b9</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afeb28fd47f1f8b255fdd056de9e3d18b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab93e78bf592b88baec24c462a483ba0c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_GEN_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a88786347ceb902dc11f080e18661fa65</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaa079ddd3d560b13dac0ad115618ee09</anchor>
      <arglist>bit_vector  := X&quot;0001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a22a68ce313b04c2a6c62b366ccca239d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a14f1cb19240d79537e5bd44017351e6c</anchor>
      <arglist>bit_vector  := X&quot;0015&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aca8b73b13bf803c6dcdcb06ac0327de7</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acf8a9c81cfc7a26003b27ac13b607d3e</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_USE_MODE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7884625e0320f58f9a6a1718e2d8697d</anchor>
      <arglist>string  :=   &quot;3.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_GT_DEVICE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad39b7d723e207319fbc88406c0c417e0</anchor>
      <arglist>string  :=   &quot;GTX&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CHAN_BOND</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a089d4f0e39fe07eb727e91507da7e5b4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_PLL_SEL</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4c3122934c1c2161682ac53990ba389c</anchor>
      <arglist>string  :=   &quot;CPLL&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_ASYNC_EN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5a9c362e52b4f06a4a1eacfca183d54a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_TXBUF_EN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac3910ecbfa2dd9fd5b17179c93fd0000</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txp</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a00ed0c2c206f1e3856cb9aed1f1dec48</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txn</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af0c70472ed6e68d3174367d18c1dbb73</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxp</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9d5e2dbed2bf9c54b34b82dda20bde1a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxn</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afa6327a37e710761de0383d72b2a3bb9</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_PCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3249d0fe3e57f5c60139521b94edfb1a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXUSRCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a861857823ed5e079ca0851bf190467b2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXOUTCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1c4dd560a18a661bcaa5d1c07be0a90a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_DCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6fd220b524f7fb00abf24bc5a331c5c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK1_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6ec51e0470c9691555d167d26e39991e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK2_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad2fa3b4b2fc544fc249933b0c1d706bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_OOBCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3ca014ba51f0b6c1611f4e46b1b13745</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_LOCK_IN</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a36af111176a0dee61f362f0a75ee5e69</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_TXOUTCLK_OUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a91114c4d2b37903ceb509838684d3016</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_RXOUTCLK_OUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa1cf25cbf84bb5329a54fb222d696391</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_PCLK_SEL_OUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac204838ed41799dccead6457f7a5a658</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_GEN3_OUT</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a663c4a15f1b0fbefa99f7260da61c3c3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk_out</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aafa5065180f3b8bf7f2b3217d4d197b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_reset_out</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6803b3d2e74617368043c741768dea4a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3144a9154c49fdd5ccce84df92e401d7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_buf_av</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7dd1de1a31f089e6439112c3d826d069</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_req</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4b2de73883ccbc09f6d94ce7c8dc575d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_err_drop</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa8b4a93f916d9c0c5a8deae635792d86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a73d97d677c7e257d74b61c1bf00f4358</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2506093ffcf29ae7cebc888e2dce5ac3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeb28c0425c3ac3b7ea8ca63db046d8e4</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a31c3e56764196449564bdb47baef7c26</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a586e1531a442bfd081807a7e4ca99cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a803a6679497e556c1cae884871f45ca6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5caf8449b16e8fab61d7dcd3a758d45e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad56dd6d6b25cb5c0b2c7497b2f149f1c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad343b9e54adb4e27cab1dda7e57fd5c5</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae179f1b61fe3cf73ff3cf1a58c219bcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acf2c4633237a9276ed3eda49185000e9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9e360f3c2d8ac3cdc0c67eb9b3d9c0fb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6e0dd6ed0a27b4f48a837a2c0a32ca5a</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_ok</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a36351f4bfa51d2a76374e8a7f7aa57cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_req</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac1c0a12250eee001522389efd0244372</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cpld</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a272d021cc3aa54512cd1a4941df0d1ae</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cplh</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aba0dacfa8c65dae346c9406400408e34</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_npd</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a777a504cfe4b80f65f9e784fb284cd35</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_nph</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab46827c43b0748ce052e5aa95a19594a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_pd</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0e36979b852e95dbac1af14957f9fae1</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_ph</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a42a3c1cd4fc29e333936fbcf272ab543</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_sel</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab46b9d454502eebcf51221008e15987b</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_do</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aebc4ab7cfe6bdfd4c5b1f2678c998a7a</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_rd_wr_done</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1539e3e1877037e0b7447dab513f853e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_status</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae062536d1dd57f668baf280f11fa9614</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae87e11336678d98bbfabfa95cf55ff53</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dstatus</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1addecf8a0546500a1d6582fc6be0c6f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa2003ac3d54f70edead9d26f6e2c9cf2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lstatus</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac5f2e8dbc4e3a81a1d77a906d2e4bd1b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lcommand</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae066ef767a6f577ee8884eb7c6449736</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand2</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2fed03bd671fc158f48fe0d438253d79</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a527cbdb2435128fa62de2cdee5d52fc3</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a03f9591ddf5a2d0b8259fb3e5e532ebd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad50db7d7a14ee3a7b01fc4f22273c757</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a39fa67bdcaca6646cf71a0936a74c4d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_received_func_lvl_rst</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ade5fa1d59eac974798fd7fcc0f9963f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2c716cc63e427efa00add701dc911d47</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_byte_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0aeaa299de0454697dddd441ad81da38</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab3978426d9a7cc825e4795e76fc86df3</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7d627247e56caf91d30aa2a70a533569</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_rd_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad6b38c7ddec46dfe64e5b307ba1d84a6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_readonly</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a95f71cf01b5bbe015bf8674f562cf07c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3aaedcb0ee57940172c88ca1a6385ed2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ur</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a45228039e16382bdd2b2ed4f3c4a0859</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae7634478b7dce4e1118f2f0f7bde8584</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aac89a6398663981795a7d28249ea27c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abbba3d15a457e43b61ca2eaa9ef13b9b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_posted</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a872d188bb3e73b8a0aec2a0451bc863d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cor</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a27b052a81a32b7723c6e0486c1bcfe08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a577fa30eb6809b95b81527a61ddd11f0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad9c1927b14cb4cf5e45ff36a8603dfc0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_malformed</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab80f2904647cb964909d04dfc3fc4e8f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa0eebddf9cadd4b6055c90d9cbf158e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0ee083fa2f389b8676c719ebf9de2e6d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaadb3e16d3284fda42b40d389ac6e688</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae81a7b5286de4351705645e71b84b34b</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9c96b4c025afff2a279f39ce2a737549</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_locked</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab9f167421d5bb0005f7fac997f8ed60b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_acs</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a46054cd9577acf32d593638ec7ef41e0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a724a810ebb306b778d1f4a7c359dc536</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_trn_pending</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa76809b1dc5ff7c2031d3d4e2a80f12d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a56d849a5e4ca44093b2e512ba0bd1789</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7a3f00bf8a270c5cb8a6fa1bf1ee4cf2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad3facdc636f76f16225ac954dcf93378</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3d882c3d5725b6f390d6a5ebfa0ad949</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dsn</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a91009ccdddf64e0848ba30ab7469445e</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ada91b1d96f526848d9f7a563d13f3791</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>af7119676c146f4fdc47679366b8491d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae3b520d339ba503a95f0bc667d82d471</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a3227ce1e4dac5edf5850ccc8d6a71ccb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6c81fade972acd3b5d801e000deedc6a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a78ddad3b7e2f8ac1f52f625dbaee3dd2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a503d3ce23d813bd98520c5da6e64e21b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a102ebf8364cc87b2aa155ea33cf273ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aad12f49e473ca8f7294e7fedcc0c0ee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a991d316a1ffba08351a20b311b574247</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a23c7b7c866d96bf33fed9bc9a9ab7967</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a735ef62291e427d80f412b9778c9f5a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4c5727640f52127f6e5cb6fad8653f7f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bus_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afd6a046f0f42191913158f9843fb5962</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_device_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5b0a9fb0fd8cb84f9a926cb006b50246</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_function_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5d478b63cd4ab8f91c81a8005ad70503</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_wake</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aebacb2e63f424b0a1562545463428519</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a46c8bc6d337275d842c8f825545a8fcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5a1d0190f77e6a926427893c51c39281</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afdd464304aba3b8f9ffefe0a5cf7e35f</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aacef3c02ee894c348f2fbf213afa27eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_rw1c_as_rw</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a88eab23600b631cdd1b535c6e594551c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9c45d840fa9e48704529b9739ef24dd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_data</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aadf66983b9d32bd2a00308486407a7e5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa61c9fdf07d2b58f862f3e8c7bbc57e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae0ff2378c1189cfb9e806a9731792d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a451fb5234bbe4753c2effc2875dcfd92</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a73c10a0f348d3dc041f7e22e9244907f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2b0c8f56538ec7038bd1d6b1e4565cdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad358bcc1ffe6a110200988a330c6746f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa7a629752c7972fd9e789d0e78f12691</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abae7b81aa9898bc097f2729358dceb3d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac143ab63295700b6a90b09d3a612f4f1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac6ccce474e25b83fdd499b28aaa9c8fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1c303729de70184943122139b64b5dc9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aad0edcd02e3a95d268922e5e48b6fefd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a89a2316e21a8318f64cbb4bba731eb64</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>abca91e011a4227fcaa5166e610ae9d81</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a37694bdb55d21943c3673def268532e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab5da3ddfabe3602dfa0411db7fd30070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a11df4cb2693ea40810467b2290466e22</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a38b21160ecfb5e254392672390fd5324</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_a</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a49c098ea6b4b25116c082ef3c9e545ad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_b</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a39a7a6fb120f1d5da78a9a80110087b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_c</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae99a2012654f505c00463fb16069c43d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_d</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>adc081d070471885653192503788ec79f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_a</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1b462a3ac23228f63ae33cab8c8a1e08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_b</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a36a8038bbf7ce94e3779938fd0120c06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_c</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5453e6668574b5ba4f8fa09dd2f67d29</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_d</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2eee74d2d0d98df36f6b7af841405ee2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a9f7413c1cf7ec490838741749229ea39</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a568bf05040e7d70a124d90c2d1f94346</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab9cc0e215cf7581606a71e0ec56a77b1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aa0dc8a0844b6027126daea0a514392f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a82dbac0ad09c10da2c2bd3f8fd854f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad99c4aae119ed7eaa7d5b38a5bec4227</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5df16d773e4f6ea50dd0472fd9fdb209</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aff10c6004f083259ee19e1367bbfaadb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4a1bd76b241c6bcbcf26606fb79b88c4</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aeff51a0d4e189781c6d7fb756b2457aa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_phy_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aea49f95eb84e2d6978fe7adb7f5e52f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a7b4cd0dfe4ef477296cae8a08d0eb5e4</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a1a1d6924ea15ef92de2e8100773d019e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ad0ca75459c3bc28c3aea38d1738d2356</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ab7d36cfb0a70d42dfb2b7a600348c5d9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ac5456b0b4681e0830e38c737f5359d46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a40bcfd0dbe79da142bebed926fd94a33</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_change_done</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a8dfb7c53d03dfd9ea7d056b487a5fd87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a5ff7f4bcdab21f516f5477df006eecad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a53834b933771f3b26b10df0f6b58a2be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>afd18311bba8837a89acad888a0033720</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a40afd600242dab7df3903076cd91f1b1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>aaec9f92c44df597c7ff4b4de76f7f758</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0fce4440b4a372570bf73fd27b8b28af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a0c1cfcb0478f92bd26a1134baf44f632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a50720aa428b8079eaea9263b5cb430f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a04a659f7d1f26a743dd9534eff6c34da</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_RST_N</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a6825e54cfa73eec15906c5c26befcb4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a58e3f0999ec18489e2130f002f7c6dd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classpcie__7x__v1__9.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx.html</filename>
    <base>pcie_7x_v1_9_axi_basic_rx_pipeline</base>
    <base>pcie_7x_v1_9_axi_basic_rx_null_gen</base>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx::TRANS</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_FAMILY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ab3f22d630fec3e45ea6e1ea6d895c5a3</anchor>
      <arglist>STRING  :=   &quot;X7&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_ROOT_PORT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ad4381c2344d371f3855254a2047e3cd0</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_PM_PRIORITY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ac0538d2d3b3b87bae3e0957ce710cb92</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a00964aff8e74205785315367747f5048</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ad4c7a844e836aba5c3aa91f4aa5f3904</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a2e26e7bdfb1395663acf560110400025</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TREADY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a58e65d14bb66add904c5b9fd8eacf29f</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a4bb057f05f517540905ac0819f54ec6d</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a9931e63b4c27574d4ea23eeaf878ab59</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>ad784a627ed17aeb27ed16a5c9164b713</anchor>
      <arglist>STD_LOGIC_VECTOR( 21 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a451948631b1f222b40e61f55b566b488</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a42b260ea870947858d1d3eb7d54a1b6f</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_REOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a74e3130f234b241d4adcb455128a647f</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>af7014f5b1d2bcce3b3d5ef88d2ad6337</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_RDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a7b08bd8bb5df436dd1daecc0ded7cd19</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSRC_DSC</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a4f68c4222e8ba1f380256e4601b3b905</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RREM</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a32ca73f79fd688f2f197e310e229f4a9</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RERRFWD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a22a0c65a042c99c3073f18c7e6951533</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RBAR_HIT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a92224626fe4f377b6e05ff02d208974e</anchor>
      <arglist>STD_LOGIC_VECTOR( 6 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RECRC_ERR</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a822281f8675c9041d44efbc7440e62ff</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NP_COUNTER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a9397431c94383c0c3d1a05594aefd39c</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a53043afb5f69b3e13a7878d17f3bb4f3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a62c89c3c177738de671c58798150f8a3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx_null_gen</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_null_gen::TRANS</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>aa72cd00bcbc2e82b6593d5eed918d898</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a4d067ba0a89062957d36de24a9098c09</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TREADY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a58e65d14bb66add904c5b9fd8eacf29f</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>aabf81f63fd4db9ca3ff3e2965ca402fb</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>ac41ffb39e5cf0582004a552b987bc5d4</anchor>
      <arglist>STD_LOGIC_VECTOR( 21 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NULL_RX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>abc8bfd055c931277c7d119050173675f</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NULL_RX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a7b66ec9340f58238ae2076689b84bf5c</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NULL_RX_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>af69132aa00855a866bac806a82811736</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NULL_RDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>aaac4bbeecad538e1010ab055d1ff22f5</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NULL_IS_EOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>aeeb824f5ca31c6a5d25660f1f290674a</anchor>
      <arglist>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a53043afb5f69b3e13a7878d17f3bb4f3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a62c89c3c177738de671c58798150f8a3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx_pipeline</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_rx_pipeline::trans</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_FAMILY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ab3f22d630fec3e45ea6e1ea6d895c5a3</anchor>
      <arglist>STRING  :=   &quot;X7&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a00964aff8e74205785315367747f5048</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a61dc5e9e58c430c473b40790722ceccb</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a330932fd96015ffaec9cce02ce687e60</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>M_AXIS_RX_TREADY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>aff379ecc734da5489846e325b677773d</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a71bf3981723ee7bb0a7784b0bf84d16c</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ae38882331c775de997069bca93ca6863</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>M_AXIS_RX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a7066d256c085b4ef49180be7b0b3f75a</anchor>
      <arglist>STD_LOGIC_VECTOR( 21 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>aa731d612c3b9cccaaa93d2f46d0ae6de</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a5f94a39e3eca60c3e5d88b3641cf3748</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_REOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a763d9646336e4e6cca6b473a410ed3be</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a2bcd5773f1f113129f1c8640f93c6432</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_RDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a0de4c047595be4b1b5df557a56df2f63</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RSRC_DSC</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>abeddffcff64ecc99d9199e779162a76e</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RREM</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a47de12fa166ea38d8af5acfafb04f6bc</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RERRFWD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>aafd4f96afb95817650c17c4b72754f65</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RBAR_HIT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ad6dc29c83ad72b4b692968ec9d09c011</anchor>
      <arglist>STD_LOGIC_VECTOR( 6 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RECRC_ERR</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>af16907a8d2ff357293d91d345e751ba7</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>NULL_RX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a960dea6b7a7b5d0183df5e05dfe63115</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>NULL_RX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a2376f50b7a5513c85005922a14534d7c</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>NULL_RX_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a5e57a383bb48c45c3bc9824a32f11d18</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>NULL_RDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a3c76060dfa8c19ad21fe7ac79345a5f1</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>NULL_IS_EOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a84b9286c7ae1d044d111cf0085642059</anchor>
      <arglist>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>NP_COUNTER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a39a68a7fd7f5323e1029a189bc104a15</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>ac7ff7e8f3103af94660b27bb493bc8e1</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a4a766bee41828c476e6d705e2de651e5</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_top</name>
    <filename>classpcie__7x__v1__9__axi__basic__top.html</filename>
    <base>pcie_7x_v1_9_axi_basic_rx</base>
    <base>pcie_7x_v1_9_axi_basic_tx</base>
    <class kind="class">pcie_7x_v1_9_axi_basic_top::trans</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_FAMILY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ab3f22d630fec3e45ea6e1ea6d895c5a3</anchor>
      <arglist>STRING  :=   &quot;X7&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_ROOT_PORT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ad4381c2344d371f3855254a2047e3cd0</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_PM_PRIORITY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ac0538d2d3b3b87bae3e0957ce710cb92</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a00964aff8e74205785315367747f5048</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ae94056538aeebdd20ccac9198328039a</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aa136236e0222d12c223e671344633465</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a867ec28edacfd5077cf79cf99027e881</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>afd3b8d16d945282ae33fd40e959b0092</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aa22f5545c5d40c051ed905aeceb60a79</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a0cda3f96209190cc7f37d44018b64bdc</anchor>
      <arglist>STD_LOGIC_VECTOR( 3 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aad352554a625cae74d30a13a1c5bf959</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a0561aa6639c2881e1d11d4d7069123ff</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>af0a2fb0ea5cb882458deea71ac35d19c</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a4bb057f05f517540905ac0819f54ec6d</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aced1d5494e2563d7735f7732f4b44fae</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aa712b00ba3a81188b26a9fff8d9a6f95</anchor>
      <arglist>STD_LOGIC_VECTOR( 21 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_turnoff_ok</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ac7e261cd0621954717d227419b6b14cc</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_tcfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a9bb67e93f5404d8e2256ae53b6dddc39</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_td</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>add046c90125bb863675499d69622d6ed</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tsof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a06bf79c76537f8ff2d6b613779b6978b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_teof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>adfc7fe30dd1eb7199fea1ece2634e9fa</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>abfcc1bb7ee67486aeb8049188bf916b7</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ac61ff501f93bbe59d1e30bcce54b406b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ae26e4b0c86908456505d1a55f9eca644</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_trem</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a32e5a153708d00af89c12d1303c556a4</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_terrfwd</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a5b33746dbda0d067a5fa20999149ce0f</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tstr</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a8c697e376d4bb49b5cb27e522f883a68</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tbuf_av</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a7eb1666a784b716267b6191581f1bf46</anchor>
      <arglist>STD_LOGIC_VECTOR( 5 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tecrc_gen</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a08451ef25ba5f7f5f18acee67f92c1ea</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rd</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a837acef091f981785fb0ca26fe9c5177</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rsof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ae465fe19fe2b54558f660614c4749c24</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_reof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aa6d84f8c4a93af56ec799efe9123b090</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>aa57680391bddc791f4546de56e46904d</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a7d927dd4c0a039acd79f97a7cb5bc9de</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a7b775d9c3bce89a70f322bec3f386034</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rrem</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a42435e8557e910681ee20f30699f69b6</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rerrfwd</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a4699713d35a532e1100f69ac2259671b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rbar_hit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>afcb17a964d4aea4ce5865022cc091fd3</anchor>
      <arglist>STD_LOGIC_VECTOR( 6 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_recrc_err</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>af24c267cbe92aa0607b4115580cc3b0a</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tcfg_req</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a3b75593497c1c24121fbb4764256c385</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tcfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a01577b23f84d2986bf3adc4e2599888b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a206168dddafe918196a9dd71924b2abf</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a5f8a52e86dfb0985806df37bceefbfbf</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a172f5075cb56462a3641f723bd63d1b8</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a97d7081ffe093f2b4e63bb6a4aa5d644</anchor>
      <arglist>STD_LOGIC_VECTOR( 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rdllp_data</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a26797941bad38d513feac9d29cac5f00</anchor>
      <arglist>STD_LOGIC_VECTOR( 31 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rdllp_src_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a164bc7c1f4a4dcfac3e1f47416ee944b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ac00b0c03a0542a4607404f98028e2aa7</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ab6f37ab98f26279076b71387efb16f94</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>np_counter</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>afe969be19ecc904b5da1fda516155771</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a18cd3c0d0a574fdf2f2b4298eb54d2cf</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_rst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>ad53120bab59c6d2445f85070682e8c52</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx.html</filename>
    <base>pcie_7x_v1_9_axi_basic_tx_pipeline</base>
    <base>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</base>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx::trans</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_FAMILY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ab3f22d630fec3e45ea6e1ea6d895c5a3</anchor>
      <arglist>STRING  :=   &quot;X7&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_ROOT_PORT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ad4381c2344d371f3855254a2047e3cd0</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_PM_PRIORITY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ac0538d2d3b3b87bae3e0957ce710cb92</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a00964aff8e74205785315367747f5048</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a83703f8517b4a8d4a0cfed626cb222f2</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>aec0493ca4482c7a4831ec79baf986ec1</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>S_AXIS_TX_TREADY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a88d9655c7ab6a248ba7410462a9f9cd9</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ad5f1fa07098c6c594a35050019a3d4df</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a7e8e94a280586d90356d5dfc79b5e207</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a16b88e5550c588540ef3a8e1e615476d</anchor>
      <arglist>STD_LOGIC_VECTOR( 3 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_TURNOFF_OK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a1a15c1b1b70e448e1e12d7cba26f4d20</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_TCFG_GNT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a07f7543f348db82c41eccd99beb7a452</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a98f9c3158500e18660e012ad218343b4</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>af2b3ce435a8343899c3e1e2955e09b6e</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TEOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a24c66591dea519fd651bbb067b4e2727</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>aaf8431aeb9db663041142bf26f3766e9</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a740a8405e8bef60f42430d3152b6bc3b</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSRC_DSC</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a7833ac35d186bcfd578e104504c1ee3a</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TREM</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a60f63b07277206c3995b2cd1adfc309d</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TERRFWD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a0cfe60a71cad9e6245f8c6d8f1f5f0d8</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSTR</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a57f580cfeb17ca82c6ad170625e7667f</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TBUF_AV</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a08c307fae7d26765a418c30452a6aa8b</anchor>
      <arglist>STD_LOGIC_VECTOR( 5 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TECRC_GEN</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ad835c817cf6127f616e67ab4bb3dd21b</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TCFG_REQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a091e3426d0c42db4f1ee67b96c6e5a56</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TCFG_GNT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ac5026d3ed819937af87bebc53fd1d17e</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_LNK_UP</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a7b5b848fe1b797779233a92a702090bb</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PCIE_LINK_STATE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ae8572e09baaee12cce89b18f1860ba0e</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PM_SEND_PME_TO</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a2008b08e0c57383aea4d66df2f307cc4</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PMCSR_POWERSTATE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a6c473bf9d4f8d90810814b27f38d8d2c</anchor>
      <arglist>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RDLLP_DATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>afb427fd803d7b74fd98c917a192006de</anchor>
      <arglist>STD_LOGIC_VECTOR( 31 DOWNTO  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RDLLP_SRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a49f7b83add3bc4afc00ffa9c5b10feda</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_TO_TURNOFF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>aa5748c1e841cf90bf275dbfc564f3125</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>CFG_TURNOFF_OK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a4f14f9e6109a523532e1590a7939c04a</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>ac7ff7e8f3103af94660b27bb493bc8e1</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a4a766bee41828c476e6d705e2de651e5</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx_pipeline</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_pipeline::trans</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_PM_PRIORITY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>ac0538d2d3b3b87bae3e0957ce710cb92</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a00964aff8e74205785315367747f5048</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a6a1e2f09aee5ad04db2766cf200eee42</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>acb3a54b8712159d69c3daa1ca7c0470e</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>S_AXIS_TX_TREADY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>af794f6a5a185d99249057a7dbeb70042</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>afd3b8d16d945282ae33fd40e959b0092</anchor>
      <arglist>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a842ad4a4d89c8e5da436ee51c637fb96</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a181193362a3f22f2a049329455e401e0</anchor>
      <arglist>STD_LOGIC_VECTOR( 3 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>aeaa1c40e28bdcd66959242ea1218618e</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a057719011cc40c2b794ed7978ddd4271</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TEOF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>aa40a5dbe920fc970f2793da33b343f5c</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>ada9ad1515fbbdbbbf599f2bffa5c477b</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a301a4996156e15e6e76882d258a65206</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSRC_DSC</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a2efb15d09fb0a266c0e290416eb66e8c</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TREM</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a2655d96461305cf53e05fbfec42b802f</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TERRFWD</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>af86ab0ccbea2b1992ef8f94e74433d0c</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TSTR</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a306a1e6c2817b97ede314342540a9911</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TECRC_GEN</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a4f396bfae97e88ad6d1cd29f2a02875a</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_LNK_UP</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a2e64bc719fe0c25e77197df14fcaf34d</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TREADY_THRTL</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a780d24e4e88d46c009fa644a208b833a</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a53043afb5f69b3e13a7878d17f3bb4f3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a62c89c3c177738de671c58798150f8a3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</filename>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_thrtl_ctl::trans</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ae568c1cc3522b7f1ec41393431523079</anchor>
      <arglist>INTEGER  := 128</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_FAMILY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ab3f22d630fec3e45ea6e1ea6d895c5a3</anchor>
      <arglist>STRING  :=   &quot;X7&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_ROOT_PORT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ad4381c2344d371f3855254a2047e3cd0</anchor>
      <arglist>BOOLEAN  :=   FALSE</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ac418040bbd6a4ec88d63d3efe2e66d2b</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TDATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a6a1e2f09aee5ad04db2766cf200eee42</anchor>
      <arglist>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TVALID</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>acb3a54b8712159d69c3daa1ca7c0470e</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TUSER</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a407ffd22818e251d315a7b3df791f92b</anchor>
      <arglist>STD_LOGIC_VECTOR( 3 DOWNTO  0)  :=   &quot;0000&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>S_AXIS_TX_TLAST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a842ad4a4d89c8e5da436ee51c637fb96</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_TURNOFF_OK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a8853d1a27d0d8bdf99a8e7e982a775d9</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_TCFG_GNT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ae5200d15e0cdf2e3afc553569e83d033</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TBUF_AV</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>af8029e108b60bf99a4bbec0a8201371e</anchor>
      <arglist>STD_LOGIC_VECTOR( 5 DOWNTO  0)  :=   &quot;000000&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TDST_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a301a4996156e15e6e76882d258a65206</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_TCFG_REQ</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a400a94389b980e41ff7aa8e55f4f44ec</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TRN_TCFG_GNT</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ac5026d3ed819937af87bebc53fd1d17e</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_LNK_UP</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a2e64bc719fe0c25e77197df14fcaf34d</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PCIE_LINK_STATE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>ab502e3570003d9983bdd7dc666093a31</anchor>
      <arglist>STD_LOGIC_VECTOR( 2 DOWNTO  0)  :=   &quot;000&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PM_SEND_PME_TO</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a62d1426e3690c14e712362ea2c150136</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_PMCSR_POWERSTATE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a30d71c26d50f77b86ffd18ace6b95a43</anchor>
      <arglist>STD_LOGIC_VECTOR( 1 DOWNTO  0)  :=   &quot;00&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RDLLP_DATA</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a7e9983ef5fa14d22f56035696ef1e648</anchor>
      <arglist>STD_LOGIC_VECTOR( 31 DOWNTO  0)  := x&quot;00000000&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>TRN_RDLLP_SRC_RDY</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a710cb7883fb4a4957a5898e99fd2ce57</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>CFG_TO_TURNOFF</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a8fb14633e8adb6a5080e5c07784e3ab9</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>CFG_TURNOFF_OK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a4f14f9e6109a523532e1590a7939c04a</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TREADY_THRTL</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a3bde0ec6b9ebba2ce65ec7fcc5ddea70</anchor>
      <arglist>STD_LOGIC  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a53043afb5f69b3e13a7878d17f3bb4f3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_RST</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a62c89c3c177738de671c58798150f8a3</anchor>
      <arglist>STD_LOGIC  := &apos;0&apos;</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_fast_cfg_init_cntr</name>
    <filename>classpcie__7x__v1__9__fast__cfg__init__cntr.html</filename>
    <class kind="class">pcie_7x_v1_9_fast_cfg_init_cntr::rtl</class>
    <member kind="generic">
      <type></type>
      <name>PATTERN_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a9dfb2003a393177fe52c30d85530f0a6</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INIT_PATTERN1</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a87ce30789427912718641e7dc448d112</anchor>
      <arglist>std_logic_vector( 7 downto  0)  := X&quot;12&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INIT_PATTERN2</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a6844485e697c624500165eea7bc0a3ae</anchor>
      <arglist>std_logic_vector( 7 downto  0)  := X&quot;9a&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INIT_PATTERN</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a0a06dafa9625801485ab8bba18cd0a66</anchor>
      <arglist>std_logic_vector( 7 downto  0)  := X&quot;34&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>afe349148db1e23ffd5fcfe95d8c1ac3f</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>ae0366c76519a377d49a533f4eff582ad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pattern_o</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a65a089b70fe766ec1590a38a184ff803</anchor>
      <arglist>std_logic_vector(   PATTERN_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_gt_rx_valid_filter_7x</name>
    <filename>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</filename>
    <class kind="class">pcie_7x_v1_9_gt_rx_valid_filter_7x::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>CLK_COR_MIN_LAT</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a2f528a41a7bb8e5c78b20fd4eda2a08a</anchor>
      <arglist>integer  := 28</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RXCHARISK</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ab696d414e63fac32da21276cd7e31aa1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RXDATA</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a1c7c534b8de2c908f75d48a89dba5385</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RXVALID</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a7318199fe8a68a4bb72ea78dbc001fc5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RXELECIDLE</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a81c7567b235651df0d2235e5937a8a77</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RX_STATUS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ab25e2e2f46d6d8799515867a12fb58b5</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>USER_RX_PHY_STATUS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ab93067dfac345c8447b939bc82edfd0a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RXCHARISK</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a6e0f3c67bcabe8323a3cf80799e7e293</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RXDATA</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ae18a4093b49277eb427a5295473d6934</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RXVALID</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>aa9c23e171e9f0c0ea229aec1a355031b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RXELECIDLE</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a92e0b102630aaa96694a3fa4805b417e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RX_STATUS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a16853ba4205d4eeadb46a0a3f7b93d8c</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>GT_RX_PHY_STATUS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a0783b98088a7c6eed8ff54bfe63e0f1f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PLM_IN_L0</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a79b8746965f8bd98d6f7b153d41e4e24</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PLM_IN_RS</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a2c1cf1b9b1d3fc6842e8499a7b2b3488</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>USER_CLK</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>ac62a0cca8ed5f8ca8516f7e73041a4b1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>RESET</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a85cc41ea39171e6a16d68cae77c07de4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__gt__rx__valid__filter__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_gt_top</name>
    <filename>classpcie__7x__v1__9__gt__top.html</filename>
    <base>pcie_7x_v1_9_gt_rx_valid_filter_7x</base>
    <class kind="class">pcie_7x_v1_9_gt_top::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aba188b00c671bf7160f5c1734142281b</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a76c91683d6479bd72076b38a9b7b50d7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af3b03c46d60d9c118bf05b9f57ab163c</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_EXT_CLK</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad70e7eb09306f587b00969e74a19bb0b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_USE_MODE</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aa63d89369a8b0c45385d2309710870e2</anchor>
      <arglist>string  :=   &quot;1.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_GT_DEVICE</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad39b7d723e207319fbc88406c0c417e0</anchor>
      <arglist>string  :=   &quot;GTX&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_PLL_SEL</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a4c3122934c1c2161682ac53990ba389c</anchor>
      <arglist>string  :=   &quot;CPLL&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_ASYNC_EN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5a9c362e52b4f06a4a1eacfca183d54a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_TXBUF_EN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac3910ecbfa2dd9fd5b17179c93fd0000</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CHAN_BOND</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a089d4f0e39fe07eb727e91507da7e5b4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a77237f3f83ad21695e78b5c247767503</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rcvr_det</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a086fca326812d22c8a8c2297fce496c6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_reset</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af602ce7fd602eb56682a729248ec695b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rate</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a540fca67f4fe507c5faeb71c1dd2bb86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_deemph</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a681321d010fd382411aaaa8e5604d4d5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_margin</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ae5440154fe0247cf11f2f2299fe885e0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_swing</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aeee686a15aa99830a8506daae4b16dd1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_PCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a3249d0fe3e57f5c60139521b94edfb1a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXUSRCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a861857823ed5e079ca0851bf190467b2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_RXOUTCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a1c4dd560a18a661bcaa5d1c07be0a90a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_DCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6fd220b524f7fb00abf24bc5a331c5c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK1_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6ec51e0470c9691555d167d26e39991e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_USERCLK2_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad2fa3b4b2fc544fc249933b0c1d706bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_OOBCLK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a3ca014ba51f0b6c1611f4e46b1b13745</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_LOCK_IN</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a36af111176a0dee61f362f0a75ee5e69</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_TXOUTCLK_OUT</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a91114c4d2b37903ceb509838684d3016</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_RXOUTCLK_OUT</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aa1cf25cbf84bb5329a54fb222d696391</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_PCLK_SEL_OUT</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac204838ed41799dccead6457f7a5a658</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>PIPE_GEN3_OUT</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a663c4a15f1b0fbefa99f7260da61c3c3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a052edba4ed297b9f6c00282e951dd35f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6fe7b7eed27497a153c5ba54ace77be4</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a36a0aa36c2d3f6769f9867d8dbaa2228</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a512b0faed707f47e382bccba2ed294ee</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a0b48ed7a70dc73ff7c78bccbe68ded10</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a801ffd395a7a3eb510201d5ea7f71c20</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ab7dd62895ca52d48e5b83172082a3db3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>afd9b2240d2cfbc388034a2ea4d34635a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a532807c28e4c96d4056da4ecb1924af2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a53334fa492566b83447ccf5b6ffe7975</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a47982335828a9f8898afc72eaa110d3d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a03259674bf62243869fdf4ec89f09afa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2c3d361dd305f5bade4d05176f242843</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad20a7173baa9c673204dd5dfe4b15bc3</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9e7bc665ed9c6729bac62bc85b2827d0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>add4d01f63dc574ac43ce5399acc4d852</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2181bd938b67691c182a4e3d69689796</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a8cdb8c1d23d884c4e30c87eee383533a</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a386fdd7072820b56f73c2f730492d736</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af144213ae570d0fe5fab4253c6ecf5f6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af6c986d765207606b94afab456f69059</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a16fd219dea465835a61807a399a77adc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a591b6f74d6d6b098d4ddf67c707de47d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a379b998c8418d7147d17b3f9299a12f9</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aed43be5586a54c2ddfa0650b581aa76f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6237bf9e48b1c4e2ae873c173dbe6d06</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a307cb011307ba4f807b79fbbb962cc33</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a1db00f2cbf4e49fd7a9cb55d533c5d7b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a72bd0aca8d0ad0756842ef98a78492d9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2be572896c91fd87ccd6ed4fdc5f3745</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a7220feb145c408e3b18aad23904b588a</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a019fdb7755c051368cf97bee0b74890c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a285e3988576bdb0cc814cf08e47f40a1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac8e23df4849e1234674a0cc4c7528a53</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a4ee1841d63d08ea4030caca0e4521dd4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6fe575cd41d76f333167461bc5b5bf12</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ab7855d3f10991fb0674d1d9cba9da162</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a52cd7b0157a6d228e0873cf8315119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ace49dc0167836ec1538e263899ee6f96</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a8b672e51a55b3c3787f329b08e7a595f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aaf4edeac0b025dda6a7e80b49affbf8b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5311dd2dc40fe2214ca56da0528e1584</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a05aa154c8a143acd2654eaad3b0fee48</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aa23471c1df96245a625bf7a69e1e4cdb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a1c7b37465b8bde6fd7699e7357f02c08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ae7f562bfd66c8f3d7819ae8b5937c067</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>afa534a8f4c2101a3e43ab904bb4b110e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a291018cd0df433218c09ae83484b747d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a427d381414f6a749fd4edf29ea6b9c3f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5ded8b592c0f005690a4b1e6b6f52492</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af0d9812e6292dedd4299ace4cd322837</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a333c70b28ea08968a950048873ec8e54</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aeae8d1db008279522d5d74e8f2ff415c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a22ab0bc518c54579d5f1482081100bcd</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a3db8de73fbd90691aee81f133e09478b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aa8f1068eb360513a66c4f44d073a7ec1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac7e8f64b787556bec00c06bbb3e7def0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a3b38ddf81edaf492535ec5463b615acd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af78452539f6697439abc7be13b967673</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a592a930c336ede802d81432484259abd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9045428ad2ae988da93ef878ceb86ebb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9389a018c283f0448f031dbdccc59161</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9481154a078e2b93c61ebc5ab3227329</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9f01bfcfed2088d2b4cd1b1074398be2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a819532860210adda7e55d2c8cd19ec5b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aca2aeba1cbbe5ac180ee452d24866c46</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a94dd468574cb5787ef0d4feead7cd73b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a309ddbbf503e3ce14ba2fd30974640ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ab9dc31aee5de7b57c9d188629515275c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a7d0a1093d8a88540f503dc193fe9c44f</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a4de34ee400a5a7e52d66760cf5414d1b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ab07eace665aeed20156906a743d4bb21</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5db7a9f2a2ba43943654ebc9de53c0cf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a4dbc083cb713dfcd38184a3d3134649e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac81e2addd23d270e034974be9e3385f5</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a8b8ab738167cb38a5b5b7b5b3ab9c5d7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ade51534fdf776e9677c8ac9329f4e936</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5c3190ef108a42a0bbd049fd7e2b233b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac85f0e289d24d3e60b5f32fc906d67fb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a1f55953d8933fea29ebd2b149e088593</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad2ef929916dfc0d5e6e8b823f86dcf45</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a8cb41469a8d70d867d99c6bbc7ecf138</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a07506c1a3811b60c1559a825ec202b38</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>aa29a64a417cf929bf78f9c74b5935f6b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a82808f1e8d30c66e8ed457c3f205c1c2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>acf07a5d72b5435f0768e16c743f16f15</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2bbdfe88a7c0577aca6e3ff91f95a632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ae4997c3a12c00e95cf19248386489a44</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a40a6144d9ab43de0dcbda059263e448f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2e32017ef00798949c425f7026185fbf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>adc5dc356470e9721c3592da980d89a2d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a531294b788c919da4982946c129f604c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac5dbb2798af4acc80f0381c50752b417</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_valid</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a12420f247e984d1257c55491676e5ddf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ab1c2feb7d27e96d31842738cf11d2761</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ad2c7a837c69d4ec87d7d1d330e1f574f</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a317920d5d0c174822c49a3d70bea194f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a975606c0f71ebda3181356d8b6d77a03</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_polarity</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a9f83237af7e2f1e2b580e321747f209e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_compliance</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a01ec440b95e628847eaac6a3cd76d4b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>afb20799202ed670aa5de04b4b8ea5bb9</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_data</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a68d0cee360157b9122e7ddd6b50ae5e0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a5ce55e5293b286c6a4810fcb864dfd38</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>ac2ea781f25b099f1ca4e4c9217ec379e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txn</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a194381fc50ec611aeb0f116c45a54775</anchor>
      <arglist>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txp</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a0ee4b55da3b1147c49db197d29228e05</anchor>
      <arglist>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxn</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a0f6129973e08efc1017cc3cffd53b47c</anchor>
      <arglist>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxp</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a3921558ba7d4a4f70c9b59cc4a1234e4</anchor>
      <arglist>std_logic_vector((   LINK_CAP_MAX_LINK_WIDTH_int- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a58e3f0999ec18489e2130f002f7c6dd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>PIPE_MMCM_RST_N</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a6825e54cfa73eec15906c5c26befcb4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a08c45c81d973bcde5bb1f786847d590e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>af8463f4941b3b05474b48d0fc5506b31</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk2</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a58f851eba2b13e1b508f52029d43d59d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>phy_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a2dbe449f7bb78f6da094436a48dd902a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__gt__top.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_7x</name>
    <filename>classpcie__7x__v1__9__pcie__7x.html</filename>
    <base>pcie_7x_v1_9_pcie_bram_top_7x</base>
    <class kind="class">pcie_7x_v1_9_pcie_7x::rtl</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a11168c0f453cee2e6ada46c690638dba</anchor>
      <arglist>INTEGER   range  32 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4f29f418152eb9f2da0d7cabb2f6776b</anchor>
      <arglist>INTEGER   range  0 to  128:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a43d68d69eba0498781e34ece220a4f85</anchor>
      <arglist>bit_vector  := X&quot;140&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_CHECK_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a346ec2a1eb7ab9515972ea1c571982f0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_GEN_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a88786347ceb902dc11f080e18661fa65</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaa079ddd3d560b13dac0ad115618ee09</anchor>
      <arglist>bit_vector  := X&quot;0001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_MULTIHEADER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6d4e4f2f41f1268c1292b01ecfb25444</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a96fdf7f79c8c0c06fb300768de883648</anchor>
      <arglist>bit_vector  := X&quot;178&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae298f81968433d760722744b72301463</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_OPTIONAL_ERR_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab895ca190e1158ea6e2589b7fd5bdb7d</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_PERMIT_ROOTERR_UPDATE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a557dcf38053695a9b82cc9ef97c9e935</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a75355ea4506d921eeeeb918a287a17a2</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ALLOW_X8_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a73b4b8eca59542074c76f0e09a4bbbc7</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a04f894b40ec5c5bc4e8a105c38a24cd3</anchor>
      <arglist>bit_vector  := X&quot;FFFFFF00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aec61d5b719700f168785994742b304be</anchor>
      <arglist>bit_vector  := X&quot;FFFF0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8048107c13c564f5ddf1c309d1426827</anchor>
      <arglist>bit_vector  := X&quot;FFFF000C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a16659a3a478663d61b611f90e9b3b825</anchor>
      <arglist>bit_vector  := X&quot;FFFFFFFF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aea240656534bef3b78f705ffdb076b11</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa2bc4468561da4b303ead1c7d93219d6</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CAPABILITIES_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a11c30ebd431feba4b4367126fbbbf153</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CARDBUS_CIS_POINTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aea8843eafe68dc3c088dc30f5bd36278</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_ECRC_ERR_CPLSTAT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4be7fd8911c437c24c7dd6a26a390e64</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CLASS_CODE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a292084037e110fa439c26b04ce3b4d47</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CMD_INTX_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac7ca848e1844f1d51e19b1a379a18dfa</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_DISABLE_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3cd2114c3fd79892f031559ebab1a5e0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_RANGES_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9ca3762bf78a3e4787a8f9e00a41f56f</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CRM_MODULE_RSTS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ada2c76ff39fcce669886d673b34b7aef</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ARI_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaf05034163e6e35dbfa1793a0551a40e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a108270d764a85ecc9a9f67e20824f2a8</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a78a2b3bcc3026f52d2c0f385e1b2f9fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0760a1dd123ab80e9b28e0a320b5d47c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_CAS128_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aae95d33d0c1293ccbb5dd1353304f1c1</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1b43415a2c8e920c3175c8e01e80f74c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9c94ee4679fe3885da1616a512e41208</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_LTR_MECHANISM_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a497169376007ff1add81e39ec7986c4c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a45163f768b113add3f415650c3af18b9</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afeb28fd47f1f8b255fdd056de9e3d18b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_TPH_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a65235beee656ca76ac2dc56a0c75c477</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6a85594f06e2088a5afc9349d98543b0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acea1bdd874dcfad2b12ff546352a9da9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L0S_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a000df866adb2b951de8b6092997a2dbf</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L1_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2924ace89e98924bf7da8291fc28a0c5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_EXT_TAG_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6746154af01ee50c4bd4525a0fec2d7a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4646a48cef2b244f43405074846df1dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a48347098b57a40fb1b09abd25274d9f3</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8d1ebbaeedd8bc71725871b8bc167ef2</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ROLE_BASED_ERROR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a23a134abdd392ac72763993e07b956a2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_14_12</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a12b4594c6a1b15ece07fbf3d5c429632</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_17_16</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a80454f86b031f521673483faf243a7da</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_31_29</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0c3c1983283c06a238fe731189d2a99b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_AUX_POWER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa418e316805887d9ac3ba706adf742bc</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_EXT_TAG_DEFAULT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac1cea833622a728e1f0c72d7d85fe371</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ASPM_L1_TIMER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0126714b296cef6eb74d6627bcb7201e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_BAR_FILTERING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a252aab391ecc709dae6e125e98d07186</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ERR_MSG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2e4b7239eda6157e0185b44337f5199f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ID_CHECK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2496905547361cf333314b5529ba93df</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LANE_REVERSAL</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a784b719f1f196fc365df4d5afa37b2d9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LOCKED_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adecfeb934903c9dca25d486fe30034b4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_PPM_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0275d42465e68956e5e791f4b1de530a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_POISONED_RESP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2f5fac8ae6cc74c9e7bf6f7894ca32ea</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_TC_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a43c4736211216f0b625b0ada98db19f3</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_SCRAMBLING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aad068a517345fc2372e6885e655c7825</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DNSTREAM_LINK_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afd695cefa742904ad967be643798b3fe</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2a4da9a3ffdb03f8a7a3473aa6ef72c3</anchor>
      <arglist>bit_vector  := X&quot;100&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a24644dd15bf9d53f0752ad89a6905a0e</anchor>
      <arglist>bit_vector  := X&quot;0003&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4ef2f6f984d5041d6fda43e509cdafab</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af2498a3231d5aacc242a9a1645bbb8c2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a03f740dc4c704eaa8d46048076a8738d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_MSG_ROUTE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7759ff6674feca943c5b1bb949be5365</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_RX_TD_ECRC_TRIM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1c28fa92d1862640fb7426071d601007</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abfed0b364318b7be9ef9cf305af1ab9e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENTER_RVRY_EI_L0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>add8a7e5b623b5361461fcc0f4eb5e241</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXIT_LOOPBACK_ON_EI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7a4fc933b351572af294c16d1e145ddc</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXPANSION_ROM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a14084ec444038b338b1fa09a71aec183</anchor>
      <arglist>bit_vector  := X&quot;FFFFF001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae377c1bf842bd0a6fbe3a3986a63cbb5</anchor>
      <arglist>bit_vector  := X&quot;3F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_XP_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9ea73e6dc15522976caef9fe083e0d3e</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HEADER_TYPE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2abc69ef4c8fbe89b47e2195d602d81e</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INFER_EI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af2718cfdb341df44c151b6d860487bcf</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_PIN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a770e9b10d5799303dc88bc22abc745e5</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_STAT_AUTO</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a45829e1b928551fecd3f128ccce4b0e2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IS_SWITCH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a681fd38dc98b17c2a867d9d7aa8264de</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LAST_CONFIG_DWORD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af1b2388283d8acf12a098421d9f831f4</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_OPTIONALITY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4cb5f1f23bdca65148e996f51ee07929</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab0935f0abce0d1f091c79019f81b29ce</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_CLOCK_POWER_MANAGEMENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abf056c8623d086037bc6d56ab95d737f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a37872f132635595538d18663f31b3db2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab10b8515f0522121e1eba1227e389c95</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a25c94b6a76671938315b0cd82396480b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad775160ebaf5ba1bba7798746a18f84b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6738007d59327e702ba14ec625694380</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a31f468472334832294a4ad5dd2ab7fb5</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaa8ca03d9373af8ce38ef74eaea2a3f8</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8c2d3de18c860e8f4b8442c14c1cc92a</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a845672f8955cddebb92a5e548e28bf71</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>add4ccb734ac4a9045066adfe3cd044ad</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a728fb34740372077234388aff555a855</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4d9a899d8bedd163882715aeb105aeea</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa611ddf09b5cf0a0879818453be502cb</anchor>
      <arglist>bit_vector  := X&quot;08&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afc6aa573e13993b8c6939224914abe65</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_RSVD_23</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2895f05f0b51117c5a4f2823283ab6e8</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab93e78bf592b88baec24c462a483ba0c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CONTROL_RCB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abe57e6aeb8f6cbb71be50e51bdd2c27c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_DEEMPHASIS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a79ee37f145b8117d886892ea5ef0859b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a20b0a5f01a9325610a316e81507ade52</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a11671e8f202d7b2edf8ba315b8b79ff1</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_STATUS_SLOT_CLOCK_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a58e320879c4ba35f713fd7da1a61deb9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acea632db85a801b3f50fd823775b94eb</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8839f99175eb67c3ba80f1cca1ab39e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9c88fede58239568fa32076956c0bb84</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a887cf590f5b161f77a74e2958e72ad8d</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adc4945ee421c3445ab1d14374db6b53a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0fc237e29751d48c2aa0c989e0df78c0</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LTSSM_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad9339fea01d5c470c13f7830c129da4f</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MPS_FORCE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a754e582e2ba786d85f9e2384066f596b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adee6f867951805784c0225e218505d9a</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a14499ff638f05fcc6956dbf59c93a0b5</anchor>
      <arglist>bit_vector  := X&quot;11&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abf9039040d8e6cc9a316164b41c7007d</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab2aed0c8fc2e1d6ac442eabe5ddeb84a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_BIR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a09eb2de0e8744a459669857e44245b49</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae574ed6d20165279b37c663ce1a36dce</anchor>
      <arglist>bit_vector  := X&quot;00000050&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_BIR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a784e21932fbf20576d46b303ff8237e7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab885731baa3050d4646cfbccbd3d55d9</anchor>
      <arglist>bit_vector  := X&quot;00000040&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_SIZE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5e5377d6530df20692fcfdf61eed9a60</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6be1be578036c43edecc01babde104bd</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_64_BIT_ADDR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8c1077bf36b00aa6cb8dae8abd05e55c</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeec8be4c206da1fa0490b45f5f5217d3</anchor>
      <arglist>bit_vector  := X&quot;05&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSGCAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1bad8e6cd6fdcac088f785de057420ac</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSG_EXTENSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac4d72b492575022f7ab85367509d2d43</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a426e1dee3155a88eeecec289a0199d1d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a10a3645b63ab971ee638f304cac2e7dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_PER_VECTOR_MASKING_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aba5adbe1a77fdf7ad54f04ee2f1dde33</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0cacc950cd9ac12ba395d4593841ae68</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aadc61f552cbbe50582b5deb1247ee1e0</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa4f1a71a67cceb0a8669fdf3bcd29293</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac5253b994b05c998727df8204069209b</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5954794aa87827c142094293cb3a493d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ade14cb4698c69cf0114648fc3cbf1b35</anchor>
      <arglist>bit_vector  := X&quot;10&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59dfc5405796cad1dcf42b46afe5629f</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_DEVICE_PORT_TYPE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a29bdb3493261f983a262f8269bcb54af</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6837513f6de73369fd4afc797c802ab0</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a27dcc219a2786a6bdf65bf598312ba99</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_RSVD_15_14</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab16b087f13c39de810f2065674de966b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_SLOT_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aab3f58cda8d1da344b7617e3aa91a27e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_REVISION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0b52e84d846700cd6093dc709f1c3179</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_AUTO_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a65a528bc89bafde395e767a58c82df67</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a70be63098d6c82e007ea57f6e510219e</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad8d9d829d19aa9835ae8e1cdf8f7bd15</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0397edfe5dc5fb3cc3507d2bdf423b39</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPM_FASTEXIT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3e366aecd39df288abc399c0e5e2042d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a68692e202f3875548a02e0c38e59396d</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_AUXCURRENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a99ff67c8344d1ea4dd253e2a9e6752f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D1SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0c89d8c7ff70ac74c72ae91a7f0b9a61</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D2SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af605a78bda520024de6c672b16f739fb</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_DSI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a945ddd3c457b915d5c6300324316b4e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2df6326074bb0d78758b64adea3849d6</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7bfeaf3819714672107700de20e7c115</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9bd6e28986e255cbd0adc4b25ddb9b15</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PMESUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8d930eda2ddb61082bd5b46bfb1722b2</anchor>
      <arglist>bit_vector  := X&quot;0F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PME_CLOCK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2e316acdde0249d86cf60a90cba81a0d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_RSVD_04</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af741a47b9ced723b9b6b21bcc21731c3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa27fdf2d8df79c4f6a4a1131e961deea</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_B2B3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af54ab991ffbf7098c528597e46deb55e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_BPCCEN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af71e6fd9bba57fff9befddb8125ba28c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_NOSOFTRST</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5d4b6cdbbe22f79ffb55ac938805aefe</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a41f6573bd7fd226c0f15774df59536bb</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a74f036aba37fe2f51096ab928affb85c</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6848a3275197d5da6e86f9ac7e44f7a0</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad2411381cf9646faac4dac44449e8b93</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af8f9d6304085c95e56430e94f7b08307</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2f25e91754ebbbd8fc460b076f4e585a</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4c5e3532480510d6caee830f74b116cf</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aef2c3c801350c6f89e6d3ce83351c195</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a762678066203e6c1009346022b3fe27a</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aea05a04545a890a7353b6d58a3ab6306</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa07b20a2693681fa7e0bf73e1b0e09c2</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7cd2bb7bbc411d0319ed03fdfec629db</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5ddb90069647aee696d046f57520d598</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8774d8eb3445a9d323946f13e714e308</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6d15cb69b0ba4c9ceb9ac9a883688cb0</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9a4eafaa20c0b32aa02a8cf8aff5f40f</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_MF</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0f6dc236ffb7388763acfc81a45d832f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a023cbea7d00ec6dd0f5ee472f2e5e6e6</anchor>
      <arglist>bit_vector  := X&quot;178&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abbf8dbeb72b2586b75da90ffc1471e2b</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab130b8a7d64a2c4606f215f547b68ab7</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5d63a4dae5e924b3c4493d4f55121d02</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaa8010a08151f00493b2b04f0594e26c</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a655a5e4d7685da6e54726ebbba73ed70</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad89f74a34317e7b98cde3ae168973840</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a14f1cb19240d79537e5bd44017351e6c</anchor>
      <arglist>bit_vector  := X&quot;0015&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac52592cc6ab7e870b27fe84e7d9464e5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab80ce5030e2418617091e6765cd53bb4</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a69e18bc4afafdb8e23cff195fc718ec5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a99d7eca132e909f79640ebfaca70316b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a702f4463bdd2cedba5a6a1d354787231</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a34ed87d0ccd20fc4bb1ece8327a40f9b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aca8b73b13bf803c6dcdcb06ac0327de7</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a667837cd88d17effb1ea682cb588619b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5ef9038ba5136bc7eb6771282e43191f</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3f65680e12536bfcda9a8b384193f106</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4b65876da75067cb952907277fb9e3be</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aca2b929054e712e9be2d4fbfac267e37</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59efd0e1cb3784b48cb15cd50d98a5ab</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a318b0c2812172e250318928ed01fea43</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acf8a9c81cfc7a26003b27ac13b607d3e</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af2e337fef4a0e10d1ea8ec62dbb44e10</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a08b6f7c8908e6b48cfa8ed14687e45a5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK_TRIM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a16c5c4d170c84ddc2ce7b356b351cd75</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROOT_CAP_CRS_SW_VISIBILITY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae8e94a10676cae37e922d01997466f98</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a62848c9181ee54046bcfc80f55cedd09</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD_LOOPCNT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a62ea1dff14349494e71d3d0496722ae1</anchor>
      <arglist>bit_vector  := X&quot;1F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SELECT_DLL_IF</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeb0059ffa80a255f7656c9f3ecec845e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIM_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3ea87285034d96ee6d50c8cc74d49356</anchor>
      <arglist>string  :=   &quot;1.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_BUTTON_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae8b20082bf628f2c014aee4b05e01834</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a23f9c5f401bbd9a46c4f74780ad8e31f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ELEC_INTERLOCK_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a32c8fc21d997083e18a38d498661e0a4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac1b5009de531be4d121e8e0ee51acd0a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_SURPRISE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59a639157e5d455a80eb5f789d834c2f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_MRL_SENSOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7a8a5f9c90b776761a448eb3da125e5e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4dc7c3002ff4fdfdc24bc1e59306d4a6</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_PHYSICAL_SLOT_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af1cc80a5c86e2a13ec716668bceca12c</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_CONTROLLER_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5d75e810922e4bedfc0f7d65750d6810</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a44db4ff1d9c2e05e80eaf0494d957903</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab67b66ffb4fbeb690c455386a1192e58</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aec8ee90332ac011ea938a2e1be2ca2bb</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8614699c8aef7622ada70b253746b04a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a92808159cd9f8472fe685164cb39a8d9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a225ece67b03bd26db5a89899419c3151</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af963400f6304e2d7d1f1408891f9ecc9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aff22ae1ebf02d32b091f44f383ae56aa</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad5b2d48904d8cdae55bcbe4cfd9a3354</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aacf1cbc669778ad9c20a93477e5cf72a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a86df043f3056d39ab1d498ef2a048a68</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT8</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aad71fc796c09191f4e4711cdcce030a4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad3b1c0787748923e4070fba328e5b67f</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a76d4234208e5eab790b717a69a620d00</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5d0faafbc81a69225d382ac52c2ff5ae</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae1dfdc77dee13b4306f598c766a63ba0</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8a3af39822ebb34657e53f29ef7db823</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeae8fc026555daad78b220e63d41b9ae</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6a7cc4350bd14ae570b1a40acb79e42b</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4e1d829a077f736d78682bf1b723e482</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SSL_MESSAGE_AUTO</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4f0cd6b27998fccf7cb223772b819f5a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TECRC_EP_INV</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a373a46363574083ad92f5a1ce268048c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RBYPASS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9c961a8e33517514e4465704d2468813</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa9c987f7aceb4dbe443c7a7f197577cd</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7408964d0dde7f45f0c0b1b79471569c</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a488422465e68e616de690d34cc58bf1a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TFC_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeababf48789ec0cd02cdabed684cb2a2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_CHECKS_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab3ee8e7687dc671557300c0241f48f43</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0154f424cb7b7b2ec149a47c526f98f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8499d14fde9ac56a72b682171365b133</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8ec93bb93c27bc28a28890a6fb7a4723</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_DW</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a43117ccb3b2158b84921caced3210daa</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_NP_FC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8810ecc626031599267ca2414bccd6fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPCONFIG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59e7cf41bfd1db37cf0f5a2315e9bbdd</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPSTREAM_FACING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2aad1258c461f039c21fb12eb419dad2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_ATOMIC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9c7774b6340a8e6be1d0dfb330248529</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_CFG1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8c5c018cc8c4e0a91983df7697d68d4d</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_INV_REQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a52f7384e2c599b924379ce8cc841a09f</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_PRS_RESPONSE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae9837179d5ad479b7ea69c2e34e6b9db</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af3b03c46d60d9c118bf05b9f57ab163c</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USE_RID_PINS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a440dc4d777534be76474f1a2f2219612</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_CPL_INFINITE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aef98dd74a55f90844cf09c15a8cf23d0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a58fae8762a2276909eb5a3a473bf30e7</anchor>
      <arglist>bit_vector  := X&quot;03FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2a8e8b17d9c50bbc3db8f6de1a8284ec</anchor>
      <arglist>integer  := 127</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab91f7a41aa58718a4be13fb949402459</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9cfd58a658c4ba71ecf334e2040d27a5</anchor>
      <arglist>integer  := 24</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abebc8b14c0e02904cda64b732d1c6d77</anchor>
      <arglist>integer  := 12</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a00b46576f04c5772c06770664e2ab90a</anchor>
      <arglist>integer  := 288</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3bcc9f1243a16fd460eba81b17893fed</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a64e8dd486fec92cacad606da93888fd4</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1fe7eb741b893e576f64b9b4eb34c0d6</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6c93b589077e1b3be19e76d4adeb7618</anchor>
      <arglist>bit_vector  := X&quot;0002&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7635f86692b8f7b87d53da019ebe117a</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa977fbfbfc07da763be63e797e0e4306</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_REJECT_SNOOP_TRANSACTIONS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a692c4194d8f2e1af2875c68629fb64b2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9f3a15394b185282b6430ca5664cbe85</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa74c43014d0e98ae8bf49dc64668dc8c</anchor>
      <arglist>bit_vector  := X&quot;128&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a360aa6ed573f74da590d870a38167550</anchor>
      <arglist>bit_vector  := X&quot;1234&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_LENGTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8723791113e29eecc48f095b5dcef4b4</anchor>
      <arglist>bit_vector  := X&quot;018&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_REVISION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1cc0bd5d66aac6da1ef3f6ea9df28018</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8b92d71098f6da11f7836eaa6c61a7e2</anchor>
      <arglist>bit_vector  := X&quot;000B&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_IS_LINK_VISIBLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a07317500e8a26b51c87d0da383d78c0a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab0737a0fc6b41287c0c8f7dec2623cf7</anchor>
      <arglist>bit_vector  := X&quot;140&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab4289bf8ef5f469b7716db8057b1e716</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a68a77e92ec0be2c21573ce6def1c71ce</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_td</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a518dfb8f5a54e71c78dfc0b109bb4f76</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_trem</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abe3627e6b5fb51a3e61ae41bcf5dfe77</anchor>
      <arglist>std_logic_vector(   C_REM_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tsof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a14c6141ca7aee718f7ca2774b05dcddb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_teof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a63afda5145f94ff14129e92988f7bda4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a71f04ebe7c9094dc55cd9ebd64f3c4f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afcd6813ed9c42600a156dc14c86615af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_terrfwd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5bc911d37e09de3c734f4c419a7f7006</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tecrc_gen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acf4f53b376c8b605b82c12d3fd379f6c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tstr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a85ca39954f9da9fd0ef8c8f786d2eeab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tcfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6875db70288d517a6a7245fb9a503155</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4fd0635da2ae307b526d014b04a6a2c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rnp_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ade140b6fcba8e69e3fdb243e1692a8ef</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rfcp_ret</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa56c615ce75f037c0c83f16aa70dc7bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_rnp_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeb6d49155fc19bc290dca375ea7f04ea</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_fc_sel</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afef3675065a0dcd1b606a87fa97119e0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tdllp_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9ce838d444f2ed8242d2f8070edf0327</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>trn_tdllp_src_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5c6da6901b5dfb35e55ec5b3e2ba6016</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_tlp_rcv</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a73e3a5c5f6877406fbc9b21d00f13792</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_send_enter_l1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a77e406d56329c2573553de89a54997a5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_send_enter_l23</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a987595b71f1b524314321c31f414ffc6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_send_as_req_l1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5196b50ee8acee1cc263c19858f0978a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_send_pm_ack</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acbbbff6e6d8639fa5d50ff1483c6f715</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl2_directed_lstate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a49922a35c8a28067150280063972954e</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ll2_suspend_now</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab03a2464f17a8bbea0537ebde82c02c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tl2_ppm_suspend_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab2695466501febb8ac757b80392e20d8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tl2_aspm_suspend_credit_check</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aca240f5ee23528e2a336d1698a492166</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a568bf05040e7d70a124d90c2d1f94346</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab9cc0e215cf7581606a71e0ec56a77b1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa0dc8a0844b6027126daea0a514392f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a82dbac0ad09c10da2c2bd3f8fd854f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad99c4aae119ed7eaa7d5b38a5bec4227</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afd18311bba8837a89acad888a0033720</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_new_vld</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a70345a7ce45fe9c3bfc5a783071db392</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_new</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5f4ae9b209edf9a3cdc0873cbf15b014</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_stall</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aef51e32300b1139dca9b427939620524</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae8cf8128195d403681fcca2a8de1f7a2</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac696be04d2c24f4044005815e3151c12</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a49b862dc6487c224ddc7216c3d46c2e0</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abe39378dea92864191098384755f718d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3513839cf052bd0bc271fcbe14243860</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a41ee6e3e0de8e14d222a22df9621b471</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab0c377f852a4449bc810fac8305a487f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a51153ee301b01bb075b07154b000f48f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a94b0574e5042fd6b13ad1cf0f7a26587</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af732dbea78b6e317457c2abe9c4e381f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae23ef54737e5a4d59800c7940e145cdb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9269bf57ff14e746ae90eb522c36f93c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a98b67fc5e421459f451b34d03d567632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3c9102cdeb7cce5a46f8522a4ca19365</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af29efa3350e117e7b128eaa1e0d96f70</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_valid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af1cd1dfea14da3b612ecb8025437e6e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a655c220797c06bc5f67225974fa30c2b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aed000f9507e5cead0ec52e14e31aeca1</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ace204abb688d708959107ad6770fdee1</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab70a3c357d363558388731237bed8874</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3d06f1736c30016a48d6865315efa3d0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaa11d10f3ef88b2a64f43543ee884eb9</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af4e5cb07101de4f54a305ce72336507c</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a991efc8c96eaa5351b00d9d6fccf15ba</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aed358688b7899f7e0547ff75c01b3f99</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8f7c39a262885752c2f45441a5a3822a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a38e9996abe844c309c5d6fedd211d77e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae78d6927b36c2bc905693e0443976c1f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adfba5c45042418e010cea269e54d312a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af149d5137f35555a734bf172adab1018</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8af7bc94f4a6205ff58fdac189b0f035</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_chanisaligned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8e05b78a327a7b088159b6dea0271c84</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a030aa0e0d5ef62e7e14cc813bda2a48d</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a57f799e50b1d5033704a1981ef0f5aa5</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acfe08e370408d27b1d53f76baac9ed04</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a962105e5cf53ebe44c60b3fd242e78b5</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af6782e256bd4b5219d2ad9aa4e0c4356</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a016b3879322c24407e2c07fdadf3cac9</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae4369da2ecaf1935fb7bed0905bcecfb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a80988a8d217c8be073363b51c4b506ca</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5cd0b0a7ebe7125c468b9fb85632dd63</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6b5f4ed06906aac51cb87f1af0c63368</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>add36f86d5bdb6ac3b85345db41c5261c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a392e44fa66abfb00fc4e48693f38167d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7d6c26601536fefbd20844ec1d048b62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a016b8bd62141ed16ec3330db2dd392b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8f93b96ace1a5625635fd6ddace5c214</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_phy_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a140bd80f17fbdefb46d5a3263cee4363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a08f3fa4e48def8f4aee6c6b60faf637e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7996304e0dd44af3cbb3c7853adcb3ed</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae0fc050dd896853036ae4384ac0618dc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a330fb60f0038019d80fe2d6ac9dbebef</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a25a04596260111b2764d9d40fddcf89e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a10170a1423e2b1fb1df6ebfad947a878</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa570e80f4ce751eb3030570dd845a98d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adaeb37fe544f4b3cc1123bef76dfc678</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab724d8979c73cd174c7d5c8fe8f28503</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae4466270a75269f68309b5f3771172e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk_prebuf</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afb48c7b78ffe0119b4ce1277992b2a42</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk_prebuf_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afbb0ba669cecec1fbcf993eee07b44d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>scanmode_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9d14481375c0ab9655dcc60471ea323a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>scanenable_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af92d8d9711b6d2e4bf160d4cdd14b6b5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adf9dcec704972d6f74f26a3c3a7516fc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_bypass</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a53c7192987dd372b74a58626be12afcd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_update</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1da900952578609f29c8f9b83c9baa7f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_configuration</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2fb0a73409b485cb155a22d40cc59288</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_single_bypass_chain</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac013843a2471f6dce36e45053ff907c8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af9de621801978ad2c323c81aea1f7ad1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac16df8bcfe7a0608e6a9b63ca127ce0d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6f551986a6186720ad1b8efaa0528487</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a34a3e3265182c8367b433df7a6f35865</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae43d0e4fb97dfbc2f8ab57babc11f9da</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aabf0674ef819bc17c1a8f78587d3ac32</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acae5818499fdf0aa22b88b3cef0e1f59</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>edt_channels_in8</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a62f11f9d51c20aa8672ca634cf0cf655</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pmv_enable_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad2107cd559a56c0660c29b02e795bd37</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pmv_select</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab5c3dbb1c006822c1c5e3e055f39f79e</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pmv_divide</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a598eaf9c2fd9277c2487ab1bafe0299b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cm_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9837fa1fa640069d409c25d475d224f8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cm_sticky_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a05447f671ffa416aa150841551948ba8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>func_lvl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9d02d7af2850e41d135c1e8c03041384</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a662aab62ec21919fbfdd5a01f2d680ba</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aded38e857ed7747bcb6d01c6d30d9ad3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa95d8adbab7e4d7a8065f506cf607506</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a53834b933771f3b26b10df0f6b58a2be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_reset</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a78eb06a5b0f37639dd010e524ccb342c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>gwe</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59b66aad594e3d59eb35979b722558d3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>grestore</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acc3c13c91cb278d86f5fb0756fc8e42a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ghigh</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a295f0cf2b1f8b9fca88b990329285837</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2c716cc63e427efa00add701dc911d47</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_byte_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a82bf52dde900012b9135d47f4f1803f6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab3978426d9a7cc825e4795e76fc86df3</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_rw1c_as_rw_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4cdf8d822bfde24dfbbfc7d16e7a32a4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_readonly_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af9a509bb5246c321dde171ada8777e3c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac1d4811cfbf02022a3601e70f5869957</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_rd_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5a310c2f94265a113bb6fe013150fb32</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_malformed_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1580889b389fc1c35ffdfc61574ee105</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a28194a4c2eba01649ffc9dab5db1e13b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ur_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af9919e9ff415cc8e0fdbcc9c61b6f34d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ecrc_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a861fe9dd8d12f515469d2d7ff7a948ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_timeout_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4b3a3d60eff54d176e5fd98c34d2835a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_abort_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abe42d24397fef5d95737504122741f68</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_unexpect_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa9ec99fc1a6f742408088cf48d711b33</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_poisoned_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a265e2fa4e7ca64ed38c112160e166b23</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_acs_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a52e6599da6248a00eb25ff7be6a96aac</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_atomic_egress_blocked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afa4d4e5c5a4a11690a774fc9c5058cd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_mc_blocked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5156a5795635aa9224bd93f3c4318af6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_uncor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4ddb05dc9c77e18e5e824c0c83db9b62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_cor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8feeefbcc498b1fb0d80acecab963553</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_posted_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a06e249b0cc043d4c082635f3b0e125d8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_locked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2d02c03ad3567b1ff8ab356967b9eb07</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_norecovery_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a533fe7caa14ce21dab9a07f84395c31b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a40afd600242dab7df3903076cd91f1b1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae81a7b5286de4351705645e71b84b34b</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8ebebfdd7ac7eeb278baf942d3a91670</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3227ce1e4dac5edf5850ccc8d6a71ccb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_assert_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae849aa8d09620652ccb1a71ae6f9e49f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_stat_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a738c0843028b9dc2d2177b462243c486</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5a1d0190f77e6a926427893c51c39281</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afdd464304aba3b8f9ffefe0a5cf7e35f</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aacef3c02ee894c348f2fbf213afa27eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_port_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a02e5068da567611f8d235bf8e2308017</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l0s_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af271aa6abfc42097b559edb5578b4dcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6aeb5612ddced20056cb7c9bc518b40c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae1a0b31636978f47c7ff139f8ac62501</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3d882c3d5725b6f390d6a5ebfa0ad949</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_wake_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3c6d02028d215692dfd4bad7503db185</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_turnoff_ok_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7f63e5778f2f0b8fb7d68674841432b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab76a6f697e5437d8bb99186eee5cf591</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a23c7b7c866d96bf33fed9bc9a9ab7967</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_trn_pending_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4b670d9d5964db69df82930d94c2c783</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_mps</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a79de3f06411265d11a3da164f54bc26a</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_common_clock_off</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa6854ba2daf2565a40051f33c7e687aa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_extended_sync_on</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1b97768302be850cec2c58ef9d0541f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dsn</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a91009ccdddf64e0848ba30ab7469445e</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaec9f92c44df597c7ff4b4de76f7f758</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dev_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae1d5e4f67de5e9f42c5fce92424b0761</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_vend_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8ea966e4be56996bfa8c335d16471c7d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_rev_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a70ec54292a2549cbd7c45f2226b104df</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_subsys_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af1872ef34c61891395afa9b7ec7adeb7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_subsys_vend_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a74fcf4b37afc485067b15f1400dd3315</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a50f39642fc852c47d49a70921102a994</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa129f9974cf669b590299625f5dfc5b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_we</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a73df015f50e7887b1f1190316565647b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_addr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac9d2919de5a71327a98d291af4631e5e</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a69a8ce9714b409a9e9aec3ddabbea3f5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>drp_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa9869e3c37b1ec5bb88cc92180feae70</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>drp_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa687e27bd165e35a88bbef76509f5121</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dbg_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8851b8e2577ecf9946810bf0568047da</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dbg_sub_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abb83db6acac5713e7aa36fca1aca6104</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_dbg_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac4ebd15549dbb675d44d723805931b2d</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acc68983223cb2cb9c7b6ed5d91801070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab7ab3e8df610cca7cb1f40df02b563a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_terr_drop</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afe1e477f658a4e3772127f8a69536c67</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tbuf_av</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ade31352bd39f2a6aaae7adae4bdbb7bb</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tcfg_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a31204e46ed8aeb1c1db255ed400338e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad46bb7bdd6f1f4a3dd4e9a16e80f690a</anchor>
      <arglist>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rrem</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a38a7c5c5f018e1873a59335ece0bd786</anchor>
      <arglist>std_logic_vector(   C_REM_WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rsof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a373bd56e8654f3dad52f0f982d30e53f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_reof</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acfd39d3be542f9e44219013aa6b66bb5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a92dba3c7d9502740b3684470db43f89b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rsrc_dsc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5a2216b4d97369d45eb3a4dca1275904</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_recrc_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1a6ce310930c2b890056de10652dcf82</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rerrfwd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a20edde12d98e410311b71aedb6a20804</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rbar_hit</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a996533183c99e4b00c1ca9ee740f39d3</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ace21d785e588bdf68ebb9b968242407c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_ph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae01b569589e7166852adf8297b4afee4</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_pd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aace79dc77138898e5aef02c0997da79c</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_nph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2ebdc3ba6f97f9db7267c855851ca08b</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_npd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3e46f46cccec3b37ae0074a1b65da4b2</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_cplh</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afc359974ab3bda959262b99c0c6555f7</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_fc_cpld</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3a3b140b213fd344ab7ec9763872942b</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_tdllp_dst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7c9c5091694ace31d215091e1be85252</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rdllp_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abcc468604cf25d5141e6fe6283e8f6d0</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rdllp_src_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aad0120b3e5aa2084a48bbf89a4b2547e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_tfc_init1_seq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1fb9d4766136fdfb086eec141b4d71f9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_tfc_init2_seq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae7472c9fe5d9f6d072cb27c2981f7d36</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_suspend_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab37f513664d2aea29f366c228e71bd8e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_recovery</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2c8aa7057bd4b350c1343f80a10785d7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_rx_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3a217b143659fe1ba36661f04db97901</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_rx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab784bc7f9a3454de4bac417d5243a58f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_l0_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aca2baa52d90d6d120dfbb3aa09708c5c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_suspend_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac899521b8ce0784aa851e09cc374aeb1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_tx_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a63c6c0c263fb432e41d641ae2ae16206</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_link_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a867c7caf8334a38f063d90b1b3ee5a9e</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_ppm_suspend_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a811f8f6174c2c3dc82fba5a0bd8425b7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_aspm_suspend_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae0f20490ed4e5a54ace4167d6a972906</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_aspm_suspend_credit_check_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a17364b314a1b567fb54012a9de6175cf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_link_up</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7d288fbc08e25c45c9ee5ce364212479</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl2_receiver_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a996719a3db32b16dcf16c0d762b14f34</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_receiver_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a34061981f26779c13ab02e3f31c44071</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_protocol_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a57be8fc3bd0a1b59188078f3375281ae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_bad_tlp_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a824465f15b818905c5bed23c3aaabce6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_bad_dllp_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6bce974574f828d044e8388eeda5c893</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_replay_ro_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2551f19b1fef4dd767322ce16b716b36</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ll2_replay_to_err</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a84465e5c55d1239bcd0e79da96239b86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_err_hdr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa1533c0faeb329be3eb2d67ae35f1840</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_err_malformed</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9954345bdad04bb1c48adf0e673f81aa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_err_rxoverflow</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abb6940f44e5287d263961cdd6c1cf303</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tl2_err_fcpe</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac06dbcd96b7856def3cd785f5fdb17a1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5df16d773e4f6ea50dd0472fd9fdb209</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aff10c6004f083259ee19e1367bbfaadb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4a1bd76b241c6bcbcf26606fb79b88c4</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeff51a0d4e189781c6d7fb756b2457aa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_phy_lnk_up_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aecbb0419a29a405a7b5e3b1da4b4ebdc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7b4cd0dfe4ef477296cae8a08d0eb5e4</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1a1d6924ea15ef92de2e8100773d019e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad0ca75459c3bc28c3aea38d1738d2356</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab7d36cfb0a70d42dfb2b7a600348c5d9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac5456b0b4681e0830e38c737f5359d46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a40bcfd0dbe79da142bebed926fd94a33</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_change_done</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8dfb7c53d03dfd9ea7d056b487a5fd87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rcvr_det</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a679b2f86633c3083ed1fc3eff22a6bd2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_reset</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a68b0dad25fee18aee400b0590b36c683</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a05235a85fb1e70da8a44e801d965184c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_deemph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4a640e19ee48359e67f8af7b13aec636</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_margin</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a93496f4085f780978888d2911135942e</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af3052e30c35d3bb0f79e31b2780862d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab70103ae0387a089325a0688ff8972b5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a62563f994e5c79bfbb62bdc0e1cf92db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac3ac1bae0ba66281c8dc66b4157da3b4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a277f6ac80d9a1fddb7c264f7fd234da6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad00ce5795056ba90fca37e7dea526381</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abdfda420d31159b9d1b3b5f2da8986f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_polarity</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>add38e544c15ff8e2d937a8ee933450e8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a90aebaa87fa349f5d4c91ab8e0fe37a9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aebfb861d6a5dcfeb1a8b7b0af3b8a05d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab5b6dfc09e97cd15463e9106f7f5b607</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af47f58dbaa5550ef11384bab64dd6b4b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5fa67a346ea3a24f2432003b535db0fb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae492cf49ac80259659206fd3fc9eb56e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3ef079ab8fc7ad7914c979db14c14caa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_compliance</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af6cd7df7219ec887632cf24220e7ff13</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a90dd6895d087b9451dd2eaff1847e1b3</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9cfdc1034ddcd83dbe14e1cc017104b5</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ada73afdb2c7caad2ea1d22beafeb80d7</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a340f74d29aa3ea987e55e95de8ab72eb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac4e7a4aee1376b90fa2df4121b30821c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a665fb9b1a3f5ccbfcd69a3381d6945e1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1b8e34ea0839a0b57ed877e12a5d876e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_char_is_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab03e61c84bb7f1e3485654e72fbf3847</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afdd72407a55cf58a05e196684de7b500</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a196c383900693fde1c02c8bd186ccdb0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af65fa6f48dd454ca6b8ea38d50d0a71c</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a223246fd3e8c46694f066685a54b2f6d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0696b71daad960fca2f6b2f776b0fe35</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae8e324f3db2400e5080e4c26130fa4ed</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a50fb2239ac7bdbb09129fd04eb61a62a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab5cd919ba60562c0b6af8b5a5ec2da6a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6b711c02e70bcbb93c54a25119b8c8a9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a63d085a071617982eab0931425c0b539</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9de1d08c349834e59df9c88da4624f96</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aead397c3e132d7ca1ba071a28d2c8453</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac9db35a7ca204093e0c40119ef739aaf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab2f2e9adc004b1b0e41d2c914210c6e6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4a62365862123c87d05e98f87cac109d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_elec_idle</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa196d39e7e4cb3f098b3cd8b3f39aad1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8ea974c5842aaf0aec59354560ccc735</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aab12f176dd537b331908403fba912f72</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5a99ce72d089a148e0f745878beeb3f6</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aef412d521c9e0333cc12846b1a2d6a38</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a792ab5adb66aac277db86e2dfe290609</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a224f3cdc8e33279b398c38e016d6a376</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a755a44e34495e08bb7fbebad7e4cad3e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_powerdown</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a849a089c929ac83021c51fba478ca594</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pmv_out</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a193fed0983c4a9a85bedb150b69f9ac1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a694c4337fcfbfab4514b0e1465b48ef9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5ff7f4bcdab21f516f5477df006eecad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>received_func_lvl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a15780e122a84862c20b65d5f17c7bb19</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>lnk_clk_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2d83b2beb8fef3bcc849b2911b922551</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aebc4ab7cfe6bdfd4c5b1f2678c998a7a</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_rd_wr_done_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>affa61f199f3aab51325a5e79a1f06a63</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog_set_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a39fb276c874f23266593de3ded5c11a5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a45bb3e88eed4e863e1135b0fd3f4238f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1908e2394ff5714332e20eaa51a62168</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a78ddad3b7e2f8ac1f52f625dbaee3dd2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a503d3ce23d813bd98520c5da6e64e21b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6c81fade972acd3b5d801e000deedc6a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a102ebf8364cc87b2aa155ea33cf273ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aad12f49e473ca8f7294e7fedcc0c0ee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9c45d840fa9e48704529b9739ef24dd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aadf66983b9d32bd2a00308486407a7e5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a89a2316e21a8318f64cbb4bba731eb64</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abca91e011a4227fcaa5166e610ae9d81</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a37694bdb55d21943c3673def268532e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a49c098ea6b4b25116c082ef3c9e545ad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1b462a3ac23228f63ae33cab8c8a1e08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a39a7a6fb120f1d5da78a9a80110087b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a36a8038bbf7ce94e3779938fd0120c06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae99a2012654f505c00463fb16069c43d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a5453e6668574b5ba4f8fa09dd2f67d29</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adc081d070471885653192503788ec79f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2eee74d2d0d98df36f6b7af841405ee2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a11df4cb2693ea40810467b2290466e22</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a38b21160ecfb5e254392672390fd5324</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3f6539b468e0057d6e10d48078edc3cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9f7413c1cf7ec490838741749229ea39</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_unlock</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a16b3aa4b4831753c47815037d31884fa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ab5da3ddfabe3602dfa0411db7fd30070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a527cbdb2435128fa62de2cdee5d52fc3</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_as_req_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7ca963948e973f038867368946139c0b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_enter_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0fa5f25fbbe9ed4791193a998a9631cd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_enter_l23_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a465448db7d84b0e48940424bb0c8035b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_req_ack_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aae77f96a395708ffd73b02a7937d261c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad50db7d7a14ee3a7b01fc4f22273c757</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a03f9591ddf5a2d0b8259fb3e5e532ebd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a39fa67bdcaca6646cf71a0936a74c4d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af8b11bfa8480bacbf95b910ccf43791d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction_type</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4a65cb81bdfa3b3ac140ce2f9957e829</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction_addr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a211da2a6894b6336ecaef35572af945a</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_io_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae31daf8c12dfa0dca982f47165463a53</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_mem_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2ed94181789ad65b7533bc8e0912a112</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_bus_master_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a992e6a548bf1d6be85855858e2824d6b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_interrupt_disable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3025eb4c215a681429f8fc2f0496fb1d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_serr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a99ed4559d95012306e5b6c564f4d3c78</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa61c9fdf07d2b58f862f3e8c7bbc57e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_corr_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a63956ca2a5c9360e538103846e0bd309</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_non_fatal_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6fba317300839748e81682347774e736</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_fatal_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a98726b58b9dc06e6bf91f47eb74f7161</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_ur_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a22dfec908f57f6d8bb6e216ad17e7ba5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_corr_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6b21f77d67028036a8558c713a0aa4e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_non_fatal_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8518aad4fde1cdf1e2d56b0f9131e55e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1e37f5d47dae4457fa0fa9e0f57ad310</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_ur_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa4973581cfd05d07a9d43e7d527999df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_enable_ro</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae9ede9bcabebd8f9669ffc0eb9d2e3c4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_max_payload</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afd53c374f8f6467e3caaa1603817a14c</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_ext_tag_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1d1925e709798c85271b3aab2c2774b8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_phantom_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a12d231fd05256c9d30623d4260042bf1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_aux_power_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa4d837d64d4b108a83a92128fc270ae4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_no_snoop_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>adc28c4333f2254c405814fcd68ab213f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_max_read_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4cd730e4eee9881d39c018e1a25ecae7</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_current_speed</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a859013054ffde8064eb0cc45e13dc01b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_negotiated_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1098dce1ef7070b45a178b4fd8672f09</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_link_training</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a59002c387603fedfdd009a1c781cf3b5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_dll_active</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a95e4bfad401ddf36f9dcfd34fe7a6dcd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_bandwidth_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a521779ead7db8e6edc5ef008f573f77d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_auto_bandwidth_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af5dd8ce7a6476a04c1e34af242c87eeb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_aspm_control</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a3b4bb11aaf67a312dec0e1b1f5d19b19</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_rcb</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a74f5b70bb95e2a9984ab5ab05083ba42</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_link_disable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a9868ff5301581af59e8115c924282102</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_retrain_link</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a7e8fe7eb2143757acdf19b81b253b33a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_common_clock</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a79e63ffe814e532f8567bcacdd563d18</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_extended_sync</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a604b795009ed206e26b2912c10674f62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_clock_pm_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6e2fa506b65d8c8c22dc427682077307</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_hw_auto_width_dis</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad4446bdfd39cfc13ca0e97c69092e53b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_bandwidth_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a045f8822cf393f274d3ba66584aa96a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_auto_bandwidth_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>afabd0343c3236693a6b997bcd8e79682</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_cpl_timeout_val</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa6781cf4c512c16538763a730c4d95a9</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_cpl_timeout_dis</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4b6590b3c3f97e0819c60f3ff25b0bc0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ari_forward_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae300fb0318029290fc4cda90b3729cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_atomic_requester_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aff096de315b93125f276a69c45f81a6c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_atomic_egress_block</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aeb6ed72696f7dda65aad95cb9bfb78bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ido_req_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a8124a27d663a552c2e3a03ffc5d5b472</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ido_cpl_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a22e7270a6a21ebae03b1cd73f7cb49d3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ltr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a16bc060d17d78e34079996306ef27ad9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_tlp_prefix_block</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a89fb8d56695105efa321bc6d6df831af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae0ff2378c1189cfb9e806a9731792d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a451fb5234bbe4753c2effc2875dcfd92</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a73c10a0f348d3dc041f7e22e9244907f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a2b0c8f56538ec7038bd1d6b1e4565cdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad358bcc1ffe6a110200988a330c6746f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a0c1cfcb0478f92bd26a1134baf44f632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a50720aa428b8079eaea9263b5cb430f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa7a629752c7972fd9e789d0e78f12691</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>abae7b81aa9898bc097f2729358dceb3d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac143ab63295700b6a90b09d3a612f4f1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac6ccce474e25b83fdd499b28aaa9c8fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a1c303729de70184943122139b64b5dc9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aad0edcd02e3a95d268922e5e48b6fefd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a04a659f7d1f26a743dd9534eff6c34da</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aec689cef3734350726a763f3d04f5b1b</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a542524314bcbb955689b1f71e30f22b7</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ac538217f50d2a109002fea49e8345810</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>af01dfddc5a389d7202982b920fd9e146</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ad21144f1ad3cb9eeb3458b0eb01764a0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae8a52817d4cbf8196dbfd003feb250f9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aca2d9f4380341496ef222f6132914575</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_e</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae113a4bdd436a8a7d6e27ba27bd716ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_f</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a75fc6dbf56a62681343414c1256e3f14</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_g</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aaf9b2abde333cd7859adc4bbabc4f3cd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_h</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a6791d8d91cb74c93466b437ed8e80de1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a4d6f25d6f5912676db8dcea27c0fd2ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_j</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a444ee521fc7391b3677bf4cccfe7da1a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a371ef33f572ab3d6bb1a41c2b7b3df12</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_dbg_vec</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a199deb186af90965e68ae82bbd4c8ba3</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>xil_unconn_out</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a55138eab0ec21aed0d966facda180897</anchor>
      <arglist>std_logic_vector( 18 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>IEEE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>ae4f03c286607f3181e16b9aa12d0c6d4</anchor>
      <arglist>IEEE</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_bram_7x</name>
    <filename>classpcie__7x__v1__9__pcie__bram__7x.html</filename>
    <class kind="class">pcie_7x_v1_9_pcie_bram_7x::v7_pcie</class>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a0124a918527a4be3a604d90156b138bd</anchor>
      <arglist>INTEGER  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a336089d973383622afa94aa4541e2840</anchor>
      <arglist>INTEGER  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IMPL_TARGET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a12add96777a02aa24938eedc0f4939f8</anchor>
      <arglist>STRING  :=   &quot;HARD&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DOB_REG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>af2cad6619f68369e3e6e32fa1979bd61</anchor>
      <arglist>INTEGER  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>adf16c43dc60035756d3a4be730263d05</anchor>
      <arglist>INTEGER  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>ab073d66123fc231446f08dfac6393337</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a55da7e76960757f8c6842e86a28ee7be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wen_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a3aa2456a9eba2609083dfaa16b48dd75</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>waddr_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a86919c3f6005b859d38e548386757d5f</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wdata_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a60b5d50028f171abdf81a20387161b92</anchor>
      <arglist>std_logic_vector(   WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ren_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>af02ac5d0edb2cbfbeea2efdb787dfee3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rce_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a200e4531bceca9ca93fa4b72eb8bc63c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>raddr_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a02c49cd3e1346731b5276b7bc8db5ce4</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rdata_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>ad351cc36b0ed46609ac74e17aa1a545e</anchor>
      <arglist>std_logic_vector(   WIDTH- 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unimacro</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x.html</anchorfile>
      <anchor>a9647a477ccecdac4477f249de6e0f37d</anchor>
      <arglist>unimacro</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_bram_top_7x</name>
    <filename>classpcie__7x__v1__9__pcie__bram__top__7x.html</filename>
    <base>pcie_7x_v1_9_pcie_brams_7x</base>
    <class kind="class">pcie_7x_v1_9_pcie_bram_top_7x::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>IMPL_TARGET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a969bea1a836a1f8d9649ac93907b38c0</anchor>
      <arglist>string  :=   &quot;HARD&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a3dbbf0c9179aa1f3db84370c391f5265</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a4fd76ee2c93cc8ff402e1728a9bf4e52</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ac6e20992b18eef698fd5ec8283ef69ce</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a64e8dd486fec92cacad606da93888fd4</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TLM_TX_OVERHEAD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a82daf9e95c3aef3366a541f84a80b747</anchor>
      <arglist>integer  := 24</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a95b26820fd0fa07a2de123455496338a</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a8499d14fde9ac56a72b682171365b133</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>afee09bf4ae56e93236eb4b68ca4edde8</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>abfd039cc3ebba15c9306d45b4bbd9ea3</anchor>
      <arglist>bit_vector  := x&quot;1FFF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a21440734606584ffc4346ce659c3cc2a</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a7408964d0dde7f45f0c0b1b79471569c</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ae0be05eddf5872d6a5a49af30fb3f052</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ab073d66123fc231446f08dfac6393337</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a55da7e76960757f8c6842e86a28ee7be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_wen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a35c345d3e5b2ccc4ed7f309fe03d6e12</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_waddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a777dc621c9f7208af891e08c6c26750d</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_wdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a1ff37e8a6a9cd5facb6ad1fdd4b559d8</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_ren</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a8433b60f1caa3e42a460e7cabd7c006c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_rce</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ab9a30e8045df32e386abd644a39805f8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_tx_raddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ab1e1b48cfa1cd50d1629bc4740b0d7b7</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mim_tx_rdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ac9bc81d06ea2878c345db8c810cd321a</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_wen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>af2067e4316778559c7f2d3b224e0b4b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_waddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a9fcd89fd7e5c9aa2fefaedd53f759cb3</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_wdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a9ed0ec5e6e554eef219b43166349e479</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_ren</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a37518b2eb2b3e1c761c7fa3063e58214</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_rce</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>ad31fa1da3f22dedb5a2f4c9081bbe0b4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mim_rx_raddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a559333a73d0809b95b0f97601c15fccd</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mim_rx_rdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>af8fa662ed6afa4886cc60e9c1123b537</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__top__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_brams_7x</name>
    <filename>classpcie__7x__v1__9__pcie__brams__7x.html</filename>
    <base>pcie_7x_v1_9_pcie_bram_7x</base>
    <class kind="class">pcie_7x_v1_9_pcie_brams_7x::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a4fd76ee2c93cc8ff402e1728a9bf4e52</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>ac6e20992b18eef698fd5ec8283ef69ce</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IMPL_TARGET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a969bea1a836a1f8d9649ac93907b38c0</anchor>
      <arglist>string  :=   &quot;HARD&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_BRAMS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>aa61b23c9820728639a3ba3c00cb432fd</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>ab1f679e50e4539244ee3628a028b6a9d</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a40f6de37c31404ef2bd2ecf7d33e4b4a</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a798536cce5edd1fdfe5dc02f6028b19b</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>ab073d66123fc231446f08dfac6393337</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a55da7e76960757f8c6842e86a28ee7be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a691258c22b72000a90d42278c7aba12e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>waddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a5537191a9746614c168684d1fd246641</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>ac402ac47902752bbbe6a4d397a99399d</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ren</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a17581c6da0b186a09d62d2d0e3242cf9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rce</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a395bb31b2bc73d266a05b314702fdc79</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>raddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a424612fdd67141dfb697e95d0a2876f3</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a19d8f6ab4baed707e9ddddef38d5205f</anchor>
      <arglist>std_logic_vector( 71 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__brams__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_lane</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__lane.html</filename>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_lane::rtl</class>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>abfcce4086868bcf417f85130bc51fd59</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>abbd1f2501bd1641226ce6f957d41c483</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a8d805be7f187d5f79c758d1b3ab1437b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a6edff270f87d872914b016d61c20b824</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a542d749fb1219e0c4d698621fe75459d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a20f54f93845025fbfbf68680832385a5</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a399e54f4804cf370c71b5fd3cf544bbd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a6b78d4e425514e5fd0202a15c290db55</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ae2923398e5ac0aa06d273be71642c05c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a2b514e6000525856587973ca7f0b2e93</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ae397db14d2f14878f99e63afb19718a9</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ac7b79d110f79707d099f0df6f3360150</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a9e703b36e0f2ad2cd2a1bcac0494b94e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a8a9a7bd5247be36393563efde2690fe4</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ad9c640712a9d67386a498a2f2835e853</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ae1b3a19a290af49b616a4113569caec2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a314b42cf6b276714b8a6e6ea730b41dd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a60223bc366e88022010af9236eef417d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a1ec8a58deefcd099e2e66b4abcc86c1c</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a72577b58278e29939e667026517db0f0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ae35d828a22043b3ed49afc7750ae6126</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a4954b8aa332eca17ef0441e7ae719472</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a253180a62ef2fb877da73b157850b3f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ac9b513bf6d412baf1eb31752437837d3</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ade0491cdaa6157dfc79cbbad6c579a4d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a809914d7e84c51ba74303d5a1f6591d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a09542b8c95e3df6d4c1fdf359a2d8a02</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>ab724d8979c73cd174c7d5c8fe8f28503</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_misc</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__misc.html</filename>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_misc::rtl</class>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>abfcce4086868bcf417f85130bc51fd59</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rcvr_det_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a2f6d49c13a376f7f4411c85f280251ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_reset_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a1508c5d8bc10bb63788200c6f2d4dc59</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rate_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a4387acf8240521e947db370c6a2593a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_deemph_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a68d6d4929a47af70ac7665a1abf755cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_margin_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a1ccc75905a7973f8f1beec758a233529</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_swing_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a00b3056dff27a722ec32e1e2e0312ee5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rcvr_det_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a11341811bfb1382059cd4ef49f706fa5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_reset_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>ac9e0afad5ff9910bd7943c1b1cbbbc44</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rate_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>af846b2a9f412d15aa684f11d58a93082</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_deemph_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>ac8d1fcd3ac6c2f758e6621b1e7a71e0f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_margin_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a49c053b935778818499bea56856043eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_swing_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a778322a4cfbf7d841b80ee1b517a7f0e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>ab724d8979c73cd174c7d5c8fe8f28503</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_pipeline</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__pipeline.html</filename>
    <base>pcie_7x_v1_9_pcie_pipe_misc</base>
    <base>pcie_7x_v1_9_pcie_pipe_lane</base>
    <class kind="class">pcie_7x_v1_9_pcie_pipe_pipeline::rtl</class>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>afc6aa573e13993b8c6939224914abe65</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abfcce4086868bcf417f85130bc51fd59</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rcvr_det_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2f6d49c13a376f7f4411c85f280251ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_reset_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1508c5d8bc10bb63788200c6f2d4dc59</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_rate_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4387acf8240521e947db370c6a2593a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_deemph_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a68d6d4929a47af70ac7665a1abf755cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_margin_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1ccc75905a7973f8f1beec758a233529</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx_swing_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a00b3056dff27a722ec32e1e2e0312ee5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rcvr_det_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a11341811bfb1382059cd4ef49f706fa5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_reset_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ac9e0afad5ff9910bd7943c1b1cbbbc44</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rate_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af846b2a9f412d15aa684f11d58a93082</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_deemph_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ac8d1fcd3ac6c2f758e6621b1e7a71e0f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_margin_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a49c053b935778818499bea56856043eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_swing_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a778322a4cfbf7d841b80ee1b517a7f0e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8d60c54912676ca29907c06e7ac648c9</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7afaec6fd45e5585124862848fb4cd93</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8af637ca0bea98480a17b5844bc27cb7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa6ce30cb85f3905da153b9d4210d27a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aef72659d87958d76e6f9eb018ac00cfe</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae9b70af3ffa1479e471080c6f6cba455</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2f4ff5d5aa690e969dc9733a8a1922c6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a23955feddaaffaf6273954c47f9ab372</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a972caf183518022fea047bd3a4c5ac60</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad337ce893b47641faa649fc4f5d747e9</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a281740ff7fe41c60ff4e8e59f62cf916</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae20a76873302c4bd40fa32496fda1a11</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx0_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a93c055fcd8fad6cb3d5e781bba98edbf</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad09fad78142254496149edec0c2eb47b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a063854b4c2139e0af170fa23fc726201</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a87bb98f18d52e8149a509d81e59b1d6d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af85bb943f238beeda4488110c7ba7641</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abca9b3b71288a6eb521b4179c1f3a63f</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7002279b6fe7b4b7fab49fde6888940d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a459162acfda65573c5caa0bdbe3d9e72</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af8fb90670345f0ac9384f3bcfe8fb94e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a297b7bbd922b26a961658562d984bedf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1d7caa5e12161d90058b83930727f8fa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a07c6f59e40c7d6b88e6a9c9f633eb4e0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abef72c032a08d898fb5392140a4fdf2a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8d5d2ec85a9a4f0d3ec457dd099e795f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6131b2a6fe271e5d01c84fbe8dd371c7</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af8dec729a69a9a422a303f2304fa84f9</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a07a108344f78c8c7f57d42e56d1983f0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4409257b0c5ad1e53080f883ba56bd9f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>afd0756dff14b60298f868b847b53582e</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af0e9065d3547bf21c0712002f560213e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a33bc932ba038365aa8138009eb2ebbdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7952dd59504df138dcf0739fff999420</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af190d06499c2ef0e1b03cef952bba2d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4448c626d77de0adab790249d3c3e285</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a70eb268f3b8ae060c7ccbed596c0b36a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>affd8cd0f1f9c400b97f08e5b478f5917</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx1_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a0cb946f16aee3f94712f850886d0997f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abe19879937869d4169b19cbf74d724ba</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae0a49aef30890b769bf138629208dfa2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4564e44def1e4ac419a05646b6005e59</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a90f4aca33cb53a91382a50f3df272152</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3f455cbf9a0ebcb1743dfb42e92e2f58</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a50fa32b6473e7bb4aea6b2dcdc9cb600</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a40b71ac1117f570a1a46e179abf7d1c7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9417677d07b19a5c4967771db6291719</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a84908f4c566e18f627d662eae561b421</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7e328b0bb7fa507a3554b6c98237a8fc</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6c883c368474a13ab6d77f6069b2fe94</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab73954acf7019f2c7312e3a463298773</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2af297aedee23ac1cac71ca97eae1cff</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3152ad97fa32f1bd18e77ef8e1573c8f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9d11f281c8cf22cfa71ada03b983451c</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab0d663179f066cc80895c56e113e67cd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad3ba7a7a5ebcc3f6bd59c5bc931acc62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a320834ff2cb9e68af47bde34d10910d1</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3cfef9b010adf5f761f66b3fb353e7db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a5bed8a3029907711bdee775e7048885d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>adfcb9179c44f9443fa00a0079bbe2bd1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3dce9b88bd64f5989b5d86d42666088e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8bb24f34d72ceaaf8492cb48efc536a8</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a852dba4d1b25d617ef31eb6a6e11d03b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8bb8c49ee0d235954211d73e928df460</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx2_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a5991188f165d46ba7d79632b417500e4</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab5232e9a4b04b1d7938f6a74a22528ac</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1640045728b298755af5a9c539566895</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2636738e1a9d47cfebd2928aff0e3331</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a64ae7ca95744a20da52fea75ab952e0a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8231d12a61a2f3c14eb5f4a36f96b5db</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab9be0e17929052456c32103032b2821d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6b94177a9078ee1c91a47368088b3451</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab92d9568c074e3935747f6a0fdc01bba</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a564631d67c7dbba75c90d9b6367408af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae1d2b417ea984cda50264a51514ed9db</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a322fe4be4ea1a6841277b7425d177890</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab6e5c6d7b959ea56a05368443c6f5fc5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a77450287731659aa7ded95a722c6c10c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a206e19b7869748be335b88965f541517</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad873946a88f53966186c899d3843fa15</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>adb61b23c75cae3547aceaf9d96cc4849</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aabebe9ad33daf688926490da433b9237</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6b281876c7217d357facf68cba693655</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6c91d29c7db32380bbb7bfd65ca4c6c2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad1718f0753148237f01a3d33f32952ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a187a5e47f55dee02383072745043dbb8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3420c692b9608b1783a203a558cc1eb9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aec2b73aecf4a558f7c0438e912b720fe</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab6bfb643fb4588df8cae165990604be8</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa0b96926922c2580962e7dc03e4c7b20</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx3_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a912bb2fd4e4602c7f1dbcb1a02ad21b0</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>acb5eaef88822fdc6cd5eb01714a9f6a6</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2037d630cfba159f6d0008c6156b098c</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a029f25072029bb78cf8f654bca514491</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af0c176f29de60c91943e7adf43e3ae9d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>acab627edd73d88c0ac830bc9b23de2d6</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad1b72162a7ef108837f31e051720695d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a38391feb9bcc6b55623d1bd263126a69</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a52629dd5b80e29cd0f6c42c1a07ea8dc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aea0bec64aa897d542aadfc0b75443740</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab108601197d4e3aeff0eaf5a666000ab</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1c3b86d10c1ea3eef96336e1d49b203b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a66009abcbf0a18f828b726781c1e89e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9e4a0dfdc3e8231b36ace96e14ed9b8f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a50a2002e132abea60b386af46dadec4b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a95f0a54bac00396505152ca16b917416</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa2d287839a0e05eccf711328946e79cc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a730d888e111ec45adbe438b2ebca97c3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab86f5e87283eca68e7e133b02bbc913f</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad8ff068aa7b4a275edd8826861973d55</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2239964fe842fd897978e22b2e275712</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9546b3eedaf905bdfb11043f887ccb9c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a49e171d8e65ac822af34f1a0b0ad2162</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6996d956287cad3ad2ba049780603280</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a48b0f3c1eea903ac1227a66780868d51</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a48b81d6755a0162d09cd55a03c0c0a3b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx4_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a216bcb48577a31695ef477350598c7bf</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa4fff8769002e164e22dbcdb93c4e225</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a08dfedf91c510fb51014c13b4fdcb655</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abd94ebad3ddbcff8dd36d275d5705aba</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a23dd114b2312796d5b15e4ce9f887010</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a33c1a7cb4d7790ba8e7d749440f84830</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a545d630c5d291eed9f03973ba76989aa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae406fbd2a482ea55a6f7fd359dd99c9b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>afd607e90bad9e9e33661e6323e8d0d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1c81de845e36eacfb156d6b4c90c7f0b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a30494528faf1dfe35fd1738039f0cc18</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a46942792cffa42a3096c9f6f48fe7741</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a92e665e031425a63c41f3f777ba3cee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a193388893d1f1d5145da9cf780d327dd</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9bc5f9c827a7e2c48c0c82f10c378fa8</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a701b9edca7fe9c4b454ac9b6d4d95bf4</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1057d82667fe23988708f4b4f7982169</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aacf9d7777d2f43b328b5093821f062df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1875d24a65cd58fe9d47c29c30e9b770</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3bf9a410acf3dbce13509d63f0f2044b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a280597cf303d55c399c3b1fede3b1636</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab7f514cf248acde2c9ebd68712523d7e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa41d757c77fb83db4bfab63f8cfe2440</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a86e649ad1516780b831915c44b920ab7</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8be59f337ba2921a9813180067abfa99</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3b92eb99dcf0da6148d8631af8a93887</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx5_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8fdf03612ac891a7ff550965aa6b1939</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab31c032ab3eb50a5c948d4492cd47d80</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a51068dfb8b69a2dc446294956934daad</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1947bbc8e702d2ad75e59dda3239f4cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4d3d43b7b5a2505689eb79dde59d671b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aaac9807f7504942f8c491e06d80637f0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2cab353f0d2db00fae23dc8ac1564d9c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af51dbb6eddedfc219b49f86fa3ca1a78</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>add00f37d467f64c2bcfa4f9c74de4491</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad0fb225d079f5a3aade6225376365e3f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a4535f5930fe0476e956de2dec508c8d8</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aec2e710085b2f1ae1d88e9f766616c40</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a5234cbe2990505616929985fa1f9dea3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a2aed059497f5304e3403cdcf7749b276</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a39f0b74be5658fd02801a8e61cd21dc5</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a95e17fe285d495300f0056f72212b79b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ae53b7d1a5a7ce1bfea053347bc8220c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8f864ce74991a9140770e257abe30d18</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abee37366c4f45c87912b45d07c799aaf</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a55df26d819fec3fae981328053db60de</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a299c33871ff5d4b83c64741b48b2833d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>abc73f71418481f24d40020fdc44aef30</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a177e35c7a3c418f9c1470adc437b11c7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a092d13ab8fa49e2225b1af61bff7a051</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>acbb24d8d4c54989ebd8e0842694a817e</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad8811137809980840dcbcecfcf872880</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx6_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a82122537d5a98bdd3bb2c075ecf677df</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6eb1f32c49175ba6dd9f73527488217c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ac09bf082d69c51e49ed63e3703f4734a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa693798be604c458a565de2f939af2a4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>add9191619beb7faaf83a57d1bdf34b3b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a62707d873f347e36ed1fd2eba1603fad</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a72eb83ad150e1f8ff7969cb89ed42727</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>aa834ae0c9d1827a1c000cc82eecdcc46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af5c69fcc7dfe24e96025bc8ef8d64b2b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>add28fa466b2dd3974e354a83af2ca28c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8d46d08da68d9527f37c7b6173de161f</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1971b5da10b7f6fa697ea0953c95a690</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7f3bd68aeed70ada3f074cee45d02b62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>af82ccf33d268658c6317bcb8f4767c87</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a750e8901eed7f0636ab4f5b989a1c821</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a05b370d685baeaccf7b6dbb292988622</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_valid_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3b02d2b35cf898d668452639bd4eeeae</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_chanisaligned_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a706f4b5d43a9a1413ca1fefb75171945</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9ea291fbcf250406e52a6979a0e79bdd</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_phy_status_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ad25d0f26064e0f0f62a6fa016de4c577</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a8f2e46b13b857dc60fb2d668229f4e80</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_polarity_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3b9a783094b1a9e5c1ca871bd5a55e8b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_compliance_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a246cd3f3f9542f2e7516fefb1c1d7e58</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ac57409bfaaeaebd98511fd53ca7fa528</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a6738284b177eab72cddb9c9212c0c57a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a55c96841c4ba99b20d9ce056f01348ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_tx7_powerdown_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a15a658757957ed21520396e7074c3a72</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_char_is_k_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a34e8917c5152a24c6385b59531848259</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_data_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a60ab2863ab6be332b5f5d25c94053209</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_valid_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a3524c31b304edab28be7743d213abfdf</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_chanisaligned_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>afcbf27c491a6835b12293c998f50e1ce</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a01cd87ba94672861ac9e1ee22d5c56fd</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_phy_status_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a45c5ac707f1c5821f86702ef0366bb95</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_elec_idle_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a7a9d6b93f8d9d95d7a80cfc1070449a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_polarity_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a471f1463ace65eaf1d878424ac168acc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_compliance_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a1c8f9b5d3fac6c3294b9a1c412ea68df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_char_is_k_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a911a0d8f58efdd31ab4e7ae304762b4d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_data_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a63fe62b1f0bd29aae1d636fb5a8a00a3</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_elec_idle_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a9d84e1672b0044a3e03a6c1527fd0713</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_powerdown_o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a0b2d064123340e5005c2866d1c322727</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a77237f3f83ad21695e78b5c247767503</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>ab724d8979c73cd174c7d5c8fe8f28503</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_top</name>
    <filename>classpcie__7x__v1__9__pcie__top.html</filename>
    <base>pcie_7x_v1_9_axi_basic_top</base>
    <base>pcie_7x_v1_9_pcie_7x</base>
    <base>pcie_7x_v1_9_pcie_pipe_pipeline</base>
    <class kind="class">pcie_7x_v1_9_pcie_top::pcie_7x</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a24d74903a973307a408ddc58b9bc7b8a</anchor>
      <arglist>INTEGER   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4f29f418152eb9f2da0d7cabb2f6776b</anchor>
      <arglist>INTEGER   range  0 to  128:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PIPE_PIPELINE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab56160f844fc6e59c2dfe854f017d725</anchor>
      <arglist>INTEGER   range  0 to  2:= 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a43d68d69eba0498781e34ece220a4f85</anchor>
      <arglist>bit_vector  := X&quot;140&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_CHECK_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a346ec2a1eb7ab9515972ea1c571982f0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ECRC_GEN_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a88786347ceb902dc11f080e18661fa65</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaa079ddd3d560b13dac0ad115618ee09</anchor>
      <arglist>bit_vector  := X&quot;0001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_MULTIHEADER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6d4e4f2f41f1268c1292b01ecfb25444</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a96fdf7f79c8c0c06fb300768de883648</anchor>
      <arglist>bit_vector  := X&quot;178&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae298f81968433d760722744b72301463</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_OPTIONAL_ERR_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab895ca190e1158ea6e2589b7fd5bdb7d</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_PERMIT_ROOTERR_UPDATE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a557dcf38053695a9b82cc9ef97c9e935</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AER_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a75355ea4506d921eeeeb918a287a17a2</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ALLOW_X8_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a73b4b8eca59542074c76f0e09a4bbbc7</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a04f894b40ec5c5bc4e8a105c38a24cd3</anchor>
      <arglist>bit_vector  := X&quot;FFFFFF00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aec61d5b719700f168785994742b304be</anchor>
      <arglist>bit_vector  := X&quot;FFFF0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8048107c13c564f5ddf1c309d1426827</anchor>
      <arglist>bit_vector  := X&quot;FFFF000C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a16659a3a478663d61b611f90e9b3b825</anchor>
      <arglist>bit_vector  := X&quot;FFFFFFFF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aea240656534bef3b78f705ffdb076b11</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa2bc4468561da4b303ead1c7d93219d6</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CAPABILITIES_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a11c30ebd431feba4b4367126fbbbf153</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CARDBUS_CIS_POINTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aea8843eafe68dc3c088dc30f5bd36278</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CFG_ECRC_ERR_CPLSTAT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4be7fd8911c437c24c7dd6a26a390e64</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CLASS_CODE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a292084037e110fa439c26b04ce3b4d47</anchor>
      <arglist>bit_vector  := X&quot;000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CMD_INTX_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac7ca848e1844f1d51e19b1a379a18dfa</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_DISABLE_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3cd2114c3fd79892f031559ebab1a5e0</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CPL_TIMEOUT_RANGES_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9ca3762bf78a3e4787a8f9e00a41f56f</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CRM_MODULE_RSTS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ada2c76ff39fcce669886d673b34b7aef</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ARI_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaf05034163e6e35dbfa1793a0551a40e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a108270d764a85ecc9a9f67e20824f2a8</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a78a2b3bcc3026f52d2c0f385e1b2f9fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0760a1dd123ab80e9b28e0a320b5d47c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_CAS128_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aae95d33d0c1293ccbb5dd1353304f1c1</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1b43415a2c8e920c3175c8e01e80f74c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c94ee4679fe3885da1616a512e41208</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_LTR_MECHANISM_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a497169376007ff1add81e39ec7986c4c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_MAX_ENDEND_TLP_PREFIXES</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a45163f768b113add3f415650c3af18b9</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afeb28fd47f1f8b255fdd056de9e3d18b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP2_TPH_COMPLETER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a65235beee656ca76ac2dc56a0c75c477</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6a85594f06e2088a5afc9349d98543b0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acea1bdd874dcfad2b12ff546352a9da9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L0S_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a000df866adb2b951de8b6092997a2dbf</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ENDPOINT_L1_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2924ace89e98924bf7da8291fc28a0c5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_EXT_TAG_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6746154af01ee50c4bd4525a0fec2d7a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4646a48cef2b244f43405074846df1dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a48347098b57a40fb1b09abd25274d9f3</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8d1ebbaeedd8bc71725871b8bc167ef2</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_ROLE_BASED_ERROR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a23a134abdd392ac72763993e07b956a2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_14_12</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a12b4594c6a1b15ece07fbf3d5c429632</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_17_16</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a80454f86b031f521673483faf243a7da</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_RSVD_31_29</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0c3c1983283c06a238fe731189d2a99b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_AUX_POWER_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa418e316805887d9ac3ba706adf742bc</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CONTROL_EXT_TAG_DEFAULT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac1cea833622a728e1f0c72d7d85fe371</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ASPM_L1_TIMER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0126714b296cef6eb74d6627bcb7201e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_BAR_FILTERING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a252aab391ecc709dae6e125e98d07186</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ERR_MSG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2e4b7239eda6157e0185b44337f5199f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_ID_CHECK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2496905547361cf333314b5529ba93df</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LANE_REVERSAL</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a784b719f1f196fc365df4d5afa37b2d9</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_LOCKED_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adecfeb934903c9dca25d486fe30034b4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_PPM_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0275d42465e68956e5e791f4b1de530a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_POISONED_RESP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2f5fac8ae6cc74c9e7bf6f7894ca32ea</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_RX_TC_FILTER</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a43c4736211216f0b625b0ada98db19f3</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DISABLE_SCRAMBLING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aad068a517345fc2372e6885e655c7825</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DNSTREAM_LINK_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afd695cefa742904ad967be643798b3fe</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2a4da9a3ffdb03f8a7a3473aa6ef72c3</anchor>
      <arglist>bit_vector  := X&quot;100&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a24644dd15bf9d53f0752ad89a6905a0e</anchor>
      <arglist>bit_vector  := X&quot;0003&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4ef2f6f984d5041d6fda43e509cdafab</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af2498a3231d5aacc242a9a1645bbb8c2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DSN_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a03f740dc4c704eaa8d46048076a8738d</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_MSG_ROUTE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7759ff6674feca943c5b1bb949be5365</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENABLE_RX_TD_ECRC_TRIM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1c28fa92d1862640fb7426071d601007</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abfed0b364318b7be9ef9cf305af1ab9e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ENTER_RVRY_EI_L0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>add8a7e5b623b5361461fcc0f4eb5e241</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXIT_LOOPBACK_ON_EI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7a4fc933b351572af294c16d1e145ddc</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXPANSION_ROM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a14084ec444038b338b1fa09a71aec183</anchor>
      <arglist>bit_vector  := X&quot;FFFFF001&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae377c1bf842bd0a6fbe3a3986a63cbb5</anchor>
      <arglist>bit_vector  := X&quot;3F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>EXT_CFG_XP_CAP_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9ea73e6dc15522976caef9fe083e0d3e</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HEADER_TYPE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2abc69ef4c8fbe89b47e2195d602d81e</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INFER_EI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af2718cfdb341df44c151b6d860487bcf</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_PIN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a770e9b10d5799303dc88bc22abc745e5</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>INTERRUPT_STAT_AUTO</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a45829e1b928551fecd3f128ccce4b0e2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>IS_SWITCH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a681fd38dc98b17c2a867d9d7aa8264de</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LAST_CONFIG_DWORD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af1b2388283d8acf12a098421d9f831f4</anchor>
      <arglist>bit_vector  := X&quot;3FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_OPTIONALITY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4cb5f1f23bdca65148e996f51ee07929</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_ASPM_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab0935f0abce0d1f091c79019f81b29ce</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_CLOCK_POWER_MANAGEMENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abf056c8623d086037bc6d56ab95d737f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a37872f132635595538d18663f31b3db2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab10b8515f0522121e1eba1227e389c95</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a25c94b6a76671938315b0cd82396480b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad775160ebaf5ba1bba7798746a18f84b</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L0S_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6738007d59327e702ba14ec625694380</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a31f468472334832294a4ad5dd2ab7fb5</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaa8ca03d9373af8ce38ef74eaea2a3f8</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8c2d3de18c860e8f4b8442c14c1cc92a</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_L1_EXIT_LATENCY_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a845672f8955cddebb92a5e548e28bf71</anchor>
      <arglist>integer  := 7</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>add4ccb734ac4a9045066adfe3cd044ad</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a728fb34740372077234388aff555a855</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4d9a899d8bedd163882715aeb105aeea</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa611ddf09b5cf0a0879818453be502cb</anchor>
      <arglist>bit_vector  := X&quot;08&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afc6aa573e13993b8c6939224914abe65</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_RSVD_23</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2895f05f0b51117c5a4f2823283ab6e8</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab93e78bf592b88baec24c462a483ba0c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CONTROL_RCB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abe57e6aeb8f6cbb71be50e51bdd2c27c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_DEEMPHASIS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a79ee37f145b8117d886892ea5ef0859b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a20b0a5f01a9325610a316e81507ade52</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a11671e8f202d7b2edf8ba315b8b79ff1</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_STATUS_SLOT_CLOCK_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a58e320879c4ba35f713fd7da1a61deb9</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acea632db85a801b3f50fd823775b94eb</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8839f99175eb67c3ba80f1cca1ab39e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_ACK_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c88fede58239568fa32076956c0bb84</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a887cf590f5b161f77a74e2958e72ad8d</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adc4945ee421c3445ab1d14374db6b53a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LL_REPLAY_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0fc237e29751d48c2aa0c989e0df78c0</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LTSSM_MAX_LINK_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad9339fea01d5c470c13f7830c129da4f</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MPS_FORCE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a754e582e2ba786d85f9e2384066f596b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adee6f867951805784c0225e218505d9a</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a14499ff638f05fcc6956dbf59c93a0b5</anchor>
      <arglist>bit_vector  := X&quot;11&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abf9039040d8e6cc9a316164b41c7007d</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab2aed0c8fc2e1d6ac442eabe5ddeb84a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_BIR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a09eb2de0e8744a459669857e44245b49</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_PBA_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae574ed6d20165279b37c663ce1a36dce</anchor>
      <arglist>bit_vector  := X&quot;00000050&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_BIR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a784e21932fbf20576d46b303ff8237e7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_OFFSET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab885731baa3050d4646cfbccbd3d55d9</anchor>
      <arglist>bit_vector  := X&quot;00000040&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSIX_CAP_TABLE_SIZE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5e5377d6530df20692fcfdf61eed9a60</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6be1be578036c43edecc01babde104bd</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_64_BIT_ADDR_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8c1077bf36b00aa6cb8dae8abd05e55c</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeec8be4c206da1fa0490b45f5f5217d3</anchor>
      <arglist>bit_vector  := X&quot;05&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSGCAP</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1bad8e6cd6fdcac088f785de057420ac</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_MULTIMSG_EXTENSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac4d72b492575022f7ab85367509d2d43</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a426e1dee3155a88eeecec289a0199d1d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a10a3645b63ab971ee638f304cac2e7dd</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MSI_CAP_PER_VECTOR_MASKING_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aba5adbe1a77fdf7ad54f04ee2f1dde33</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0cacc950cd9ac12ba395d4593841ae68</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_COMCLK_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aadc61f552cbbe50582b5deb1247ee1e0</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa4f1a71a67cceb0a8669fdf3bcd29293</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>N_FTS_GEN2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac5253b994b05c998727df8204069209b</anchor>
      <arglist>integer  := 255</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5954794aa87827c142094293cb3a493d</anchor>
      <arglist>bit_vector  := X&quot;60&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ade14cb4698c69cf0114648fc3cbf1b35</anchor>
      <arglist>bit_vector  := X&quot;10&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_CAPABILITY_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59dfc5405796cad1dcf42b46afe5629f</anchor>
      <arglist>bit_vector  := X&quot;2&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_DEVICE_PORT_TYPE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a29bdb3493261f983a262f8269bcb54af</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6837513f6de73369fd4afc797c802ab0</anchor>
      <arglist>bit_vector  := X&quot;9C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a27dcc219a2786a6bdf65bf598312ba99</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_RSVD_15_14</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab16b087f13c39de810f2065674de966b</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_CAP_SLOT_IMPLEMENTED</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aab3f58cda8d1da344b7617e3aa91a27e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_REVISION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0b52e84d846700cd6093dc709f1c3179</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_AUTO_CONFIG</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a65a528bc89bafde395e767a58c82df67</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a70be63098d6c82e007ea57f6e510219e</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_EN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad8d9d829d19aa9835ae8e1cdf8f7bd15</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPML0S_TIMEOUT_FUNC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0397edfe5dc5fb3cc3507d2bdf423b39</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_ASPM_FASTEXIT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3e366aecd39df288abc399c0e5e2042d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a68692e202f3875548a02e0c38e59396d</anchor>
      <arglist>bit_vector  := X&quot;40&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_AUXCURRENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a99ff67c8344d1ea4dd253e2a9e6752f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D1SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0c89d8c7ff70ac74c72ae91a7f0b9a61</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_D2SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af605a78bda520024de6c672b16f739fb</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_DSI</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a945ddd3c457b915d5c6300324316b4e2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2df6326074bb0d78758b64adea3849d6</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7bfeaf3819714672107700de20e7c115</anchor>
      <arglist>bit_vector  := X&quot;48&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9bd6e28986e255cbd0adc4b25ddb9b15</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PMESUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8d930eda2ddb61082bd5b46bfb1722b2</anchor>
      <arglist>bit_vector  := X&quot;0F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_PME_CLOCK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2e316acdde0249d86cf60a90cba81a0d</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_RSVD_04</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af741a47b9ced723b9b6b21bcc21731c3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa27fdf2d8df79c4f6a4a1131e961deea</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_B2B3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af54ab991ffbf7098c528597e46deb55e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_BPCCEN</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af71e6fd9bba57fff9befddb8125ba28c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_CSR_NOSOFTRST</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5d4b6cdbbe22f79ffb55ac938805aefe</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a41f6573bd7fd226c0f15774df59536bb</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a74f036aba37fe2f51096ab928affb85c</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6848a3275197d5da6e86f9ac7e44f7a0</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad2411381cf9646faac4dac44449e8b93</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af8f9d6304085c95e56430e94f7b08307</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2f25e91754ebbbd8fc460b076f4e585a</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4c5e3532480510d6caee830f74b116cf</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aef2c3c801350c6f89e6d3ce83351c195</anchor>
      <arglist>bit_vector  := X&quot;01&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a762678066203e6c1009346022b3fe27a</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aea05a04545a890a7353b6d58a3ab6306</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa07b20a2693681fa7e0bf73e1b0e09c2</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7cd2bb7bbc411d0319ed03fdfec629db</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5ddb90069647aee696d046f57520d598</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8774d8eb3445a9d323946f13e714e308</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6d15cb69b0ba4c9ceb9ac9a883688cb0</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_DATA_SCALE7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9a4eafaa20c0b32aa02a8cf8aff5f40f</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PM_MF</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0f6dc236ffb7388763acfc81a45d832f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a023cbea7d00ec6dd0f5ee472f2e5e6e6</anchor>
      <arglist>bit_vector  := X&quot;178&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abbf8dbeb72b2586b75da90ffc1471e2b</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab130b8a7d64a2c4606f215f547b68ab7</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5d63a4dae5e924b3c4493d4f55121d02</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaa8010a08151f00493b2b04f0594e26c</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a655a5e4d7685da6e54726ebbba73ed70</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_CONTROL_ENCODEDBAR5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad89f74a34317e7b98cde3ae168973840</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a14f1cb19240d79537e5bd44017351e6c</anchor>
      <arglist>bit_vector  := X&quot;0015&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac52592cc6ab7e870b27fe84e7d9464e5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab80ce5030e2418617091e6765cd53bb4</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a69e18bc4afafdb8e23cff195fc718ec5</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a99d7eca132e909f79640ebfaca70316b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a702f4463bdd2cedba5a6a1d354787231</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_INDEX5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a34ed87d0ccd20fc4bb1ece8327a40f9b</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aca8b73b13bf803c6dcdcb06ac0327de7</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a667837cd88d17effb1ea682cb588619b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5ef9038ba5136bc7eb6771282e43191f</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3f65680e12536bfcda9a8b384193f106</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4b65876da75067cb952907277fb9e3be</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aca2b929054e712e9be2d4fbfac267e37</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59efd0e1cb3784b48cb15cd50d98a5ab</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_SUP5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a318b0c2812172e250318928ed01fea43</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acf8a9c81cfc7a26003b27ac13b607d3e</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RBAR_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af2e337fef4a0e10d1ea8ec62dbb44e10</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a08b6f7c8908e6b48cfa8ed14687e45a5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RECRC_CHK_TRIM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a16c5c4d170c84ddc2ce7b356b351cd75</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROOT_CAP_CRS_SW_VISIBILITY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae8e94a10676cae37e922d01997466f98</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a62848c9181ee54046bcfc80f55cedd09</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RP_AUTO_SPD_LOOPCNT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a62ea1dff14349494e71d3d0496722ae1</anchor>
      <arglist>bit_vector  := X&quot;1F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SELECT_DLL_IF</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeb0059ffa80a255f7656c9f3ecec845e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIM_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3ea87285034d96ee6d50c8cc74d49356</anchor>
      <arglist>string  :=   &quot;1.0&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_BUTTON_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae8b20082bf628f2c014aee4b05e01834</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ATT_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a23f9c5f401bbd9a46c4f74780ad8e31f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_ELEC_INTERLOCK_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a32c8fc21d997083e18a38d498661e0a4</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac1b5009de531be4d121e8e0ee51acd0a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_HOTPLUG_SURPRISE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59a639157e5d455a80eb5f789d834c2f</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_MRL_SENSOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7a8a5f9c90b776761a448eb3da125e5e</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4dc7c3002ff4fdfdc24bc1e59306d4a6</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_PHYSICAL_SLOT_NUM</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af1cc80a5c86e2a13ec716668bceca12c</anchor>
      <arglist>bit_vector  := X&quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_CONTROLLER_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5d75e810922e4bedfc0f7d65750d6810</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_POWER_INDICATOR_PRESENT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a44db4ff1d9c2e05e80eaf0494d957903</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_SCALE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab67b66ffb4fbeb690c455386a1192e58</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SLOT_CAP_SLOT_POWER_LIMIT_VALUE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aec8ee90332ac011ea938a2e1be2ca2bb</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8614699c8aef7622ada70b253746b04a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a92808159cd9f8472fe685164cb39a8d9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a225ece67b03bd26db5a89899419c3151</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af963400f6304e2d7d1f1408891f9ecc9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT4</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aff22ae1ebf02d32b091f44f383ae56aa</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT5</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad5b2d48904d8cdae55bcbe4cfd9a3354</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT6</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aacf1cbc669778ad9c20a93477e5cf72a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT7</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a86df043f3056d39ab1d498ef2a048a68</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BIT8</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aad71fc796c09191f4e4711cdcce030a4</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad3b1c0787748923e4070fba328e5b67f</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a76d4234208e5eab790b717a69a620d00</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5d0faafbc81a69225d382ac52c2ff5ae</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_BYTE3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae1dfdc77dee13b4306f598c766a63ba0</anchor>
      <arglist>bit_vector  := X&quot;00&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD0</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8a3af39822ebb34657e53f29ef7db823</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeae8fc026555daad78b220e63d41b9ae</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6a7cc4350bd14ae570b1a40acb79e42b</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SPARE_WORD3</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4e1d829a077f736d78682bf1b723e482</anchor>
      <arglist>bit_vector  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SSL_MESSAGE_AUTO</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4f0cd6b27998fccf7cb223772b819f5a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TECRC_EP_INV</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a373a46363574083ad92f5a1ce268048c</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RBYPASS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c961a8e33517514e4465704d2468813</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa9c987f7aceb4dbe443c7a7f197577cd</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7408964d0dde7f45f0c0b1b79471569c</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_RX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a488422465e68e616de690d34cc58bf1a</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TFC_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeababf48789ec0cd02cdabed684cb2a2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_CHECKS_DISABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab3ee8e7687dc671557300c0241f48f43</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RADDR_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0154f424cb7b7b2ec149a47c526f98f7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_RDATA_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8499d14fde9ac56a72b682171365b133</anchor>
      <arglist>integer  := 2</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TL_TX_RAM_WRITE_LATENCY</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8ec93bb93c27bc28a28890a6fb7a4723</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_DW</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a43117ccb3b2158b84921caced3210daa</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_NP_FC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8810ecc626031599267ca2414bccd6fb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPCONFIG_CAPABLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59e7cf41bfd1db37cf0f5a2315e9bbdd</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UPSTREAM_FACING</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2aad1258c461f039c21fb12eb419dad2</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_ATOMIC</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c7774b6340a8e6be1d0dfb330248529</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_CFG1</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8c5c018cc8c4e0a91983df7697d68d4d</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_INV_REQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a52f7384e2c599b924379ce8cc841a09f</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UR_PRS_RESPONSE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae9837179d5ad479b7ea69c2e34e6b9db</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af3b03c46d60d9c118bf05b9f57ab163c</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USE_RID_PINS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a440dc4d777534be76474f1a2f2219612</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_CPL_INFINITE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aef98dd74a55f90844cf09c15a8cf23d0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a58fae8762a2276909eb5a3a473bf30e7</anchor>
      <arglist>bit_vector  := X&quot;03FF&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2a8e8b17d9c50bbc3db8f6de1a8284ec</anchor>
      <arglist>integer  := 127</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab91f7a41aa58718a4be13fb949402459</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9cfd58a658c4ba71ecf334e2040d27a5</anchor>
      <arglist>integer  := 24</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_NPH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abebc8b14c0e02904cda64b732d1c6d77</anchor>
      <arglist>integer  := 12</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PD</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a00b46576f04c5772c06770664e2ab90a</anchor>
      <arglist>integer  := 288</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3bcc9f1243a16fd460eba81b17893fed</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a64e8dd486fec92cacad606da93888fd4</anchor>
      <arglist>integer  := 31</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1fe7eb741b893e576f64b9b4eb34c0d6</anchor>
      <arglist>bit_vector  := X&quot;10C&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6c93b589077e1b3be19e76d4adeb7618</anchor>
      <arglist>bit_vector  := X&quot;0002&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7635f86692b8f7b87d53da019ebe117a</anchor>
      <arglist>bit_vector  := X&quot;000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa977fbfbfc07da763be63e797e0e4306</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_REJECT_SNOOP_TRANSACTIONS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a692c4194d8f2e1af2875c68629fb64b2</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9f3a15394b185282b6430ca5664cbe85</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_BASE_PTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa74c43014d0e98ae8bf49dc64668dc8c</anchor>
      <arglist>bit_vector  := X&quot;128&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a360aa6ed573f74da590d870a38167550</anchor>
      <arglist>bit_vector  := X&quot;1234&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_LENGTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8723791113e29eecc48f095b5dcef4b4</anchor>
      <arglist>bit_vector  := X&quot;018&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_HDR_REVISION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1cc0bd5d66aac6da1ef3f6ea9df28018</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ID</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8b92d71098f6da11f7836eaa6c61a7e2</anchor>
      <arglist>bit_vector  := X&quot;000B&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_IS_LINK_VISIBLE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a07317500e8a26b51c87d0da383d78c0a</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_NEXTPTR</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab0737a0fc6b41287c0c8f7dec2623cf7</anchor>
      <arglist>bit_vector  := X&quot;140&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_ON</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab4289bf8ef5f469b7716db8057b1e716</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VSEC_CAP_VERSION</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a68a77e92ec0be2c21573ce6def1c71ce</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_clk_out</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aafa5065180f3b8bf7f2b3217d4d197b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_reset</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a31003601404955666faaa0d4d521229f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8c93ab3d2445008082b6d05c7d684867</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ace21d785e588bdf68ebb9b968242407c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>user_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a694c4337fcfbfab4514b0e1465b48ef9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_buf_av</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7dd1de1a31f089e6439112c3d826d069</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4b2de73883ccbc09f6d94ce7c8dc575d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_err_drop</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa8b4a93f916d9c0c5a8deae635792d86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a73d97d677c7e257d74b61c1bf00f4358</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2506093ffcf29ae7cebc888e2dce5ac3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeb28c0425c3ac3b7ea8ca63db046d8e4</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a31c3e56764196449564bdb47baef7c26</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a586e1531a442bfd081807a7e4ca99cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a803a6679497e556c1cae884871f45ca6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5caf8449b16e8fab61d7dcd3a758d45e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad56dd6d6b25cb5c0b2c7497b2f149f1c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad343b9e54adb4e27cab1dda7e57fd5c5</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae179f1b61fe3cf73ff3cf1a58c219bcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acf2c4633237a9276ed3eda49185000e9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9e360f3c2d8ac3cdc0c67eb9b3d9c0fb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6e0dd6ed0a27b4f48a837a2c0a32ca5a</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a36351f4bfa51d2a76374e8a7f7aa57cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_np_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac1c0a12250eee001522389efd0244372</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cpld</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a272d021cc3aa54512cd1a4941df0d1ae</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_cplh</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aba0dacfa8c65dae346c9406400408e34</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_npd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a777a504cfe4b80f65f9e784fb284cd35</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_nph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab46827c43b0748ce052e5aa95a19594a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_pd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0e36979b852e95dbac1af14957f9fae1</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_ph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a42a3c1cd4fc29e333936fbcf272ab543</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_sel</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab46b9d454502eebcf51221008e15987b</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a568bf05040e7d70a124d90c2d1f94346</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab9cc0e215cf7581606a71e0ec56a77b1</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa0dc8a0844b6027126daea0a514392f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a82dbac0ad09c10da2c2bd3f8fd854f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad99c4aae119ed7eaa7d5b38a5bec4227</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afd18311bba8837a89acad888a0033720</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_new_vld</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a70345a7ce45fe9c3bfc5a783071db392</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_new</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5f4ae9b209edf9a3cdc0873cbf15b014</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_directed_ltssm_stall</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aef51e32300b1139dca9b427939620524</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cm_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9837fa1fa640069d409c25d475d224f8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>func_lvl_rst_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9d02d7af2850e41d135c1e8c03041384</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a53834b933771f3b26b10df0f6b58a2be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2c716cc63e427efa00add701dc911d47</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_byte_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a82bf52dde900012b9135d47f4f1803f6</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab3978426d9a7cc825e4795e76fc86df3</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_rw1c_as_rw_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4cdf8d822bfde24dfbbfc7d16e7a32a4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_readonly_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af9a509bb5246c321dde171ada8777e3c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_wr_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac1d4811cfbf02022a3601e70f5869957</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_mgmt_rd_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5a310c2f94265a113bb6fe013150fb32</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_malformed_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1580889b389fc1c35ffdfc61574ee105</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a28194a4c2eba01649ffc9dab5db1e13b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ur_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af9919e9ff415cc8e0fdbcc9c61b6f34d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_ecrc_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a861fe9dd8d12f515469d2d7ff7a948ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_timeout_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4b3a3d60eff54d176e5fd98c34d2835a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_abort_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abe42d24397fef5d95737504122741f68</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_unexpect_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa9ec99fc1a6f742408088cf48d711b33</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_poisoned_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a265e2fa4e7ca64ed38c112160e166b23</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_acs_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a52e6599da6248a00eb25ff7be6a96aac</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_atomic_egress_blocked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afa4d4e5c5a4a11690a774fc9c5058cd5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_mc_blocked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5156a5795635aa9224bd93f3c4318af6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_uncor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4ddb05dc9c77e18e5e824c0c83db9b62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_internal_cor_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8feeefbcc498b1fb0d80acecab963553</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_posted_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a06e249b0cc043d4c082635f3b0e125d8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_locked_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2d02c03ad3567b1ff8ab356967b9eb07</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_norecovery_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a533fe7caa14ce21dab9a07f84395c31b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a40afd600242dab7df3903076cd91f1b1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae81a7b5286de4351705645e71b84b34b</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8ebebfdd7ac7eeb278baf942d3a91670</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3227ce1e4dac5edf5850ccc8d6a71ccb</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_assert_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae849aa8d09620652ccb1a71ae6f9e49f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_stat_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a738c0843028b9dc2d2177b462243c486</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5a1d0190f77e6a926427893c51c39281</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afdd464304aba3b8f9ffefe0a5cf7e35f</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aacef3c02ee894c348f2fbf213afa27eb</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_port_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a02e5068da567611f8d235bf8e2308017</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l0s_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af271aa6abfc42097b559edb5578b4dcc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_halt_aspm_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6aeb5612ddced20056cb7c9bc518b40c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state_en_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae1a0b31636978f47c7ff139f8ac62501</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3d882c3d5725b6f390d6a5ebfa0ad949</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_wake_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3c6d02028d215692dfd4bad7503db185</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4c5727640f52127f6e5cb6fad8653f7f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pm_send_pme_to_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab76a6f697e5437d8bb99186eee5cf591</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a23c7b7c866d96bf33fed9bc9a9ab7967</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_trn_pending</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa76809b1dc5ff7c2031d3d4e2a80f12d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_mps</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a79de3f06411265d11a3da164f54bc26a</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_common_clock_off</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa6854ba2daf2565a40051f33c7e687aa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_force_extended_sync_on</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1b97768302be850cec2c58ef9d0541f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dsn</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a91009ccdddf64e0848ba30ab7469445e</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaec9f92c44df597c7ff4b4de76f7f758</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dev_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae1d5e4f67de5e9f42c5fce92424b0761</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_vend_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8ea966e4be56996bfa8c335d16471c7d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_rev_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a70ec54292a2549cbd7c45f2226b104df</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_subsys_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af1872ef34c61891395afa9b7ec7adeb7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_subsys_vend_id</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a74fcf4b37afc485067b15f1400dd3315</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a50f39642fc852c47d49a70921102a994</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa129f9974cf669b590299625f5dfc5b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_we</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a73df015f50e7887b1f1190316565647b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_addr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac9d2919de5a71327a98d291af4631e5e</anchor>
      <arglist>std_logic_vector( 8 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>drp_di</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a69a8ce9714b409a9e9aec3ddabbea3f5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>drp_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa9869e3c37b1ec5bb88cc92180feae70</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>drp_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa687e27bd165e35a88bbef76509f5121</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dbg_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8851b8e2577ecf9946810bf0568047da</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dbg_sub_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abb83db6acac5713e7aa36fca1aca6104</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_dbg_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac4ebd15549dbb675d44d723805931b2d</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5df16d773e4f6ea50dd0472fd9fdb209</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aff10c6004f083259ee19e1367bbfaadb</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4a1bd76b241c6bcbcf26606fb79b88c4</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeff51a0d4e189781c6d7fb756b2457aa</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_phy_lnk_up</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aea49f95eb84e2d6978fe7adb7f5e52f3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7b4cd0dfe4ef477296cae8a08d0eb5e4</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1a1d6924ea15ef92de2e8100773d019e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad0ca75459c3bc28c3aea38d1738d2356</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab7d36cfb0a70d42dfb2b7a600348c5d9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac5456b0b4681e0830e38c737f5359d46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a40bcfd0dbe79da142bebed926fd94a33</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_change_done</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8dfb7c53d03dfd9ea7d056b487a5fd87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5ff7f4bcdab21f516f5477df006eecad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>lnk_clk_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2d83b2beb8fef3bcc849b2911b922551</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aebc4ab7cfe6bdfd4c5b1f2678c998a7a</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_rd_wr_done</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1539e3e1877037e0b7447dab513f853e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0fce4440b4a372570bf73fd27b8b28af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c96b4c025afff2a279f39ce2a737549</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af7119676c146f4fdc47679366b8491d4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a78ddad3b7e2f8ac1f52f625dbaee3dd2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a503d3ce23d813bd98520c5da6e64e21b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6c81fade972acd3b5d801e000deedc6a</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a102ebf8364cc87b2aa155ea33cf273ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aad12f49e473ca8f7294e7fedcc0c0ee8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bus_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afd6a046f0f42191913158f9843fb5962</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_device_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5b0a9fb0fd8cb84f9a926cb006b50246</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_function_number</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5d478b63cd4ab8f91c81a8005ad70503</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae062536d1dd57f668baf280f11fa9614</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae87e11336678d98bbfabfa95cf55ff53</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dstatus</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1addecf8a0546500a1d6582fc6be0c6f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa2003ac3d54f70edead9d26f6e2c9cf2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lstatus</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac5f2e8dbc4e3a81a1d77a906d2e4bd1b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_lcommand</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae066ef767a6f577ee8884eb7c6449736</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dcommand2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2fed03bd671fc158f48fe0d438253d79</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_received_func_lvl_rst</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ade5fa1d59eac974798fd7fcc0f9963f7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c45d840fa9e48704529b9739ef24dd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aadf66983b9d32bd2a00308486407a7e5</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a89a2316e21a8318f64cbb4bba731eb64</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abca91e011a4227fcaa5166e610ae9d81</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a37694bdb55d21943c3673def268532e2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a49c098ea6b4b25116c082ef3c9e545ad</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1b462a3ac23228f63ae33cab8c8a1e08</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a39a7a6fb120f1d5da78a9a80110087b9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a36a8038bbf7ce94e3779938fd0120c06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae99a2012654f505c00463fb16069c43d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5453e6668574b5ba4f8fa09dd2f67d29</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_assert_int_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adc081d070471885653192503788ec79f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_deassert_int_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2eee74d2d0d98df36f6b7af841405ee2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a11df4cb2693ea40810467b2290466e22</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a38b21160ecfb5e254392672390fd5324</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pme_to</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3f6539b468e0057d6e10d48078edc3cb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9f7413c1cf7ec490838741749229ea39</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_unlock</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a16b3aa4b4831753c47815037d31884fa</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab5da3ddfabe3602dfa0411db7fd30070</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a735ef62291e427d80f412b9778c9f5a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a527cbdb2435128fa62de2cdee5d52fc3</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_as_req_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7ca963948e973f038867368946139c0b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_enter_l1_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0fa5f25fbbe9ed4791193a998a9631cd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_enter_l23_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a465448db7d84b0e48940424bb0c8035b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_rcv_req_ack_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aae77f96a395708ffd73b02a7937d261c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad50db7d7a14ee3a7b01fc4f22273c757</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a03f9591ddf5a2d0b8259fb3e5e532ebd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a39fa67bdcaca6646cf71a0936a74c4d0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af8b11bfa8480bacbf95b910ccf43791d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction_type</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4a65cb81bdfa3b3ac140ce2f9957e829</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_transaction_addr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a211da2a6894b6336ecaef35572af945a</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_io_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae31daf8c12dfa0dca982f47165463a53</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_mem_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2ed94181789ad65b7533bc8e0912a112</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_bus_master_enable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a992e6a548bf1d6be85855858e2824d6b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_interrupt_disable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3025eb4c215a681429f8fc2f0496fb1d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_command_serr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a99ed4559d95012306e5b6c564f4d3c78</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa61c9fdf07d2b58f862f3e8c7bbc57e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_corr_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a63956ca2a5c9360e538103846e0bd309</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_non_fatal_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6fba317300839748e81682347774e736</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_fatal_err_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a98726b58b9dc06e6bf91f47eb74f7161</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_status_ur_detected</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a22dfec908f57f6d8bb6e216ad17e7ba5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_corr_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6b21f77d67028036a8558c713a0aa4e5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_non_fatal_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8518aad4fde1cdf1e2d56b0f9131e55e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1e37f5d47dae4457fa0fa9e0f57ad310</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_ur_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa4973581cfd05d07a9d43e7d527999df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_enable_ro</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae9ede9bcabebd8f9669ffc0eb9d2e3c4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_max_payload</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afd53c374f8f6467e3caaa1603817a14c</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_ext_tag_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1d1925e709798c85271b3aab2c2774b8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_phantom_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a12d231fd05256c9d30623d4260042bf1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_aux_power_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa4d837d64d4b108a83a92128fc270ae4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_no_snoop_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adc28c4333f2254c405814fcd68ab213f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control_max_read_req</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4cd730e4eee9881d39c018e1a25ecae7</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_current_speed</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a859013054ffde8064eb0cc45e13dc01b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_negotiated_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1098dce1ef7070b45a178b4fd8672f09</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_link_training</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59002c387603fedfdd009a1c781cf3b5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_dll_active</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a95e4bfad401ddf36f9dcfd34fe7a6dcd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_bandwidth_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a521779ead7db8e6edc5ef008f573f77d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_status_auto_bandwidth_status</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af5dd8ce7a6476a04c1e34af242c87eeb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_aspm_control</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3b4bb11aaf67a312dec0e1b1f5d19b19</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_rcb</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a74f5b70bb95e2a9984ab5ab05083ba42</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_link_disable</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9868ff5301581af59e8115c924282102</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_retrain_link</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7e8fe7eb2143757acdf19b81b253b33a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_common_clock</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a79e63ffe814e532f8567bcacdd563d18</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_extended_sync</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a604b795009ed206e26b2912c10674f62</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_clock_pm_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6e2fa506b65d8c8c22dc427682077307</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_hw_auto_width_dis</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad4446bdfd39cfc13ca0e97c69092e53b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_bandwidth_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a045f8822cf393f274d3ba66584aa96a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_link_control_auto_bandwidth_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afabd0343c3236693a6b997bcd8e79682</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_cpl_timeout_val</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa6781cf4c512c16538763a730c4d95a9</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_cpl_timeout_dis</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4b6590b3c3f97e0819c60f3ff25b0bc0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ari_forward_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae300fb0318029290fc4cda90b3729cf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_atomic_requester_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aff096de315b93125f276a69c45f81a6c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_atomic_egress_block</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aeb6ed72696f7dda65aad95cb9bfb78bc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ido_req_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8124a27d663a552c2e3a03ffc5d5b472</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ido_cpl_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a22e7270a6a21ebae03b1cd73f7cb49d3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_ltr_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a16bc060d17d78e34079996306ef27ad9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dev_control2_tlp_prefix_block</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a89fb8d56695105efa321bc6d6df831af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae0ff2378c1189cfb9e806a9731792d40</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a451fb5234bbe4753c2effc2875dcfd92</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a73c10a0f348d3dc041f7e22e9244907f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2b0c8f56538ec7038bd1d6b1e4565cdd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad358bcc1ffe6a110200988a330c6746f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0c1cfcb0478f92bd26a1134baf44f632</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a50720aa428b8079eaea9263b5cb430f2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa7a629752c7972fd9e789d0e78f12691</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abae7b81aa9898bc097f2729358dceb3d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac143ab63295700b6a90b09d3a612f4f1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac6ccce474e25b83fdd499b28aaa9c8fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1c303729de70184943122139b64b5dc9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aad0edcd02e3a95d268922e5e48b6fefd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a04a659f7d1f26a743dd9534eff6c34da</anchor>
      <arglist>std_logic_vector( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aec689cef3734350726a763f3d04f5b1b</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a542524314bcbb955689b1f71e30f22b7</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_vec_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac538217f50d2a109002fea49e8345810</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_a</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af01dfddc5a389d7202982b920fd9e146</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_b</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad21144f1ad3cb9eeb3458b0eb01764a0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_c</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae8a52817d4cbf8196dbfd003feb250f9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aca2d9f4380341496ef222f6132914575</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_e</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae113a4bdd436a8a7d6e27ba27bd716ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_f</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a75fc6dbf56a62681343414c1256e3f14</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_g</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaf9b2abde333cd7859adc4bbabc4f3cd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_h</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6791d8d91cb74c93466b437ed8e80de1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4d6f25d6f5912676db8dcea27c0fd2ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_j</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a444ee521fc7391b3677bf4cccfe7da1a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dbg_sclr_k</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a371ef33f572ab3d6bb1a41c2b7b3df12</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rdllp_data</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abcc468604cf25d5141e6fe6283e8f6d0</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>trn_rdllp_src_rdy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aad0120b3e5aa2084a48bbf89a4b2547e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_dbg_vec</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a199deb186af90965e68ae82bbd4c8ba3</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>phy_rdy_n</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a102499acfc40c8733624b90ad34aa213</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab724d8979c73cd174c7d5c8fe8f28503</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk2</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae4466270a75269f68309b5f3771172e7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx0_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3a5d142014398a85ec4dd8060da7da5e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx1_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad0ce5b210e0aed8d0f1b0ae86ed9bd28</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx2_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a11cf4016ab6ef12d7be55fed30a77689</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx3_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7e20d69513eeee0365c9d6ee4fa568b8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx4_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aade74985216f7c5dd14125c80ffdbc3a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx5_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5718e6d2e2b517238a7ca8d0c5c4b1af</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx6_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a524fcac71d0d0bdc008c31ccc4cc91b8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_rx7_polarity_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a996ab084ec5844eaf649895e70c0e2df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_deemph_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a23116f0a527bf2e0cd9fcfc00d7aaebb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_margin_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2a8a4ce711e74dc3df89613b123f7e6d</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rate_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a32f9a1a10b94444ca15bb732ae2c0da8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx_rcvr_det_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa40776350f58b4fd71fe051b306a5d11</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a08d15c86f6665ad54e5d84f47483d17b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a91b8405fb283b895efd48c54d35767fc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adc92ddd714a2fad7c50773f41fc54016</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a8bdaaf7145c74d675a9053f150b84839</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx0_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a46cf682842fe2c55e11faefb110a5e2c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a91ae3b2a15c54b5ef05e313033ab528c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a4fa1ca2488cfb7fccce79a6a431350be</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3cd33decfc4ec2ddfc14f2de4348f612</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a33fe2d266f308db25215823faadc0661</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx1_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1ba4fb8d5baece5656a87d3e15317ca7</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6b051283f3fa11ed3a6d41366289d819</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a19e8eee4a106f7e7776d68788a014bd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a58040283c64c26f7b5e4bb8c90923b78</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad8edef91ad5707fe8ebbe86faf0d62c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx2_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad48e4648dfe3b728adcfb5788ef1377d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2b5cb3adfb1c8a29f81feca772d8ec84</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a08d08d81441a9f6fab9ab885b1949cc6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a05576a6081e92243724fe9860a9d7a79</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa34a0486e0f23c7ed6eea94cade77334</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx3_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5ddb9b236e9dbbbdd2525d9c4234e11e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5b6fb2559b19c5dfc82f365da8d0d0a2</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abc671cf2677cf5cbbc0f8679b29c9ab4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0ac8630f977786456c2042cd0cf597e7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9312c6c91a56b950e4d946c97e6c35d6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx4_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a85f920174443ad6fafd2eeff2a67a71c</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7b34dfc920341c6cb2a0c23437b642ad</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad517a29fe3816cf843f0b7c05cd3cd55</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acbff611cc889703a2e425a3f7112562a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9ff8d7491d99489c935c2ac644ebc431</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx5_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0819eb918c49588cf6eb84118392b288</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adae7d5054339bb71f4be75b6d50f0511</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2d948ee580ed79f3e5bf24415dab7767</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a57dd44fb129c93b515dba827ae876fe0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa8dc2286b65ee16b7d9b939e31e504a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx6_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1b8aee3c2dccb12a207b20996e06473d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3dac70809ab77d0b750884933b313306</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_compliance_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9696894c1417f38e92ea9be181adf172</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afa568e0de3fcd77dcb55ec4bf1a6a5b0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a67fd5f668bdcd093b7c2a73d60a6e7ef</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pipe_tx7_powerdown_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5255bef3dfc8e8db5e38a621bd5ec1b6</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa0cf84824bdd21535f2f3f96e6e78ce4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a1d3bf8dad759e551003a1c4f3b4bad32</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a00cbbb970074188cefecac8ebd486920</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a388aa48eb2a787c5d125ecc2337f032d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6b1729f3a74154b4f618db2e8d47b225</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a01e88feffd86e7db4e9cf0976a253994</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx0_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aba4dbdc23ea3eabee156ef5bd62c0535</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a44f9eafe2b09726e71a759be9af800b3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab8076c3df9725e021c065e824cb7c684</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2c2ca79aea2204522d6c9ee6287662e2</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab160b7e6976d969259267dac2ce91b73</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a03f5b5a9a976fbb0a840ff08e80113a8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5b7090b31bed6a94550710d7e09f32e0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx1_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa4c6fa97011e7cfc440c749b38fb0b86</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a59991411a7f3817cbd06eff28f8f013f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a18025c1bfc5564ef667f421e9c3977fd</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9c7c39909273a7de688a9b0c6fe6cf17</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ad2a83e6c03dc9944578d0634b85301cc</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a18f3f15a59004b4a48ddd4da740802fe</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>afda24f41f8097372f0e0bd5c4f702b95</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx2_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acc6011f319da343f5af89f1c0051efb1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2d6ca6a4f8aaddc56ccf5857094468b6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aced2884c1632ba47bdef94e1770be550</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a5f374d66389cf8ad6a3a63a6f27dea1a</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa23015fbf31759da1459b29bb12e87ca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a14a91bf676ee48034be0618ed8ce2fa3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2bf392530f73acfb4a4e5dbb86db7263</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx3_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac93d1da2c104964a44e4537061a6ead7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa0cba8f2934ad50f256bb78c44b8adf7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac36a9ef446535590cadc74ea0b124ee4</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a906b25f186b192990a72d93fca97894f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a00a2e94633505f29a7cc57b31ca2a74d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ac320620d5ab24989e8786c7a1813a3ab</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab4cb72b2919f36d453ff336c089a83a0</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx4_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>af619cfa81b5d1927da05fefe31374ac9</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>abc34f80d7608d8723e39dcf64e84824a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a2a2bcdaeeb1fcce3db3710c516d0ee9a</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a84bb62a2f27b48b729a271bb41aa6297</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aa32653cb8c37c890d889d9001ed6cce5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9b46e479b6e20a40e194a3e15fe47364</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a9ae786864cfc04dfecf17b2fcd75020a</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx5_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab0d957f0d8f9a3ad969e16cfe7209eb6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a317d5fdc52d5bfb154ef0db8d84f9c94</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adca39024df0bef056fc61235e1825c1d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a98b10c5bb5d2daeabcd79555b967ef84</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aaa7c4aaa8b0ad3e4f952e56e667412c4</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ab594785b0d8c8e8f3037964f9207d20b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>adbb8e2dd0dfb64fbf75a99ad6adb9212</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx6_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a65a2ffc1f257f798f62cae7ba01f28ed</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_chanisaligned_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>aefaa807c1b1e38ca8f25ce665a8d57e8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_char_is_k_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6382dc77f36b1ffd74e0855035a1a30e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_data_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a3198cd0cd8ff07332355a0b60729953f</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_elec_idle_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae47dea6f6927b2510074d0618f0d3741</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_phy_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a7b94d111a8edb271c35c89fc168a78c5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_status_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a6e55534ccae758966e3e11df9b52f79e</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pipe_rx7_valid_gt</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>ae660f51268af18491b22e4bd0f6f35ce</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_misc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>acb2d98d781f19c8f5f4109576ec45502</anchor>
      <arglist>std_logic_misc</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpcie__7x__v1__9__pcie__top.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_app_7x::pcie_app</name>
    <filename>classpcie__app__7x_1_1pcie__app.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_154</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>ab6378910e36cfe4c662d61fbfc0b7af4</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 23 downto  0)  := x&quot;000A35&quot;</type>
      <name>PCI_EXP_EP_OUI</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>abcb1a2974a2689751c73add5b6bd7e64</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := x&quot;01&quot;&amp;   PCI_EXP_EP_OUI</type>
      <name>PCI_EXP_EP_DSN_1</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>ad105befff52562c75fda275a469e0530</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := x&quot;00000001&quot;</type>
      <name>PCI_EXP_EP_DSN_2</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>a64e8d5fbc11f5f204bd18193e97624be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_completer_id</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>a0e1c7d587dc422fb33ccc9225bd999a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_bus_mstr_enable</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>a63d8eea4ca8326bc0f9aeba3ae44a96f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tready_i</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>af3422384160529c9b8e77671b61d3847</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>a33c24701622ba8cacfb06e11a7715e35</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO</type>
      <name>pio_interface</name>
      <anchorfile>classpcie__app__7x_1_1pcie__app.html</anchorfile>
      <anchor>afb947bb974b10143949c036d87ccfbb9</anchor>
      <arglist>pio_interface</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_app_7x</name>
    <filename>classpcie__app__7x.html</filename>
    <base>PIO</base>
    <class kind="class">pcie_app_7x::pcie_app</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a86cde3d16d48d9c6f467d5b1bd9fdf43</anchor>
      <arglist>integer   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_reset</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a31003601404955666faaa0d4d521229f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_lnk_up</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a8c93ab3d2445008082b6d05c7d684867</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_buf_av</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>af2131d657aa569115c540361b2b31e20</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_req</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ab1fe9dd2f8a33e910448b75fb9a93743</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_err_drop</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a55a470188181eb431f9f8359ae692f2d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a1eaeff4a7bc2cf444bbe30adb59baa11</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a429e30e73ddddbd211f165542bdf5583</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a71f8536e50030f0d9dd29d076510fc66</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_np_ok</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a1279e1cc9c68266c371cf807b1702948</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_np_req</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acd7c84900ffd0762dc2dbb99d362d13f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a73cfc94c217dba5ce273aabc38c674e3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>afda6438ad6366d02467881f3aa6b2ca6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_cpld</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae9e254db2afbd764439dcfcae241f9c7</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_cplh</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a218b59a24d5702b766781a0b7396513c</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_npd</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aa587767c63f829d4d1be8639655cf242</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_nph</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acd5440bbabdbbba159d600090fa0ac4b</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_pd</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a7087163a9e2dbffa540ca626262069ea</anchor>
      <arglist>std_logic_vector( 11 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fc_ph</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acaea9805f4c40ea8bfb554b60284237e</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fc_sel</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a2f69be0887d96bec32fc6fcb05c033f2</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cor</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a9a98ad13d98035939f984831205353b1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_ur</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a67fcfe8d0d7ea998ec79135926d8e6c6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a142fa562008cea939528037061ba1db0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acd599c3cfd3a754f2456ff8f0341e04f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a19360a7c8e58820f719fa9021ec17bb6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a6fd6783510baac934f722e9f8eeb7fd8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae64095f5c3275657e7c90dc79693c46d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>af49166c2892f2b33fa387cbb8f1edabd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_malformed</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aba5393fe26fd400daf50cb8a6807a269</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a21eecc8a3de336420065211bc51ef84a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a59359f3326de06e00c45bdae1ed0dce5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>afa08ee43a45e1b77ac017d1b4c4ff907</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_acs</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a44b50c5009c5c000d77ff1f8f1753b78</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a2cb535da3ef2c96a8922faf97a605480</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a8c56663d8d8ec3b274d97bf73bec2b48</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a656e96c494aa35fd33d9071eb6a682e6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>af79ec1be4cb700ee14541431e7d10dda</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a02c0efbf094875da88d88607b05c7141</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_posted</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ad83dc67cfac33e2f31dd72c761a3e940</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_locked</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a509fd94260e0af4d812ffd08a332a531</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a7a69c9be549f554c41d6a5944bd28704</anchor>
      <arglist>std_logic_vector( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae0c699ffe90cce1c8c1d51c69c16b7e8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a6d90a104bba6a0e6863bc11a38a1525e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a9ba17829c66ab7fcaa3c35fe776e4c51</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a006f990e8b38a181968e59ebc1600e46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a72cd5f91b2da99d0cefed19ddbd52433</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a3b2147580e6d724e1c9b14728f05c531</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a88c33fb62e47d5ee6be44db57fc14f65</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a60e20fce86e19da7b7e7732795918abd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>af74b3de9e43a0a74814328879a4942a0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a7b78a7767604f4ac4dde902b5303a7c8</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ad0719c2c34be71981c80656eb5b87bd1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a1dc8add19bf1683c367f25935d986504</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_trn_pending</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a9c838a2837494b0b44d1017245edd820</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pm_wake</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aaca0afc4d346328e99f278eea51d8028</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_bus_number</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a5d048ddbc6e3a31afd8a8351bb8a1f87</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_device_number</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a18df40bd9cf662e57cba0333a350d6ca</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_function_number</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a082921745793fb51af70c4655ea6b996</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_status</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a8a4b4ebe626870f21e2018d3ce3e32fa</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_command</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a6332c923e6d21931c44eb2e099a44a7d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dstatus</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ac2c1ca6236dd0db272000f3b18868c4e</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dcommand</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a519e1270fd952f6449648833a986db69</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_lstatus</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ab9c762d1f7a273c892c6c95114b6adbd</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_lcommand</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a4bc6801decf0cc9c197b46305841ff30</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_dcommand2</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a5982f0c540ae945c10bc7add67b9a689</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae0e26334b64ca719015572bc6f697b81</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ab2581c89bd84e1fa322abd66efd0d45e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ae2119368159e0643f049737f88eeaf49</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_link_change</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a90a70349f2d94742d9138ceb929b9e62</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_ltssm_state</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a77237f3f83ad21695e78b5c247767503</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_link_width</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a494fbbda2a4feb9ea8e648a78a32b55b</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>af0e2d1a1e319def50e277eb73a47495a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aa6f79c49ab5529b940b46d920c7e3f3e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a5b4c0ad4049c53cb93639cde649fb70f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a0dbd1a5c0a4f81b6aadd918708b2ca8d</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a47340ad2780e9da6e1a6811240c56f75</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aad26c85e7d817b78990a5d92c0aaa14b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ab007f4e135464fd6deb48967b902bec6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_initial_link_width</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a592c830fa560395a6ecdcf770c4a447d</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a15d5b4763270eabfa1e0f7f38ad9cd23</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>adb574e1990717bc4487621dddba0105a</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a3a85c8e444bc214272c4f890b47a93c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a77a0f7138f88ce38901da625aa7f4dd1</anchor>
      <arglist>std_logic_vector( 127 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a8e81d7949d31066aa2657159a76622b8</anchor>
      <arglist>std_logic_vector( 4 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a37a0b49b71268f7f111b3d4684fd556e</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a952ba51aaae45afef9e34b1a05477561</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a4438706deecf2ded60e6d09bd0ab9b12</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a4ef4bd8754761c4cf4f0bfefb1c273db</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_byte_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a229b69d80a67ce0fe3ef4ef96464159c</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a8fdaaa9d2227baba79cd9e45c0c388b2</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_wr_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a7f26ae2b5e72274fabf5b960a3268bca</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_rd_en</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>adc3c9a1fa4dd7ca7fc958573e3f68061</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_mgmt_wr_readonly</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>aa6994576d778d3b23542bbe5cd2d2c16</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_dsn</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>ad3c0bbafc3707d1535b67e46438c15e1</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>work</name>
      <anchorfile>classpcie__app__7x.html</anchorfile>
      <anchor>a9f49de6f5eed5b4488cba6c9cdd1c215</anchor>
      <arglist>work</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pgp_ppi_test</name>
    <filename>classpgp__ppi__test.html</filename>
    <base>PgpToPpi</base>
    <base>PpiToPgp</base>
    <class kind="class">pgp_ppi_test::pgp_ppi_test</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classpgp__ppi__test.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pgp_ppi_test::pgp_ppi_test</name>
    <filename>classpgp__ppi__test_1_1pgp__ppi__test.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_80</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a486a2383da2c22e9c9ba325d3fcbb3a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_81</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>af02a3d7dcbb95f74d55e624dd06fc687</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_82</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a523a66c024e6574c25d19c25030fb2b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_83</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a1ea9105fc2e9bdf6c02fec1abcbdc205</anchor>
      <arglist>locClk</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClk</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a21828fb2e0563ab60ed8bc5c87378212</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>locClkRst</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>afeb938f679107d0fc98871f3b4ea87cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>enable</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a930e18d69a17b1386fb16da9e53cc88b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txEnable</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a37541ca69c14efe2bb108368873f382b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txBusy</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a6ddf7b3096d48cae5316e742bded44da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>txLength</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a884098b3bae73b3f8e3cf3c8cf6671c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsTxMaster</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a045ee45e324c07a91710046ba733501e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateType  </type>
      <name>ppiState</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>ab6ed867771f86bf5262bd778b2f78595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ppiIbMaster</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>ae893be390ec69c761167b3c6344cc6b8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ppiIbSlave</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>ae83f9f61846915e32d2177f566e1299f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>prbsRxMaster</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a14d5a708807416053b21a8b7812f308d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>prbsRxSlave</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a54f9803ba265c7f42cb3d3ff93190b96</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>updatedResults</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>abf8535d8f54adca0794b424a26c14385</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errMissedPacket</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a308351ac66a745070fb8ae7fcc5f53bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errLength</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>adbff8971f4f9c25f4cfca3db48778865</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errEofe</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>ae029d83041b7de5de170a19b74c3b1ad</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>errDataBus</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>add084919434c02a056f06933949959f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>errWordCnt</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a144f759ee68fc19147d50c5e74d533ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>errbitCnt</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a43dfb7195a150d1ba6532b4fc98e2083</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>packetRate</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a059091be2ade3831cb50f8efddf77b69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>packetLength</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a450406cd1a8a07ce715066d5d851233e</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbstx</type>
      <name>u_ssiprbstx</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a4b37cc70a6b213cb1050de7c69ae9eab</anchor>
      <arglist>u_ssiprbstx</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PgpToPpi</type>
      <name>u_pgptoppi</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a607620639331d73b5210c04e2b312b19</anchor>
      <arglist>u_pgptoppi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiToPgp</type>
      <name>u_ppitopgp</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>a22d2c1d2a0238499d1b8988ffd032ad1</anchor>
      <arglist>u_ppitopgp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ssiprbsrx</type>
      <name>u_ssiprbsrx</name>
      <anchorfile>classpgp__ppi__test_1_1pgp__ppi__test.html</anchorfile>
      <anchor>abd47e661cb0ed37777ec67785cea19b0</anchor>
      <arglist>u_ssiprbsrx</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PgpToPpi</name>
    <filename>classPgpToPpi.html</filename>
    <class kind="class">PgpToPpi::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aef9dae4246a9e6933194f5e5ff6b2636</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIS_PAUSE_THRESH_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a1b9cbd751840964804d349d7d8916b22</anchor>
      <arglist>integer  := 500</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>abb75e43cbff069935eab0d2727dc857e</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DATA_ADDR_WIDTH_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aec5825dcf832f56833bb843008a767b2</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HEADER_ADDR_WIDTH_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a2f2fe82e4733001f4177f71e51a71ee5</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PPI_MAX_FRAME_SIZE_G</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a0e3d4d43569ceeadca3701a1a391b629</anchor>
      <arglist>integer  := 2048</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisIbClk</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aa922a73d5f220664e93a034bae15e665</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisIbClkRst</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a1f38cba9afaba2938df2d018d10cc838</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisIbMaster</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>acd40bc93367416e837e5b3d27f1f0196</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axisIbCtrl</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aa58f93a706834e526226766cededf364</anchor>
      <arglist>AxiStreamCtrlType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxFrameCntEn</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a6b2fe1a55aefec60fd3a71163183b28d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxOverflow</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aae50d0cdeaa060063dc74e4c6e8a28a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPgpToPpi.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO</name>
    <filename>classPIO.html</filename>
    <base>PIO_EP</base>
    <base>PIO_TO_CTRL</base>
    <class kind="class">PIO::rtl</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a86cde3d16d48d9c6f467d5b1bd9fdf43</anchor>
      <arglist>integer   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_reset</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a31003601404955666faaa0d4d521229f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_lnk_up</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a8c93ab3d2445008082b6d05c7d684867</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a429e30e73ddddbd211f165542bdf5583</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_src_dsc</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>ab0c3d22892f69c31bb217db9b57f7d4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a73cfc94c217dba5ce273aabc38c674e3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>afda6438ad6366d02467881f3aa6b2ca6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a1dc8add19bf1683c367f25935d986504</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>ad0719c2c34be71981c80656eb5b87bd1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_completer_id</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a85170dd0202063cb9cf18d60ca2fcc2b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_EP</name>
    <filename>classPIO__EP.html</filename>
    <base>PIO_EP_MEM_ACCESS</base>
    <base>PIO_RX_ENGINE</base>
    <base>PIO_TX_ENGINE</base>
    <class kind="class">PIO_EP::rtl</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a86cde3d16d48d9c6f467d5b1bd9fdf43</anchor>
      <arglist>integer   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a429e30e73ddddbd211f165542bdf5583</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_src_dsc</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>ab0c3d22892f69c31bb217db9b57f7d4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a73cfc94c217dba5ce273aabc38c674e3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>afda6438ad6366d02467881f3aa6b2ca6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_compl</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>ad6546999842f3746c0caa2e13a63a598</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compl_done</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a74201161916d26ab7e4dd295e5d33689</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_completer_id</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a85170dd0202063cb9cf18d60ca2fcc2b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classPIO__EP.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_EP_MEM_ACCESS</name>
    <filename>classPIO__EP__MEM__ACCESS.html</filename>
    <base>EP_MEM</base>
    <class kind="class">PIO_EP_MEM_ACCESS::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rd_addr</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a30e71478fc07138f7b2d969061309845</anchor>
      <arglist>std_logic_vector( 10 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rd_be</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a4bc823d6116d8b03e80774e79c0577c3</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rd_data</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>ae6ffafa318ec203f35fed2c71799ebf1</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wr_addr</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a3632c736bdc9bc374d2af93d826bb4b0</anchor>
      <arglist>std_logic_vector( 10 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wr_be</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a5b8aae421ad2074fa9591a136819940d</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wr_data</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>aeed7a26d6204b26a55756e37c99b9510</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wr_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a8f9235710fc037196ed1f7fa93aa0ef3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>wr_busy</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>ac59f12e6760b1847f6107001484ec134</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO__EP__MEM__ACCESS.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master</name>
    <filename>classpio__master.html</filename>
    <base>pio_master_controller</base>
    <base>pio_master_pkt_generator</base>
    <base>pio_master_checker</base>
    <class kind="class">pio_master::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>afa9222ff44d6a1ecdfedc6df5d68e5f6</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;FACE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_ENABLED</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aae1ed999c27519578e9b65540a2ac7fe</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_64BIT</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ad213503332bd6fac4dffbde6731b6c86</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_IO</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>af04d9b97f61f67b6aa35a3227a4aba85</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_BASE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ae49e875bbf00d081d5d1a786db2e75a8</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;1000000000000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_SIZE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>abaedfac35479c622ae1a30976e051b93</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_ENABLED</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a59ada2250a4898967f40d845bde163e9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_64BIT</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a4a5eb4d35f97d50303cabe46b580e9c7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_IO</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ad0cd4a2e845daa2958fe6c90f6cb7c91</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_BASE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a08de8d0a5f4d75edd3a6fbbdc9e2966c</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000020000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_SIZE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>acb922e093ab3fca318c980a709aad0e5</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_ENABLED</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a84c46189a1465e32641e04d1dd2a930c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_64BIT</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a0fcbe993009d83ee2fc65b3f5123d7c1</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_IO</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a63f67b35bf62c1eab41d8565224a2e23</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_BASE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a097e71d1ba3240757b0490eb83907bf0</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000040000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_SIZE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aaa4c89f2960764dbc285e58bd029de08</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_ENABLED</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ae4c338d6ded9bd028b671efcbed236de</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_64BIT</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a5713f3024ed014ed567dafeed63513e3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_IO</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aa0e9a7c795f35e08e86424a26c6c7323</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_BASE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a5d9730e4625dfc2438106c4eb0e5a076</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000080000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_SIZE</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ac8b79c6103ec4aac0a73bf792ea215fa</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_lnk_up</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a8c93ab3d2445008082b6d05c7d684867</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pio_test_restart</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a052af46ac0db111533782d0f09fc7905</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pio_test_long</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a9c3751e4ab199e2ed33d49c451dae728</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pio_test_finished</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a7217b0c1937535828b57e596064cd3c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pio_test_failed</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>afe90fd1d5231f4fae132a8a0122ad565</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>start_config</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a801bd99ea5fc8d53792b805cd4993081</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>finished_config</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ac0217f07b8841fcdc16a724d1c7acb13</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>failed_config</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ab8d2817c8ac9bd8a034c338dfdfc48a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>link_gen2_capable</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>aea2d22b8698ff735b6a22d056418568a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>link_gen2</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a339f5ba0f9d2967a3c57d7cee2cdf0db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ac6fcbf2d653bb01549a047c95625bfca</anchor>
      <arglist>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a71f8536e50030f0d9dd29d076510fc66</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_cfg_req</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ab1fe9dd2f8a33e910448b75fb9a93743</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a1eaeff4a7bc2cf444bbe30adb59baa11</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_buf_av</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>af2131d657aa569115c540361b2b31e20</anchor>
      <arglist>std_logic_vector( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>ada6362fb10143f419d233794119a6659</anchor>
      <arglist>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpio__master.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_checker</name>
    <filename>classpio__master__checker.html</filename>
    <class kind="class">pio_master_checker::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>ada6362fb10143f419d233794119a6659</anchor>
      <arglist>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_type</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a692fda734447f288e4c82c815a1c2b87</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_tag</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a0054be97881cae6d526747ef673bb70b</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_data</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>ab69513dd8406aef7e9ec35ad65e3f11c</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_good</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>ae063d4b0d31d30ada1b340eedeb4fd54</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_bad</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>abf264b85d935c3aa096542101510cf19</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpio__master__checker.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_controller</name>
    <filename>classpio__master__controller.html</filename>
    <class kind="class">pio_master_controller::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_ENABLED</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aae1ed999c27519578e9b65540a2ac7fe</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_64BIT</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ad213503332bd6fac4dffbde6731b6c86</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_IO</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>af04d9b97f61f67b6aa35a3227a4aba85</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_BASE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ae49e875bbf00d081d5d1a786db2e75a8</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;1000000000000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_A_SIZE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>abaedfac35479c622ae1a30976e051b93</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_ENABLED</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a59ada2250a4898967f40d845bde163e9</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_64BIT</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a4a5eb4d35f97d50303cabe46b580e9c7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_IO</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ad0cd4a2e845daa2958fe6c90f6cb7c91</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_BASE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a08de8d0a5f4d75edd3a6fbbdc9e2966c</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000020000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_B_SIZE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>acb922e093ab3fca318c980a709aad0e5</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_ENABLED</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a84c46189a1465e32641e04d1dd2a930c</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_64BIT</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a0fcbe993009d83ee2fc65b3f5123d7c1</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_IO</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a63f67b35bf62c1eab41d8565224a2e23</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_BASE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a097e71d1ba3240757b0490eb83907bf0</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000040000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_C_SIZE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aaa4c89f2960764dbc285e58bd029de08</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_ENABLED</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ae4c338d6ded9bd028b671efcbed236de</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_64BIT</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a5713f3024ed014ed567dafeed63513e3</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_IO</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aa0e9a7c795f35e08e86424a26c6c7323</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_BASE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a5d9730e4625dfc2438106c4eb0e5a076</anchor>
      <arglist>std_logic_vector( 63 downto  0)  := X&quot;0000000080000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BAR_D_SIZE</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ac8b79c6103ec4aac0a73bf792ea215fa</anchor>
      <arglist>integer  := 1024</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_lnk_up</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a8c93ab3d2445008082b6d05c7d684867</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pio_test_restart</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a052af46ac0db111533782d0f09fc7905</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pio_test_long</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a9c3751e4ab199e2ed33d49c451dae728</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pio_test_finished</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a7217b0c1937535828b57e596064cd3c0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pio_test_failed</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>afe90fd1d5231f4fae132a8a0122ad565</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>start_config</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a801bd99ea5fc8d53792b805cd4993081</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>finished_config</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ac0217f07b8841fcdc16a724d1c7acb13</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>failed_config</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ab8d2817c8ac9bd8a034c338dfdfc48a3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>link_gen2_capable</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aea2d22b8698ff735b6a22d056418568a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>link_gen2</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a339f5ba0f9d2967a3c57d7cee2cdf0db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_type</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a5766c2ccd5d407b4b024432473677aaa</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_tag</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a30c4f125f7c5fb155bc470e213103f01</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_addr</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a4a8b1ad857bbeccab2ee6948f466ccd7</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_data</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a72185b14a03c088c5f085d389dbfa6ba</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_start</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ac4976056d2bb12414fd3fcdd120874db</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_done</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a5cac291308e836287a042778c519fa67</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_type</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>afdfdd76f4904a241f54e8f00bc978082</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_tag</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a0607135031f8d988ba1b222642d8758e</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rx_data</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>ad3d45909f8e6c813ea2b6caf62819fae</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_good</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a90d6b5ce510be9ea77e258fd093b49ee</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rx_bad</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>aa728bbc187a9d95fd53bbcab509302fd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classpio__master__controller.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_pkt_generator</name>
    <filename>classpio__master__pkt__generator.html</filename>
    <class kind="class">pio_master_pkt_generator::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REQUESTER_ID</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a170ca4b3ea6eddba68f0be60d63d80f7</anchor>
      <arglist>std_logic_vector( 15 downto  0)  := X&quot;10EE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>af5fb6cede510e923e81b08c64283c979</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>user_clk</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>aa4a6e93c451aba7f170b41980f2119eb</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>reset</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>aad8dc6359d9e23dabcbf342fadf2fa06</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>ac6fcbf2d653bb01549a047c95625bfca</anchor>
      <arglist>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a71f8536e50030f0d9dd29d076510fc66</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_type</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>ad81d786e16c3161fdb01d812eb36dd36</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_tag</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a3242b4c463bcfd28dc87d10bafba6280</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_addr</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a3fdb7a4d07ed28c3287d4f4294db38ec</anchor>
      <arglist>std_logic_vector( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_data</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a2432bf611ebc6fb00aba386df574c6e2</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tx_start</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a9e12bcd4188c01a6df1e5b076390233c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_done</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a9fdd87c365993a4140ff6fb8c2665ca7</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classpio__master__pkt__generator.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_RX_ENGINE</name>
    <filename>classPIO__RX__ENGINE.html</filename>
    <class kind="class">PIO_RX_ENGINE::rtl</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a86cde3d16d48d9c6f467d5b1bd9fdf43</anchor>
      <arglist>integer   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a423f71b610c4dad166b62ba8af489b19</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a73cfc94c217dba5ce273aabc38c674e3</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>ae89ad0a7951f00c30cdf842d0a8bb363</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a942e2b51e472db7818e3e475e3aee84f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>afda6438ad6366d02467881f3aa6b2ca6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a67e94750d1b73dcc62e4e35f8de81b71</anchor>
      <arglist>std_logic_vector( 21 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_compl</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>ad6546999842f3746c0caa2e13a63a598</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_compl_wd</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>af431f407ab684a85be7f5f8344f8d2a0</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compl_done</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a3e03f5da29aa718e23086741c2986cc3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_tc</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a5e9df579a3cc742cbca8a20d605652db</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_td</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>aa64bb829478b75c40c349eda7efeedce</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_ep</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a0562eaa0ef622b24bc41c37c60bb6ced</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_attr</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a1a86bd2a7d93b8afb8b29db5bf97322e</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_len</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>aa3e8808212dadd020490180b65651a94</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_rid</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>ad5dfab16f9ef99db6c2b3c9d1f887dd0</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_tag</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>aebc381b243f69c1d2b16c516d757669c</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_be</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a62f7ffe45ef4d2791975138b3241978d</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>req_addr</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a0da0dfb9165d8ca9a825826e9ddef9d9</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>wr_addr</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a8079d84f4d58674156666751bc30ff4f</anchor>
      <arglist>std_logic_vector( 10 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>wr_be</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>af715b54d66d799f0cd31f564223040df</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>wr_data</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a0e529cd957e484c46f86903382b25c97</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>wr_en</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a3e9ac1e950e535ce2aa5ca7a1332e037</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>wr_busy</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a3152a29f7b7a8bf1c78cb5e626a27e5a</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPIO__RX__ENGINE.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_TO_CTRL</name>
    <filename>classPIO__TO__CTRL.html</filename>
    <class kind="class">PIO_TO_CTRL::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_compl</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a58d5a2314bd9566423412c5c6079cc46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compl_done</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a3e03f5da29aa718e23086741c2986cc3</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a1dc8add19bf1683c367f25935d986504</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>ad0719c2c34be71981c80656eb5b87bd1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO__TO__CTRL.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_TX_ENGINE</name>
    <filename>classPIO__TX__ENGINE.html</filename>
    <class kind="class">PIO_TX_ENGINE::rtl</class>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a86cde3d16d48d9c6f467d5b1bd9fdf43</anchor>
      <arglist>integer   range  64 to  128:= 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>acdaa899b86cc9f4833e3147c52f1a966</anchor>
      <arglist>time  :=  1 ps</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>clk</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a4a4609c199d30b3adebbeb3a01276ec5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rst_n</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a19aeb1466190c38420a42b7e951ab563</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a10e8f88216a0586309b000451a41e151</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a23056a5fd3256928b542db85be19321c</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a429e30e73ddddbd211f165542bdf5583</anchor>
      <arglist>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a5f9f87bc3c29c1b3f1319d7d91cd18d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ac3e931ee085193e21a99f5c570a65360</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>tx_src_dsc</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ab0c3d22892f69c31bb217db9b57f7d4d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_compl</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a58d5a2314bd9566423412c5c6079cc46</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_compl_wd</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a78be9a69a8abc01733794ca094a046df</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compl_done</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a74201161916d26ab7e4dd295e5d33689</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_tc</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ab78fbc0bf9b7a097bbed080ccebedf46</anchor>
      <arglist>std_logic_vector( 2 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_td</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a25995323a218c91bca6a7f6a8f03cb96</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_ep</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ae3d73236109a7833173ff011e8adef4c</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_attr</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ae03995ab1b7a27e24d77d5bb0defb6b4</anchor>
      <arglist>std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_len</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ae88bf2ca38fc8a45d48282a40ef3075f</anchor>
      <arglist>std_logic_vector( 9 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_rid</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a184dda8496c7181a74250e855ca2da9b</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_tag</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a4cb18163a7ba5d3efd4b36d622236c9e</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_be</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>af24346e7bef93b6c9ac18f950fa9e534</anchor>
      <arglist>std_logic_vector( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>req_addr</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>aa3ef4846627c2d6e08503d2220b313af</anchor>
      <arglist>std_logic_vector( 12 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rd_addr</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a60f6c9e569e7e2fa3270c078411664e3</anchor>
      <arglist>std_logic_vector( 10 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rd_be</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a9c47dfb9116082031ee4e77ca99c49bc</anchor>
      <arglist>std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>rd_data</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a765333f4936896bd2f772ab8f673941e</anchor>
      <arglist>std_logic_vector( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>completer_id</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>ab3f257f475d213dcf89220fd9caf6f5d</anchor>
      <arglist>std_logic_vector( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPIO__TX__ENGINE.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiCompCtrl</name>
    <filename>classPpiCompCtrl.html</filename>
    <class kind="class">PpiCompCtrl::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CHAN_ID_G</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a9f2bfd10e65b4bf9d97a4655716dcda7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compValid</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>ac0ecd478dad08bd33714d46d53c3a1d8</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compSel</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>ada8b6c554ba9c8bf5bebe6b341560a80</anchor>
      <arglist>SlV32Array( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compDin</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>ac192088a4abdd0a2585bec1b5b426c1a</anchor>
      <arglist>Slv31Array( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compRead</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>aec45e5fef5478195fd344c178173447b</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compFifoWrite</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>acd6e68e3f2fa248099750060ad4a3864</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compFifoDin</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a3aa93a7f16dfc27b67b7d2137effe642</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compFifoAFull</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>ae82e80c1f23d29dbe24114d4f61def29</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>ArbiterPkg</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>a9a2f725569a035bfe26ecc2121149741</anchor>
      <arglist>ArbiterPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiCompCtrl.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbHeader</name>
    <filename>classPpiIbHeader.html</filename>
    <class kind="class">PpiIbHeader::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CONFIG_G</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ac4846a113db5091362e41049a6e0a221</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibAxiError</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a1074aaa90a362901dcaec907b3634820</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteMaster</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a3f021b6dfd3a7a2c1fb40760e2fddbad</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteSlave</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>afb9ec8499202bdfaf5d1f5aa4aedd403</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibPendWrite</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a1bc8a05a6194e3d178804ef1bae826f3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibPendDin</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ac00076862971cae2e08fb0ea0578ba8b</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibPendAFull</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a77441ff28e0b766f801bc169a2b29e9c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibFreeWrite</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a254db6c5cc9ed3d0863e093dcb9baa3a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibFreeDin</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>afe07eebae0a8453195741a8418f58d6a</anchor>
      <arglist>slv( 17 downto  4)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibFreeAFull</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a93d4845f69c65ebe556e010ec2420edd</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>headIbMaster</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>aebefb6c8d30d997df00914bf8dcd3465</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>headIbSlave</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ad3984695c84824d3fa3e0d18630caf38</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibHeaderDebug</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a772a2fa70dbade426c2fdaa699e05341</anchor>
      <arglist>Slv32Array( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiIbHeader.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbPayload</name>
    <filename>classPpiIbPayload.html</filename>
    <class kind="class">PpiIbPayload::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_RD_CONFIG_G</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a8d8574c95f5e6997e1cfc550bb68ecdf</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_WR_CONFIG_G</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ae1370ad3699d8118d9f7134109c999fc</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CHAN_ID_G</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a9f2bfd10e65b4bf9d97a4655716dcda7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibAxiError</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a1074aaa90a362901dcaec907b3634820</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadMaster</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a9bdc62dd3dfa606de560ea0c8f699bdd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadSlave</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a5ebc826227f46ce6a7c1373977339cfb</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteMaster</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a3f021b6dfd3a7a2c1fb40760e2fddbad</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteSlave</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>afb9ec8499202bdfaf5d1f5aa4aedd403</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibWorkValid</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ac9099e017db22272bf78e19597d8bbcf</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibWorkDout</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a7b9419555a7b91ff5ab8ca972c01d4e0</anchor>
      <arglist>slv( 35 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibWorkRead</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>af51711e1f4811f5256d500496a0875dc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibFreeWrite</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ab00ae4da0207b80c4deac5726acec084</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibFreeDin</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a11e1fec8569a59f9329ec589dde907f4</anchor>
      <arglist>slv( 17 downto  4)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibFreeAFull</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>acbf65e86b09de354da5f0fbe7763d0c4</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibCompValid</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a2600e27f2e0570246850c7c4342a23d7</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibCompSel</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a1f2c5f4bbe8dd60e461d936d2beafb03</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibCompDin</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>aa6a60c3ae21a227f709c8c183c3f2953</anchor>
      <arglist>slv( 31 downto  1)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibCompRead</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a4f96e0406bb9c1d456af4bfbd94b0dd1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>payIbMaster</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a80832a72ac9233a810dbbd3a3287f1f3</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>payIbSlave</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>aa335343ccab6c45ed1be05a43f21a7c7</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibPayloadDebug</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a2aeb78e80f797007048ee7888620c873</anchor>
      <arglist>Slv32Array( 2 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiIbPayload.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbRoute</name>
    <filename>classPpiIbRoute.html</filename>
    <class kind="class">PpiIbRoute::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a8b59122ca4b2f16440953d5d6d9f7e1a</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a8381ae8837b0a6fafa47487de9096644</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>headIbMaster</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>adaceae62826277e1c860ac3c6b941db5</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>headIbSlave</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a906d373ede1d9ad8d8829d647936b83c</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>payIbMaster</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a59a48986b6d89aede21dc42bcab41747</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>payIbSlave</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a2c79ee88f05b9cc0a9e636078373e680</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiIbRoute.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiInterconnect</name>
    <filename>classPpiInterconnect.html</filename>
    <base>PpiStatus</base>
    <class kind="class">PpiInterconnect::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_PPI_SLOTS_G</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a5bd8c1d85da76e90e358b59fc046011b</anchor>
      <arglist>natural   range  1 to  15:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_STATUS_WORDS_G</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>adb425b76c4ed2b6bac8b777f4462d4dc</anchor>
      <arglist>natural   range  1 to  30:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>STATUS_SEND_WIDTH_G</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a2e11efde0394f172308e6bb53f1f5b23</anchor>
      <arglist>natural  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>locIbMaster</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a7a1f35b50218c847315e2867806b5605</anchor>
      <arglist>AxiStreamMasterArray(   NUM_PPI_SLOTS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>locIbSlave</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a08f5b6f09b24338fda28d762b20c00f8</anchor>
      <arglist>AxiStreamSlaveArray(   NUM_PPI_SLOTS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>locObMaster</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a9e665bc3b1e8253529fd9f8cd1ce344a</anchor>
      <arglist>AxiStreamMasterArray(   NUM_PPI_SLOTS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>locObSlave</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>afeadffb9673c7fbcb25b13bd576779d7</anchor>
      <arglist>AxiStreamSlaveArray(   NUM_PPI_SLOTS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusClk</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a44def0577c43c663d2221fea7d5bdca9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusClkRst</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a993ea53a5419dcdbc901318032a5604e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusWords</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>aa84cd056b5797f6f30206a48bac40e42</anchor>
      <arglist>Slv64Array(   NUM_STATUS_WORDS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusSend</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a0117ab1ce3845fca1bd1a1b04384a12e</anchor>
      <arglist>slv(   STATUS_SEND_WIDTH_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>offlineAck</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a3a27e5d41c1e85b2596bb473800b0c11</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiInterconnect.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiMonitor</name>
    <filename>classPpiMonitor.html</filename>
    <class kind="class">PpiMonitor::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEST_CNT_G</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>aad37431eeccd33027ee27f9c612632b0</anchor>
      <arglist>natural   range  1 to  16:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SUB_CNT_G</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a97f99adbbed55150c873f3a9a63d2c9d</anchor>
      <arglist>natural   range  1 to  16:= 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a1d1cf4ee875421afba665f9c47eb0014</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>errorDet</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>ab3e1dbe7c15798e8691847a2dee391df</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>errorDetCnt</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a3edb139cda929c74bb457d14c7639ee7</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiMonitor.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiObHeader</name>
    <filename>classPpiObHeader.html</filename>
    <class kind="class">PpiObHeader::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CONFIG_G</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>ac4846a113db5091362e41049a6e0a221</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obAxiError</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a72b1770f00f25d642417faf6b8863b22</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadMaster</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a9bdc62dd3dfa606de560ea0c8f699bdd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadSlave</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a5ebc826227f46ce6a7c1373977339cfb</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obFreeWrite</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a08c80f379848219c597d0a24f392fd92</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obFreeDin</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a3b43eb1859324ba8418f4cc23aaeddbc</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obFreeAFull</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a0b3999c323add19fb27afdf75c43bb33</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obWorkValid</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a8b36452cd432747b00f14eea27f217b1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obWorkDout</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a2f47a8998428a7bd8c3873001de57d59</anchor>
      <arglist>slv( 35 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obWorkRead</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a5efc7e7f205377d37f8810871653c8c2</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obPendMaster</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a8a76b84b2b7235ba829a3083fd00c9a5</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obPendSlave</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a55b8f6c8ad4d57f4c94888e458d73384</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obHeaderDebug</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>ac7339989539f4c698657bc92fc8bae93</anchor>
      <arglist>Slv32Array( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiObHeader.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiObPayload</name>
    <filename>classPpiObPayload.html</filename>
    <class kind="class">PpiObPayload::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CONFIG_G</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>ac4846a113db5091362e41049a6e0a221</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CHAN_ID_G</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a9f2bfd10e65b4bf9d97a4655716dcda7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obAxiError</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a72b1770f00f25d642417faf6b8863b22</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>reqError</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>aab7c1f5855b7d163ff64066aeb3ea44c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadMaster</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a9bdc62dd3dfa606de560ea0c8f699bdd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadSlave</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a5ebc826227f46ce6a7c1373977339cfb</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obCompValid</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>aea6b60e06856c7dd40d9e7b7fe6610cb</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obCompSel</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a841df388819647cc2c2fb4515344ecc9</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obCompDin</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>aef8a572a9649165dffda7b23f48605c8</anchor>
      <arglist>slv( 31 downto  1)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obCompRead</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>aa45daae46c676454b26611e4f60b54d3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obPendMaster</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a70fe5a3b613f36634091c289232b7e5b</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obPendSlave</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>afffd5cbfe6fc5fdb62bb8599588b40ce</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>aed8218f16b360d5b4c4efe81e3dc8656</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a137aeff3b654b0fa41c60d7593e0b33d</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obPayloadDebug</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a72fab74080a591e29897e5d1133b51c5</anchor>
      <arglist>Slv32Array( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiObPayload.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiOnlineMonitor</name>
    <filename>classPpiOnlineMonitor.html</filename>
    <class kind="class">PpiOnlineMonitor::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_TVALID_G</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a821f561b8037314670b9c61eb92eb516</anchor>
      <arglist>natural  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CLK_FREQ_G</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a44b93cf65a6505fd6eb6df1ef601e888</anchor>
      <arglist>real  := 125.0E+6</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TIMEOUT_G</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a3967d0d64dce5d2cd6699c59593fdc47</anchor>
      <arglist>real  := 1.0E-3</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusClk</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a44def0577c43c663d2221fea7d5bdca9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusRst</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>ad616d8e0af78abbc148b0795806e645d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>online</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>ae96994fda52d48faab13355c41c3c568</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>tValidMon</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a79af32605c87ad80aefbe248a30f7be5</anchor>
      <arglist>slv(   NUM_TVALID_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>offlineAck</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>ac71dfb76564cbb642c8cffe6862dd8ba</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiOnlineMonitor.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiPgpArray</name>
    <filename>classPpiPgpArray.html</filename>
    <base>PpiMonitor</base>
    <base>PpiPgpLane</base>
    <class kind="class">PpiPgpArray::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_LANES_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>acac0c406b0626190a5a1eba9512db39f</anchor>
      <arglist>integer   range  1 to  12:= 12</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIL_BASE_ADDRESS_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>abe197c28a5b4db7a8786586ab7989a34</anchor>
      <arglist>slv( 31 downto  0)  := X&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIL_CLK_FREQ_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aa8c313950fb63b06b58f786459dbf499</anchor>
      <arglist>real  := 125.0E+6</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a8a08401895e494fb023019ebf8ccab46</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_PAUSE_THRESH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>acc8944b18dc33b752f27cd7b73416348</anchor>
      <arglist>integer  := 500</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a767d21ba3bb146cdbc38a9650e30b459</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_DATA_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aee0af984f77ff8945feb0b4d8154b9c5</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_HEADER_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a18da6f3c4471c7ab8b495009a7b5ef21</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_PPI_MAX_FRAME_SIZE_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a142e125c223fad72d8912862383cfcf7</anchor>
      <arglist>integer  := 2048</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_PPI_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a00db219ff0c055cd0e9bbea91b693895</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>ab688e3960a697e616737f816d7c45365</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a274a38ab127923669af6434be95ab7ae</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxClk</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a142ff3a2e5ddc4f110659c448e824ba1</anchor>
      <arglist>slv(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxClkRst</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aa64a6bcc84ff01c9c89bd481d5074f40</anchor>
      <arglist>slv(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpTxIn</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aadc9d31d4bf6a2a1e743bc8c43562baa</anchor>
      <arglist>Pgp2bTxInArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxOut</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a4b9e9f65b47f305e0b0ce68784fd9a94</anchor>
      <arglist>Pgp2bTxOutArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpTxMasters</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aee4822848ab6ab5f07a91f1314bb1bcc</anchor>
      <arglist>AxiStreamQuadMasterArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxSlaves</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a1fe38bddf31563696d7d9b0d777265f2</anchor>
      <arglist>AxiStreamQuadSlaveArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxClk</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a40c6349c5938f02f3d0456585eccffb3</anchor>
      <arglist>slv(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxClkRst</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a7110886f80b6865bf2fe7dc21a19f343</anchor>
      <arglist>slv(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpRxIn</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a8dba6818f1ddeb2fead283b01fd5f687</anchor>
      <arglist>Pgp2bRxInArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxOut</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>af43702e3e7f65f7fc700c530c1317b22</anchor>
      <arglist>Pgp2bRxOutArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxMasterMuxed</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>af9f004c84fb2b6ea5766bfd41cb0251f</anchor>
      <arglist>AxiStreamMasterArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpRxCtrl</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a9afa2da71768fd9a0ef6183b949e73a0</anchor>
      <arglist>AxiStreamQuadCtrlArray(   NUM_LANES_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClkRst</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a1e9bcefce6377807bc82ba91c2850188</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a8cc88283087926e934bb67651263b053</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a80e5574c28ce6fd06510648d63787843</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aada3e73ee8db4190524295bfa4dff085</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a22f8db74a5a4c77e7e2767279ca36e7f</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Gtx7CfgPkg</name>
      <anchorfile>classPpiPgpArray.html</anchorfile>
      <anchor>a646e26935177f7d2f9f33d0ae2d549d8</anchor>
      <arglist>Gtx7CfgPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiPgpLane</name>
    <filename>classPpiPgpLane.html</filename>
    <base>PgpToPpi</base>
    <base>PpiToPgp</base>
    <class kind="class">PpiPgpLane::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CLK_FREQ_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a1de46f5dc5602d7d39c5786a1e156704</anchor>
      <arglist>real  := 125.0E+6</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8a08401895e494fb023019ebf8ccab46</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_PAUSE_THRESH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8f9b3cf98b5a48f08f121d88e5e89a15</anchor>
      <arglist>integer  := 350</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a767d21ba3bb146cdbc38a9650e30b459</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_DATA_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aee0af984f77ff8945feb0b4d8154b9c5</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_HEADER_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a18da6f3c4471c7ab8b495009a7b5ef21</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RX_PPI_MAX_FRAME_SIZE_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a142e125c223fad72d8912862383cfcf7</anchor>
      <arglist>integer  := 2048</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_PPI_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a00db219ff0c055cd0e9bbea91b693895</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ab688e3960a697e616737f816d7c45365</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TX_AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a274a38ab127923669af6434be95ab7ae</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxClk</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>adc3581aed6013ad7345d41131725a335</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxClkRst</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aa7ab4336de5a0a9e06c0818684356940</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpTxIn</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a09910266002a6310c2946822e026cdb4</anchor>
      <arglist>Pgp2bTxInType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxOut</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aff92da3ea823ad150c537a7e737e1f1d</anchor>
      <arglist>Pgp2bTxOutType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpTxMasters</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a3b8408e99f6ed01004f57644084ba9f5</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpTxSlaves</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a5ae57d3fbecf3e6eb7c25e2676da263c</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxClk</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a27f8ee661215e1f1df91752465449649</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxClkRst</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ac026d66ff4b0509f36170a2d65b954e4</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpRxIn</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ad2dc5d6e4e2591c3d1f21dbd72e18640</anchor>
      <arglist>Pgp2bRxInType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxOut</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a5f8bbd6ee011705ad3f7034fee6bb997</anchor>
      <arglist>Pgp2bRxOutType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pgpRxMasterMuxed</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ab636a7859a8bb57579fc95be5b75d495</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pgpRxCtrl</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a55b544b021a5a952ab2363307cb66946</anchor>
      <arglist>AxiStreamCtrlArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClkRst</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a1e9bcefce6377807bc82ba91c2850188</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8cc88283087926e934bb67651263b053</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a80e5574c28ce6fd06510648d63787843</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aada3e73ee8db4190524295bfa4dff085</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a22f8db74a5a4c77e7e2767279ca36e7f</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiPgpLane.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiPkg</name>
    <filename>classPpiPkg.html</filename>
    <member kind="function">
      <type>AxiStreamConfigType</type>
      <name>ppiAxiStreamConfig</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>acd3fc63e6dd522a77b9490b3d8b48063</anchor>
      <arglist>dataBytes: natural     PPI_TDATA_BYTES_C, keepMode: TKeepModeType     PPI_TKEEP_MODE_C</arglist>
    </member>
    <member kind="function">
      <type>AxiStreamMasterType</type>
      <name>ppi2AxisMaster</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a762d4fbea3bb9e73f793740cca531ea2</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , ppiMaster: PpiMasterType  </arglist>
    </member>
    <member kind="function">
      <type>AxiStreamSlaveType</type>
      <name>ppi2AxisSlave</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>aace22c47c9be9e8063ede2e20e2c64d4</anchor>
      <arglist>ppiSlave: PpiSlaveType  </arglist>
    </member>
    <member kind="function">
      <type>AxiStreamCtrlType</type>
      <name>ppi2AxisCtrl</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a2edd3e2e1a86fee3f0836a0caec37293</anchor>
      <arglist>ppiSlave: PpiSlaveType  </arglist>
    </member>
    <member kind="function">
      <type>PpiMasterType</type>
      <name>axis2PpiMaster</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a670802d4707ed7712afd00c0f6091329</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="function">
      <type>PpiSlaveType</type>
      <name>axis2PpiSlave</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a6c6ad863c90487a49ea0ba823599966b</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisSlave: AxiStreamSlaveType     AXI_STREAM_SLAVE_INIT_C, axisCtrl: AxiStreamCtrlType     AXI_STREAM_CTRL_UNUSED_C</arglist>
    </member>
    <member kind="function">
      <type>PpiMasterType</type>
      <name>ppiMasterInit</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ae3aa9e203f73cd57bf1f5a01cdc7cf84</anchor>
      <arglist>axisConfig: AxiStreamConfigType  </arglist>
    </member>
    <member kind="function">
      <type>PpiSlaveType</type>
      <name>ppiSlaveInit</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ad2a24c3333e8e41fbf074fc31a8a4aee</anchor>
      <arglist>axisConfig: AxiStreamConfigType  </arglist>
    </member>
    <member kind="function">
      <type>sl</type>
      <name>ppiGetUserErr</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a11076c734c054cb6c3333abb50275b6d</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiSetUserErr</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>adce16ce099610b78b9eebce33ae7d78a</anchor>
      <arglist>  axisConfig : in AxiStreamConfigType  ,   axisMaster : inout AxiStreamMasterType  ,   err : in sl  </arglist>
    </member>
    <member kind="function">
      <type>sl</type>
      <name>ppiGetUserEoh</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ac344c0cfe28f039e5a8374b75b601188</anchor>
      <arglist>axisConfig: AxiStreamConfigType  , axisMaster: AxiStreamMasterType  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiSetUserEoh</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a3bbfbc425d0238003737a023cf5b2d71</anchor>
      <arglist>  axisConfig : in AxiStreamConfigType  ,   axisMaster : inout AxiStreamMasterType  ,   eoh : in sl  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>ppiResetFlags</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>aab77ef976873488035a169fb302b527a</anchor>
      <arglist>  axisMaster : inout AxiStreamMasterType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 0</type>
      <name>PPI_EOH_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a70d66d226141ef604f1ea8e7ae0024fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>PPI_ERR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a281e6849c5e7aa3135509a33dcad3744</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>PPI_TDATA_BYTES_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a1c9c0bf36772e97cd5afcfc2eede9ac3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 2</type>
      <name>PPI_TUSER_BITS_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a346e839467418f2dad9821d66aa94cef</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 4</type>
      <name>PPI_TDEST_BITS_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a493af6ff26d86ec8be36cbbaed0d3a3a</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 0</type>
      <name>PPI_TID_BITS_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a770ac8368079a5359cbb2af1294196db</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>boolean  :=   false</type>
      <name>PPI_TSTRB_EN_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a296f4f707a76262d22ab19b0fb291ff0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>TKeepModeType  :=   TKEEP_COMP_C</type>
      <name>PPI_TKEEP_MODE_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a3b83f2ed421432a2506984df726bb1e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>TUserModeType  :=   TUSER_LAST_C</type>
      <name>PPI_TUSER_MODE_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ac4a6c6a6c1d06cac74609ddfda8dc027</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 31 downto  0)  := x&quot;00000100&quot;</type>
      <name>PPI_MAX_HEADER_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ac1542827bb18cd9bfff41aae304bd68e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 31 downto  0)  := x&quot;FFFC0000&quot;</type>
      <name>PPI_OCM_BASE_ADDR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>aac60f2a72486faf1213a8a045935125d</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 1 downto  0)  :=   &quot;01&quot;</type>
      <name>PPI_AXI_BURST_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a441288b44fb30bdd23d4498ee0894482</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 3 downto  0)  :=   &quot;0000&quot;</type>
      <name>PPI_AXI_HP_CACHE_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>aa0f39512f4c8545f613da43b93133a54</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 3 downto  0)  :=   &quot;0010&quot;</type>
      <name>PPI_AXI_ACP_CACHE_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a6dcda760a9f097900c0e0d30f1508299</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 32</type>
      <name>PPI_COMP_CNT_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a04e78a349a8172ade448d3ee998949a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 6</type>
      <name>PPI_COMP_RD_ERR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a13b669c1716b083ba492b0332ea6000b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 7</type>
      <name>PPI_COMP_WR_ERR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>afc3a36a49f6b3d585b824196f42285a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>PPI_COMP_FRAME_ERR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a0f3e1b00f67c054dba0ebecb60326cb5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 9</type>
      <name>PPI_COMP_OFLOW_ERR_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ab16094b9258ad746a5e31dfd2899d250</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiStreamConfigType  :=   ppiAxiStreamConfig(   PPI_TDATA_BYTES_C,   PPI_TKEEP_MODE_C)</type>
      <name>PPI_AXIS_CONFIG_INIT_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a4c0b594d1a427ff434475ef3f9f99764</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiStreamConfigType  :=   ppiAxiStreamConfig(   PPI_TDATA_BYTES_C,   TKEEP_COMP_C)</type>
      <name>PPI_AXIS_HEADER_INIT_C</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a2584031235197281bf5a69080acfcdbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>PpiMasterType</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ad3cc8824bd7a18d80310eccbc608ab49</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv((   PPI_TDATA_BYTES_C* 8)- 1 downto  0)  </type>
      <name>data</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a98f793e8a5a2f6311da54280bf2e0cad</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   bitSize(   PPI_TDATA_BYTES_C- 1)- 1 downto  0)  </type>
      <name>size</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a80e9807e9848d3600ab39d8db10263c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eof</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a49b29e8b719c32bc39497fa0b79c35d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eoh</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a57e700c294ab6f337a6e6c0b2ba680fb</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>err</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a3d76c447fa29bdf695d7ee53b01d1359</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   PPI_TDEST_BITS_C- 1 downto  0)  </type>
      <name>ftype</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>ae3a11dffbb9a750832bbe1ed2a73439c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>valid</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a51ef4c42d1e4996f073c33c4c6170b0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>PpiSlaveType</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a96281572d5b686d9ef9f8c663bf82dde</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ready</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a1db698e8c1dfddcbf733f6dcd1e96791</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>pause</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>aa83b9167ee431f9d398860112707780c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>overflow</name>
      <anchorfile>classPpiPkg.html</anchorfile>
      <anchor>a9f2709f2a8bbd0be8e90c27e955f80bc</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiSocket</name>
    <filename>classPpiSocket.html</filename>
    <base>PpiObHeader</base>
    <base>PpiObPayload</base>
    <base>PpiIbRoute</base>
    <base>PpiIbHeader</base>
    <base>PpiIbPayload</base>
    <class kind="class">PpiSocket::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>CHAN_ID_G</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a9f2bfd10e65b4bf9d97a4655716dcda7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiRst</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a399a775bae9ae4819d5af6838a95e28e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a7fd2f2067baa1f95685be05b0e7bbd74</anchor>
      <arglist>AxiLiteReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a7b89499a65b1b2bf96930ae4b283dbaa</anchor>
      <arglist>AxiLiteReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>aac765da9da2c623043e13e8556f111d3</anchor>
      <arglist>AxiLiteWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a4046ef981bbd76968614b7c30d890eab</anchor>
      <arglist>AxiLiteWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a1b4c4a19d32bf37459c7195904dbb216</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>ae1d026dd1bc610be6f82f47fc88851f0</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a4cd1f12505eb82ce99f9fdd6dfcb028c</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a5fa7ee85291fde66f804197e8ba94a57</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a3d689e613abb237d9a85e290ee538fdd</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>aa882642502affa647d9004daed5280af</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compValid</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a6befc6cbeb494276e7f72abbdfe262f3</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compSel</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a17e2fdf8a484cfcea7254e305a2e4a29</anchor>
      <arglist>SlV32Array( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>compDin</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a5f43a14eefe9b9bfc782a0bdb4f6e8e6</anchor>
      <arglist>Slv31Array( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>compRead</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a0e15cc01ea5f81da55d3b7afe90d8079</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibPendValid</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>acc52331bba2447b03229007d805279eb</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibWorkAFull</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a19323bd1782dcb1d598c5f943d55273e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obFreeAEmpty</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>af1dc13db4e4eb599c06dbb3b9328fcdc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obWorkAFull</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>ae2127b063f063a9ee446b6b825d7e79f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>aa31ccee438ff1110ffafe3e68ef4f75c</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a8b59122ca4b2f16440953d5d6d9f7e1a</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a8381ae8837b0a6fafa47487de9096644</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>aed8218f16b360d5b4c4efe81e3dc8656</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a137aeff3b654b0fa41c60d7593e0b33d</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiSocket.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiStateSync</name>
    <filename>classPpiStateSync.html</filename>
    <class kind="class">PpiStateSync::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>locClk</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a3deedd9665bfa33bf094b02198e50dd2</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>locClkRst</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>ab09a5c729823c395031ddab09b56df91</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>locState</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>ab36f8196c607d0c0b153fe7e6141a380</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiStateSync.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiStatus</name>
    <filename>classPpiStatus.html</filename>
    <class kind="class">PpiStatus::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>NUM_STATUS_WORDS_G</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a7ba913c34c289090c1e457965be895f8</anchor>
      <arglist>natural   range  1 to  30:= 30</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>STATUS_SEND_WIDTH_G</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a2e11efde0394f172308e6bb53f1f5b23</anchor>
      <arglist>natural  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusClk</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a44def0577c43c663d2221fea7d5bdca9</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusClkRst</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a993ea53a5419dcdbc901318032a5604e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusWords</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>aa84cd056b5797f6f30206a48bac40e42</anchor>
      <arglist>Slv64Array(   NUM_STATUS_WORDS_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>statusSend</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a0117ab1ce3845fca1bd1a1b04384a12e</anchor>
      <arglist>slv(   STATUS_SEND_WIDTH_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>offlineAck</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a3a27e5d41c1e85b2596bb473800b0c11</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiStatus.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiToAxiLite</name>
    <filename>classPpiToAxiLite.html</filename>
    <class kind="class">PpiToAxiLite::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiIbMaster</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a9fd259b5b11926ce1886a386b05a8243</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiIbSlave</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a721fd0cada31b7b2e5ab6e9e3c2042e6</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClkRst</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a1e9bcefce6377807bc82ba91c2850188</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteMaster</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>aca227e106607a8081642fb7957cd0885</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteSlave</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a2a3cd52dd3d5c689a7c30420caaa9871</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadMaster</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>ac4860d1e38b433d4d699788bbd2e6996</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadSlave</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a176b0e9df634925cd27d425cf4a79bf0</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiToAxiLite.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiToPgp</name>
    <filename>classPpiToPgp.html</filename>
    <class kind="class">PpiToPgp::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PPI_ADDR_WIDTH_G</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a5f895a6791318e825db2334a2de89cb8</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIS_ADDR_WIDTH_G</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>aef9dae4246a9e6933194f5e5ff6b2636</anchor>
      <arglist>integer  := 9</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIS_CASCADE_SIZE_G</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>abb75e43cbff069935eab0d2727dc857e</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClk</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a6f03d205567d5bfdbe90aaba24bfd45c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiClkRst</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>ab5c01830485a8190913252cb18dd046a</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiState</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a39f154838e10dd12ba2fbfcbb97da1a9</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ppiObMaster</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>aa425364572a10fc5b3859dc94c2c4dc8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ppiObSlave</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a8c0980db2c9b419e3e0dbf3c3b078816</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisObClk</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>ac289403b4c21c20fd311c3f50e4b11a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisObClkRst</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>ab14e783b7f450892b0282a56de9b9ca1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axisObMaster</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a85428234deee5bdd8944b5a5f6ff8de8</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisObSlave</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a4090b7cb8e1f77352e65d1228563d364</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>txFrameCntEn</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>ad4fe5da95e8d053173813a178fe6dd0f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>Pgp2bPkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>af22dbf60bec6f633c7d35bf9c0940817</anchor>
      <arglist>Pgp2bPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classPpiToPgp.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>rceg3_tb</name>
    <filename>classrceg3__tb.html</filename>
    <base>RceG3Top</base>
    <class kind="class">rceg3_tb::rceg3_tb</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classrceg3__tb.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>rceg3_tb::rceg3_tb</name>
    <filename>classrceg3__tb_1_1rceg3__tb.html</filename>
    <member kind="constant">
      <type>RceDmaModeType  :=   RCE_DMA_AXIS_C</type>
      <name>RCE_DMA_MODE_C</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ae623839a9a649d03bea01e2306b72f75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cSda</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a8ae74bab9c435a1ed8d894cc617cc7db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cScl</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a6aca4eaf3d80fd634703a0cc15de9ca0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk125</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a23a87ceaf2a9a3b55cb13ee5b4bb13b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk125Rst</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a88e6fff5db81a6c89ca399f8e8373e55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk200</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ad315b4af4c435e4e7ff61d6dee867200</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk200Rst</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ae8889d2a4a86b166201429368f0a5289</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiClk</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>aa4f2ada92e2417af78e584e6ba9da002</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiClkRst</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a16fae3d6e127a8b50bae25d8a44e317f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>extAxilReadMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ab6712bd663cd3e24f25a00cf87c330ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>extAxilReadSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a45c0a22ada88259627e9ed7b2d0c85e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a347dcf7b377cf468046ff80cf776c5a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a3ac29b775cea1c245e63626f4fe128ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a2c5ed4d3d809c6bf45ea453603227a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>abc67cb5d0397191064932dcc77d605ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a822a67151be27a4c076780a03360cd75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a60f76e1c24320fbef37c62e876ae7aa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaClk</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a2b980d17c45c077fb675e188a0510eeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaClkRst</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a38b64fc3c6f9cd503c0fedef410568ef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaOnline</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a49637fce9f9cdf6f851ff53a0253c53b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaEnable</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>af0e3dc8ad0391e16aadc325c81f7bfeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>dmaObMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ae89132309a791bf4da2be7401104caba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>dmaObSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>adfd3318aa5218183fc45a528de4cbc8a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>dmaIbMaster</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ab8ad5701c6a0355ee85eabca0460d0c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>dmaIbSlave</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a7413978d8dc5e2e5bccc96bc1dd3685c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>dmaState</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a22889574efd1e959b8cdf8bf651a4af3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthTxArray( 1 downto  0)  </type>
      <name>armEthTx</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a8f40529bdb842e87ac66b109605b8aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthRxArray( 1 downto  0)  </type>
      <name>armEthRx</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a1c6754f74e23eb2720f5082a31f1a299</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelA</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a885dea2fe1cf92b09de610fea1f88160</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelB</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>a6793df7b53d976f4a5ef2958550d6fb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classrceg3__tb_1_1rceg3__tb.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3AppRegCrossbar</name>
    <filename>classRceG3AppRegCrossbar.html</filename>
    <class kind="class">RceG3AppRegCrossbar::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>COMMON_CLK_G</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a762b446ddef001083e8cfc52dc38385f</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a5138002e8870e593b82eadf78aefa5ce</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaRst</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a1a7f21b18a032e7d431fecc26adf0abd</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a8b63c6d850de876b8ad9872d73b0be97</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a3563e3c4c7f5d4dd9280d67313c2f392</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>ad042956aa384fe59b2520ea1de8afe28</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a5b6d962ecac1ef0244a5ce305394b0c5</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilRst</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a4b36ee28c73fadc67fe1a670f1ba11ff</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>aded96613d547f15b98218414fc523886</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>acf33c5c34c19e6ce35c6802cfd837880</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>ac7781411298f54331cc34f856aaebe83</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>ae419a0c0c5f86e7b50694e517748f4b2</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>appClk</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a84fbddfee673b4bab0c37296f128c688</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>appRst</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a80690d0d36626a399b2a34991f18ad25</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>ac4860d1e38b433d4d699788bbd2e6996</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a176b0e9df634925cd27d425cf4a79bf0</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>aca227e106607a8081642fb7957cd0885</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a2a3cd52dd3d5c689a7c30420caaa9871</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3AppRegCrossbar.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3AxiCntl</name>
    <filename>classRceG3AxiCntl.html</filename>
    <class kind="class">RceG3AxiCntl::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a0dc96301d0aacd499d3c7a7e34d573d5</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a6134474f58bfbb4a817f7fe1c80629a6</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a43ad1d2cb7eae808accf9690474ffbc7</anchor>
      <arglist>AxiWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a3c223a3c6dda78368467ca2f8ed0783b</anchor>
      <arglist>AxiWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>icAxilReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a87dde76111d29c06fd7c88bc35b74427</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>icAxilReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a07b038a2849568f5e61821222a815c03</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>icAxilWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a1a5e2341fe06fe4256cf9058a080444e</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>icAxilWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a1ad467a413f0f508ba63124c1f79b13b</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaAxilReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>af771620b0aeb6febbeb8eaa4596ae6cf</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaAxilReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>ab4c3d895b20b445e2751ee9da20e1941</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaAxilWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a108323c0d2dab3e61a8d3de0c4cd94c5</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaAxilWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a60092e0c476c9964b39e769180c23f12</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>bsiAxilReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a0f8d94a24bef17595749c0b8c942d453</anchor>
      <arglist>AxiLiteReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>bsiAxilReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a81458fba33bf935857cb19636ba2859f</anchor>
      <arglist>AxiLiteReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>bsiAxilWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a0a0dce9aeedfdaa01e310234a32c1708</anchor>
      <arglist>AxiLiteWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>bsiAxilWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>aa721657aa31539543964f745c7b723b4</anchor>
      <arglist>AxiLiteWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a7ddd1d9129b9db696382d0d3280256ba</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>ac618ad1ff410d5eaa3eb1a122334912e</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a78ee3ef74ddaadcfc8a6316f92fe2e07</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a8c74ad7159dfbe0bc4b31cd3a9cdd34e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthMode</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>adc66570e655b144f4e9b118ad8e966c5</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>eFuseValue</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>afd89514c2c98553c18e2405afd4b25cb</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>deviceDna</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>aba4727911bb039ba73b944312a4b626c</anchor>
      <arglist>slv( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelA</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>ab30622d7e9c4586e2a9db22e7a0d7233</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelB</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a2639d133b131626e6270e7f0b4a8ec67</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Version</name>
      <anchorfile>classRceG3AxiCntl.html</anchorfile>
      <anchor>a36c2a0c96400808884979e4165abbf73</anchor>
      <arglist>RceG3Version</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Bsi</name>
    <filename>classRceG3Bsi.html</filename>
    <class kind="class">RceG3Bsi::IMP</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a7fd2f2067baa1f95685be05b0e7bbd74</anchor>
      <arglist>AxiLiteReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a7b89499a65b1b2bf96930ae4b283dbaa</anchor>
      <arglist>AxiLiteReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>aac765da9da2c623043e13e8556f111d3</anchor>
      <arglist>AxiLiteWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a4046ef981bbd76968614b7c30d890eab</anchor>
      <arglist>AxiLiteWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>bsiInterrupt</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a13191bda3bbb44296d443ef167999f6c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthMode</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>adc66570e655b144f4e9b118ad8e966c5</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>eFuseValue</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>ae58af2f7f141c2673f37a33480f36eb8</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>deviceDna</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a3171aea73ff021f81f22ddb421425043</anchor>
      <arglist>slv( 63 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>i2cPkg</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>ab574b4b883430b05adb0cd1d50940264</anchor>
      <arglist>i2cPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3Bsi.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Clocks</name>
    <filename>classRceG3Clocks.html</filename>
    <class kind="class">RceG3Clocks::structure</class>
    <member kind="generic">
      <type></type>
      <name>DMA_CLKDIV_EN_G</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a42c4f1047b68e92715675044d59a9ef9</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DMA_CLKDIV_G</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a5c40ac95f6fea8a8ae888cb497b160fe</anchor>
      <arglist>real  := 4.5</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkClk3</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a13c49298f7b3a499b7116b97502e36e0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkClk2</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a0f0ee25a9ba67216ec0e068587ba762b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkClk1</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>acebbc2ca5f29a98a01a7f21a9f89afa7</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkClk0</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>ae9d55b5207675775270b84404b0ec1d8</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkRst3</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a69cc6729f8d2a6b6543d5dc074a40be8</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkRst2</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a399bac40a34056aa3576068085a38d23</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkRst1</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a536ca174feb39558dbf22b4a4cd09113</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>fclkRst0</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a5653ef5fd076ef655b126775c9e4464c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a80eb51e7e9eb45a563d60d0fd51064de</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>ab743c67c64b9c5ebfec37120c4291d1e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Clocks.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Cpu</name>
    <filename>classRceG3Cpu.html</filename>
    <class kind="class">RceG3Cpu::Hw</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk3</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>aca836cf0e68b0324a8798593f7232b22</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk2</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ab70bc6b7df8469882d26579d34cfad21</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk1</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a71fdc8c29f27bee40527122dfd0865dc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk0</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a38ea8d61c2a9832b2f6e9c596d0228aa</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst3</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a9314b180a95b36a2bae31b10278b57af</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst2</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a7fd3c3c01510d05f6b32798d94653554</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst1</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a3732bd43e96721094f9644240b7e32de</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst0</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a6d280f7d206264b48104a2875acec874</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armInterrupt</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a72762df0e5ca905fc3dbf0d7bb7271ed</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpAxiClk</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a31a02662eae8fb7bf857170d187e53c1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpWriteMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ad07b448ac29d59effbcb9f365803e15c</anchor>
      <arglist>AxiWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpWriteSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a45d989b07ac6fdf8fa984508a7a3a939</anchor>
      <arglist>AxiWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpReadMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a7c07cdfc9dab3a32ad38e2f79c672f59</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpReadSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a2651761add38d88f168ef3f307443840</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpAxiClk</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a6d9c0b5fdab2c768ffb7c5ef5cfce439</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sGpWriteSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a999d670cb7a97d244340cd25991a077c</anchor>
      <arglist>AxiWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpWriteMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>aa444074313cd72afe80c3988531394a9</anchor>
      <arglist>AxiWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sGpReadSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a48d19488707272f1f56c015988fb4dde</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpReadMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ab092c80c961b1d98b114dc3b1ab95074</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpAxiClk</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ac2da62c377165e7e5d0bb565ba91a2f0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a089baf1c94df084da0468b073c2e4185</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a21c59003c411ab21c2c0d38c2c06722a</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ab8d6b452a2c6d67805f3cfbd1bb70edf</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>ac98fc5dcb775de609d8f7ff6eac76a0e</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpAxiClk</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>aa135ee009e7423a346217a7e353bd135</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>adf798c3b4f6fceb8b429601b152bdd4f</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a08e65c3dcd299a31563377d27d252ccb</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a7e185b6165c54d737907b416b243b339</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>afb95edc7f624c2755180c0d939676584</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthTx</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>adecc5ab4c1a265515c5ba9574a5230d8</anchor>
      <arglist>ArmEthTxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthRx</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a213dec86f05f84d0a9cdf9475570b60f</anchor>
      <arglist>ArmEthRxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3Cpu.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3CpuSim</name>
    <filename>classRceG3CpuSim.html</filename>
    <class kind="class">RceG3CpuSim::Sim</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk3</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>aca836cf0e68b0324a8798593f7232b22</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk2</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ab70bc6b7df8469882d26579d34cfad21</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk1</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a71fdc8c29f27bee40527122dfd0865dc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkClk0</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a38ea8d61c2a9832b2f6e9c596d0228aa</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst3</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a9314b180a95b36a2bae31b10278b57af</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst2</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a7fd3c3c01510d05f6b32798d94653554</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst1</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a3732bd43e96721094f9644240b7e32de</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>fclkRst0</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a6d280f7d206264b48104a2875acec874</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armInterrupt</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a72762df0e5ca905fc3dbf0d7bb7271ed</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpAxiClk</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a31a02662eae8fb7bf857170d187e53c1</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpWriteMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ad07b448ac29d59effbcb9f365803e15c</anchor>
      <arglist>AxiWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpWriteSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a45d989b07ac6fdf8fa984508a7a3a939</anchor>
      <arglist>AxiWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>mGpReadMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a7c07cdfc9dab3a32ad38e2f79c672f59</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>mGpReadSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a2651761add38d88f168ef3f307443840</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpAxiClk</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a6d9c0b5fdab2c768ffb7c5ef5cfce439</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sGpWriteSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a999d670cb7a97d244340cd25991a077c</anchor>
      <arglist>AxiWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpWriteMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>aa444074313cd72afe80c3988531394a9</anchor>
      <arglist>AxiWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sGpReadSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a48d19488707272f1f56c015988fb4dde</anchor>
      <arglist>AxiReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sGpReadMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ab092c80c961b1d98b114dc3b1ab95074</anchor>
      <arglist>AxiReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpAxiClk</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ac2da62c377165e7e5d0bb565ba91a2f0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a089baf1c94df084da0468b073c2e4185</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a21c59003c411ab21c2c0d38c2c06722a</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ab8d6b452a2c6d67805f3cfbd1bb70edf</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>ac98fc5dcb775de609d8f7ff6eac76a0e</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpAxiClk</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>aa135ee009e7423a346217a7e353bd135</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>adf798c3b4f6fceb8b429601b152bdd4f</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a08e65c3dcd299a31563377d27d252ccb</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a7e185b6165c54d737907b416b243b339</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>afb95edc7f624c2755180c0d939676584</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthTx</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>adecc5ab4c1a265515c5ba9574a5230d8</anchor>
      <arglist>ArmEthTxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthRx</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a213dec86f05f84d0a9cdf9475570b60f</anchor>
      <arglist>ArmEthRxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3CpuSim.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Dma</name>
    <filename>classRceG3Dma.html</filename>
    <base>RceG3DmaPpi</base>
    <base>RceG3DmaAxis</base>
    <base>RceG3DmaAxisV2</base>
    <base>RceG3DmaQueue4x2</base>
    <class kind="class">RceG3Dma::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a5f83097c262e21b4892cda52c36c12e2</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a94a481d3124fd0c215a35f60ed67e6bd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>af04b78660e3d54a5cb5769caabd225c0</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a89037bf83471c715556584854435f882</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ad98bf557bb0154392354db6d8c030826</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a2dcc4b0d91af6db7099365f42361977d</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userWriteSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a1e0b26dc9151477851ed80fb60e6a791</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userWriteMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a9fba3a0dabd8792ab14a2aabfc6a2dfa</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userReadSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a88c63709bcda6809c8b3049709ade220</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userReadMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>aa9917c65ec988f5dfcecec659a20cfdc</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaAxilReadMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ad1069f16cc1fec04010138d7bb0a17f1</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaAxilReadSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a4c9f213ad9c721321b5258917d6868b6</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaAxilWriteMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a913033534df3dbfee9f82a9e98f80825</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaAxilWriteSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a00efee09d44dfb9d7ac18e56c4d1c2ac</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaInterrupt</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ad10f8d7612c74dc1317afe6c128356ef</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3Dma.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxis</name>
    <filename>classRceG3DmaAxis.html</filename>
    <base>RceG3DmaAxisChan</base>
    <class kind="class">RceG3DmaAxis::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a5f83097c262e21b4892cda52c36c12e2</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a94a481d3124fd0c215a35f60ed67e6bd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>af04b78660e3d54a5cb5769caabd225c0</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a89037bf83471c715556584854435f882</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>ad98bf557bb0154392354db6d8c030826</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a2dcc4b0d91af6db7099365f42361977d</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userWriteSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a1e0b26dc9151477851ed80fb60e6a791</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userWriteMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a9fba3a0dabd8792ab14a2aabfc6a2dfa</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userReadSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a88c63709bcda6809c8b3049709ade220</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userReadMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>aa9917c65ec988f5dfcecec659a20cfdc</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a4df7e7e54e76c05cf8d4d764cce145d0</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a3400b8d4393e9132e891d1933bde1c37</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a1565650193f18bb1efe0295a81cafe39</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a9bd66319cc249afdf9b403b9fb270eab</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a048560782233f3001749de7cbd825d12</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaAxis.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisChan</name>
    <filename>classRceG3DmaAxisChan.html</filename>
    <class kind="class">RceG3DmaAxisChan::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CACHE_G</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>aeb50056f9cab6a05d56292b18f388fa5</anchor>
      <arglist>slv( 3 downto  0)  :=   &quot;0000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BYP_SHIFT_G</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>aaecdf63ad60b9bad6058c47d21155f46</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CONFIG_G</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>ac4846a113db5091362e41049a6e0a221</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>afb9ec8499202bdfaf5d1f5aa4aedd403</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a3f021b6dfd3a7a2c1fb40760e2fddbad</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a5ebc826227f46ce6a7c1373977339cfb</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a9bdc62dd3dfa606de560ea0c8f699bdd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a7fd2f2067baa1f95685be05b0e7bbd74</anchor>
      <arglist>AxiLiteReadMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a7b89499a65b1b2bf96930ae4b283dbaa</anchor>
      <arglist>AxiLiteReadSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>aac765da9da2c623043e13e8556f111d3</anchor>
      <arglist>AxiLiteWriteMasterArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a4046ef981bbd76968614b7c30d890eab</anchor>
      <arglist>AxiLiteWriteSlaveArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>acffe70fe7beacd46a8823ea27154e418</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>aa31ccee438ff1110ffafe3e68ef4f75c</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>aed8218f16b360d5b4c4efe81e3dc8656</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a137aeff3b654b0fa41c60d7593e0b33d</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a8b59122ca4b2f16440953d5d6d9f7e1a</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a8381ae8837b0a6fafa47487de9096644</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaAxisChan.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisV2</name>
    <filename>classRceG3DmaAxisV2.html</filename>
    <base>RceG3DmaAxisV2Chan</base>
    <base>RceG3DmaAxisChan</base>
    <class kind="class">RceG3DmaAxisV2::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a5f83097c262e21b4892cda52c36c12e2</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a94a481d3124fd0c215a35f60ed67e6bd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>af04b78660e3d54a5cb5769caabd225c0</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a89037bf83471c715556584854435f882</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>ad98bf557bb0154392354db6d8c030826</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a2dcc4b0d91af6db7099365f42361977d</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a1e0b26dc9151477851ed80fb60e6a791</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a9fba3a0dabd8792ab14a2aabfc6a2dfa</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a88c63709bcda6809c8b3049709ade220</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>aa9917c65ec988f5dfcecec659a20cfdc</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a4df7e7e54e76c05cf8d4d764cce145d0</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a3400b8d4393e9132e891d1933bde1c37</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a1565650193f18bb1efe0295a81cafe39</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a9bd66319cc249afdf9b403b9fb270eab</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a048560782233f3001749de7cbd825d12</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaAxisV2.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaAxisV2Chan</name>
    <filename>classRceG3DmaAxisV2Chan.html</filename>
    <class kind="class">RceG3DmaAxisV2Chan::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXIL_BASE_ADDR_G</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a7b7fab45bd50d942557843fa52a4a2ee</anchor>
      <arglist>slv( 31 downto  0)  := x&quot;00000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>AXI_CONFIG_G</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>ac4846a113db5091362e41049a6e0a221</anchor>
      <arglist>AxiConfigType  :=   AXI_CONFIG_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>afb9ec8499202bdfaf5d1f5aa4aedd403</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a3f021b6dfd3a7a2c1fb40760e2fddbad</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a5ebc826227f46ce6a7c1373977339cfb</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a9bdc62dd3dfa606de560ea0c8f699bdd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>aada3e73ee8db4190524295bfa4dff085</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a22f8db74a5a4c77e7e2767279ca36e7f</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a8cc88283087926e934bb67651263b053</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a80e5574c28ce6fd06510648d63787843</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>acffe70fe7beacd46a8823ea27154e418</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>aa31ccee438ff1110ffafe3e68ef4f75c</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>aed8218f16b360d5b4c4efe81e3dc8656</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a137aeff3b654b0fa41c60d7593e0b33d</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a8b59122ca4b2f16440953d5d6d9f7e1a</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a8381ae8837b0a6fafa47487de9096644</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaAxisV2Chan.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaPpi</name>
    <filename>classRceG3DmaPpi.html</filename>
    <base>PpiSocket</base>
    <base>PpiCompCtrl</base>
    <class kind="class">RceG3DmaPpi::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a5f83097c262e21b4892cda52c36c12e2</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a94a481d3124fd0c215a35f60ed67e6bd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>af04b78660e3d54a5cb5769caabd225c0</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a89037bf83471c715556584854435f882</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>ad98bf557bb0154392354db6d8c030826</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a2dcc4b0d91af6db7099365f42361977d</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a4df7e7e54e76c05cf8d4d764cce145d0</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a3400b8d4393e9132e891d1933bde1c37</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a1565650193f18bb1efe0295a81cafe39</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a9bd66319cc249afdf9b403b9fb270eab</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a048560782233f3001749de7cbd825d12</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classRceG3DmaPpi.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaQueue4x2</name>
    <filename>classRceG3DmaQueue4x2.html</filename>
    <class kind="class">RceG3DmaQueue4x2::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DMA_BUF_START_ADDR_G</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>acb8e8a138503e506465a662da74585dc</anchor>
      <arglist>slv( 31 downto  0)  := x&quot;3C000000&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DMA_BUF_SIZE_BITS_G</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a4a6ddf943f03114cdf4a868c38d7c4f9</anchor>
      <arglist>integer  := 24</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>MAX_CSPAD_PKT_SIZE_G</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a569f5af7c3424f74b29a40c4dbc0353c</anchor>
      <arglist>integer  := 1150000</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a7f02bf24ba852b81540a9007e3f59f60</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a51882b89bfc7202257d78b695eb86dc8</anchor>
      <arglist>AxiWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a5f83097c262e21b4892cda52c36c12e2</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a94a481d3124fd0c215a35f60ed67e6bd</anchor>
      <arglist>AxiReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>af04b78660e3d54a5cb5769caabd225c0</anchor>
      <arglist>AxiWriteSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a89037bf83471c715556584854435f882</anchor>
      <arglist>AxiWriteMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>ad98bf557bb0154392354db6d8c030826</anchor>
      <arglist>AxiReadSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a2dcc4b0d91af6db7099365f42361977d</anchor>
      <arglist>AxiReadMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a4df7e7e54e76c05cf8d4d764cce145d0</anchor>
      <arglist>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a3400b8d4393e9132e891d1933bde1c37</anchor>
      <arglist>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a1565650193f18bb1efe0295a81cafe39</anchor>
      <arglist>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a9bd66319cc249afdf9b403b9fb270eab</anchor>
      <arglist>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>interrupt</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a048560782233f3001749de7cbd825d12</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiDmaPkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a1158b81e0f7e37b65d3b1897e40a40fd</anchor>
      <arglist>AxiDmaPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>SsiPkg</name>
      <anchorfile>classRceG3DmaQueue4x2.html</anchorfile>
      <anchor>a8b54e22b2a07048034b61d5e4ba396e3</anchor>
      <arglist>SsiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3IntCntl</name>
    <filename>classRceG3IntCntl.html</filename>
    <class kind="class">RceG3IntCntl::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>ace91c821d2660771cc5aefc9fa081019</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a9701ee0081d29bcb2ba767d10c4b7a8b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>icAxilReadMaster</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a61496c4ed030674414db9bb04fd763a7</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>icAxilReadSlave</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>ad6be29a44cde374dcfc908c068be0ffd</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>icAxilWriteMaster</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a26c3841b56ec8e62605901d07a907884</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>icAxilWriteSlave</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a67f979bda5a856639858f0d5506360f9</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaInterrupt</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>aabdec26da0bfb5f2613618fcd1f7e039</anchor>
      <arglist>slv(   DMA_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>bsiInterrupt</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a93b95b28c0ecb68729bcf3122d063abf</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a980590a3dc670447b7d15a9fbb37ae58</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armInterrupt</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a9ec8d5759cfb6baa0567ffebcc98b040</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3IntCntl.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Pkg</name>
    <filename>classRceG3Pkg.html</filename>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 9</type>
      <name>DMA_AXIL_COUNT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ad7a57cad717e73fb5ec62444090d2d41</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 56</type>
      <name>DMA_INT_COUNT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ae29f5165083bc8f8a2a61759dd2bb87d</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>USER_INT_COUNT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aba33e2cccffd6680849e09371855c8b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(RCE_DMA_PPI_C,RCE_DMA_AXIS_C,RCE_DMA_AXISV2_C,RCE_DMA_Q4X2_C)</type>
      <name>RceDmaModeType</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a2a95435aab1dba2f4300279183056d01</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RceDmaStateType</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a90e6adff7ab085003dddc9e8084d55fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>online</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a4c2b818e1be1af4a50cfd331db62109d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>user</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>adeb3563718850ad324a60cbe50009a1c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RceDmaStateType  :=(online  =&gt; &apos;0&apos;,user  =&gt; &apos;0&apos;)</type>
      <name>RCE_DMA_STATE_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aa1a89a252e8e44c1d34207eaa98156ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>array(natural range &lt;&gt; ) of RceDmaStateType  </type>
      <name>RceDmaStateArray</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a6d3faa7c86f6ee6d7eff2111efa5c893</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiConfigType  :=(ADDR_WIDTH_C  =&gt; 32,DATA_BYTES_C  =&gt; 4,ID_BITS_C  =&gt; 12,LEN_BITS_C  =&gt; 4)</type>
      <name>AXI_MAST_GP_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>acd52038eb6104f71603395fcd84d0cc7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiConfigType  :=(ADDR_WIDTH_C  =&gt; 32,DATA_BYTES_C  =&gt; 4,ID_BITS_C  =&gt; 6,LEN_BITS_C  =&gt; 4)</type>
      <name>AXI_SLAVE_GP_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aee34453cb280ade9b907879fbf6e5ef5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiConfigType  :=(ADDR_WIDTH_C  =&gt; 32,DATA_BYTES_C  =&gt; 8,ID_BITS_C  =&gt; 3,LEN_BITS_C  =&gt; 4)</type>
      <name>AXI_ACP_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a7a65d5a777b306c00cd2ed69e14e6595</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiConfigType  :=(ADDR_WIDTH_C  =&gt; 32,DATA_BYTES_C  =&gt; 8,ID_BITS_C  =&gt; 6,LEN_BITS_C  =&gt; 4)</type>
      <name>AXI_HP_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a4d56b20b734d4f97c1af65b91f26627f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiStreamConfigType  :=(TSTRB_EN_C  =&gt;   false,TDATA_BYTES_C  =&gt; 8,TDEST_BITS_C  =&gt; 8,TID_BITS_C  =&gt; 0,TKEEP_MODE_C  =&gt;   TKEEP_COMP_C,TUSER_BITS_C  =&gt; 4,TUSER_MODE_C  =&gt;   TUSER_FIRST_LAST_C)</type>
      <name>RCEG3_AXIS_DMA_CONFIG_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aa47ee3a38d3dfa95f306b18dae0cc54c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>ArmEthTxType</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a4846c9df8d159715d99af10ce7264c4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiTxEn</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a4feb2e33b32a4d397d984a8a67661f61</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiTxEr</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>af4044d03addb438acecff4cb7c688add</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetMdioMdc</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a003d7ab14187f07cb11621ec739c72d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetMdioO</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>af8e5c14724466f20bf13c1806ab1090f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetMdioT</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a5ab9ae3ca06503fb136ea447d8815a85</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpDelayReqRx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a9193456a20abc49f54156e0f1eadac6d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpDelayReqTx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a7bb6cdf66b9c199e6ff645730a81716d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpPDelayReqRx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a7456ad8b96b01a57c7b3e3f43f7b9f99</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpPDelayReqTx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ae61ed8f6871cf09bfb115cb98da3dab9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpPDelayRespRx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a6fdff662cdf55f7ccc0c238ad6620da5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpPDelayRespTx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aa386e2386fcd5dac5de71db961f88848</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpSyncFrameRx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aeeca6b3320c1ec0df52d9097ddf53c93</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetPtpSyncFrameTx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>afed6b2318d24dc2ca3c3bad09f65e393</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetSofRx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>add82d5e20673293b5201014a14910523</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetSofTx</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a3e2ca3f7559200c91722af856a7285ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>enetGmiiTxD</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>abac48b2114095f560a7b8ee0b35d65b8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>ArmEthTxType  :=(enetGmiiTxEn  =&gt; &apos;0&apos;,enetGmiiTxEr  =&gt; &apos;0&apos;,enetMdioMdc  =&gt; &apos;0&apos;,enetMdioO  =&gt; &apos;0&apos;,enetMdioT  =&gt; &apos;0&apos;,enetPtpDelayReqRx  =&gt; &apos;0&apos;,enetPtpDelayReqTx  =&gt; &apos;0&apos;,enetPtpPDelayReqRx  =&gt; &apos;0&apos;,enetPtpPDelayReqTx  =&gt; &apos;0&apos;,enetPtpPDelayRespRx  =&gt; &apos;0&apos;,enetPtpPDelayRespTx  =&gt; &apos;0&apos;,enetPtpSyncFrameRx  =&gt; &apos;0&apos;,enetPtpSyncFrameTx  =&gt; &apos;0&apos;,enetSofRx  =&gt; &apos;0&apos;,enetSofTx  =&gt; &apos;0&apos;,enetGmiiTxD  =&gt;( others =&gt; &apos;0&apos;))</type>
      <name>ARM_ETH_TX_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a68e51df7ad97e870a472be6a1656073f</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>array(natural range &lt;&gt; ) of ArmEthTxType  </type>
      <name>ArmEthTxArray</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ae967d2f466df8c169c0410b4ac05b903</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>ArmEthRxType</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ad97446de026b46ed05cc8c2e7f74468c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiCol</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a216af1a1d351741a5c018419362faf99</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiCrs</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ab02bee84294739cf08d4b49421c977b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiRxClk</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aac6ef72d35b3e0be14d16312e1b83294</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiRxDv</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a09cce274e0a9cd7df041280123014b16</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiRxEr</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a36cf45687fbf2176bc3fb4f529ce4ed7</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetGmiiTxClk</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aafe7bc3b26afe02d1f0c5d9cdddb36c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetMdioI</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a0b9d9452dd17bbba6d8b604f1bb650f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>enetExtInitN</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>aa5a8bcf38fed0a4ea7199632ebcf2d56</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>enetGmiiRxd</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>ae776d688a8860c41a80169f99f8f2aa6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>ArmEthRxType  :=(enetGmiiCol  =&gt; &apos;0&apos;,enetGmiiCrs  =&gt; &apos;0&apos;,enetGmiiRxClk  =&gt; &apos;0&apos;,enetGmiiRxDv  =&gt; &apos;0&apos;,enetGmiiRxEr  =&gt; &apos;0&apos;,enetGmiiTxClk  =&gt; &apos;0&apos;,enetMdioI  =&gt; &apos;0&apos;,enetExtInitN  =&gt; &apos;0&apos;,enetGmiiRxd  =&gt;( others =&gt; &apos;0&apos;))</type>
      <name>ARM_ETH_RX_INIT_C</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a8dd3eeb520fbc8f5f43b475bed5f4cf8</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>array(natural range &lt;&gt; ) of ArmEthRxType  </type>
      <name>ArmEthRxArray</name>
      <anchorfile>classRceG3Pkg.html</anchorfile>
      <anchor>a96c7146151faf84f2dbb240219c414e1</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Top</name>
    <filename>classRceG3Top.html</filename>
    <base>RceG3Cpu</base>
    <base>RceG3CpuSim</base>
    <base>RceG3Clocks</base>
    <base>RceG3AxiCntl</base>
    <base>RceG3Bsi</base>
    <base>RceG3Dma</base>
    <base>RceG3IntCntl</base>
    <class kind="class">RceG3Top::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BUILD_INFO_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a6ff6d0dd29c82d329f8f2caa9e4b1811</anchor>
      <arglist>BuildInfoType  </arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DMA_CLKDIV_EN_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a42c4f1047b68e92715675044d59a9ef9</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DMA_CLKDIV_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>acb462484b89e84840289f678f8e2c5b4</anchor>
      <arglist>real  := 5.0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>OLD_BSI_MODE_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a359c0bd7cb82244e91b040374c57a2d5</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIM_MODEL_G</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a2a35e9eea7d1f79cce8381778a146b52</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cSda</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>af1f928b0a6abc780ea2c2abc70638375</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>inout</type>
      <name>i2cScl</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a6f8c7a0ce0ba679212577e26298c3ec0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aa0ac8abd18461b56545884232f7cf99c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk125Rst</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a000d8671aebe092e428461a533834d66</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a5ad13d563c9c47696c55f1e632d676a3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sysClk200Rst</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>abf6e526a41ba77e5928efb70bc353afe</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClk</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aa7a2352a67bb791e43b215423554ab51</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiClkRst</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aef8b9dae9d24759373a4b0c83d6d44c1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilReadMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>af07fb4510d52ce1845b37c32e12e0dcf</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilReadSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a8629d2724b2dc667e4aaa26c7ef45a31</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a90e4c3916066e3727b9734a544cb35ac</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a6a110b43214bbd42e2c55ba871c1624e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a7ddd1d9129b9db696382d0d3280256ba</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>ac618ad1ff410d5eaa3eb1a122334912e</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a78ee3ef74ddaadcfc8a6316f92fe2e07</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a8c74ad7159dfbe0bc4b31cd3a9cdd34e</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a93bb7e649ee28f707ab66d7d03e0acba</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>afda2efa19dd0ae3d3a146bc5df22c654</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaState</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>ad3eb541fbb399afe8776c22029797631</anchor>
      <arglist>RceDmaStateArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aad17b4502b146d176e40347e87e2ad0c</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a66e77e60ed7e2807458d019f979a61ef</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>ac5df6127a98ce8713f402ad5d21bb931</anchor>
      <arglist>AxiStreamMasterArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a58865267ff697319b1dbebe4010b0c90</anchor>
      <arglist>AxiStreamSlaveArray( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userInterrupt</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a980590a3dc670447b7d15a9fbb37ae58</anchor>
      <arglist>slv(   USER_INT_COUNT_C- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userWriteSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a1e0b26dc9151477851ed80fb60e6a791</anchor>
      <arglist>AxiWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userWriteMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aa1cd9e907789d333fff1fd259b83ac1b</anchor>
      <arglist>AxiWriteMasterType  :=   AXI_WRITE_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userReadSlave</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a88c63709bcda6809c8b3049709ade220</anchor>
      <arglist>AxiReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userReadMaster</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a5fb0fadb04256c0783157c519d467384</anchor>
      <arglist>AxiReadMasterType  :=   AXI_READ_MASTER_INIT_C</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthTx</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>adecc5ab4c1a265515c5ba9574a5230d8</anchor>
      <arglist>ArmEthTxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthRx</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a213dec86f05f84d0a9cdf9475570b60f</anchor>
      <arglist>ArmEthRxArray( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthMode</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>adc66570e655b144f4e9b118ad8e966c5</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelA</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>ab30622d7e9c4586e2a9db22e7a0d7233</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>clkSelB</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a2639d133b131626e6270e7f0b4a8ec67</anchor>
      <arglist>slv( 1 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classRceG3Top.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Version</name>
    <filename>classRceG3Version.html</filename>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classRceG3Version.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classRceG3Version.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := x&quot;00000013&quot;</type>
      <name>RCE_G3_VERSION_C</name>
      <anchorfile>classRceG3Version.html</anchorfile>
      <anchor>adee639ee6b5f349458005bf1501002e9</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbRoute::rtl</name>
    <filename>classPpiIbRoute_1_1rtl.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_35</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>a9d06a2db2fc441080a93e585c476f362</anchor>
      <arglist>iheadIbSlave,intIbMaster,ipayIbSlave,payloadEn</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_36</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>aaf98591fbb52b1d028647e1913441bce</anchor>
      <arglist>dmaClk</arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intIbMaster</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>a8061e86a4e1ac3997bb202517286be9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>intIbSlave</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>ac55584096cd86286c3511b395af312ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>payloadEn</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>ab443de441f40991615b845973a61107d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>iheadIbMaster</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>ab1cd0dc2fb4d506e4d314ba665c8dfd0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>iheadIbSlave</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>aefd177988398e8fec066c5e4fb83fb99</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ipayIbMaster</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>ab4eaeca2036bcf2cf2d68ef6a483ed79</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ipayIbSlave</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>a6689dd3409ceb5524fee6b69fd0e5a2a</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreampipeline</type>
      <name>u_streamsync</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>a007304c80b55862229691066964c3128</anchor>
      <arglist>u_streamsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreampipeline</type>
      <name>u_paysync</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>ac4cc3b8b239c4111bde0d679d4ebeb67</anchor>
      <arglist>u_paysync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreampipeline</type>
      <name>u_headsync</name>
      <anchorfile>classPpiIbRoute_1_1rtl.html</anchorfile>
      <anchor>af2fd09091521dc8175caba9ba8fe3eb1</anchor>
      <arglist>u_headsync</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_lane::rtl</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_190</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a00ab746b5f705dabb733817b3b7d9623</anchor>
      <arglist>pipe_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_191</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>ad8d0974b7f454ae38eadd57f495ac984</anchor>
      <arglist>pipe_clk</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx_char_is_k_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>ab686af390a88dc1fafd6c97f662a9a6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx_data_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a923c0378542eb768fafe8dc3b747c26f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_valid_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a6e42b07f161ff2219e2a251ed5319596</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_chanisaligned_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>afea6bb3256829781d21bf8f28cd2fc38</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx_status_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a4cab0831038961b4074c5013b412d83c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_phy_status_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a7a6371727dca91723ab56ed638639021</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_elec_idle_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a2b2b15ced6a6ffe48795f8fc93e802f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_polarity_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>add7209946677c9a8278dc17759c7f5af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_compliance_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>aeab9ccef7a34587078275de58f077269</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx_char_is_k_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a82199a16199797738133369cb48bf533</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx_data_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>ab3f94dafc78d2c91f2135c6c8c27817d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_elec_idle_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a4c5e5cf2d97cac7ecba74d65c7073298</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx_powerdown_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a19653f8195075712290aa129ea653f16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx_char_is_k_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>aa73b286e1538bc207c1e4ebfe98cc7ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx_data_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a46ad7f85d04cb7c4c4e20ea0ab017448</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_valid_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>ae5e298129c6917ffad868a867df580f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_chanisaligned_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a0352170d1327fd0eb06384eed033b1df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx_status_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a5916e3fb2f8be46df34007db11d99b6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_phy_status_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a6f03a184821babf3d819597288f784a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_elec_idle_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a2de9a93fe1f0475cd2ecc7241d41fc73</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_polarity_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a93793dc41b65beaba0f7f5ff88100a2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_compliance_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a5614944a118c5a12d64bd698060f209d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx_char_is_k_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a99352088ea0d8d877dbb2fa0b09d04a2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx_data_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>a14dffdb1f41113cb2389a07ab9d818b0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_elec_idle_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>aa185f66e6f26b7ad249ea8db9582b6cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx_powerdown_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__lane_1_1rtl.html</anchorfile>
      <anchor>aa3144b116d2f5ac0e08eae236b5f994f</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master::rtl</name>
    <filename>classpio__master_1_1rtl.html</filename>
    <member kind="component">
      <type></type>
      <name>pio_master_controller</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a0d2e9e1dd7c651d8a51a707f1143c040</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pio_master_pkt_generator</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>af16fe652fa981a1955ac689896800c24</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pio_master_checker</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>add2bbf1cd53456f7cf719dc1e4099767</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>tx_type</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>aa7ad796721a6070b422a0721794f523e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>tx_tag</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a83cbdf4a0f2a6d6355d4a4b247ad0651</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 63 downto  0)  </type>
      <name>tx_addr</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a395b8636eddf83e86f1d2d3ecfde87b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>tx_data</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a2bf1f5631ef96fb0c0615ce1a005b628</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_start</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a5a157bedf5ac163bd1ba1f0586aa760f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_done</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a35f7a202ad8de5934a19e52a77da8314</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_type</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a3e378baef2a27813769308e4d2e9ef59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>rx_tag</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>aee8e76596c91d99a152fc4edbe8b61a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rx_data</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>ab39642b701bba754db3c94a29d024439</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_good</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>ad921b7bc3ac8a93f6971b723f7ca8a75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_bad</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a885b9c8c33d7941c5e45d7ce206c8e71</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>start_config_7xpcie2</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a545c27765afaabdfdb1fc0c951be83f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tlast_7xpcie4</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a730710e8ce2f64f1e60b15092696ca34</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>s_axis_tx_tdata_7xpcie3</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>ae159c970a0b37baf5dcfa1afa199af0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </type>
      <name>s_axis_tx_tkeep_7xpcie6</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a6d084f912a2a52e66a3229f6f3cbc8f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tvalid_7xpcie9</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a1dc5919a674268e0add734a2bfedd1b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pio_master_controller</type>
      <name>pio_master_controller_i</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a8fbd4a9b5583f10466361e3d0293be08</anchor>
      <arglist>pio_master_controller_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pio_master_pkt_generator</type>
      <name>pio_master_pkt_generator_i</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>a8f9c8d4255b8d1c3c161a0db83178ee7</anchor>
      <arglist>pio_master_pkt_generator_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pio_master_checker</type>
      <name>pio_master_checker_i</name>
      <anchorfile>classpio__master_1_1rtl.html</anchorfile>
      <anchor>ad988c610e28f8601694406d1c2f5b874</anchor>
      <arglist>pio_master_checker_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiOnlineMonitor::rtl</name>
    <filename>classPpiOnlineMonitor_1_1rtl.html</filename>
    <member kind="function">
      <type></type>
      <name>comb</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>aa7a12f29e93999618d78a4df1497bc50</anchor>
      <arglist>online,r,statusRst,tValid</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>seq</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>ab53bd1e442f2df205203cb0de3db3ca8</anchor>
      <arglist>statusClk</arglist>
    </member>
    <member kind="constant">
      <type>natural  :=   getTimeRatio(   getRealMult(   CLK_FREQ_G,   TIMEOUT_G), 1.0)</type>
      <name>MAX_CNT_C</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a084025f3dcd98e8255019f3c6b7a6dc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(OFFLINE_S,ONLINE_S,FLUSHING_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>aefbcfe74c2b234ec9988fbede4b901c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>offlineAck</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>af1ce60e18f13fafb67a4f434b49c4bc5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>natural   range  0 to    MAX_CNT_C</type>
      <name>cnt</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a1e89b5b8ee33c9a6cdc382293aeb82e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=( &apos;0&apos;, 0,   OFFLINE_S)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a1b9253f5f340d7eccaa90c7fd6bf783c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   NUM_TVALID_G- 1 downto  0)  </type>
      <name>tValid</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>ae7961ff9c9abd3f9d23740f9260e5ba1</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>synchronizervector_inst</name>
      <anchorfile>classPpiOnlineMonitor_1_1rtl.html</anchorfile>
      <anchor>a10d00328655393e61ab3e9aa084c4d27</anchor>
      <arglist>synchronizervector_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_7x::rtl</name>
    <filename>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</filename>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_bram_top_7x</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a8453428e0add5bfedf7ebcb8511fa2e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_tx_wen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>acaf95fde8c230b51deea49d3b71a1e57</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>mim_tx_waddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a32c86646a1dc510c00534a526df21e4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 68 downto  0)  </type>
      <name>mim_tx_wdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aff5b129aca9f9777cf6c804ff2336bac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>mim_tx_wdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aabe4b0018169b2071be471f693597efe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_tx_ren</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a87300cd9d86dd07fa63337e4b0333fa4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_tx_rce</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>abe60fe3e09f3ba300d1466d5f7b5770f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>mim_tx_raddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>af797e10499bdd1e702fbd74c5920d754</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 68 downto  0)  </type>
      <name>mim_tx_rdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>ac4acd5deab6e258d5d9c96c54cc8ca67</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>mim_tx_rdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aeed94b862e661293b74959064c07a4d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_rx_wen</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a5e89113007c9ed2d78d1ace44831dc78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>mim_rx_waddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a97632f7680231402ff14283d7a8d4dc6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 67 downto  0)  </type>
      <name>mim_rx_wdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aba8dc8a0f8cbaa0369ea53300594626b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>mim_rx_wdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aa5054bf8e3bfd471ec5957dc5464aeb3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_rx_ren</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a3a0851dc6c6fd2f8e6fa9b632a1527ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mim_rx_rce</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>af0d0dd374c772334bc23e3afe828fd18</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>mim_rx_raddr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a2d335968daf92e35e34ef6883bd5b494</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 67 downto  0)  </type>
      <name>mim_rx_rdata</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a7f992b144ec56e472e0d2d0add76c438</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 71 downto  0)  </type>
      <name>mim_rx_rdata_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>aa4b6f5122fe09ea24b93299b13d86d72</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>trn_tdst_rdy_bus</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a88a77b71c5e9cc0e0ee4346c65851454</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 127 downto  0)  </type>
      <name>trn_rd_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>ac2c9936e72be275d1a112ac03a54be60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>trn_rrem_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a04ed577925a4adb9056f75517e6beb98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 127 downto  0)  </type>
      <name>trn_td_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a9c8d23e622037525e09eec8361d9840a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>trn_trem_int</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>afeccfa6057b7a90eb9bf84c7a36b3215</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_bram_top_7x</type>
      <name>pcie_bram_top</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>a420dafde80006c1515a5b6c629286809</anchor>
      <arglist>pcie_bram_top</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_2_1</type>
      <name>pcie_block_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__7x_1_1rtl.html</anchorfile>
      <anchor>ab4537e89a56d137389040eb367bcc7ea</anchor>
      <arglist>pcie_block_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>xilinx_pcie_2_1_rport_7x::rtl</name>
    <filename>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</filename>
    <member kind="function">
      <type>std_logic</type>
      <name>set_speed</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1c9a6910124fc054f6d5a39a2c8d697c</anchor>
      <arglist>link_spd: bit_vector  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_keep_width</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4f2fa1c363fb99bf05e632232dceba9e</anchor>
      <arglist>data_width: integer  </arglist>
    </member>
    <member kind="function">
      <type>string</type>
      <name>fast_train_sim</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a46243b4b8c62effa29983b8a18f84779</anchor>
      <arglist>sim: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>fc_counter_hi_bit</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acd199d3637bac0f7d921fa7ae0e719c2</anchor>
      <arglist>ref_freq: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>tc_counter_hi_bit</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a443c26e5c8002d0cb58c509f4f3bf705</anchor>
      <arglist>user_freq: integer  </arglist>
    </member>
    <member kind="function">
      <type>std_logic</type>
      <name>pl_sel_link_width_check</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a085d3d7d011057e840bbff46d3b550ad</anchor>
      <arglist>user_lnk_up: std_logic  , pl_sel_link_width: std_logic_vector( 1 downto  0)  , check_value: std_logic_vector( 1 downto  0)  </arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_146</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4ff3f4edf0f665dba50376d20ce68901</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>Debounce</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8eb42e8fc3b37feb3eadb8b2c2bd9eac</anchor>
      <arglist>free_clk_c</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>Debounce_PIO</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a10f7fdb05c7ed1bb107097ea6139172d</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>cgator_wrapper</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a9457c57d2e53c73650e4e3cdd8e687ec</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pio_master</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a67a1e87cb187b2bf906c90f037e4b695</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>start_config</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5545c3ed5c79c6f5102ba361242f5a07</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>finished_config</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af3089b32d851c4123adbf44249929a06</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>failed_config</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a98455a6167d72797285a378bad5a6b8b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>pci_exp_txp</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aacbcc2e307876cf49975a1a70b862341</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>pci_exp_txn</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0b44c130aea142b1a0377e1e8b98e6c5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>pci_exp_rxp</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a58094c8c999f7ba4f152d925972abcf6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>pci_exp_rxn</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a69e0c5f9931f43d88fb1a626ef55e7fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a3925a952cb8edb4be66bb621ececaf4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a60af693598db6f71cbeb067dca9f331c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a38eece0019529211b543aeb297c21a75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>tx_buf_av</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a09ef0ee9db15ebee54ebff923536c4f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_cfg_req</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aaffcbeee53129a5fb3d2684e6440251c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_err_drop</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a7c135336cd901ebaff8cdb7400a651f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a72c4ef23999e3e9e2e46dbdb37072004</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a684b61679b3acc91a7dea7c614905da1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a976b84bf7acf38fa6724f81130899487</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a98796da46b84164346f2be0bf02bc9e2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6cbc2cf7b0e4b3a42d544a6c252416c9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1badc90dc05eac397fb57b481c93b02b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>adc73b8a368f497a16f9944be9fbf3606</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad2de04108b86194084a5b395951bc5c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a913fb7605a3dffc668a467cdf96fb466</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1704a56abb71eaf89d4fb0549106d053</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae44710b095f5b6ce1cb4ec352ccce49a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 21 downto  0)  </type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad9943349388c2d5363c7ec9bdb3498e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_cpld</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a48dc6b428ade3354a9536684f8d5361b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_cplh</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acedc16414205b34f751b3f91c23b5c0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_npd</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aec6b5916eec695d6db1251d75cea2c58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_nph</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1a3edbe342c2b90cef069f5653ca6183</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_pd</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>affb389bf0458cfeb6413f39c5b6c9046</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_ph</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ab0a0a8c3c7dd45d235cf336a3de4e0e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>fc_sel</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8e020f105fe4858a7745575e65a67e3e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>cfg_do</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a7617149f0849ffcb5d7bc345f9034d39</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_rd_wr_done</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aeb23a1cab755cdf948e8d8b8594f802d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_status</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>afbc9a2baa7b478e0a7c50721af98ad4a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_command</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a7927a7c1b4e6e4d5d4ef7a7c2b434176</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dstatus</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8c1e9d66c0645adb22c144f759cb3596</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dcommand</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6551517dea8ee8732fd22dc943c04f41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_lstatus</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>adaad70be525515d3714eef9d99d9f678</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_lcommand</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac7f52e353db6aa5a6b1916a7139b62f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dcommand2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>abef240f3c5d59ee0d1d70c25f280477c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af1f3bc9e6eba21942b7fbbfa3a646a1f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pmcsr_pme_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4bb0dc06656815cc1a5df30c0355a551</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_pmcsr_powerstate</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ab00ebc6c59456799c448878debda9b90</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pmcsr_pme_status</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a390980ce4dad5a0b10905a38baa9b568</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_received_func_lvl_rst</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a70439c160f1c1db16fefd57d6051121e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>cfg_di</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a84d979c7a20251a3cca21806b764a896</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_byte_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acf9717850e72be566d7d4757069331e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>cfg_dwaddr</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a028516f02278a2eebc3b6053377a62fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_wr_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2b94c7dcbe9b868159c1fcd1bc4ce289</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_rd_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1f1a8ad0bb41048c521a9c5e991ff45e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_wr_readonly</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a66a3c296bd18ae7729ff993731bdf5d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ab35d748c4146eb3c0e58922a3d1bf28d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ur</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aec6119b1f317ef8d0d92a777a42b4609</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a60a9800de758adab199245258a8e25dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>abbc2ff1f31c398c33c66b9789165afdf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6b665384634d4b6abff82df7ae112cdc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_posted</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aac0bfaeebf68e5d89466e8c46b107be9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cor</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a795b8d23ffc4b16b65080704636b8c6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a090991124d9be6472744ca3b7994bdd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aae8407ca4355bde7f9ea58297ea37f74</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_malformed</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2b543f1c955c18b9bb3aa826a949a09a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a81688ca00b84704b28118cb35bbf65dd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2c6dee21ee0380bee7a36853b9fa3800</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af9e083f279b81e5de34b4f7bb369d692</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 47 downto  0)  </type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5fc726aad336dcb0faa972d9d75e35f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a39679fa6a3d8d0b549d68d2555435ee1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_locked</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1fc8e51dbc70838f4d26675b327ed32c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_acs</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac4b30062ea65d9844ea2465e811e6488</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad236d236481e5732461c2cf07989a421</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_trn_pending</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5f6e3612f9c270d97686cbd6a03353b7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a93fdf15719654bde9c2e6ec826378a7b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0f6d1f120a1af4890f4ea73af3902e22</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4465602cd3fd5f89de3e70a1ab0bb3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a08726fa0e0ef5940e9a3c11837f7a638</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 63 downto  0)  </type>
      <name>cfg_dsn</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a36b98aff0bb7e4ad6c0233e6c505bacf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af8d0d649fc5155897bd42cdd751bc791</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4ec3f7fb180c905b235a95a87f9c4808</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aba8b1ba94e41381a33421b76c96a762b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aab7f9f0904820fb940398a35e584bb76</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0c060f9ffcf9e7415685ada1b9fe5dd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a9532113112f7f3630bd8d72930c79b5e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a06c33dda9139f3dd4cc3e0f1b46128f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a768a32f9e8bceab33d88efafb25e9f7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a86f1757be8640b899a0e7b64d3389781</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>afd48f103fb4cdcd53b9e9e491908fca4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a678568fa59b510ad190571c6b02e541d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac44f52d685d0b2c5325ca0afde945a61</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2eaacff8230c3593136852a29f888214</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_bus_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0591f37785f37fa71a465905d81da141</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_device_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>adc9cc7b24f322d82192b65f0d5996c0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_function_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6537a6a4f1e01aa0848067746cd11a7f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_wake</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad5dc6c96767572c72a4478c5026903af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_send_pme_to</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aeca917820f962621b1336cc86234094b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_ds_bus_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac5e37225d3502eb1cf770845a53b2dca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_ds_device_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5af82d1e7496173510ffda96f23418cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_ds_function_number</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac3fcbeb1539a965cb56eff73e6931067</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_wr_rw1c_as_rw</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a62f2146f0da0f81a599c09f7943835ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a30523c54c4bb9ed36b522cbb00a4abab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_msg_data</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a49be3589a098f33d725866519abdca96</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_bridge_serr_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a02dada0cffde7db43beb9ae145ccc8df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_slot_control_electromech_il_ctl_pulse</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a201ed2f6d40008ae55e859c873a84118</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_root_control_syserr_corr_err_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aef712950d5786cd57d966a029b16f510</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_root_control_syserr_non_fatal_err_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a175fdf53887c6f5e8f5f8f8f70cfea08</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_root_control_syserr_fatal_err_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad978636cd97891948203f8f407f128d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_root_control_pme_int_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1e6f57579dff158470da149bd7aae0f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_corr_err_reporting_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8767ed612dbdcceafa0ed3f7e71e79f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_non_fatal_err_reporting_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae0b799206e058754efefe81f8984907d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_fatal_err_reporting_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1e4a9aea3eb89ff62ce7835b5a69620b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_corr_err_received</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>adb2d04e5ba50e21beb07e9a80872fc48</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_non_fatal_err_received</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a16738795419179f074553dd6917c0175</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_rooterr_fatal_err_received</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6031fab1a3738eb0a167b17704e97240</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_err_cor</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a9f89a7abf4da7d573ac8bd553cd8040d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_err_non_fatal</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af6168c0015b1e9a06c33b49dc9bcd04e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_err_fatal</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae3e63880691fd98e7023e7533224a9d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_pm_as_nak</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4bbe42a6778ce764f802c6f4c24f8a02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_pm_pme</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>abf0f64aead1623bdcaeaf5fc33e048b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_pme_to_ack</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a901302f50bb0925594c860e4260a819b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_assert_inta</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a3be614be06ce640bf8ed84917b490e6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_assert_intb</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2d2da7ece70d1178e91de0825824bfb9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_assert_intc</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ab601d45bc9eaef61d5b9cbbc77cb813a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_assert_intd</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>abd94b2a320a344cf657207311b23e0e5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_deassert_inta</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>afff759761c1e4b35a782231f55d9ce69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_deassert_intb</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aaa100e9f67c4f9698aa1ef725662e1d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_deassert_intc</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aad5771ac4b29a35d33904a94b5631f5a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_deassert_intd</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8c2e610de4c851b9b446088d9039789f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_msg_received_setslotpowerlimit</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a8f0b6d37189c0d5943fc98ee53fa5682</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_directed_link_change</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad0bf5a45d166ccce5ed02abbe51276e4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_directed_link_width</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aae192e193b887c637a4e1a920796b51e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acb27fcaa373f26e4e25eda04adc4dead</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a3e3cc5f8121892e42e8907a3e36e9e43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af302233dfcd34f2955c660f9a3dcd446</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_sel_link_rate</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae9c3fd0148c002585a0fa36456cc3595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_sel_link_width</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a216201c676a6cfd4e9ac32354223d2b4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aa64fd76ad1fc2dd999e84c3c6dccc9f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a871157599c2fbdad7fe798f75bdb337d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5ea11540c95f8b3187c69e1091cebea2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pl_tx_pm_state</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1abda53e1a0f333259e8c8130061d0fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_rx_pm_state</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a7e86ec88bceaac60926cb9d58648d005</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_upcfg_capable</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acbdba7fa23ddb7eea0e9507dbec77238</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_gen2_capable</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a2bc28f3fb390deb631b5453bbb137330</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac3a47c347cc225c886672b0ea34c5bd0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pl_initial_link_width</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a222481d042c855beb167a74b6108c5dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_directed_change_done</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0d41755672347d7d2e5c5bcd31b03c09</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae4677e03e03b5479c0d2615a369e220b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_transmit_hot_rst</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acf5741b19e411cc43d88b1ba799cf12e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_downstream_deemph_source</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6e1ff9e57e8f6e923b8adba67e7324d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 127 downto  0)  </type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af57d13bd878c78427accb84a594f275c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acf02ffbd66ffdf753159d0a1093cdeda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a08f8a981c3bae8d2214cbabcda3778af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aa2a7e280ee3886fe930cd996ff63cfba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a9f980513c2cab57b5f0ede1a0bdc4fb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 6 downto  0)  </type>
      <name>cfg_vc_tcvc_map</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a9c6f4a1cf68980f263ddc9e8c5d9626f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_clk</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a61ced202a3665b83c75c9fcdb3663409</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  :=   &quot;0000000000000000&quot;</type>
      <name>link_retrain_cnt_hi</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>afd1f5784efc5909a6ea161679c45d0e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  :=   &quot;0000000000000&quot;</type>
      <name>link_retrain_cnt_lo</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6599aeabcbb9d9b8fcaad6a3e8c433dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>link_retrain_sw_q</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a481332dd016df29071ad3f2e1fb8bf64</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>link_retrain_sw_q2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>acae06cf23bee66e33ccea09c24d91e58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>link_retrain</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ae38996ce49c34ff667b28132832e6ec1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  :=   &quot;0000000000000000&quot;</type>
      <name>pio_restart_cnt_hi</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4a719bcc955f55f1892d4f47c9810dd4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  :=   &quot;0000000000000&quot;</type>
      <name>pio_restart_cnt_lo</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af2713d9a032fdc2cefdd9eb69b6015fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>pio_restart_sw_q</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a1223a13d705dc6da5f4dcb1e7d94afc4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>pio_restart_sw_q1</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ade3712d998c5161739b78ea9c61412f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>pio_restart_sw_q2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a05b3f2c731303620cc295bb55819df7e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>pio_test_restart</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a3866dc5cb01a9e1b06c424b858db9c5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_sel_link_rate_q</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a189b917977044b3d6355de9ac3fa8d18</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>error_led_reg</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac9fb86def4688adf8beeeac68e0c135e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rp_reset_n</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ac0c27bcd4296feeb748a7a29e62c66b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pio_test_finished</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a741f3fb3b76413c6cd30534249630e58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pio_test_failed</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5c862b3b919891313c870b6c4e903fbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>free_clk_c</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a15d1b19b3222fa04a6c4c9fe8081729f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_capable_i0</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>abf925fd23647db6702d4f88038dd78da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_capable_i1</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6d682d82164493180d73055840979158</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_capable_i2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ad9e0218565f413a831fc4cf9412be67a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_i0</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a472281663ef7d9d89af2169fcb8e214b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_i1</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a07a65ae97ee8d001acfc96a1efdd7dc6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_i2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a0b3b47346628d95aaa64e630c7b5eed0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  :=   set_speed(LINK_CTRL2_TARGET_LINK_SPEED  )</type>
      <name>link_ctrl2_tgt_lnk_spd</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4fa771347066c491db71d86050fa5137</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_keep_width(C_DATA_WIDTH  )</type>
      <name>KEEP_WIDTH</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a4df7f4670c2dca5cb1080da18861797b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   fc_counter_hi_bit(REF_CLK_FREQ  )</type>
      <name>FC_HALF_SEC_MAX_BIT</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a019773ff7b4a230ea03154d088622bd0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   tc_counter_hi_bit(REF_CLK_FREQ  )</type>
      <name>TC_HALF_SEC_MAX_BIT</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a6f6f38f10fb9035d981bc765e2116dc9</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds_gte2</type>
      <name>refclk_ibuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a56561564b90891c2ea97b2304bb8c29f</anchor>
      <arglist>refclk_ibuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>xzz</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a36df23723eb3935b6c9577d9b9580b20</anchor>
      <arglist>xzz</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator_wrapper</type>
      <name>cgator_wrapper_i</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a45810337d380b9e98b508f21e053d3ad</anchor>
      <arglist>cgator_wrapper_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pio_master</type>
      <name>pio_master_i</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a79d3c28a3c54fb3d1e57bd7ea8bac1dc</anchor>
      <arglist>pio_master_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obuf</type>
      <name>led_2_obuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a814ad3ab16e2bcbe8d9bb860e28ad6cb</anchor>
      <arglist>led_2_obuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obuf</type>
      <name>led_3_obuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>a5e9346c4291656dcb24793e004021c72</anchor>
      <arglist>led_3_obuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obuf</type>
      <name>led_4_obuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>af170d8848074ca403e0554e52df470c6</anchor>
      <arglist>led_4_obuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obuf</type>
      <name>led_5_obuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>ab3390557adacd65ddecbf53a18a74b4b</anchor>
      <arglist>led_5_obuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obuf</type>
      <name>led_6_obuf</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x_1_1rtl.html</anchorfile>
      <anchor>aa9ab5e9cf2df132eb75b71a03e68db63</anchor>
      <arglist>led_6_obuf</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_fast_cfg_init_cntr::rtl</name>
    <filename>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_127</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>aaf805afc071f5a416bfc4907bd9c49be</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   PATTERN_WIDTH- 1 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>init_pattern1_reg</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>aa35b58d420203f408334f97328e081ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   PATTERN_WIDTH- 1 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>init_pattern2_reg</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>a7cbb7e1df983287c9ad2e719887f0189</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>init_toggle</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>ab5287d9faed253930f563120dcbda6b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   PATTERN_WIDTH- 1 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>pattern_o_int</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>a07ba7c2f0325df8526aeece928d46280</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   PATTERN_WIDTH- 1 downto  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>init_pattern_bus_pre</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>af6f27f669b8e418f09ee14aede8c8956</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>boolean</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>af875802ab76247efe08d27ccdef93c83</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>init_pattern1_reg:signal is    true</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>ad94c85910c2a8c323459cc59aa7dc908</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>init_pattern2_reg:signal is    true</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>adf472991752c7af1056e83132a1aecac</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>init_toggle:signal is    true</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>a23456380690b77bc588fb3b17c3d74da</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>init_pattern_bus_pre:signal is    true</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>af29fb52dbb6c29e3139fbbe4d772e26a</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>pattern_o_int:signal is    true</type>
      <name>KEEP</name>
      <anchorfile>classpcie__7x__v1__9__fast__cfg__init__cntr_1_1rtl.html</anchorfile>
      <anchor>af6326d44eb47668c7c85d5a13fdb2437</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_controller::rtl</name>
    <filename>classpio__master__controller_1_1rtl.html</filename>
    <member kind="function">
      <type>std_logic</type>
      <name>state_check</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a150eb7f3b7308aa7546b8010d915bb27</anchor>
      <arglist>curr_state: std_logic_vector( 3 downto  0)  , check_state: std_logic_vector( 3 downto  0)  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_135</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a596d4199e6a58419f705d9d74ec60bfd</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_136</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a307a6ab2de1435feaddca4651e6be1bc</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_137</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>adadc222c70c094a4ee30c7387f04834e</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_138</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ae9f7c740097d94bca8f1f37ab9c761c8</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_139</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a57444500bc27dff4d63adb56bb649a13</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>TX_TYPE_MEMRD32</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a97b4ad51bdf1e6965d12710104f6ce26</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>TX_TYPE_MEMWR32</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a36ffe1a5f9e14293800e8def8c36e610</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>TX_TYPE_MEMRD64</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a0c5bf83193b78843ada1dab1ba1a8bf9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;011&quot;</type>
      <name>TX_TYPE_MEMWR64</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ad6d4ad70034222451fecd8c52a340846</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>TX_TYPE_IORD</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a323322697e57604257e3ff3da802a031</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;101&quot;</type>
      <name>TX_TYPE_IOWR</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a152a041c8899ad66aa4d90700324bf72</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;0&apos;</type>
      <name>RX_TYPE_CPL</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a5621528c393cfc75e76a6155d3d2c77e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;1&apos;</type>
      <name>RX_TYPE_CPLD</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>aa9eef37a13187bb8f8f08d89caeb98cc</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0000&quot;</type>
      <name>ST_WAIT_CFG</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a58592b260035ea78c5a8cfab033fa582</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0001&quot;</type>
      <name>ST_WRITE</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a4afba34911e0044d6d5ed54d298a7d59</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0010&quot;</type>
      <name>ST_WRITE_WAIT</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a2908da422f7771cbc46839d7ee04967f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0011&quot;</type>
      <name>ST_IOWR_CPL_WAIT</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a8676de54726d60fff0c837d5ecd239db</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0100&quot;</type>
      <name>ST_READ</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a0fad79a5a1c06d4f6e975daab25a1278</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0101&quot;</type>
      <name>ST_READ_WAIT</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a95d30b31937a7434c53d0e31c01efb16</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0110&quot;</type>
      <name>ST_READ_CPL_WAIT</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a8d43994bebd79ce0871945d0ed8b2c91</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;0111&quot;</type>
      <name>ST_DONE</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>afcdb0d8ba78f3e8a76880ff7265256df</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 3 downto  0)  :=   &quot;1000&quot;</type>
      <name>ST_ERROR</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a5bf21cee1bc31880a983e4074a89bfd8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := X&quot;12345678&quot;</type>
      <name>BAR_A_DATA</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a8c46ca94850eab9cfcef640408a29b7f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := X&quot;FEEDFACE&quot;</type>
      <name>BAR_B_DATA</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a52c3de01f5741ed170b07182ee6a7001</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := X&quot;DECAFBAD&quot;</type>
      <name>BAR_C_DATA</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a880680518b92c28f38ab9a9ea5a813f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := X&quot;31415927&quot;</type>
      <name>BAR_D_DATA</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ad9e43154310eb7e2ef0d3c28eb843cbc</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   BAR_A_ENABLED+   BAR_B_ENABLED+   BAR_C_ENABLED+   BAR_D_ENABLED- 1</type>
      <name>LAST_BAR</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a56bbd6a714f5a17740476c4def56b0e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>ctl_state</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a497030e4a61434c33004157926443705</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>integer  </type>
      <name>cur_bar</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a51a4fba7e753fd56832e750dcf93d884</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>boolean  </type>
      <name>cur_last_bar</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>af9c5666bac13725ceb4ff98a76d7dca5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_q</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ac5522f150da42b106b654dae8de0251b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_q2</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>acb392cdb85420aa8122a69ad3d6623a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie2</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a28fbfe38d66798ce81abd83d8b94a888</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie3</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ae4931b0c8caa152e30b6e9d0d5b1d4da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie4</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a50a51e800aad00b85953688bf5762924</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie5</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>afdf079e47c931976fb2fe58f9dc63f02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie6</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a2cec3b650c15b9724c4f0f1049c4239b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sevenxpcie7</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a3985d1dfc4cdbf9386314f641da65d98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie8</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a3e4589ab29b8ec440e450dacbbe4b531</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie9</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a9eacd49743e3a380f56a5e74ce41ff43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie10</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a64137b7ea3da1fa54ea12e80be32d687</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie11</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ad69c324fadac16814d24f2fd481a430f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie12</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a65ea73d8e70abfd68c641f4c38e9c2f7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sevenxpcie13</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a29d5e0f7bc921810e5087fd1e7e80d4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie14</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a1ed7a163cb3e873c3124baf5827da5a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie15</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a020383dba07c7e7798fe88b59b308c46</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie16</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a5aa4fe289a830a370702b9f8bc2ee81f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie17</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a97a3e1314918999c11872c527fbf33fb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie18</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>af2f88283525ae4ccac0627dff09c20ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sevenxpcie19</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ac4d90fee62f346c97d5769908731ca18</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie20</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>af50a90ddfc436d7afc4dc1d2474d76d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie21</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a8b9c61fea0bb9774b3bd120299a203f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie22</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a7eca50e770766bd55f813df420b18573</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie23</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a2623398451b04ad8df539484faa27bcf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>sevenxpcie24</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>af6351e82e0a9c688409cc47c80bcfd84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sevenxpcie25</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a01d482cc149e4785db767396ce041e45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>tx_type_7xpcie1</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a08e05efd2d6dc7df0e15ed448c3b1ca9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>tx_tag_7xpcie0</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ac582c6c3dd4e1acab84e53ab14cbbdef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_q</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>a4474de82ab82c544e2f0df1248790665</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_q2</name>
      <anchorfile>classpio__master__controller_1_1rtl.html</anchorfile>
      <anchor>ab761c5cff0353f198cd4e7cfca7a0d24</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_pkt_generator::rtl</name>
    <filename>classpio__master__pkt__generator_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_140</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a0d5dbcceea15a2d5811e9e94e124756d</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_141</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a410d14f062f0a68c2cb8fbfa6f163dc4</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_142</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ac3ed56367b9cc54ed6b9a29218f69994</anchor>
      <arglist>pkt_state,pkt_fmt,pkt_type,tx_tag,tx_type,tx_addr,tx_data,tx_tlast,addr_64bit,tx_tkeep</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_143</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>aa8d190661a9e7a5a8c7dacd262d380dc</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_144</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ab34f10d9fb33e5db2f6d3be688a1617c</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_145</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>aa6847797c929e435c636d0d3e1253c7b</anchor>
      <arglist>pkt_state,tx_type,tx_tlast,addr_64bit,tx_tag,pkt_fmt,pkt_type,tx_tkeep</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>TYPE_MEMRD32</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a79200600b4cc59bdb42b6baca9020c11</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>TYPE_MEMWR32</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a342121eee78f72c61cd053b5c6328d76</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>TYPE_MEMRD64</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a85b254e1a17f5fdbd11830f56d66831a</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;011&quot;</type>
      <name>TYPE_MEMWR64</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>af95aa32672c5ec2ff58bc07f357e87fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>TYPE_IORD</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>afce0883f4045f13c8810b97002c0d4c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;101&quot;</type>
      <name>TYPE_IOWR</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a7882aad2668e86dc3efe24e7e4c9b0a1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;00&quot;</type>
      <name>ST_IDLE</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a3238da575298c7374511f5e8fd14b5a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;01&quot;</type>
      <name>ST_CYC1</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a04c60ce1f056bbc293fdf7a4a00c441f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;10&quot;</type>
      <name>ST_CYC2</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ad335cd9e057aac26f268ddaf732bb0bf</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;11&quot;</type>
      <name>ST_CYC3</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a069f3473d446f8fce48eb699b3f9a516</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pkt_state</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>aed8bb0ce57ccad50dd4f4b22d69d565d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pkt_fmt</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a7b5080226e0ad946ad821f38f2ea37f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>pkt_type</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a80406efb5059024eb661bc613abdc5f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_tlast</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ae66a2b02235099179e5d7d195d7acfa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 63 downto  0)  </type>
      <name>addr_64bit</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ad88eddf7f836449b0c8adca1db26563d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   KEEP_WIDTH- 1) downto  0)  </type>
      <name>tx_tkeep</name>
      <anchorfile>classpio__master__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a920605729753e68cc5ea2b36422924f0</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>EP_MEM::rtl</name>
    <filename>classEP__MEM_1_1rtl.html</filename>
    <member kind="instantiationconfiguration">
      <type>ramb16_s36_s36</type>
      <name>ep_io_mem_inst</name>
      <anchorfile>classEP__MEM_1_1rtl.html</anchorfile>
      <anchor>af65ae00cbd9fc7c382adb159c3cfba23</anchor>
      <arglist>ep_io_mem_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ramb16_s36_s36</type>
      <name>ep_mem32_inst</name>
      <anchorfile>classEP__MEM_1_1rtl.html</anchorfile>
      <anchor>a541ce0c2347b052c09bfa1abdfd7bdf2</anchor>
      <arglist>ep_mem32_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ramb16_s36_s36</type>
      <name>ep_mem64_inst</name>
      <anchorfile>classEP__MEM_1_1rtl.html</anchorfile>
      <anchor>aefd190422e2b1c0c1f1989bcbc8d67b7</anchor>
      <arglist>ep_mem64_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ramb16_s36_s36</type>
      <name>ep_mem_erom_inst</name>
      <anchorfile>classEP__MEM_1_1rtl.html</anchorfile>
      <anchor>a6c1be52a5c8511282474618d1ce66e9d</anchor>
      <arglist>ep_mem_erom_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>xilinx_pcie_2_1_ep_7x::rtl</name>
    <filename>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>get_userClk2</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aecc99e45b6f9508074d6722c3aa515dd</anchor>
      <arglist>DIV2: string  , UC_FREQ: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_gt_lnk_spd_cfg</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4b7e388e97d96f609dab3f5b2ad59c81</anchor>
      <arglist>simulation: string  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_175</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0a5f69382a870ef5baf2ddc7180e4a20</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_2_1_ep_7x</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2c979b972f176fbd322a7ff626765047</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_app_7x</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac87d97d57621cd727dafebece8d98d18</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pipe_clock</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7410a8aad2261c4901582d9341eb3ca8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>time  :=  1 ps</type>
      <name>TCQ</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a24bcaf157c339a7f28d3ac0ac63e8655</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_userClk2(   USER_CLK2_DIV2,   USER_CLK_FREQ)</type>
      <name>USERCLK2_FREQ</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a52889cfd51eafe12a379ada318b9fc3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_gt_lnk_spd_cfg(PL_FAST_TRAIN  )</type>
      <name>LNK_SPD</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7be991943ec50277c6124c99bf79833e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a38eece0019529211b543aeb297c21a75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_q</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac5522f150da42b106b654dae8de0251b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3925a952cb8edb4be66bb621ececaf4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a60af693598db6f71cbeb067dca9f331c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset_q</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1b0fceadb026cf583be10ef302519a7e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>tx_buf_av</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a09ef0ee9db15ebee54ebff923536c4f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_cfg_req</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aaffcbeee53129a5fb3d2684e6440251c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_err_drop</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7c135336cd901ebaff8cdb7400a651f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>tx_cfg_gnt</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>adc73b8a368f497a16f9944be9fbf3606</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tready</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a72c4ef23999e3e9e2e46dbdb37072004</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>s_axis_tx_tuser</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1badc90dc05eac397fb57b481c93b02b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>s_axis_tx_tdata</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a684b61679b3acc91a7dea7c614905da1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>s_axis_tx_tkeep</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a976b84bf7acf38fa6724f81130899487</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tlast</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a98796da46b84164346f2be0bf02bc9e2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>s_axis_tx_tvalid</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6cbc2cf7b0e4b3a42d544a6c252416c9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>m_axis_rx_tdata</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad2de04108b86194084a5b395951bc5c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>m_axis_rx_tkeep</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a913fb7605a3dffc668a467cdf96fb466</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tlast</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1704a56abb71eaf89d4fb0549106d053</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tvalid</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae44710b095f5b6ce1cb4ec352ccce49a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tready</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7f469db1da8d0b7d943c41e6984ea9a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 21 downto  0)  </type>
      <name>m_axis_rx_tuser</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad9943349388c2d5363c7ec9bdb3498e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_np_ok</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9d237caf9dbc377e20408da7767946ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_np_req</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a763c638dfde5771c45ea7f3cbb424a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_cpld</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a48dc6b428ade3354a9536684f8d5361b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_cplh</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acedc16414205b34f751b3f91c23b5c0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_npd</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aec6b5916eec695d6db1251d75cea2c58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_nph</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1a3edbe342c2b90cef069f5653ca6183</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>fc_pd</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>affb389bf0458cfeb6413f39c5b6c9046</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>fc_ph</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab0a0a8c3c7dd45d235cf336a3de4e0e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>fc_sel</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a8e020f105fe4858a7745575e65a67e3e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cor</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a795b8d23ffc4b16b65080704636b8c6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ur</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aec6119b1f317ef8d0d92a777a42b4609</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ecrc</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab35d748c4146eb3c0e58922a3d1bf28d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_timeout</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a60a9800de758adab199245258a8e25dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_abort</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6b665384634d4b6abff82df7ae112cdc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_unexpect</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abbc2ff1f31c398c33c66b9789165afdf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_posted</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aac0bfaeebf68e5d89466e8c46b107be9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_locked</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1fc8e51dbc70838f4d26675b327ed32c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 47 downto  0)  </type>
      <name>cfg_err_tlp_cpl_header</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5fc726aad336dcb0faa972d9d75e35f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_rdy</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a39679fa6a3d8d0b549d68d2555435ee1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_atomic_egress_blocked</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a090991124d9be6472744ca3b7994bdd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_cor</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aae8407ca4355bde7f9ea58297ea37f74</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_malformed</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2b543f1c955c18b9bb3aa826a949a09a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_mc_blocked</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a81688ca00b84704b28118cb35bbf65dd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_poisoned</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2c6dee21ee0380bee7a36853b9fa3800</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_norecovery</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af9e083f279b81e5de34b4f7bb369d692</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_acs</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac4b30062ea65d9844ea2465e811e6488</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_uncor</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad236d236481e5732461c2cf07989a421</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af8d0d649fc5155897bd42cdd751bc791</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_rdy</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4ec3f7fb180c905b235a95a87f9c4808</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_assert</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aba8b1ba94e41381a33421b76c96a762b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_interrupt_di</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aab7f9f0904820fb940398a35e584bb76</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_interrupt_do</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0c060f9ffcf9e7415685ada1b9fe5dd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_interrupt_mmenable</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9532113112f7f3630bd8d72930c79b5e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msienable</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a06c33dda9139f3dd4cc3e0f1b46128f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msixenable</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a768a32f9e8bceab33d88efafb25e9f7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_msixfm</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a86f1757be8640b899a0e7b64d3389781</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_stat</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afd48f103fb4cdcd53b9e9e491908fca4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_pciecap_interrupt_msgnum</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a678568fa59b510ad190571c6b02e541d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_turnoff_ok</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2eaacff8230c3593136852a29f888214</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_to_turnoff</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac44f52d685d0b2c5325ca0afde945a61</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_trn_pending</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5f6e3612f9c270d97686cbd6a03353b7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l0s</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a93fdf15719654bde9c2e6ec826378a7b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l1</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0f6d1f120a1af4890f4ea73af3902e22</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_force_state_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4465602cd3fd5f89de3e70a1ab0bb3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_pm_force_state</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a08726fa0e0ef5940e9a3c11837f7a638</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_wake</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad5dc6c96767572c72a4478c5026903af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_bus_number</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0591f37785f37fa71a465905d81da141</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_device_number</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>adc9cc7b24f322d82192b65f0d5996c0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_function_number</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6537a6a4f1e01aa0848067746cd11a7f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_status</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afbc9a2baa7b478e0a7c50721af98ad4a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_command</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7927a7c1b4e6e4d5d4ef7a7c2b434176</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dstatus</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a8c1e9d66c0645adb22c144f759cb3596</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dcommand</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6551517dea8ee8732fd22dc943c04f41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_lstatus</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>adaad70be525515d3714eef9d99d9f678</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_lcommand</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac7f52e353db6aa5a6b1916a7139b62f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dcommand2</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abef240f3c5d59ee0d1d70c25f280477c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cfg_pcie_link_state</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af1f3bc9e6eba21942b7fbbfa3a646a1f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 63 downto  0)  </type>
      <name>cfg_dsn</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a36b98aff0bb7e4ad6c0233e6c505bacf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 127 downto  0)  </type>
      <name>cfg_err_aer_headerlog</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af57d13bd878c78427accb84a594f275c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 4 downto  0)  </type>
      <name>cfg_aer_interrupt_msgnum</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acf02ffbd66ffdf753159d0a1093cdeda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_aer_headerlog_set</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a08f8a981c3bae8d2214cbabcda3778af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_ecrc_check_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa2a7e280ee3886fe930cd996ff63cfba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_aer_ecrc_gen_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9f980513c2cab57b5f0ede1a0bdc4fb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>cfg_mgmt_di</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5dbc187ba03ab49c0db642b9fc5b26ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_mgmt_byte_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a443b2b7ae69454b5430cb767af84ba71</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>cfg_mgmt_dwaddr</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a090155ffd46738a4bf5b12a92f117f23</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a473f7cfad8f991a885bd1a60a23bb2bb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_rd_en</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a481e622c058bed77e1ddb80bce0e4575</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_readonly</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a848fa807e593d18af82f0c50687e16be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pl_initial_link_width</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a222481d042c855beb167a74b6108c5dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_lane_reversal_mode</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a871157599c2fbdad7fe798f75bdb337d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_gen2_cap</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6be1a1c4c30248a358d5dc3853bc2a80</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_partner_gen2_supported</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac3a47c347cc225c886672b0ea34c5bd0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_upcfg_cap</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0d9cf68e28348039c8304976bc54d3f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa64fd76ad1fc2dd999e84c3c6dccc9f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae4677e03e03b5479c0d2615a369e220b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_sel_lnk_rate</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a36c3c98b08621c36d9ccc17fdfcc2269</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_sel_lnk_width</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a084981d802873bcc361fc2c8125e9d8d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_directed_link_auton</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3e3cc5f8121892e42e8907a3e36e9e43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_directed_link_change</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad0bf5a45d166ccce5ed02abbe51276e4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_directed_link_speed</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acb27fcaa373f26e4e25eda04adc4dead</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pl_directed_link_width</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aae192e193b887c637a4e1a920796b51e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_upstream_prefer_deemph</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af302233dfcd34f2955c660f9a3dcd446</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_clk</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a61ced202a3665b83c75c9fcdb3663409</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_rst_n_c</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abf38ab993e1bfba61da781f3e931bafb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_reset_c</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acc7b6a7f0a893f58c10b2d78b2769d02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_rst</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0f42309459b53b98807533c384a176ef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_PCLK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae54629d7b65d818d9523671df71eb64c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_RXUSRCLK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a94588f143c4f28b4bf8a9e9b6e765d28</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>PIPE_RXOUTCLK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2c65ce7b416b073444db60bdb5e38d11</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_DCLK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae41c614921cd9c0bd59cafbc6f90590c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_USERCLK1_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7b5e8c9150803d11148a8905eb798c5e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_USERCLK2_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0efb2aa5389e4ffb1adecc081ee34cca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_OOBCLK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa826ca06552e78c40d8da0d2e4e5dc55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_MMCM_LOCK_IN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2cf474cd66d4ec0c957277513125f466</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_TXOUTCLK_OUT</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a11de83d610d24d34b30a2c1cf3f3cc5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>PIPE_RXOUTCLK_OUT</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aef6ece711e171d5f592b1c271bfb0b1f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>PIPE_PCLK_SEL_OUT</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a03479a8fc22299d6196c3365e8928d96</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_GEN3_OUT</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a13dab8059badf38cfd613ab093646c78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;1&apos;</type>
      <name>PIPE_MMCM_RST_N</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3c41756391473d5b4de6edbfe5804f50</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pipe_clock</type>
      <name>pipe_clock_i</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aac7ee16b075a803a02104c1259fd289a</anchor>
      <arglist>pipe_clock_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_2_1_ep_7x</type>
      <name>ep</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a78004bb8c5d3458cf7c6ac8e7b6c8052</anchor>
      <arglist>ep</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_app_7x</type>
      <name>app</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afe63fea7be31b0200b496d08bc6b517d</anchor>
      <arglist>app</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>sys_clk_gen::rtl</name>
    <filename>classsys__clk__gen_1_1rtl.html</filename>
    <member kind="constant">
      <type>integer  :=   CLK_FREQ</type>
      <name>freq</name>
      <anchorfile>classsys__clk__gen_1_1rtl.html</anchorfile>
      <anchor>ad90a7c054cf6b3fedbf70e5b77d3db60</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>TIME  :=  1 us/( 2*   freq)</type>
      <name>halfcycle</name>
      <anchorfile>classsys__clk__gen_1_1rtl.html</anchorfile>
      <anchor>a0d557453bfbecf9f002a2c3f41267a14</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;0&apos;</type>
      <name>sys_clk_c</name>
      <anchorfile>classsys__clk__gen_1_1rtl.html</anchorfile>
      <anchor>afa23f31ac54e4d0fd3bed4d72ec644f0</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_TO_CTRL::rtl</name>
    <filename>classPIO__TO__CTRL_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_166</name>
      <anchorfile>classPIO__TO__CTRL_1_1rtl.html</anchorfile>
      <anchor>a992be2d4f418bed1eb12a1ff35ecb575</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_167</name>
      <anchorfile>classPIO__TO__CTRL_1_1rtl.html</anchorfile>
      <anchor>a94da199b2075fb09988c53a6d7b0a09b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_pending</name>
      <anchorfile>classPIO__TO__CTRL_1_1rtl.html</anchorfile>
      <anchor>aef9666aa88a8f7b0807735098abeb543</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_EP::rtl</name>
    <filename>classPIO__EP_1_1rtl.html</filename>
    <member kind="signal">
      <type>std_logic_vector( 10 downto  0)  </type>
      <name>rd_addr</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a60adb0d6c9b324609bbd6bc2ffb44f5f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>rd_be</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a79effc9a11de53a18b4652ae5810ac50</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a3eb70e31c37b63040bb5c84b709686b4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 10 downto  0)  </type>
      <name>wr_addr</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a8b826e0b8cc17b8b337d1cffbd4fa6d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>wr_be</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a1b87ac776bba7a6d7f5c51310c740325</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>wr_data</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a604e3d3acf2e71669dd8aa5a0713b0b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_en</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a5e58e0b54849843355e2cccf91d73ab6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_busy</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a821beceb5fd44ba28711ea3f6f6e3403</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_int</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a6b31871171e756adba6be98478205c6c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_wd</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a4705ee98d7f5eb94f7bf8f4d13390007</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>compl_done_int</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>aa64bd3e0c64436ca10463229eadb0170</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>req_tc</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>afe982022d0ea91bcd0e64057721b759f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_td</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>ab7b5afc4051265fbedd2655bc723b805</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_ep</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a402cd8c654b77c10a7af1cd4d63e3fc1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>req_attr</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>af25ae0f1520853cc5135256e23fd366c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>req_len</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a25ae924c2be16bb86315f951539d4056</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>req_rid</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a083b46d08c6bde36f8ef303b543d324b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>req_tag</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a8186c1c401d8b7d7791d631b9f3f5771</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>req_be</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a7c905854a1ba53c378b193827276244a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 12 downto  0)  </type>
      <name>req_addr</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a1e99239a534e338d82f43645d410dd3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO_RX_ENGINE</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a09b139d3971a856a76f8525725d5ebfa</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO_TX_ENGINE</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a416aa85fd99765a0f72774fd9ee1122f</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO_EP_MEM_ACCESS</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>a55256432ac21cf94ddac7f419ad0f48a</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO_EP_MEM_ACCESS</type>
      <name>ep_mem_inst</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>ac24b7798066c78345bf7ab4574e5e998</anchor>
      <arglist>ep_mem_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO_RX_ENGINE</type>
      <name>ep_rx_inst</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>aed8f7a762087792e1200ce21114add16</anchor>
      <arglist>ep_rx_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO_TX_ENGINE</type>
      <name>ep_tx_inst</name>
      <anchorfile>classPIO__EP_1_1rtl.html</anchorfile>
      <anchor>aa0814294bf47ec60483437c1a51aad43</anchor>
      <arglist>ep_tx_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>board::rtl</name>
    <filename>classboard_1_1rtl.html</filename>
    <member kind="function">
      <type>bit_vector</type>
      <name>pad_gen</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a669717c7b1b66471aa4d8d52c59f1063</anchor>
      <arglist>in_vec: bit_vector  , op_len: integer  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>writeNowToScreen</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>ac8c3d168cebd6a9154c9cacd849af7fa</anchor>
      <arglist>  text_string : in string  </arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>FINISH</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a9025bad00d9d516477f879fb06af77b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="procedure">
      <type></type>
      <name>FINISH_FAILURE</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>af5b1f296ee1f8aa7fbd0e0b53d051393</anchor>
      <arglist></arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>BOARD_INIT</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>aa969f5a8a296c0a5d4f118a94b9f14d8</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>TRN_LNK_UP</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a18513c99feae0ce33fa60480e654a9d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PL_LNK_50</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a695daeadb615f827abf646b71a51a835</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>Cfg_Success</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a4095a2f5d6abea95056c5443d8739201</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PIO_Pass</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a7be75fc32e3d8407d3d3d251a1620867</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>Test_Failed</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a7930fe01ba025b0fa3d618f12bfce695</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>Sim_Timeout</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a80703a8d1604dbe79a3c41245ae84ae0</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>xilinx_pcie_2_1_rport_7x</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a9c096c8b9910feaae5c33cd8559ee669</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>xilinx_pcie_2_1_ep_7x</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a02a5ea5ab5ffab2f59cd0fc2367c6be8</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>sys_clk_gen</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a568f1f6641583cea114b00927deb2259</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  := &apos;1&apos;</type>
      <name>sys_rst_n</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a086883c0d87dca68b900145b9616a403</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_clk</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a61ced202a3665b83c75c9fcdb3663409</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_clk_n</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>ac5623182f045ffe03d7abf51b87ed11f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>ep_pci_exp_txn</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a362fd6de96ebef1f981bd35527e4b45f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>ep_pci_exp_txp</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a3f55adaca8ed8064fef983bc2a1fa11e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>rp_pci_exp_txn</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a0fc0233278f89d78b6948f97fac56743</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>rp_pci_exp_txp</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a9f96cff04c5b0beb4eaf19bb8e415d55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_up_led</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a425d18576a67b1c8faa201aa334be302</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_check_ok_led</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>ae2a9fb15875d937094ab4f581a2748c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_done_led</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>aec9392ae8f444db7b41c977420fa3868</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_sel_link_rate</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>ae9c3fd0148c002585a0fa36456cc3595</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>link_gen2_led</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a9917b795a888ba694ae27532f41293cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>error_led</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>ab3be63f785fae1a0c2355383851d2495</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>xilinx_pcie_2_1_rport_7x</type>
      <name>rp</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a3eca7195563a4c365bb41c312d8f7d3c</anchor>
      <arglist>rp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>xilinx_pcie_2_1_ep_7x</type>
      <name>ep</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a78004bb8c5d3458cf7c6ac8e7b6c8052</anchor>
      <arglist>ep</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>sys_clk_gen</type>
      <name>clk_gen</name>
      <anchorfile>classboard_1_1rtl.html</anchorfile>
      <anchor>a47d2864b6dd82daccd7b71fcfd9a682c</anchor>
      <arglist>clk_gen</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_RX_ENGINE::rtl</name>
    <filename>classPIO__RX__ENGINE_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_160</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a0a15ffbd1f1fd3d6350afc33c48b56d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_161</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ab29ff4696d32e6b8c412def10ef256be</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_162</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ac4ce8c8836c6005f4f1ad4519b85acd8</anchor>
      <arglist>bar_hit_select</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_163</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a3feaec7878934c41a0c7e957ccb5e4a3</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_164</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>aeb53e545d6c63a12d6032bdff75f0e17</anchor>
      <arglist>bar_hit_select</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_165</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>af89c317ef4419b9d40ec6c7012e6b026</anchor>
      <arglist>state</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;0000000&quot;</type>
      <name>RX_MEM_RD32_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a603addbed812ab0b71e3d505a579733a</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;1000000&quot;</type>
      <name>RX_MEM_WR32_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a56a75d8e02d205f143a60cc8d0ff79c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;0100000&quot;</type>
      <name>RX_MEM_RD64_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>aac3451d6568a0a54e9d186d5af6a581f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;1100000&quot;</type>
      <name>RX_MEM_WR64_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a3618571746dd1927542b47447a4184e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;0000010&quot;</type>
      <name>RX_IO_RD32_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a514885f3fd73021075298ec3e95ea2d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;1000010&quot;</type>
      <name>RX_IO_WR32_FMT_TYPE</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ad1075c4f3697cdf5d912c2a8e22d3661</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(PIO_64_RX_RST_STATE,PIO_64_RX_MEM_RD32_DW1DW2,PIO_64_RX_MEM_WR32_DW1DW2,PIO_64_RX_IO_WR_DW1DW2,PIO_64_RX_MEM_RD64_DW1DW2,PIO_64_RX_MEM_WR64_DW1DW2,PIO_64_RX_MEM_WR64_DW3,PIO_64_RX_IO_MEM_WR_WAIT_STATE,PIO_64_RX_WAIT_STATE)</type>
      <name>state_type</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a3ca6d677670be5d84179cdf5877442bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>state_type  </type>
      <name>state</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ac1c6ac02c90e1d7f9b1b3d40b9be61ec</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 6 downto  0)  </type>
      <name>tlp_type</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a7b267c299fcae6bbe4669eac30cad823</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tready_int</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a2ef030ebbb440811012816ddc8b8fa36</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>io_bar_hit_n</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a2a0b8a8af73330c0f0ecad9e5c717b84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mem32_bar_hit_n</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ab575f523ceb4be52fb3d51a5c65601d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>mem64_bar_hit_n</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a350c4b7abf6808c3e48d2f1b2b62e529</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>erom_bar_hit_n</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a99547aa05321be8bd8f8b8739c6cde49</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>bar_hit_select</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a921f4abbefb788329a5ed17b20905a70</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>region_select</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>abc002c642349f7b2ba1406fa46360bcb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>in_packet_q</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>aaae36bb7a51147ccbe4f1813ab9e4fbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sop</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ae99dd28c072071a2d4e55440b9b9f7c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(PIO_128_RX_RST_STATE,PIO_128_RX_MEM_RD32_DW1DW2,PIO_128_RX_MEM_WR32_DW1DW2,PIO_128_RX_MEM_RD64_DW1DW2,PIO_128_RX_MEM_WR64_DW1DW2,PIO_128_RX_WAIT_STATE,PIO_128_RX_MEM_WR64_DW3)</type>
      <name>state_type</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a76b5806441e4e194c987d89200ad9caf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>tlp_type</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a4dc6c22accda8905c1345c7fd9661869</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>String( 1 to  20)  :=   &quot;                    &quot;</type>
      <name>state_ascii</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a447a44f7a9c5df095592d055bcbf0619</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>m_axis_rx_tready_v6pcie0</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ae471317bac5e6360800ff92ba7d4286f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sof_present</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a9446e3b20649e03cbc2c94729aca5d6f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sof_right</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a1ce709ac35318d4720003071483af681</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sof_mid</name>
      <anchorfile>classPIO__RX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a1b7027833cd536378a84388f322b0eb3</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_EP_MEM_ACCESS::rtl</name>
    <filename>classPIO__EP__MEM__ACCESS_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_156</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4b72400acaefb418add54eb8e81d017f</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_157</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ac0f9ee3f991513a2d75df91d19840c97</anchor>
      <arglist>wr_addr,pre_wr_data0_q,pre_wr_data1_q,pre_wr_data2_q,pre_wr_data3_q</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_158</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a727fd9c25547465c08e222d21932dc77</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_159</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a6d9025ca3e1722083f30d8b0b2b33c85</anchor>
      <arglist>rd_addr(10downto0),rd_data0_q(31downto0),rd_data1_q(31downto0),rd_data2_q(31downto0),rd_data3_q(31downto0)</arglist>
    </member>
    <member kind="type">
      <type>(PIO_MEM_ACCESS_WR_RST,PIO_MEM_ACCESS_WR_READ,PIO_MEM_ACCESS_WR_WRITE)</type>
      <name>state_type</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ac621e27262d4c4cabdbfd816d292e997</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>EP_MEM</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a6b605ac5ee147e3716b72abee1676cea</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data0_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a8e175919a05ae411bd0caa87c9c21c84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data1_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>abd1aacb0c6e24ecaf9cfe553f27f4709</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data2_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a44899da1463f5f20181a5cd84e6d74a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data3_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a010bdc03423fb80a770e3eb63eacd5aa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data0_o</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aeeee2ea4c1fdac47f509deb6454ac90d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data1_o</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a960912bbb71bcb317d4d274caabbb892</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data2_o</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a34f43a66f6d5b547238780fbedb9987f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data3_o</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a8367c9e2e7f0e633422663453d03b959</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>write_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aebb31aab3c2e88d4b1209d353a1e7043</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>post_wr_data</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>afbe6fd61c059df78b567331930833e49</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>w_pre_wr_data</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ace12e92a77d218dfae0432769a9a087f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>state_type  </type>
      <name>wr_mem_state</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a60750e811170fb5d2aa7d6caac32298e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pre_wr_data</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a3184b2244fde5fb919f8fac49b24f986</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>w_pre_wr_data0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ae431c0248467f5a26e8edfe8f63ce7bf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>w_pre_wr_data1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ae975f2110f51e9eeabf4dd6819315961</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>w_pre_wr_data2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4affd5fd13f30918920da17000991b1e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>w_pre_wr_data3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a0380cf42a28ce17e0d1189776df5b017</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pre_wr_data0_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4e8ff93b2bc71e615068d607a687c336</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pre_wr_data1_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ac30692acbf7faaf08f9c6ac2a62f4d6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pre_wr_data2_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a12cd33169bc771fb78abba772778f576</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pre_wr_data3_q</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aa0eb789574896932a19462f3192ae06c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rd_data_raw_o</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ad40b42f0dae5ea19a8d5c77d3afbe4e2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_pre_wr_data_b3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>af659b1a828ff40f0446053df7fae0e20</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_pre_wr_data_b2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aacec6a4ac00518bf86c973ddeabdf86f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_pre_wr_data_b1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a276b4bc504aaa4aca405e52cc672ab0c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_pre_wr_data_b0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a8f8af7150c4b6e753295ed5c800dbeda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data_b3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ad9188d1ee87ecaa5b53a5220ce708233</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data_b2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a63ca4fc13c48695000ea1d37bd5bcc1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data_b1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aa136fc78a44ae6417cb6506b725f41c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data_b0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a1383ac0688d4a1a4ab7ba5d1598dac24</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data0_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4156c4ebe2eca093aed2f6c9590141d8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data1_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aaf2492523fbeab96ff0f8f02d15d4152</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data2_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>affa526db5935bee1dbc6b2ba563a9d78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>w_wr_data3_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a00f2c4a9ae3bd33d806d13659322979e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rd_data0_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aaa4c34d640c7567808c051978156fddf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rd_data1_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4db7ea44ba75aa7290511999a4e28382</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rd_data2_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a1ca57555d20da1f6ca4e49b2747764af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rd_data3_en</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ae526ed4cd58ce3441e0770d322b4fa21</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>interim</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ad71773572217b8020a71e12aec83bb3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>rd_data_raw_int0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a5e67b4404bac2503763e95a8e1057b78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>rd_data_raw_int1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a4290889667ae9b445c3cc821c4d9e6fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>rd_data_raw_int2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a3f54aad5d17bf12104b40d55be794f9e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>rd_data_raw_int3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a747e0e8c4d64dce0234b6550ff744846</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ad0c122df79b94781935799d28a0aa94d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_0_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>aa558b45b6b589120dbad0d34517828aa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ae98cd341df1da55d948348eff8363aaf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_1_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a3b434c85d815092dc65389050a50d695</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>af1a83373014ead51ec5c6c240cf7aaae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_2_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a9a712941f7daa95ca9e70a92697325a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a6ce6965278365fc749d0642b1b71042c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>b_wr_en_3_int</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ac8b0594451cb11968b4c82e700811b40</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_addr_0</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a70b35bc6c8a899cf43e6be6cd8f18b6b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_addr_1</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ab79e18bbc3784ba14e208ed41e8a34f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_addr_2</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>a7ed03fd341da1ce122573936ec81c52e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>wr_addr_3</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>adb49260ac1ab01de19faa96343eb698e</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>EP_MEM</type>
      <name>ep_mem_inst</name>
      <anchorfile>classPIO__EP__MEM__ACCESS_1_1rtl.html</anchorfile>
      <anchor>ac24b7798066c78345bf7ab4574e5e998</anchor>
      <arglist>ep_mem_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO::rtl</name>
    <filename>classPIO_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_155</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>aa2ce3058be3c4ade3cb8238926d70a25</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>ac86182bfc7803a40db71f989f6e744d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>compl_done</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>ab2eb49547c527a033d94d4fcb735333a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pio_reset_n</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>accc27f8c851999baab0244277c2e78a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO_EP</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>a3841298b649951002015113435d96a52</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>PIO_TO_CTRL</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>a33a45677c7947f644620632354c63f2a</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO_EP</type>
      <name>pio_ep_inst</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>a496c508a32e2e217afba8e4a49756d3b</anchor>
      <arglist>pio_ep_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PIO_TO_CTRL</type>
      <name>pio_to_inst</name>
      <anchorfile>classPIO_1_1rtl.html</anchorfile>
      <anchor>aaea0c2b3ed3d22611dea90a329760125</anchor>
      <arglist>pio_to_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_2_1_ep_7x::rtl</name>
    <filename>classpcie__2__1__ep__7x_1_1rtl.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>get_rem</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5ea14f9be28cb24209e52f77c758aac4</anchor>
      <arglist>dw: integer  </arglist>
    </member>
    <member kind="function">
      <type>bit_vector</type>
      <name>pad_gen</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a669717c7b1b66471aa4d8d52c59f1063</anchor>
      <arglist>in_vec: bit_vector  , op_len: integer  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_147</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6594e058c2e60fbbc252fea4d88384ce</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_148</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a80b6fba3fe53878d90c1e8bf0098fc55</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_149</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afb9a211dd695e00f39b346eb772ada01</anchor>
      <arglist>user_clk_out_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_150</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6382c691e7f27aff4e54f596e2ee1a11</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_151</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af80271862a045413997b2de617e4d196</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_152</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abdd16255d2bfed026338dbf4616296c8</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_153</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a964613b79717dec14163739696441000</anchor>
      <arglist>user_clk_out_int,sys_or_hot_rst</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_top</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4329763d6a9c0c86c8e6ef7b11999579</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_gt_top</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad11dfe73239a929c8fee33a52c2a8a3f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3925a952cb8edb4be66bb621ececaf4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk2</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a340edab2d9b719e9cefb80c7b3e39d2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_clk</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a55b94d9708ad97183e9f17c2e6ddb4f8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_vend_id_wire</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aee27ca0dc58b3b610d5afaace68ca98a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_dev_id_wire</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a794397ca46f8134543750d975b71685d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>cfg_rev_id_wire</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a53a2a6282609e824a60aa80fc7a24174</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_subsys_vend_id_wire</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa0b72b7979c2cddb111bb41af491d612</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>cfg_subsys_id_wire</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a537a37d16beb19799a6a11e4000ee27e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>phy_rdy_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a74658641c856b78c6b2e8b334bce0a9a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7f83285df8d4891caa5daa9438edfc69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a37fcccd750c552128fa8748320ba1bf1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa9bf76d5e6c9260c512c2d7d08db4851</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae14a3138b9172b58b6525cec5cec49f7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5aa747d8822fa93ce2bdda3d70109776</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a19f669d4e94bfc3e532b0335b1ed1124</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3272883c672eb7cafc32350573c02a9b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_polarity_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7dd625324a60770370f42be539bf0bbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_deemph_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5fea45ab24c999a867459a76a54bd124</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_tx_margin_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aae5403b4249337ba9ca12388fefa2396</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rate_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4609fa4b77914e497cefd339a111ebf6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rcvr_det_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad2bf9733f68c69014c811bca16bcf657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab7ba1769944a2eab831d23a3f6308a38</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1b4047c8384585e7159c63ec56cf2bda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx0_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a8c21ee76392046cd3fb2f98d073f96b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx0_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a662bfe5dccdc61af84dfb29e0a8504be</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx0_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a21338ad2ce15c8543116cb08faf18410</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae4d34452950399278644c7aa02a95ba7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac7bd89a85109ef6388242084a4e08072</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx1_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afca3a6f64b1813c913bfeaaebf248f3a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx1_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4e228bd64dc33ac6b36a9b4370f9bf5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx1_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a206d5b0bb3db24d67bcd6985c6b78e0a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a56b79475672b0f984df0241a4e073510</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae7864a6b2fc9304a0b55947cf8f6eed0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx2_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a69c83c418ebb88c7e122b91469775a19</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx2_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa4425de03a15b9a9a7d532aefc0fd6a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx2_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aacc9d10413ee4056431acc1532e467d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aeb8f873f76fba0999223ebcc72455702</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acca58a3d077412be9f8156557da5c792</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx3_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab0d21e0c6ae42b5117873d3e77d46fc6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx3_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abadc5fbd77fbc09161d327c559ee3eb7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx3_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af404cf23d8cbadeb94c4e16d8881cfc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a35a6bb0ff8628767ccfc4cd69fcabe21</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5089bf0b92dd8a2df11a111f7dcf641f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx4_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a637954bed112b558491c26db7a378510</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx4_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abdff41e1d684042bea37ff0e53fc8b41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx4_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa1af33107ba4615ed0f3110b522a7e75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5776bf8a0f05f640ff495f678e10f8a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a80472dce4f611971e99ef92cb2492b2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx5_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abbad40ca5493c5f553add847f14b4882</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx5_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5d2562c5ffd96e92f6d6ca4734374d97</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx5_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a089ae0b586761b63e431cdc842abaf52</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a817d589b0485001ac1fd1aea4e27a03a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a515a1ebc1cbb1d7a80a3bbf74d35f987</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx6_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a44bb01222802a5730f5cd1ece3510372</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx6_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9c4ff31f7755c045e52997d3a66cec84</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx6_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7957bf4c82ace4862e3144bcc56ceb4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9c6512a0cabbd2df8fee0553b0ca5325</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_compliance_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a78f2bbd889ad833f5db26feb967a7788</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_tx7_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af82750c67149857b1580d0eb9fa93df4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx7_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a767cc58310a3fdd6701e998f3fb7e641</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_tx7_powerdown_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a151981bdd547bac98df93399a83ea380</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2c3c75984f092bae291e7173b439aa45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx0_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aded5f52712519573e10083f44cca5ac7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx0_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae47e15ab74c0b884bb12a3e3da7d069d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9b73dea40920ead8057d949cf1d6959c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a27d79ebb0393b186c13dcb38e2d454db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx0_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae5b79f15b94690ffcc62c8d5fab9e176</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx0_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac18f8bf4bcd9523115322ab62160143b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6ca203f2e317f7cdad577d58544c82d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx1_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2a07f92300f524205b7ff1499e70f755</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx1_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa4bbde43526baaba169ea88cba72ddd4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa2e1d1f5b4f5cb38409dfb547eab1a4e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>afde8da3bbdd71da712f1d962cea48173</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx1_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a8c26d59037ae37e50fd3fdb0ce004c58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx1_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa54a24f91064a4f2862b40071c8290de</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af1102d5eeafe16647e6824c7dd2914b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx2_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a83384806d5c423059ac3d7a3c7726b33</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx2_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a598f216927f2b33e8473817dff971971</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5e8157f0e0529cf19a4aaf2e2477e3cb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acb670fcf71c540f8e62cc6d8047c46ee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx2_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a627b06d1a8e66c26aef3cd22080e0883</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx2_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1b3dacfd29ef163718ea919e9cdd902f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6eed4d4b7a670446f635300fe09d16ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx3_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a12fd3b80cbe1b92518c69a8908b1d1bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx3_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad5d77461e283debf60c6b8601e9a2b59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a727d30efaf46c03b9f74e8a86fb9bbc0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ac8a092d12f68bb2abbf9abd3b978e5c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx3_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abfb4b874770019ac6a31ccb95cd8807f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx3_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a77c2389d24adf9a6c5477b41581d0249</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a31537e6b828c91e9cfae6380c5b37925</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx4_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abb15eaed390002085efbe19cbaea2b77</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx4_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab9c227e0e11f5704e579f3faacdb6b85</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acef3b821987de152ced55fdc416650ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aeba384359435f4c67984bfcc52e50d28</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx4_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa4144de3cc89b91d1f2be01f705ea18f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx4_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7f5d394956639fb0b9c258c0b66b892a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a98261ad18aeee0aae0c5899e88749da3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx5_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acfcff7d3a1c50b111f640a78791822f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx5_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3e7dbe0bb2f484f18ff1f12df1b4907f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2e9b83bffd3fee20447d6266e602012b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>abfae80a5ce42db6c01583ff010e2a263</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx5_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9ff6466fb1954b4a65a5cb18b0807526</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx5_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af24d0ac6b2d4eb85b467a6ec66fdd981</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa50bde7d6390eda5a79c483dd25ae614</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx6_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5dc78f3297156c7a6662b3b52e25d879</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx6_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4d220bc0b7bc4ae786853de9b25ee608</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af2a4fa3b7efa4b0d4f33b27f3b03e45b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a171ea9922bfece1beac8ff8a4a9fc2fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx6_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4f244e8b9fbdb6a590c4d51c68d911e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx6_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a986299ad0ff376cd030c66ab8fe92b0d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_chanisaligned_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aaea7638ee294d6b90778bb24bcc38a68</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pipe_rx7_char_is_k_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aea8592b4129e5500510b42aba0bedfa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 15 downto  0)  </type>
      <name>pipe_rx7_data_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9751fceab7b3f5079a0990d4b33363c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_elec_idle_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a8dee531eebc821ff6df43e39e4299e50</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_phy_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a67fa378b1d86b281a27d2cb5e15c8265</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_rx7_status_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7e3e954153c71e77f47bc20f37915fa5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx7_valid_gt</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad928c521f0a83d09675efb8be6804883</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_d</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab4e32d45b52299d5a0235116311889fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_lnk_up_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aece3e2e7680d1ec7cee70b8097b96006</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae458621c9b4c22a879e9e64654babbca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_rst_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aea866df9595b38996df5a5b396c942c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sys_or_hot_rst</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af225ce3e421206a655fc5f6065515232</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>trn_lnk_up</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a353112c9bc80a1506f0374ac3c3d15ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>cfg_mgmt_byte_en_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a620a11b31c421f6cf09221740beb0035</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cor_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4daadbe43db410e67595dff60d36920b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_abort_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a36aebf30465baf9cfb251d3d8afcf713</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_timeout_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a91045c5f8affa00e9490ae296e4226fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_cpl_unexpect_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0c6e8b3949720c21b84da10811b7bb61</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ecrc_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a82744f0dd0629fd477438e0112a55714</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_locked_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a2883e0584c16cddbeda3684b6adb3b4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_posted_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a1615788a951b5c608ac483a13c046c45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_ur_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad9e1c1101f0af0fe6310236178140dc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_malformed_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a805399fa9ee9de3029a5d112f91ffbbe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_poisoned_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa4b68b56f48d9bd8bdae6f8837614123</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_atomic_egress_blocked_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a30f7df835adc781fe7ec4b11b42583df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_mc_blocked_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aaeaabd2def24093e3ba6b3bb9a212e3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_uncor_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a6e9eafe16fbb20545c5118d28740895c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_internal_cor_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae78b34f3862b3751e2603613db0c6751</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_err_norecovery_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a505ecab2e8d340961170912c501b2352</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_assert_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aba380e42563a6de038c055963b59a3ac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af7c4d125343b358e16480af52bec8316</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_interrupt_stat_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a4f228059815c883459b290af78d90a03</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_wake_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af7f147e530aa48e8969946b0bf81911e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l0s_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a30cb2a355ec5ed4e346d3100dc37c868</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_halt_aspm_l1_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a5e45a2d79291d2983411063516623ca0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_pm_force_state_en_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a7b6e46131cbc3ab3bf148fea47ed37d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_rd_en_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a382b1e75ae6061f9de34094e6800d10d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_en_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a105af34c8a96714104b1a06477a595c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_readonly_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa382baddb2ca6192ecbbf508052c678c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cfg_mgmt_wr_rw1c_as_rw_int_n</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a610d3d06a97f5c4b411b900c135b6660</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>acbd2d49040af740a98b439007c163f78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_received_hot_rst_q</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>af448fe492948c263daacbd55bf0e139e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk_out_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae0937ef5f792259b07ec3af18f887d0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ae4af3cb986e60842170c831e17864a74</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_phy_lnk_up_q</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aafca845b72aa1428951e8ba1ad5c6ca3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>bridge_reset_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a0fa11ec784ca280a181f94fa6e834a8f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>bridge_reset_d</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a3c5ff5bf1481a329f199c6ef961fb883</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>pl_ltssm_state_int</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a029e1647294601e1fba7393141457956</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_rem(C_DATA_WIDTH  )</type>
      <name>C_REM_WIDTH</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>a9f1131ac549272208e05ef05a8c313fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_top</type>
      <name>pcie_top_i</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>aa88c2d5ac58f96922a31c1b71c495c3c</anchor>
      <arglist>pcie_top_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_gt_top</type>
      <name>gt_top_i</name>
      <anchorfile>classpcie__2__1__ep__7x_1_1rtl.html</anchorfile>
      <anchor>ad845a464f8de0773c2d598ad68595bb7</anchor>
      <arglist>gt_top_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PIO_TX_ENGINE::rtl</name>
    <filename>classPIO__TX__ENGINE_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_168</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a41220fa7e5dd290d371de0f5ef8aeda9</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_169</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ae2c87c860785283a7e623130d661a4dc</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_170</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>af02fbcb06b0de89aebf80cfdca42b009</anchor>
      <arglist>rd_be_int</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_171</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a06bd5ce14b57a7f894f65eae43d17ab7</anchor>
      <arglist>rd_be_int,req_addr</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_172</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a7b5789e4609ef442afa878189d345571</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_173</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ab033f6713e2aaee4899254b2b7f198dd</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_174</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a8a00c1d8054d714697c474e95915a859</anchor>
      <arglist>clk</arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_q</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a3e9d7d0dc50bb319f703cbf9f9040190</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_wd_q</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a41574575f0cf59b1361cdfb3618f8519</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_q2</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ae84454ce4b570db8f834f7214a02bf92</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>req_compl_wd_q2</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ada28064e6e7400382fcacdaf55ab89d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>rd_be_int</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a5c5bc7b291d775781d183847bc72de19</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 11 downto  0)  </type>
      <name>byte_count</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ac0d1ebb98d115a0d832f5524428036e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 6 downto  0)  </type>
      <name>lower_addr</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>af163761ebcd4fd19c5cd6a9439c35e6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;1001010&quot;</type>
      <name>PIO_CPLD_FMT_TYPE</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>aa3fa02e25d2ba68d3854150d71ff1903</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 6 downto  0)  :=   &quot;0001010&quot;</type>
      <name>PIO_CPL_FMT_TYPE</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a9c55ef202f2e65af0e662bfa6a1490e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(PIO_64_TX_RST_STATE,PIO_64_TX_CPLD_QW1)</type>
      <name>state_type</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>aa076a7d997f63f03599dd16f732dd4ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>state_type  </type>
      <name>state</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>ad5c908d9d78df85b2f0aa3b36b05c3a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_w_data</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a425f8b9fd7006c72fdd81f470bee977d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>hold_state</name>
      <anchorfile>classPIO__TX__ENGINE_1_1rtl.html</anchorfile>
      <anchor>a06a410b674af7536d920bbdb1d9518fc</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_misc::rtl</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_192</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a9d0977aa1b0485c5b44e7fe15955b18a</anchor>
      <arglist>pipe_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_193</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a79069557e27eb3d5dc5c35e8400db374</anchor>
      <arglist>pipe_clk</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>TCQ</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>ab74fadb722cceebf1f842b770132d8c2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rcvr_det_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a84413db9f5e2806ef827b00ec6efb445</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_reset_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>affa0147daad6bd9987929ea3f0a5c53b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rate_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>abdcdac45ba24f88342712861c6899edb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_deemph_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a7d1ef441d17b2ccbcf4213a460240816</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_tx_margin_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a3f097cda78b30d9ae29cef8eb10d284f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_swing_q</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a81cdcc4f887cf2637d1ff0a0b2b57d1a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rcvr_det_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a745b5b3045a5527e2c34792d41b5d892</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_reset_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a2f612d7dda42c363747310c8fa1cb418</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_rate_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a86bbb1fd78bfb7233b54c02f97609b9a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_deemph_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>a8d45a7f072aa7f3d518aabe9209f9d9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pipe_tx_margin_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>af9e109804a1950fac1089d32d5d9be27</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_tx_swing_qq</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__misc_1_1rtl.html</anchorfile>
      <anchor>af6c9f3562165264bfa0a910654f5d610</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqUserEthRouter::rtl</name>
    <filename>classZynqUserEthRouter_1_1rtl.html</filename>
    <member kind="function">
      <type></type>
      <name>comb</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a54bfa358bcaa366ed1d5d93235809ff2</anchor>
      <arglist>ethRst,ethUdpObSlave,obMacPrimMaster,r,txSlave</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>seq</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>abc436b3a546a87e38d5027311a513379</anchor>
      <arglist>ethClk</arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,PRIM_S,USER_S)</type>
      <name>StateType</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a1e19419f4b67e758a3e327ddc4e33be1</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>natural   range  0 to  3</type>
      <name>cnt</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a4434c71fbf70ac69fe24a426bd5d0c31</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv128Array( 2 downto  0)  </type>
      <name>tData</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a0ae79c2b045b6231848b2c0ee841ca66</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>txMaster</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a7a964b03c09c24747235fe40bb21ea35</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiStreamMasterType  </type>
      <name>ethUdpObMaster</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>aabb8c15ca7075d268875b1b0872e5847</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiStreamSlaveType  </type>
      <name>obMacPrimSlave</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>aa65cc99460fda453c1123b9cf69587bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(cnt  =&gt; 0,tData  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),txMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,ethUdpObMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,obMacPrimSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C,state  =&gt;   IDLE_S)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>ae44c944439c238794ca863d6858cc685</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>rxMaster</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a9f85b919fd32c8cb6db4414253b33187</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>rxSlave</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>af0f5e693a928dc9b518660c2580653c0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>txSlave</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a9eb5e6bd14c859d83d821923d01f2f7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_rxfifo</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a688693c296d9e77528083d2a18a3bb54</anchor>
      <arglist>u_rxfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_txfifo</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a254df34640c05f9538df15409cf5eb43</anchor>
      <arglist>u_txfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreammux</type>
      <name>u_axistreammux</name>
      <anchorfile>classZynqUserEthRouter_1_1rtl.html</anchorfile>
      <anchor>a754c0f40482e4caa804e164b23d52002</anchor>
      <arglist>u_axistreammux</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator::rtl</name>
    <filename>classcgator_1_1rtl.html</filename>
    <member kind="component">
      <type></type>
      <name>cgator_controller</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>af65bab6d16664fb19c57268a4aefe3a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>cgator_pkt_generator</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a30624ef1966f4bbede30fa2b6e5a17f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>cgator_tx_mux</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>af5fb1c01f48b916d279468740ba4e44a</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>cgator_cpl_decoder</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a0e44e3c463c2057473d3b340532a5e93</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>config_mode</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a48440e973fa2fcb845b0ed6030743eda</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>config_mode_active</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>ab6b8298f9c24cd545eface06a68a9f76</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pg_s_axis_tx_tready</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a73300f0a8404e2586673b8bcee936edc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </type>
      <name>pg_s_axis_tx_tdata</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a05d14bad69e5e51dfa3f21c3e127dd83</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </type>
      <name>pg_s_axis_tx_tkeep</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a68818a82e1fc1a066dbadfc2641608ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>pg_s_axis_tx_tuser</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a423c69715b5cf8a8d207bbfc00be1c53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pg_s_axis_tx_tlast</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>aebb366c56defc9aff9604da609d6eeae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pg_s_axis_tx_tvalid</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a00e86e3aeaa22edcf0bcb3374c3ed77a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pkt_type</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>ae3c751b529d79edd38708b21cf2673b0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pkt_func_num</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a6e6d8d09e5bb800e20176af5f09c111d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>pkt_reg_num</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a4fbbe8f51f79aebdca61bf4604d7b6f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>pkt_1dw_be</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a8574c75638ede9d92cb033fcf103154a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pkt_msg_routing</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a4c0085d513ddbcbab301788d294616ee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 7 downto  0)  </type>
      <name>pkt_msg_code</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a9de7f8bc9e0547ac7918670909aa3cb7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>pkt_data</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a8c3e4e55ee64850cd78b326f309a897e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pkt_start</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a8c4f9d6d06ff1da1c135d190c6645a32</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pkt_done</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>ae9856507d4a1421ab32fc456b28d812d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_sc</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a4c337f595847e23e12d65d507fe16e75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_ur</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a6c587f2fee8f3ff0e9c8d6616e12aa5a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_crs</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a4f8b927567712937a59da9ec45b0d33c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_ca</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>afcfed9e21520ae0989c736a1b21155c0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>cpl_data</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a93ded54da9de8c31fd709bd730b7dccf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_mismatch</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a95c2da42e6be61488e21c814ee17435f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gen2_train_start</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a71ca201b2ce8f43f3b5e7c05889d3f33</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>gen2_train_done</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a858331eb2696065021e68b14e35d37fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_tx_cfg_gnt_int</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>ae6f0fa1a9cc1fabe10d1ac9d9c4a7ec9</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator_controller</type>
      <name>cgator_controller_i</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>ae3c8005fecad20e8e57417e11252dde6</anchor>
      <arglist>cgator_controller_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator_pkt_generator</type>
      <name>cgator_pkt_generator_i</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>a4f9fcf676f6c7ecc5562438f3500107b</anchor>
      <arglist>cgator_pkt_generator_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator_tx_mux</type>
      <name>cgator_tx_mux_i</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>acf88783a8fd94f4422761ceba375b496</anchor>
      <arglist>cgator_tx_mux_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator_cpl_decoder</type>
      <name>cgator_cpl_decoder_i</name>
      <anchorfile>classcgator_1_1rtl.html</anchorfile>
      <anchor>afb73ee6e6193e9a773090ae0d68f5970</anchor>
      <arglist>cgator_cpl_decoder_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pio_master_checker::rtl</name>
    <filename>classpio__master__checker_1_1rtl.html</filename>
    <member kind="function">
      <type>std_logic</type>
      <name>to_stdlogic</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a11cdfb3972e6b951f7fdea809c9d1212</anchor>
      <arglist>in_val:in boolean  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>ae53c8553a2dceabbfa39818b534dabe0</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_129</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>aa9a55a7a4906e2ced14de077e1edf3d0</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_130</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>abe0a389e8fc16dbc7815076bface8600</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_131</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a8d1091d48260dce8512a237aabcf61b8</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_132</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a3045402f4ed4aa6aa98ab4dd87880423</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_133</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a69b88b3e70cc15443a87a9b18831ef69</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_134</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a432d5c6bbe25a1fa5e2e1e897220fae1</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 30</type>
      <name>FMT_TYPE_HI</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>afc4d604445fdd37d2f81ad8a471231d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 24</type>
      <name>FMT_TYPE_LO</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a8b1c8dd6fd3713f84b49486d069ae495</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 47</type>
      <name>CPL_STAT_HI</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a4c0638cc82e9b5e1341eb1be5e5b8e42</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 45</type>
      <name>CPL_STAT_LO</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a02dfc1b6f83e852b4aaf2e617c707a54</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 63</type>
      <name>CPL_DATA_HI</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a262df8b8ec955d621fe19c3af4933148</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 32</type>
      <name>CPL_DATA_LO</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>ac6d1486a869c132869730091e0493669</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 31</type>
      <name>REQ_ID_HI</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>ac772d964841da7a6473892c032d05a97</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 16</type>
      <name>REQ_ID_LO</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a4b5bfda9dd153c845cddab77b6f4e2d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 15</type>
      <name>TAG_HI</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a5317c5b319f6703a27ae9654fe6469ac</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>TAG_LO</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>af5a1d094ade5b1e316b679a8486276dd</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 127</type>
      <name>CPL_DATA_HI_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a4ee790bfd177e35e255a43aa7d18f077</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 96</type>
      <name>CPL_DATA_LO_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a12f676600ed2340d57ebf639e4e9d9b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 95</type>
      <name>REQ_ID_HI_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a468b08687718377026a6edaaf9043561</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 80</type>
      <name>REQ_ID_LO_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a626cdc31d5da223f839bdf0edea95462</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 79</type>
      <name>TAG_HI_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a1ebba6c875684c3482d64a4c014c6ccc</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 72</type>
      <name>TAG_LO_128</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a74cec558a20a01518144394cce9bac09</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 5 downto  0)  :=   &quot;001010&quot;</type>
      <name>FMT_TYPE_CPLX</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a0ea75f4024592b2eb1674884aeea6174</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>SC_STATUS</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a683f1dec35429dc4247ad03eb02566ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>UR_STATUS</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a06f345d7b5e84c90e8ab9308c0f16084</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>CRS_STATUS</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a2d3dcadeeb310cf3980794c532002149</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>CA_STATUS</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a18947a0c994f1582b6678d17f38edb76</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;0&apos;</type>
      <name>RX_TYPE_CPL</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a5621528c393cfc75e76a6155d3d2c77e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;1&apos;</type>
      <name>RX_TYPE_CPLD</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>aa9eef37a13187bb8f8f08d89caeb98cc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_status_good</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>ab77e34d558f34c898297165cebce7428</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_type_match</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a7d543a2270d6c7621a05b436b12c3d7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_detect</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a61fef75bf302ee38825d65a701df1da4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_detect_q</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>aa656ff72afb30bbeed3a8426b32e94e0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_data_match</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a22bf47c4727f73b93e3d99e804fca137</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_reqid_match</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a9978db06593135dacadc2a924ec6b917</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_tag_match</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>a38b9261d88ca875949a803764fa29411</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sop</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>ae99dd28c072071a2d4e55440b9b9f7c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>in_packet_q</name>
      <anchorfile>classpio__master__checker_1_1rtl.html</anchorfile>
      <anchor>aaae36bb7a51147ccbe4f1813ab9e4fbf</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_controller::rtl</name>
    <filename>classcgator__controller_1_1rtl.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>width</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a10a5d529992ab2e3ccf9d0ecc24fee77</anchor>
      <arglist>ROM_SIZE: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>to_integer</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a684173627e709ea197d5c1c425712951</anchor>
      <arglist>val_in: std_logic_vector  </arglist>
    </member>
    <member kind="function">
      <type>rom_type</type>
      <name>InitRomFromFile</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>aae745ef745176276874fd521cb274e6d</anchor>
      <arglist>RomFileName: string  , RomSize: integer  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_108</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a344304ca7185271bab8ce70f1dd17769</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_109</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>ad6adf17d947bdbfa308f9a2cf6595185</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_110</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>aa6fa0aaa195ece924820216d64be72cb</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_111</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a481e81670739d3c18ad14209aa9cc5a8</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;00&quot;</type>
      <name>TYPE_CFGRD</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>ad24b62325e2b4209e86cfa0005d5820c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;01&quot;</type>
      <name>TYPE_CFGWR</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a36ca992022b19b6b325240ab833a88e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;10&quot;</type>
      <name>TYPE_MSG</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a00ee207debc558f7d85e9ff3dbb5f201</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;11&quot;</type>
      <name>TYPE_MSGD</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a066a6e5da3ffa9cf5a69fbf666d23230</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>ST_IDLE</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>ab6d0a78ee3929d8d244428b428b218d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>ST_WAIT_CFG</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a28f4194460c712ebd59be0445ecab65f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>ST_WAIT_SPD</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a8e387ae60fa0fa7a15a59a851f4da90c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;011&quot;</type>
      <name>ST_READ1</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a1ffd519ef4c1c2e4e25631efeef4e9be</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>ST_READ2</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a75e083d82eb08144cae69a9e63b55564</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;101&quot;</type>
      <name>ST_WAIT_PKT</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a484d1926dce18af91f1064f1f1006996</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;110&quot;</type>
      <name>ST_WAIT_CPL</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>aee2eb02d549a9a92bb66d0f9682decdc</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;111&quot;</type>
      <name>ST_DONE</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a572acdbcff2b78b62a8d0aa2c1c03d6c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   width(ROM_SIZE  )</type>
      <name>ROM_ADDR_WIDTH</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a9b1996d65b9cef1028cca4ab9e69fd37</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 17</type>
      <name>PKT_TYPE_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a11a57e145a625a48974aad8ff497c073</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 16</type>
      <name>PKT_TYPE_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>ae25153257d44c27726a67a73f97f2dd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 15</type>
      <name>PKT_FUNC_NUM_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>af6c242d16f66154b40eeddd7e7d9083d</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 14</type>
      <name>PKT_FUNC_NUM_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a52a22449876b3fb51c5ae64915ed0dce</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 13</type>
      <name>PKT_REG_NUM_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a5a2fa1f574ca99e4fbfc019fcaba2773</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 4</type>
      <name>PKT_REG_NUM_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a6daccb88b22b0a197d7faae9bcc171fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 3</type>
      <name>PKT_1DW_BE_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a01c4a9bd6868bafcb02179f90767655b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 0</type>
      <name>PKT_1DW_BE_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a77ab5c5569aa59718be4a6d7b4643ebd</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 10</type>
      <name>PKT_MSG_ROUTING_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>acb99a9725db17d2b11161adcf49b3ac4</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>PKT_MSG_ROUTING_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a13dc782dfd8188a0d2af0ae2e1fe482f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 7</type>
      <name>PKT_MSG_CODE_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a6e56aaf8da656d55227929e37f5cde2e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 0</type>
      <name>PKT_MSG_CODE_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>aacf6a19721b6f4b37c25f927181ec9e5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 31</type>
      <name>PKT_DATA_HI</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>afcb9277d0b328c0a2076469b284b85b8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 0</type>
      <name>PKT_DATA_LO</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>acafcfce4fa7646648c6ca5f5ebc5b185</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>( 0 to    ROM_SIZE- 1) std_logic_vector( 31 downto  0)  </type>
      <name>rom_type</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>af6c8c912e830058bbfeec5f8e8d96036</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>rom_type  :=   InitRomFromFile(   ROM_FILE,   ROM_SIZE)</type>
      <name>ctl_rom</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>aaadfef9369709bc1c15c09603fbf8d2d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>ctl_state</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a19081fd9e17f5be8bddd3d392ee22730</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   ROM_ADDR_WIDTH- 1 downto  0)  </type>
      <name>ctl_addr</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a3328df820a469f033f4dd195f7d4aa0d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>ctl_data</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>af06a76c761fda71d20cb60e2084a8136</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>ctl_last_cfg</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>abac370aaa27ad738642ce4336cdd315f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>ctl_skip_cpl</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a27139348335d66028a6c81e1574b6149</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   ROM_ADDR_WIDTH- 1 downto  0)  </type>
      <name>ctl_last_addr</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a427f50f68916883236ff1252f58509f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>pkt_type_7xpcie1</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>afc30c29d99158d34a52176457eb26482</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pkt_start_7xpcie0</name>
      <anchorfile>classcgator__controller_1_1rtl.html</anchorfile>
      <anchor>a86f42517b415a20178bc4b8f296c6770</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_cpl_decoder::rtl</name>
    <filename>classcgator__cpl__decoder_1_1rtl.html</filename>
    <member kind="function">
      <type>std_logic</type>
      <name>to_stdlogic</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a11cdfb3972e6b951f7fdea809c9d1212</anchor>
      <arglist>in_val:in boolean  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_112</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a64808a4bda207ed1f9519abd454883a9</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_113</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>aea3a00d1c69c883d219de265de58cf97</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_114</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a5398cff8ff5b091ea1b6ddebc28b5775</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_115</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a3bdc4f48ca85229714c28d97a886cdcf</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_116</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ae6a72cdd0418106cf2bb17fa7e94b808</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_117</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a5ec790524f8f2d2bc4591b11d0ce9378</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 30</type>
      <name>FMT_TYPE_HI</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>afc4d604445fdd37d2f81ad8a471231d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 24</type>
      <name>FMT_TYPE_LO</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a8b1c8dd6fd3713f84b49486d069ae495</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 47</type>
      <name>CPL_STAT_HI</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a4c0638cc82e9b5e1341eb1be5e5b8e42</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 45</type>
      <name>CPL_STAT_LO</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a02dfc1b6f83e852b4aaf2e617c707a54</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 63</type>
      <name>CPL_DATA_HI</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a262df8b8ec955d621fe19c3af4933148</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 32</type>
      <name>CPL_DATA_LO</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ac6d1486a869c132869730091e0493669</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 31</type>
      <name>REQ_ID_HI</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ac772d964841da7a6473892c032d05a97</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 16</type>
      <name>REQ_ID_LO</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a4b5bfda9dd153c845cddab77b6f4e2d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 127</type>
      <name>CPL_DATA_HI_128</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a4ee790bfd177e35e255a43aa7d18f077</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 96</type>
      <name>CPL_DATA_LO_128</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a12f676600ed2340d57ebf639e4e9d9b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 95</type>
      <name>REQ_ID_HI_128</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a468b08687718377026a6edaaf9043561</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 80</type>
      <name>REQ_ID_LO_128</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a626cdc31d5da223f839bdf0edea95462</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 5 downto  0)  :=   &quot;001010&quot;</type>
      <name>FMT_TYPE_CPLX</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a0ea75f4024592b2eb1674884aeea6174</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>SC_STATUS</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a683f1dec35429dc4247ad03eb02566ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>UR_STATUS</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a06f345d7b5e84c90e8ab9308c0f16084</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>CRS_STATUS</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a2d3dcadeeb310cf3980794c532002149</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>CA_STATUS</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a18947a0c994f1582b6678d17f38edb76</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </type>
      <name>pipe_m_axis_rx_tdata</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>af4e4bd466adcb756988439525e1d5afa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </type>
      <name>pipe_m_axis_rx_tkeep</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a542f323bd69ad81e0366c78f44f3b0ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 21 downto  0)  </type>
      <name>pipe_m_axis_rx_tuser</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ad569b8fb3c92cd275a11a7cedb6fa04f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_m_axis_rx_tlast</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ad17688a96da561bb7afabc0d6eafe90c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_m_axis_rx_tvalid</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a363e8cca5592b8827f888922f8bd4914</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rx_np_ok</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ad84a6de4a6882c655bc0289fe0de0157</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pipe_rsop</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a94eb3759667a80cf40efe4491824ee9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </type>
      <name>check_rd</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>aa612d076860bea03ddd9be88dfd7b06c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>check_rsop</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a3c51f358302ca0b285bd3d948a1fd1fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>check_rsrc_rdy</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a63484a8cadbe95d07d48823cfd84621b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>cpl_status</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a0ba94a04c4fd61b8f0e1ac27ec5cf684</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>cpl_detect</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a61fef75bf302ee38825d65a701df1da4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>in_packet_q</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>aaae36bb7a51147ccbe4f1813ab9e4fbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sop</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>ae99dd28c072071a2d4e55440b9b9f7c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_m_axis_rx_tready_int</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a6069bf0e50e68b599ba92db25720d5b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_tlast</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>aea039d118375dc955dc02db996cbeba7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   C_DATA_WIDTH- 1 downto  0)  </type>
      <name>rx_tdata</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a60c61c4b3c1925cf6fab052d2a1b88fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8)- 1 downto  0)  </type>
      <name>rx_tkeep</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>aa5de1e787a251c5908899a1cf759b8d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rx_tvalid</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a6134d55ae2e5739760915be5a65a7272</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 21 downto  0)  </type>
      <name>rx_tuser</name>
      <anchorfile>classcgator__cpl__decoder_1_1rtl.html</anchorfile>
      <anchor>a339962a37c720c76460184f2fe206077</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_pipe_pipeline::rtl</name>
    <filename>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</filename>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_pipe_lane</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>ac04424f0a1821be63f1ebac9595f9ff7</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_pcie_pipe_misc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a9fc360e3f2b5eec7446a0f5544cf629d</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 1</type>
      <name>Tc2o</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a47b9e3b164ae4e94504e900c0026ee10</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_misc</type>
      <name>pipe_misc_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a07ebb0c7a49d8d0b575d78273df496a9</anchor>
      <arglist>pipe_misc_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_0_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>ae27bfe99ee0c6a89aa9bb49c895d31c0</anchor>
      <arglist>pipe_lane_0_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_1_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a79104564260b16aa0026c956a7ea8124</anchor>
      <arglist>pipe_lane_1_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_2_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a3582d55253f9b3fd0183ef12952d067c</anchor>
      <arglist>pipe_lane_2_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_3_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a97427afa95de6911b25919990206caef</anchor>
      <arglist>pipe_lane_3_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_4_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>ac6bd9ed631746be261354ddda4274e87</anchor>
      <arglist>pipe_lane_4_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_5_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>ae503e087a54f4926b5fefd84021bf6b3</anchor>
      <arglist>pipe_lane_5_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_6_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a503e5a63c927993b82031c33a6b1a325</anchor>
      <arglist>pipe_lane_6_i</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_pcie_pipe_lane</type>
      <name>pipe_lane_7_i</name>
      <anchorfile>classpcie__7x__v1__9__pcie__pipe__pipeline_1_1rtl.html</anchorfile>
      <anchor>a45e058eca91621524109bee9ff378a9d</anchor>
      <arglist>pipe_lane_7_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_pkt_generator::rtl</name>
    <filename>classcgator__pkt__generator_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_118</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>af348ae5d8a113d59ff475f7e385e1bb7</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_119</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>afa2b725de766ee1c9e649c0d5dac0ca7</anchor>
      <arglist>pkt_state,pkt_1dw_be,cfg_fmt,pkt_data,pkt_func_num,pkt_reg_num,tkeep,pkt_msg_code,msg_fmt,pkt_msg_routing,msg_len,msg_eof</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_120</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>aa511af183e1601b74757af9b026b1334</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_121</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a1c328f713799af183e0fd67fb2f4b180</anchor>
      <arglist>pkt_state,pkt_data,msg_len,pkt_func_num,pkt_reg_num,pkt_1dw_be,cfg_fmt,tkeep,msg_fmt,msg_eof,pkt_msg_code,pkt_msg_routing</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;00&quot;</type>
      <name>TYPE_CFGRD</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ad24b62325e2b4209e86cfa0005d5820c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;01&quot;</type>
      <name>TYPE_CFGWR</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a36ca992022b19b6b325240ab833a88e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;10&quot;</type>
      <name>TYPE_MSG</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a00ee207debc558f7d85e9ff3dbb5f201</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 1 downto  0)  :=   &quot;11&quot;</type>
      <name>TYPE_MSGD</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a066a6e5da3ffa9cf5a69fbf666d23230</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;000&quot;</type>
      <name>ST_IDLE</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ab6d0a78ee3929d8d244428b428b218d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;001&quot;</type>
      <name>ST_CFG0</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a45a2288a037491fd20b2c589046ad994</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;010&quot;</type>
      <name>ST_CFG1</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a99d4595d92d893981d4ee22be5d151ea</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;011&quot;</type>
      <name>ST_MSG0</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>afb3068b26b6e15fc2782e60fad1cf13e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;100&quot;</type>
      <name>ST_MSG1</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a256f1fd83365c1a0853f683b8c56442c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 2 downto  0)  :=   &quot;101&quot;</type>
      <name>ST_MSG2</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a6d2bcd6d4b2058d0e50265f1d1b04a7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 2 downto  0)  </type>
      <name>pkt_state</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a258565c3f8817b4a9f96f2c8a49affa1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>cfg_fmt</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a4af672068490cc2c8b8ae56657c4f3f7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>tkeep</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a14f7462542ede8c25be9979956461cf1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 1 downto  0)  </type>
      <name>msg_fmt</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a84935e4206bc9479766a205d1db41579</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>msg_len</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>ade8c44645130b75120e9603fe8ab44f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>msg_eof</name>
      <anchorfile>classcgator__pkt__generator_1_1rtl.html</anchorfile>
      <anchor>a3da3d4b7bdc2ffe2d08e737585465595</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_tx_mux::rtl</name>
    <filename>classcgator__tx__mux_1_1rtl.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_122</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a7b1270b5a66caceaee9aea196f80372b</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_123</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>af0d889a069fef67de1fbab1e9c307d8f</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_124</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a434ef6999fb080976159a545ef5d68bb</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_125</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>ace8d09cee586e2584015e470a749ed7f</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_126</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a99d82c1e7a266129dab1c35a884e7e2c</anchor>
      <arglist>user_clk</arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>usr_active_start</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a457aaaeb943a6cd8a3b8bbb3fec20d08</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>usr_active_end</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>ae4d340fc55184a9fdad8e83272540022</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>usr_active</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>aebe15da307e9e51c06be9f27d0d01a1e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>usr_holdoff</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>affdd5174fe75d653fb7147b9eca7288a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>usr_s_axis_tx_tready_7xpcie</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a9ea3b8b4a4cbd7305782d905bd83e6e5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>config_mode_active_7xpcie</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>a1450c327c129031f8a992b3d03def278</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>in_packet_q</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>aaae36bb7a51147ccbe4f1813ab9e4fbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>sop</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>ae99dd28c072071a2d4e55440b9b9f7c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pg_s_axis_tx_tready_7xpcie</name>
      <anchorfile>classcgator__tx__mux_1_1rtl.html</anchorfile>
      <anchor>acf7466eb66999851ed2ba51ccfbea9a2</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>cgator_wrapper::sevenx_pcie</name>
    <filename>classcgator__wrapper_1_1sevenx__pcie.html</filename>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aa1d1301ae19f6639076d1f8eb4c8bd56</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>cgator</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a146863ee026dd1051d3b7c971a8a16f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_s_axis_tx_tlast</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae384aae65324ce1436a186f71c9be643</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>rport_s_axis_tx_tdata</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a72b84b5746b6654789b2e1d580327d60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>rport_s_axis_tx_tkeep</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a5519b8c0758d894e75052ecc3c336f1d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_s_axis_tx_tvalid</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ac93b576ebed663d0e61c225c2c16567d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_s_axis_tx_tready</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a5072e2f2d1ef9742b0e408af94f71df5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>rport_s_axis_tx_tuser</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a7fae375bc1a494deaaa889180125dee1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_tx_cfg_req</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>afbe0138d23ff4962c9a915bac0fe1840</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_tx_cfg_gnt</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a2aab848c012a3cf5975d0e63cb7d9125</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_tx_err_drop</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a06370242507857bc5e5f01f0ebc0df92</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 5 downto  0)  </type>
      <name>rport_tx_buf_av</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a1ee171601ed34e5ab7ffc431a80d8138</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_m_axis_rx_tlast</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aa7f9cd641f58c33613e72cee1e2c2056</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH- 1) downto  0)  </type>
      <name>rport_m_axis_rx_tdata</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a16c00de63656ad37309cf542255a6d4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   C_DATA_WIDTH/ 8- 1) downto  0)  </type>
      <name>rport_m_axis_rx_tkeep</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a69112b36b976c4a5ca9a6189b7d0041a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_m_axis_rx_tvalid</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ab4645b4a69f33d6282687d281733500c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_m_axis_rx_tready</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae20e7158be120d41c300dd36ba70076b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 21 downto  0)  </type>
      <name>rport_m_axis_rx_tuser</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a874271c542522fb89549e8577b41829b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_rx_np_ok</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a0272f628704dbfb779d2abf057172ae4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_rx_np_req</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aea15e6d518c084099469854d4eb92f63</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rport_cfg_do</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a320646bb94752cb108ebf5dbadfc1e2d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_cfg_rd_wr_done</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aee3617585ae0c17319c61a8a2634ca4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 31 downto  0)  </type>
      <name>rport_cfg_di</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae4ed5a387775a5c066c2db59248280f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 3 downto  0)  </type>
      <name>rport_cfg_byte_en</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>acdb3ca62acff4e2de437bb720c87ec30</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 9 downto  0)  </type>
      <name>rport_cfg_dwaddr</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a2b37378a4202c76906c99a457485e06b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_cfg_wr_en</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a6139e7e83250d8f27f417adfcb2fde0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_cfg_wr_rw1c_as_rw</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ac2956e8174b91c592e993e7ae4214fe5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>rport_cfg_rd_en</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ac495f57d881baf248ac2febab7c33243</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_clk_out_int</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae0937ef5f792259b07ec3af18f887d0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>user_reset_out_int</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a8fb0a21f37613711788097a0998a4336</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>pl_link_gen2_capable_int</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aba4aea67cdbf14c3cceb1794d06d23cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_PCLK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae54629d7b65d818d9523671df71eb64c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_RXUSRCLK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a94588f143c4f28b4bf8a9e9b6e765d28</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector( 0 downto  0)  </type>
      <name>PIPE_RXOUTCLK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a2c65ce7b416b073444db60bdb5e38d11</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_DCLK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>ae41c614921cd9c0bd59cafbc6f90590c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_USERCLK1_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a7b5e8c9150803d11148a8905eb798c5e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_USERCLK2_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a0efb2aa5389e4ffb1adecc081ee34cca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_OOBCLK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aa826ca06552e78c40d8da0d2e4e5dc55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic  </type>
      <name>PIPE_MMCM_LOCK_IN</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>a2cf474cd66d4ec0c957277513125f466</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9</type>
      <name>rport</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>afa32ec0dbd8853c54d30c9d546a3e3d8</anchor>
      <arglist>rport</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>cgator</type>
      <name>cgator_i</name>
      <anchorfile>classcgator__wrapper_1_1sevenx__pcie.html</anchorfile>
      <anchor>aac2155c92689f0a0bc80f402c457a100</anchor>
      <arglist>cgator_i</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3CpuSim::Sim</name>
    <filename>classRceG3CpuSim_1_1Sim.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_105</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>a299d614ea46a7664fe4406dbf6411b2b</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_106</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>a9128d120e59ac3d9990c636af3b855f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axisimmasterwrap</type>
      <name>u_mastergp</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>a54cfeb174179f67445b9f3db34181846</anchor>
      <arglist>u_mastergp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axisimslavewrap</type>
      <name>u_slavegp</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>a9f47a078c3d90843ea195c088ad3d897</anchor>
      <arglist>u_slavegp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axisimslavewrap</type>
      <name>u_slaveacp</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>a14d384ca0aec9ec22685dfdf32ae49e9</anchor>
      <arglist>u_slaveacp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axisimslavewrap</type>
      <name>u_slavehp</name>
      <anchorfile>classRceG3CpuSim_1_1Sim.html</anchorfile>
      <anchor>afcab9edfa623c683a4ae677935158343</anchor>
      <arglist>u_slavehp</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmCore::STRUCTURE</name>
    <filename>classDtmCore_1_1STRUCTURE.html</filename>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClk</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aef384c95d1bdf95675a888e03fac72ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClkRst</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad2aab81323addeae822877b3d2ee29ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125Rst</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acee2729b33008e33a873b0c821ea9de8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200Rst</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a127cc43478985ede8087cb743d987e53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClk</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc55d98a00096055087eee79cdc3eba1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClkRst</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a771c047e031429cd65dcb49ad76c2657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>idmaState</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2b14f256b0536498d97412c372457ddc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaObMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a0abc06a07a6c7af76294343572c06b0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaObSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a21e861e9f191e52647d40398efd6ec0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaIbMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acae26e93f1352a7b21a9b0c2f4c8ccef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaIbSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a85f54a70597100af08f53efec77d2738</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2c5ed4d3d809c6bf45ea453603227a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc67cb5d0397191064932dcc77d605ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a822a67151be27a4c076780a03360cd75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a60f76e1c24320fbef37c62e876ae7aa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>pcieAxilReadMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a185294a12a9bb1878f21c50a3fc615af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>pcieAxilReadSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a730e418a3fc3cf070e8104b6c50ab52e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>pcieAxilWriteMaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a4be5c07794519eae9e571ec516eae4e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>pcieAxilWriteSlave</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aa9f7983312f2a8115e6c71c53beb6861</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthTxArray( 1 downto  0)  </type>
      <name>armEthTx</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a8f40529bdb842e87ac66b109605b8aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthRxArray( 1 downto  0)  </type>
      <name>armEthRx</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a1c6754f74e23eb2720f5082a31f1a299</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>armEthMode</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a67308ba402a38602eb3c72064a45448c</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitecrossbar</type>
      <name>u_axicrossbar</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a136e1eda9c9ad19845913439e895e480</anchor>
      <arglist>u_axicrossbar</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqPcieMaster</type>
      <name>u_zynqpciemaster</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a18a2e02b5a79cea43a54b1c1544d7ef0</anchor>
      <arglist>u_zynqpciemaster</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqEthernet</type>
      <name>u_zynqethernet</name>
      <anchorfile>classDtmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aad2a17d04b736e800aafe4c413cbb7cf</anchor>
      <arglist>u_zynqethernet</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobDataSource10b::STRUCTURE</name>
    <filename>classCobDataSource10b_1_1STRUCTURE.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_4</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>abdf94a8076dc9db7d60ef60aef630a2a</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_5</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a5b0fc56f8d9ab90961bab4e0c3c5262f</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>txCount</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>ae232bde81ce0867518577f5accdd0a49</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txEnable</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a37541ca69c14efe2bb108368873f382b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>outBit</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a68a659a116f5f946a6a9136c8e7423c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>codeVal</name>
      <anchorfile>classCobDataSource10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a88f9a7b4471c29df9d244cfc0aacea57</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobOpCodeSink8Bit::STRUCTURE</name>
    <filename>classCobOpCodeSink8Bit_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_6</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>ab4b746cb105b350a94478699a40e904f</anchor>
      <arglist>configClk,configClkRst</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_7</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a13d747d543badcf3b545ffce2a8ecf78</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_8</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a670b74129a09a0dc0ce58a78dd9a2800</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_9</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a86529a2d9f6f74541430f1f0a36b0e8b</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>delayLd</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>aeba329cbcff0d02d9a2d5ba99c7bfce7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>delayLdRst</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a778f8b44fbd654c69c17d9db536b882b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 4 downto  0)  </type>
      <name>delayValue</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a6b810ee98086848edbfa3d070379fbd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>inBit</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a5491a56e3b9c334d5319d8492d9cc0d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 23 downto  0)  </type>
      <name>shiftReg</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>ac364ebf4ab999393923bef3b4dd16a4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>intIdleCnt</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>afedd6c69f02f30d8a66641b76edc709d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>intErrorCnt</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a19cb43d5dc1de5d95c2e1963f06b51b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>intCode</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>adbda3ccc6a758914d991d48b63acf444</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intCodeEn</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a0ecf296c1e257a3007668f4ebad1ad58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intCodeErr</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a35e2f85045b5cd9949f6791596428e0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>IDELAYE2_inst:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a30af8f6d4627ef52a9a314175fdf3056</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_statussync</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a53dcc633bf748afb5d0ab10e80ab6a60</anchor>
      <arglist>u_statussync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelaye2</type>
      <name>idelaye2_inst</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>ac5360a6e69d74ed668909bd57454845c</anchor>
      <arglist>idelaye2_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_ldrstgen</name>
      <anchorfile>classCobOpCodeSink8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a6d396cc882e001bf60f8cd46d76c238e</anchor>
      <arglist>u_ldrstgen</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiStatus::structure</name>
    <filename>classPpiStatus_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_46</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>aeaa2150202ea76090be486db485f23b9</anchor>
      <arglist>statusClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_47</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a439c219ee14eb713294a99f0531508f8</anchor>
      <arglist>statusClkRst,r,intIbCtrl,swReqEdge,statusSendEdge,offlineAckEdge,statusWords</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>swReqIn</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a29192f5069563bc4ac276e51fd637271</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>swReqEdge</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a1e9319f24a71109878f55cd6477eb8ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>intIbMaster</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a9dff083818c3caab065b879aff678506</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>intIbCtrl</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a84be0e9cf1b032ff4104a064fdfbb6e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>statusSendGen</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a47ed473bbbfd9eaba9891a6f76e863d6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>statusSendEdge</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a836f1b346f54757e97517226cbcd9cd1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>offlineAckEdge</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>ae9773076fe414a5ee0d3265215b346dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(S_IDLE_C,S_WAIT_C,S_FIRST_C,S_MESSAGE_C,S_LAST_C)</type>
      <name>StateType</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a9e764f2e9e65d2a5575e08cf58e962b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv64Array(   NUM_STATUS_WORDS_G- 1 downto  0)  </type>
      <name>statusWords</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>ad83b5a0e6fa4567a83639d17cdcf20ea</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>statusCause</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a31da28ef4f82022e4fff887f2d5a2751</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 4 downto  0)  </type>
      <name>count</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a3f2a1eb5cc26f3260332fdaced0dbcd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(statusWords  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),statusCause  =&gt;( others =&gt; &apos;0&apos;),count  =&gt;( others =&gt; &apos;0&apos;),state  =&gt;   S_IDLE_C,intIbMaster  =&gt;   AXI_STREAM_MASTER_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>abb00d3e895cb0a4884de994c35774de5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeroneshotvector</type>
      <name>u_swsync</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>a1a33ce4a97b887a25fc08bb6fadf6726</anchor>
      <arglist>u_swsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_outfifo</name>
      <anchorfile>classPpiStatus_1_1structure.html</anchorfile>
      <anchor>ac3fbcd79be91c4dfa4604a91ea2f2eb0</anchor>
      <arglist>u_outfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiPgpArray::structure</name>
    <filename>classPpiPgpArray_1_1structure.html</filename>
    <member kind="constant">
      <type>AxiLiteCrossbarMasterConfigArray  :=   genAxiLiteConfig(   NUM_LANES_G,   AXIL_BASE_ADDRESS_G, 16, 12)</type>
      <name>AXIL_CONFIG_C</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a70fc44f4c22c5c9f9f8d4f71abd70356</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>intAxilWriteMasters</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a8c61c43931eba62a24f86e69b1a4affa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>intAxilWriteSlaves</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a00c65e90ffc6b4071fc5de6b28767dce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>intAxilReadMasters</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a28f4c8155bc7670627c0d0933c63ef4f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>intAxilReadSlaves</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>adfe7b0fbefee01233d984073eb89df45</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>locIbMaster</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a63cf6b1c062491cd69e949e86579a7a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>locIbSlave</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>aa113fcfbe2ae5d56e04103559be8de48</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>locObMaster</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>ae112d07a7af5e2bc2f4f9592a8c9895b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   NUM_LANES_G- 1 downto  0)  </type>
      <name>locObSlave</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a254f7ac52d9764b425072d86aea55b71</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intIbMaster</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a8061e86a4e1ac3997bb202517286be9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitecrossbar</type>
      <name>axilitecrossbar_1</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>ac4ad5ae5c1f9b175b190f39d7a7d8ce9</anchor>
      <arglist>axilitecrossbar_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdemux</type>
      <name>u_obdemux</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a148cff4a41025efc67a39c2212ebdb82</anchor>
      <arglist>u_obdemux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreammux</type>
      <name>u_ibmux</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a71843dea13f099ef5be007eda3374035</anchor>
      <arglist>u_ibmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiMonitor</type>
      <name>u_ppimonitor</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a80f8c87a16b962ef711383c05e3bcf62</anchor>
      <arglist>u_ppimonitor</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiPgpLane</type>
      <name>u_ppipgplane</name>
      <anchorfile>classPpiPgpArray_1_1structure.html</anchorfile>
      <anchor>a1a213a0fe537108c55432b230b21e998</anchor>
      <arglist>u_ppipgplane</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobDataSink10b::STRUCTURE</name>
    <filename>classCobDataSink10b_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_0</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a20c91e6f564aeb00708e2f4ec1bafc85</anchor>
      <arglist>configClk,configClkRst</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_1</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a184b80f3479c9b99cbd55038cb9ca79a</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_2</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>aa75392a2fdbed0c8eaf4d9c241149e4c</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_3</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>af978c2b9ecf5fd37f611e985e54c0c47</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>delayLd</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>aeba329cbcff0d02d9a2d5ba99c7bfce7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>delayLdRst</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a778f8b44fbd654c69c17d9db536b882b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 4 downto  0)  </type>
      <name>delayValue</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a6b810ee98086848edbfa3d070379fbd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>inBit</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a5491a56e3b9c334d5319d8492d9cc0d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>shiftReg</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>aa84f9d7e95035cef36f123227c64095a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>intIdleCnt</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>afedd6c69f02f30d8a66641b76edc709d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>intErrorCnt</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a19cb43d5dc1de5d95c2e1963f06b51b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 9 downto  0)  </type>
      <name>intData</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a2e6a587bcc0de1253f0797139bf1262d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intDataEn</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a2aa627d91ac2ea20ffed9a6e9b924dd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intDataErr</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>af6addf73868856603cb0f84818cc49dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dataBlockCnt</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a13c3df9cc612d67c1f85c4df6d6921df</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>IDELAYE2_inst:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a30af8f6d4627ef52a9a314175fdf3056</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_statussync</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a53dcc633bf748afb5d0ab10e80ab6a60</anchor>
      <arglist>u_statussync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelaye2</type>
      <name>idelaye2_inst</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>ac5360a6e69d74ed668909bd57454845c</anchor>
      <arglist>idelaye2_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_ldrstgen</name>
      <anchorfile>classCobDataSink10b_1_1STRUCTURE.html</anchorfile>
      <anchor>a6d396cc882e001bf60f8cd46d76c238e</anchor>
      <arglist>u_ldrstgen</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmTimingSourceV2::STRUCTURE</name>
    <filename>classDtmTimingSourceV2_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_23</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a972775d34c5d7186d5eeb7381c396406</anchor>
      <arglist>txDataEn,txData,regCodeEn,regCode,intTxReady</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_24</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aa148266de6713eed56f92ece5ad7f26f</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_25</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a1675a2f79299e9ac6857842ee24af900</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_26</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ab1d98c71d7da8a213e6658d7f7f0dabf</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_27</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a10b8e66e0bcf8a70da40e3782568c6b0</anchor>
      <arglist>axiClkRst,axiReadMaster,axiWriteMaster,r,fbStatusErrorCnt,fbStatusIdleCnt,rxCountSync,txCountSync</arglist>
    </member>
    <member kind="signal">
      <type>slv( 2 downto  0)  </type>
      <name>dpmClk</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a3d2f3ded815350da3cae604ba0de11ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv10Array( 1 downto  0)  </type>
      <name>intTxData</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a81bb85feb18a0e580536e4a555a93d89</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>intTxDataEn</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4caba49e437f0c152f5f2e8c35c3f904</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>intTxReady</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae5c39f14422672851be4ca1d453ff166</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 1 downto  0)  </type>
      <name>txCount</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4cf959f8f09ab77f6d067805e2e7ba64</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 1 downto  0)  </type>
      <name>txCountSync</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a2b7fef5f45bffa2554986f087c1f378a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv10Array( 7 downto  0)  </type>
      <name>intRxData</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aa6d5b3d3eae662c3d1a97a264f9c30af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>intRxDataEn</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a44145605328bed3417b291439fc81e62</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 7 downto  0)  </type>
      <name>rxCount</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ad735cfc467d494105562675638fbfe04</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 7 downto  0)  </type>
      <name>rxCountSync</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4c27352fe11bd9bd55c1273805be2e4a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 7 downto  0)  </type>
      <name>fbStatusIdleCnt</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a03c98e5eb7a51b7045c50e3b3021ff46</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 7 downto  0)  </type>
      <name>fbStatusErrorCnt</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>adc1a785ef736a08318f5b257e9aa5ca5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv10Array( 1 downto  0)  </type>
      <name>regCode</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aa73fff1d1cda8c5eb98934345d739764</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>regCodeEn</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>adc58ee544d88950a92138535b0423583</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>dpmFb</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae21cca5eb733f2499ea5fb2d6ea6ac3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>countReset</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae1922817ebc709f28722e2527c761a19</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>fbCfgSet</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a14945e8b48f5b98d589e45abfa51f91e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv5Array( 7 downto  0)  </type>
      <name>fbCfgDelay</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aea6abcbf96780520795c2dd0df863964</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv10Array( 1 downto  0)  </type>
      <name>cmdCode</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a91a2b74a8920bc14c976f2480c9d81cb</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>cmdCodeEn</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>abcf729f71515a452f95d50338de4ffea</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axiReadSlave</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ad35e9ecd741388972b3dc0928cfeeb48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axiWriteSlave</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4fc7fe5760abd8c04e3cb728b8edd6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(countReset  =&gt; &apos;0&apos;,fbCfgSet  =&gt;( others =&gt; &apos;0&apos;),fbCfgDelay  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),cmdCode  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),cmdCodeEn  =&gt;( others =&gt; &apos;0&apos;),axiReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axiWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a643045894a7fccb099e24d89112348e0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_DtmTimingDlyCntrl:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae37a6c5bf7f59b380a84b786267f7f68</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelayctrl</type>
      <name>u_dtmtimingdlycntrl</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aaa66ed28d59d766560cd9115ed07e117</anchor>
      <arglist>u_dtmtimingdlycntrl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>oddr</type>
      <name>u_clkgen</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aaaf88661794cc269ff1076fa5451e91b</anchor>
      <arglist>u_clkgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obufds</type>
      <name>u_dpmclkout</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a52617811402252e4c4fd4a986759b936</anchor>
      <arglist>u_dpmclkout</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobDataSource10b</type>
      <name>u_cobdatasource</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>af4683b191f59623ab36096708fb352be</anchor>
      <arglist>u_cobdatasource</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obufds</type>
      <name>u_opcodeclkbuf</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ab14b26c4bad20ea4bace218dc510be0b</anchor>
      <arglist>u_opcodeclkbuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_txdatacntsync</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a01599054dfe6a1fd0c4116f980cffbf9</anchor>
      <arglist>u_txdatacntsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds</type>
      <name>u_dpmfbbuf</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>abc04767193b2e28a849c3bb1816ae0c8</anchor>
      <arglist>u_dpmfbbuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobDataSink10b</type>
      <name>u_cobdatasink</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aed7d53606575d1443c80463d4cf55718</anchor>
      <arglist>u_cobdatasink</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_rxdatacntsync</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a1df30cb9e11c7ffa8bd415ca59d25ec2</anchor>
      <arglist>u_rxdatacntsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_countrstgen</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a038d6443079f12fb4987a7822ae16759</anchor>
      <arglist>u_countrstgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_cmddatasynca</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a0702d5d85d679385bb21294e08a7accf</anchor>
      <arglist>u_cmddatasynca</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeredge</type>
      <name>u_cmdsynca</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>af4c272b2412eeec0fd17e348e8724a2a</anchor>
      <arglist>u_cmdsynca</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_cmddatasyncb</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>acf6e1f5b99b7d897a39749ea33ae8e5a</anchor>
      <arglist>u_cmddatasyncb</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeredge</type>
      <name>u_cmdsyncb</name>
      <anchorfile>classDtmTimingSourceV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a221a66ec69fb28ffdef6672de5fe24f0</anchor>
      <arglist>u_cmdsyncb</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PgpToPpi::structure</name>
    <filename>classPgpToPpi_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_57</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a3eebd774159309ddb2210ff491719737</anchor>
      <arglist>ppiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_58</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a041a667b03c6ed0a9d899cca102121f7</anchor>
      <arglist>dataAFull,headerAFull,intIbMaster,ppiClkRst,ppiState,r</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_59</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ae45ce7badd3fedd46e7bc1f033c3178a</anchor>
      <arglist>headerIn</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_60</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a73c4b96321da43da98acaaf80146fcec</anchor>
      <arglist>headerOutSlv,headerOutValid</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_61</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ae28b1c5a70b97b31b427a66058ef062c</anchor>
      <arglist>ppiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_62</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a8b83890c7f4ba8a2fd6218a763a47757</anchor>
      <arglist>dataOut,headerOut,intOverflow,intPause,ppiClkRst,regIbSlave,rm</arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(PPI_MAX_FRAME_SIZE_G  )</type>
      <name>BYTE_COUNT_BITS_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>add6c64a72a7b04b5dc8fb0b6c7a5c716</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   BYTE_COUNT_BITS_C+ 7</type>
      <name>HEADER_DATA_WIDTH_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a520cbecffbefd227f14b8c5bbcc7c066</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>HeaderFifoType</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a333385a6885643593625e27b9f03f461</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>dest</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a6307af7f84edec6a16819046d6e26bda</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>sof</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>afe2b699459c583ec7f8a3d2eae570141</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eofe</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a65e8eb3f515b16d8a7c6c04750377ba0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   BYTE_COUNT_BITS_C- 1 downto  0)  </type>
      <name>byteCnt</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a9e2583932546ecbf16713339ec074633</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eof</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a49b29e8b719c32bc39497fa0b79c35d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>valid</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aaed19ee161f265236ebe3c6dd078fac1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>HeaderFifoType  :=(dest  =&gt;( others =&gt; &apos;0&apos;),sof  =&gt; &apos;0&apos;,eofe  =&gt; &apos;0&apos;,byteCnt  =&gt;( others =&gt; &apos;0&apos;),eof  =&gt; &apos;0&apos;,valid  =&gt; &apos;0&apos;)</type>
      <name>HEADER_FIFO_INIT_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a03a78fa8ac846ba4b1d978c059ff3874</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>HeaderFifoType  </type>
      <name>headerOut</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa2d85d06b891b5cc8a12fded378a72f1</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>HeaderFifoType  </type>
      <name>headerIn</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa4865e0642d418174d76c221db3d1914</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   HEADER_DATA_WIDTH_C- 1 downto  0)  </type>
      <name>headerOutSlv</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a964b8c1169a5b820424ac4bef1fc92b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>headerOutValid</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ab3ed4b190bd0a8cdb6891cfff7bc0273</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   HEADER_DATA_WIDTH_C- 1 downto  0)  </type>
      <name>headerInSlv</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a5a97fcf2b0b8bfa71805b99cb1457db2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>DataFifoType</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a94db62b1d2e5002b08d9a672faccec71</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 63 downto  0)  </type>
      <name>data</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ac357094201f2fc6b36b6d8a576423dd5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>DataFifoType  :=(data  =&gt;( others =&gt; &apos;0&apos;),valid  =&gt; &apos;0&apos;)</type>
      <name>DATA_FIFO_INIT_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a065406b5f7a108dd11b04db614ef3831</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>DataFifoType  </type>
      <name>dataOut</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a687a4bd25b73af6eaaa2512675c0f39e</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>DataFifoType  </type>
      <name>dataIn</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a508de348d1c5a31a76f0f0c034021cce</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>headerEn</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a05b746f22908c9855773ddb5744cf76e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>dirty</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a744afe6144b0a69c3034b76f42bf353f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>HeaderFifoType  </type>
      <name>nextHeader</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa1adc9636691c4aafb0a53c563c713c0</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamSlaveType  </type>
      <name>intIbSlave</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a3f0a09d30cb495f92aac2dee970864b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(headerEn  =&gt; &apos;0&apos;,dirty  =&gt; &apos;0&apos;,dataIn  =&gt;   DATA_FIFO_INIT_C,headerIn  =&gt;   HEADER_FIFO_INIT_C,nextHeader  =&gt;   HEADER_FIFO_INIT_C,intIbSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a711afec0ed6bcf172ea9454e6a290b6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,HEADER_S,DATA_S,LAST_S)</type>
      <name>MoveStateType</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a8c78c0441bea433771791f4c393dd9fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegMoveType</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a13984cc842e2dbf75828393851d5bc88</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>MoveStateType  </type>
      <name>state</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a5ff9ef57c505a4f46696b692fd1c3e02</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>overflow</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a9f2709f2a8bbd0be8e90c27e955f80bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>pause</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa83b9167ee431f9d398860112707780c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>err</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a3d76c447fa29bdf695d7ee53b01d1359</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>dataRead</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a4aed8f987e18e30993b97777ae0f6c29</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>headerRead</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a2bfcd70465055779b09cf032ca20d99f</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>regIbMaster</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aad500b546d3cc9f1c9edc325e7fc46ad</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegMoveType  :=(state  =&gt;   IDLE_S,byteCnt  =&gt;( others =&gt; &apos;0&apos;),overflow  =&gt; &apos;0&apos;,pause  =&gt; &apos;0&apos;,err  =&gt; &apos;0&apos;,dataRead  =&gt; &apos;0&apos;,headerRead  =&gt; &apos;0&apos;,regIbMaster  =&gt;   AXI_STREAM_MASTER_INIT_C)</type>
      <name>REG_MOVE_INIT_C</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ae2012c831fa34fbc7ef6fe721e297c75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegMoveType  :=   REG_MOVE_INIT_C</type>
      <name>rm</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aad9321939b6449cf50673ad488e9b799</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegMoveType  </type>
      <name>rmin</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a757b46a4663e7afea2679365152327a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intIbMaster</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a8061e86a4e1ac3997bb202517286be9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>regIbSlave</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a8aa875627a1c704821d0c1c9ac934ec4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>iaxisIbCtrl</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a7e067371de9a3201b7e86201ac8a3348</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intOverflow</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ace29a4e5534eca7a4f1e021a431ed44c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intPause</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a1dd0b70e8e61a023b152581cfeffb8a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>headerAFull</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a269c006d31c3b4f44fb2ab815104f061</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dataAFull</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a46d35a087eb3b427918b3736d69113f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifo</type>
      <name>u_inputfifo</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a2e2a41aba6f1b17f38ed3747d849600a</anchor>
      <arglist>u_inputfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeroneshot</type>
      <name>u_syncoverflow</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa0e54feda438511244c60a0688a56603</anchor>
      <arglist>u_syncoverflow</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeroneshot</type>
      <name>u_syncpause</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>aa9152fd36419cf0d6c45602d7956c2a0</anchor>
      <arglist>u_syncpause</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_headfifo</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a67eed5a5152d96b5a4e20e8b33e1138a</anchor>
      <arglist>u_headfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_datafifo</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>ab88b27eda4077ee376e00b23c6476828</anchor>
      <arglist>u_datafifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreampipeline</type>
      <name>u_pipe</name>
      <anchorfile>classPgpToPpi_1_1structure.html</anchorfile>
      <anchor>a5b07930e2c90a4bca6f2b39abc6c9051</anchor>
      <arglist>u_pipe</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiMonitor::structure</name>
    <filename>classPpiMonitor_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_37</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>af29cad30ea4c96316aadb1b5eba26924</anchor>
      <arglist>ppiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_38</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a93b4fe242de8d81b13a37a1a6fb39638</anchor>
      <arglist>r,ppiClkRst,ppiIbMaster,ppiIbSlave</arglist>
    </member>
    <member kind="constant">
      <type>natural  :=   DEST_CNT_G*   SUB_CNT_G</type>
      <name>TOT_COUNT_C</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a8d5a48805c228266838a2883454dec98</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>inFrame</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>aa6e9d6ee081321fee20a07cec6595453</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   TOT_COUNT_C- 1 downto  0)  </type>
      <name>chanInFrame</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a216e36d3a8c153923c4557023355c485</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>currDest</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a719c0dd9faffcd258fe70576489a88fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>currSub</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>abe239a72bb7eb25054d7ed38494e3e7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>currFirst</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a3fbf6ca154e637f27d416512ef4769e3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>currValid</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a519e0dc6814f433b277c4bab48347489</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>currEOF</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a36d3429c172bdb6fd57062bd6fd3655f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>errorDet</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a8251ceef495c0695cb82631e66166e1c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>errorDetCnt</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a57ea84c9d7184068a255d024cb4dd685</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(inFrame  =&gt; &apos;0&apos;,chanInFrame  =&gt;( others =&gt; &apos;0&apos;),currDest  =&gt;( others =&gt; &apos;0&apos;),currSub  =&gt;( others =&gt; &apos;0&apos;),currFirst  =&gt;( others =&gt; &apos;0&apos;),currValid  =&gt; &apos;0&apos;,currEOF  =&gt; &apos;0&apos;,errorDet  =&gt; &apos;0&apos;,errorDetCnt  =&gt;( others =&gt; &apos;0&apos;))</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>acff0fdefc35a290254ff45ddbb0e70fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiMonitor_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqPcieMaster::structure</name>
    <filename>classZynqPcieMaster_1_1structure.html</filename>
    <member kind="function">
      <type>slv</type>
      <name>toSlv</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>af15211066ab6cfe04326e1d5e91777f2</anchor>
      <arglist>cfg: PcieCfgOutType  </arglist>
    </member>
    <member kind="function">
      <type>PcieCfgOutType</type>
      <name>toPcieCfgOutType</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a772052b99312c3da8a8f59a0c1c20ceb</anchor>
      <arglist>vector: slv(   PCIE_CFG_OUT_SIZE_C- 1 downto  0)  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_197</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a19dbdbe258de572e414880ac55ec7329</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_198</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ac43ad4ecb1d55511e54f8c85983cf10c</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_199</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a0ed46c24eef61e4870a3ec4ce3b55583</anchor>
      <arglist>axiClkRstInt,axiReadMaster,axiWriteMaster,cfgSync,intResetL,linkUpSync,pciClkRstSync,phyLinkUpSync,r,rdFifoDout,rdFifoValid</arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>PcieCfgOutType</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ab009b7143563e4e694b844861e41594a</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>status</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4d82dc5944a8c237d43eb6eeb354fc33</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>command</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a47ea0403ec91ae22dd8f2c7f4044dfcb</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>dStatus</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a405a3fc9806eaf93a940001a1860d2b4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>dCommand</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ac6d03da36f5a4620902e34ac5f2cae68</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>dCommand2</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>adfd4df9d86358d1ecdb76daabf1a0338</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>lStatus</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ade4c8a6a32640f7fca8f0adc8b0e416d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>lCommand</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>acdda42e5fc3cdae509bf6d8170baa10d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>pcieLinkState</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4cdf833c23d0c3eb88fe3177ef8f0d64</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>pmcsrPmeEn</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4aa5defc232de11fe06fde7327c7e6fd</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>pmcsrPowerstate</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a06906afde2e43fc7e20dbce7e39ad326</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>pmcsrPmeStatus</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a98001d1ce3392dc99c8538502b6ca726</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>receivedFuncLvlRst</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a85394bcb1e72fcefcae5ab93b5677a28</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 120</type>
      <name>PCIE_CFG_OUT_SIZE_C</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a11b7adb4604a30405638e4f25aa83b8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>pciRefClk</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a5bb15d1de9fc4888c6002b3f7a65ce77</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 94 downto  0)  </type>
      <name>wrFifoDout</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>aa5d639c496822477888171a1405eb800</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>wrFifoRdEn</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a17e0a654d112d45330c86136735da886</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>wrFifoValid</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a3f0ad7d171cfb3f7ac91afcb3500ed83</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 94 downto  0)  </type>
      <name>rdFifoDin</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a448b282da1450e1c64da2f668a222ddc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 94 downto  0)  </type>
      <name>rdFifoDout</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a6b1714b0360f469a05e3d0c2d6698aa0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rdFifoWrEn</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ab3e371ed7bca8c118c7ed450ec56685b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rdFifoFull</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4a88e9b97bb6d040af73e80de002935f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rdFifoValid</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a2c69536e84988ab4c7647256dcbee691</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>pciClk</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a6f389205bed6e8932c775b2f20a2fdbb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>pciClkRst</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ac63a25d34d591593b112924df0ea2f53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 5 downto  0)  </type>
      <name>txBufAv</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>aee1696e5ba97d9298222d6eb4e8f5a17</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txReady</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4fc2e6f780f48a7aaff9b64518886f3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txValid</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ac7c52445f3846132fc0b2174c958799a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rxReady</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ad6a58811f972e999e5af54bca39a5bc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rxValid</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4af53ad9cad79f766fdb3f9adc4f5ba8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>linkUp</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a6532719835cd6b5b2cf0596b78915629</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>PcieCfgOutType  </type>
      <name>cfg</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a1c648f2bd7af04af1443fc46ec995175</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>PcieCfgOutType  </type>
      <name>cfgSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a532b882595baf9a351fbeff4a01bc957</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PCIE_CFG_OUT_SIZE_C- 1 downto  0)  </type>
      <name>cfgSyncSlv</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a8f503d0880dcdc00dc4660c3ff290a35</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>phyLinkUp</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>abc4390e5dfac61d408248d9ba654eeb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 0 downto  0)  </type>
      <name>pciExpTxP</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4fa97787b35198173506ddf077f68f60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 0 downto  0)  </type>
      <name>pciExpTxN</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a22c23fc02b52fb37607a6afd753525b2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 0 downto  0)  </type>
      <name>pciExpRxP</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>adcd7ac3110cc0921464809761adca7ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 0 downto  0)  </type>
      <name>pciExpRxN</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ace6ed1ee3b8d37e46434b84533199e4d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intResetL</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>abf45eea2bcd4a331424155084be34b29</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  := &apos;1&apos;</type>
      <name>axiClkRstInt</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ad5cdf11b2990247ae4efa095a5b949f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 94 downto  0)  </type>
      <name>wrFifoDin</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>aae9f121907e3c854334730f18f6fb605</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>wrFifoWrEn</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>af17193178709b065eb5fd376d04be2f4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>rdFifoRdEn</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a37496541bed65e49e8f046ec5b111051</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>cfgBusNumber</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a96c42d25408cd79397e7d08da9e15e48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 4 downto  0)  </type>
      <name>cfgDeviceNumber</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a0150120eaa4e9e8d0841a2b0ae43dec0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>cfgFunctionNumber</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>af0aeec713a992ab46a52d662ce308102</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>remResetL</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a67100e51474a389bf66a9b32956a230a</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>pcieEnable</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a17e641cee17b82db9a72dda501245b08</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axiReadSlave</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ad35e9ecd741388972b3dc0928cfeeb48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axiWriteSlave</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4fc7fe5760abd8c04e3cb728b8edd6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(wrFifoDin  =&gt;( others =&gt; &apos;0&apos;),wrFifoWrEn  =&gt; &apos;0&apos;,rdFifoRdEn  =&gt; &apos;0&apos;,cfgBusNumber  =&gt;( others =&gt; &apos;0&apos;),cfgDeviceNumber  =&gt;( others =&gt; &apos;0&apos;),cfgFunctionNumber  =&gt;( others =&gt; &apos;0&apos;),remResetL  =&gt; &apos;0&apos;,pcieEnable  =&gt; &apos;0&apos;,axiReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axiWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a90b393635e1d8b1b33b6e5d666897d82</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>phyLinkUpSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a6ad403046e15c9d9fdab230100644bf7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>linkUpSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a278cd4268ec89ede85b0c335f48fd45d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>pciClkRstSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a9648c7e30d9d5ce7bb9adabeceee0df8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>cfgBusNumberSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4d2c1eae0b022dbd8d9a7c053bb34826</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 4 downto  0)  </type>
      <name>cfgDeviceNumberSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a440e9a27e7e84bf68f51b6a934f3d246</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 2 downto  0)  </type>
      <name>cfgFunctionNumberSync</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4c52aaaafde3fbbdfffd947c082355f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>INIT</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a5eaad018a2507ece90d5f665c1df4a92</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>axiClkRstInt:signal is    &quot;1&quot;</type>
      <name>INIT</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ab322a7cd640b4bde5d0868437173d779</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds_gte2</type>
      <name>u_pcirefclk</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ae550a809ffc61808b3459b13e6d0cec4</anchor>
      <arglist>u_pcirefclk</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>rstsync_1</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>ae9d97c6f0f013b25345c62570393c98f</anchor>
      <arglist>rstsync_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>synchronizerfifo_2</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a4cfc14bf3c214dcf3f82f09deafcc69b</anchor>
      <arglist>synchronizerfifo_2</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizer</type>
      <name>synchronizer_1</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a98e3735695615351b396d6f81ad9d021</anchor>
      <arglist>synchronizer_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>synchronizervector_1</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>aaa175f583288da93509764362a404834</anchor>
      <arglist>synchronizervector_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>synchronizerfifo_1</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a42d693eacb5043831849d36e51bc7d22</anchor>
      <arglist>synchronizerfifo_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_writefifo</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a6c1bd36941d25e713fc87ad2a884bf31</anchor>
      <arglist>u_writefifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_readfifo</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a9c550433a2cf0b2dea58208be4b89715</anchor>
      <arglist>u_readfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9</type>
      <name>u_pcie</name>
      <anchorfile>classZynqPcieMaster_1_1structure.html</anchorfile>
      <anchor>a1b03801b154fb176e0c205629c2ea8cd</anchor>
      <arglist>u_pcie</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiInterconnect::structure</name>
    <filename>classPpiInterconnect_1_1structure.html</filename>
    <member kind="constant">
      <type>natural  := 16</type>
      <name>NUM_INT_SLOTS_C</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a37142c1e977ec2dca09381d5a47dd1a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   NUM_INT_SLOTS_C- 1 downto  0)  </type>
      <name>intIbMaster</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>afcd039abc38e59bc765824ecf0b87229</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   NUM_INT_SLOTS_C- 1 downto  0)  </type>
      <name>intIbSlave</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a11319dd941b21274b813316d3a585641</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray(   NUM_INT_SLOTS_C- 1 downto  0)  </type>
      <name>intObMaster</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>abfb8820c3618f40b5adaaa0f702d5607</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray(   NUM_INT_SLOTS_C- 1 downto  0)  </type>
      <name>intObSlave</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a2d5a62803c4f8317d81de21e51d4d1d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdemux</type>
      <name>u_obdemux</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a148cff4a41025efc67a39c2212ebdb82</anchor>
      <arglist>u_obdemux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreammux</type>
      <name>u_ibmux</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a71843dea13f099ef5be007eda3374035</anchor>
      <arglist>u_ibmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiStatus</type>
      <name>u_ppistatus</name>
      <anchorfile>classPpiInterconnect_1_1structure.html</anchorfile>
      <anchor>a28f2a8fd3042d76e138208b0617aafbb</anchor>
      <arglist>u_ppistatus</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Clocks::structure</name>
    <filename>classRceG3Clocks_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_93</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a46ad8f295c96305287aa0eae06d5363b</anchor>
      <arglist>fclkClk0,fclkRst0</arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ddmaClk</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a87ddb88935a246270a983d1fe1ec40b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>idmaClk</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a0c6ec40a0a385a6f665d867a4cf905dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dsysClk125</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a84c02e579075ebed8b8cd45f0bfe4051</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dsysClk200</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a7aca3e58cd727c02f300610ba70865dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>clkFbOut</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a7712039a6569fd29810f4c72b1ea3b39</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>mmcmLocked</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a6a2783db6ec77e49da9fbc5a9065abc9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>ponCount</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>acc3f4cf2fbda29b2febd1b1d0c4a142b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ponResetL</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>afd8967550b10e6da42c46a392c53ba7c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ponReset</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>ab54fd7795880d79f49e0a574ee9d5205</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>lockedReset</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a1d2356517aaac855d9c5219f691721da</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>mmcme2_adv</type>
      <name>u_clockgen</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a5128bd90f21cd46d1931557c4e4d0495</anchor>
      <arglist>u_clockgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>u_dmaclkbuf</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a52c07d02843219d9fb6fa9d78a0c4021</anchor>
      <arglist>u_dmaclkbuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>u_sysclk200buf</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>ab7f419637e31c1f8a4e11df6a95e78fa</anchor>
      <arglist>u_sysclk200buf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>u_sysclk125buf</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a444f390c9d8fde517412ea2e06888b15</anchor>
      <arglist>u_sysclk125buf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_dmaclkrstgen</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>acd6a84dcf2a24d598983b40f10cc7b07</anchor>
      <arglist>u_dmaclkrstgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_sysclk200rstgen</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>ad94246c0e21dde1397b39e10475a348e</anchor>
      <arglist>u_sysclk200rstgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_sysclk125rstgen</name>
      <anchorfile>classRceG3Clocks_1_1structure.html</anchorfile>
      <anchor>a7a73e0c5b49175df995968179e051d99</anchor>
      <arglist>u_sysclk125rstgen</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiCompCtrl::structure</name>
    <filename>classPpiCompCtrl_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_28</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a50085d841c327914ebc2aa28a9360f7f</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_29</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a43e27cfb25ca422e9256fe0b92c3c57a</anchor>
      <arglist>r,axiRst,compValid,compSel,compDin,compFifoAFull</arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,WRITE_S,READ_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a6ec8d05ba10f19de7bfbafe5c50f0951</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>compFifoWrite</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a06589e90d9529a66be94d7b04a58a58f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>compFifoDin</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a1a52ddca38302ba73b2bd409cd47a0e0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>compRead</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>afc47c9b17c384b31231232bd6dc67339</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>srcSel</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>aae1f2eda933067823c875cab346f0227</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>srcAcks</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a099e119a6fbdbbd6b6429f4781501659</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>req</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a2e925548ed0955c3dd3a50fee2b2de8f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>valid</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a51ef4c42d1e4996f073c33c4c6170b0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   IDLE_S,compFifoWrite  =&gt; &apos;0&apos;,compFifoDin  =&gt;( others =&gt; &apos;0&apos;),compRead  =&gt;( others =&gt; &apos;0&apos;),srcSel  =&gt;( others =&gt; &apos;0&apos;),srcAcks  =&gt;( others =&gt; &apos;0&apos;),req  =&gt;( others =&gt; &apos;0&apos;),valid  =&gt; &apos;0&apos;)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>acd6fe48a0a267c2bc51ea0abf9109eb8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiCompCtrl_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiStateSync::structure</name>
    <filename>classPpiStateSync_1_1structure.html</filename>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_sync</name>
      <anchorfile>classPpiStateSync_1_1structure.html</anchorfile>
      <anchor>a5bd74059dbf3302fdda74019c80c4458</anchor>
      <arglist>u_sync</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3AxiCntl::structure</name>
    <filename>classRceG3AxiCntl_1_1structure.html</filename>
    <member kind="function">
      <type>AxiLiteCrossbarMasterConfigArray</type>
      <name>genGp0Config</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>afa4b8521a8384d2f56a547d169f8ef0c</anchor>
      <arglist></arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_84</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a3655cee91360768772d5f65e58321394</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_85</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a4b727fee6a51e9529c7acb5a5c463f3c</anchor>
      <arglist>armEthMode,axiClkRst,dnaValid,dnaValue,eFuseUsr,intReadMaster,intWriteMaster,r</arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   DMA_AXIL_COUNT_C+ 1</type>
      <name>GP0_MAST_CNT_C</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a8c1f56628c57ba7eab70b0ebeca31adb</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 5</type>
      <name>GP1_MAST_CNT_C</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a16e272b493d350c43036f0499b80bb31</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>BuildInfoRetType  :=   toBuildInfo(BUILD_INFO_G  )</type>
      <name>BUILD_INFO_C</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a34f6b52fa9204fa5f12ecb8886671682</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>Slv32Array( 0 to  63)  :=   BUILD_INFO_C.buildString</type>
      <name>BUILD_STRING_ROM_C</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>adc44b1ad7852261e9289e55cfd7918bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>midGp0ReadMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aeae577583d1ceaa20f60b858fc8c3fb1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>midGp0ReadSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a8ec3d4f17d146bfeef3e8b4c914e779a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>midGp0WriteMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a0a0697fccece02c62df058898cf37f32</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>midGp0WriteSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>acf7306357284dc47f673abed43941ade</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray(   GP0_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp0ReadMasters</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aafa8b0f5182e9015c04e4aa6a8b79bfb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray(   GP0_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp0ReadSlaves</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a60cfd170e7196b8e33d73d24f24b9751</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray(   GP0_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp0WriteMasters</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>ace311eec672f479c7a73c7fdec03dcdc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray(   GP0_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp0WriteSlaves</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a4993a3a8b308334f68753ad9838b0d35</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>midGp1ReadMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aef489f8eacd0fd33b663ccaddf1c864b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>midGp1ReadSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aadbad015b5bbd58529b3624ad2e67419</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>midGp1WriteMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aab123c9137929ef67ebd600ab98bd259</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>midGp1WriteSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a20db428f8884bdf274aee9f978325756</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray(   GP1_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp1ReadMasters</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a481cd3cd811e506f5afa9834f6a4e615</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray(   GP1_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp1ReadSlaves</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a66217f7a24eb38f8d8bcc970145453fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray(   GP1_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp1WriteMasters</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>ad83bd7c44ce403b9c5db2a06c7a51681</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray(   GP1_MAST_CNT_C- 1 downto  0)  </type>
      <name>tmpGp1WriteSlaves</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a01b217928b1bcb824ec8813e5fb5c8cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>intReadMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a80462d26522700ddd07221b37787930d</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiLiteReadSlaveType  </type>
      <name>intReadSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>ae1841e8d712ff4ca1ba35c8aa3830ab3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a28ae93d31aa40f23334ae952bacdeaf3</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiLiteWriteSlaveType  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a2bb7dd6ed6ca22e7d123eb78da4308a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 127 downto  0)  </type>
      <name>dnaValue</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a04555a93df67d7b1c6752471245e15c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dnaValid</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a924e381e60cc11827e07ff7a63e02dcc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>eFuseUsr</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>aed303adf535bdc4092a47dec8876c80e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>scratchPad</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a941f14abd2a486b1f7efe461395cf356</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelA</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a885dea2fe1cf92b09de610fea1f88160</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelB</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a6793df7b53d976f4a5ef2958550d6fb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>heartbeat</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a83e965184025be06c445cc9910b3f78c</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(scratchPad  =&gt;( others =&gt; &apos;0&apos;),clkSelA  =&gt;( others =&gt; &apos;0&apos;),clkSelB  =&gt;( others =&gt; &apos;1&apos;),heartbeat  =&gt;( others =&gt; &apos;0&apos;),intReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,intWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a9ad496d8eedd4c0655712d40fdfe2092</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axitoaxilite</type>
      <name>u_gp0axilite</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>af0db6fa1c46ded021b2296b005e34b31</anchor>
      <arglist>u_gp0axilite</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitecrossbar</type>
      <name>u_gp0crossbar</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>abb822611d509a654be781f9382868d2c</anchor>
      <arglist>u_gp0crossbar</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axitoaxilite</type>
      <name>u_gp1axilite</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>ac3ba810785f9c1c03f0805960bedbf94</anchor>
      <arglist>u_gp1axilite</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitecrossbar</type>
      <name>u_gp1crossbar</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a98860657cdc9f45af685a925fa095265</anchor>
      <arglist>u_gp1crossbar</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>devicedna</type>
      <name>u_devicedna</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>a503201112bf2450a713e937a8de42883</anchor>
      <arglist>u_devicedna</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>efuse_usr</type>
      <name>u_efuse</name>
      <anchorfile>classRceG3AxiCntl_1_1structure.html</anchorfile>
      <anchor>ae107709348fe37080f53a81e7b54d7dd</anchor>
      <arglist>u_efuse</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Dma::structure</name>
    <filename>classRceG3Dma_1_1structure.html</filename>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaPpi</type>
      <name>u_rceg3dmappi</name>
      <anchorfile>classRceG3Dma_1_1structure.html</anchorfile>
      <anchor>a72a25238632aeaa5f01e313974640164</anchor>
      <arglist>u_rceg3dmappi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaAxis</type>
      <name>u_rceg3dmaaxis</name>
      <anchorfile>classRceG3Dma_1_1structure.html</anchorfile>
      <anchor>ae058025b0ba2610c3ae1fcb7cb6f2b85</anchor>
      <arglist>u_rceg3dmaaxis</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaAxisV2</type>
      <name>u_rceg3dmaaxisv2</name>
      <anchorfile>classRceG3Dma_1_1structure.html</anchorfile>
      <anchor>a1099ea302096ec200debb483ffd86756</anchor>
      <arglist>u_rceg3dmaaxisv2</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3DmaQueue4x2</type>
      <name>u_rceg3dmaqueue4x2</name>
      <anchorfile>classRceG3Dma_1_1structure.html</anchorfile>
      <anchor>ac9e67799975326bbd45b62bbcdcd81f0</anchor>
      <arglist>u_rceg3dmaqueue4x2</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmTimingSink::STRUCTURE</name>
    <filename>classDpmTimingSink_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_12</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a372e7aca19d44600015699076b15a5d9</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_13</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a022091695afb34c7b9e8b264c6f17a9b</anchor>
      <arglist>axiClkRst,axiReadMaster,axiWriteMaster,r,statusErrorCnt,statusIdleCnt,ocFifoValid,ocFifoData,ledCountASync</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_14</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ab6d6f64a2d395719c4da88687e845af6</anchor>
      <arglist>intClk</arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>dtmClk</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a3611f84fe5d2b8bc2ab5274e36aa790a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dtmFb</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>acac9c50d6c50a70af4daa23dc3d17d5f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intClk</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ad79cff17f95140bf5caadf8e60ad17d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intClkRst</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>acc4927fe34821509ee9138c132d47dfc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intReset</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a5f4863977e5ccd4af5b025818b0b3558</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>intCode</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>adbda3ccc6a758914d991d48b63acf444</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intCodeEn</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a0ecf296c1e257a3007668f4ebad1ad58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv( 15 downto  0)  </type>
      <name>statusIdleCnt</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ae25d27173755ac02880ce59132a5bbe3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv( 15 downto  0)  </type>
      <name>statusErrorCnt</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a30a09fa8141301cb40b21225939441db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ocFifoWr</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a1dfce40f316838c35369180e929c26af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ocFifoValid</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a11b945a9e9b21cb361c833de9cb0732e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>ocFifoData</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ac50179b5e4a30c34ee38103915d290cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>ledCountA</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>af5976ca8238a6ad683960dd8af9072f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>ledCountASync</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>afa056b180f91597eaf2c44807616d44c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>ledCountB</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ac9c1190e20a6682eeee67d2e7c61ff23</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>ocFifoRd</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a67cf248c1bdf807434613d375d38e438</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>ocFifoWrEn</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a3d3045e336ab12638882e055313c55a7</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>cfgReset</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2da89b3b13616a6ced3e550e9aae5a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>cfgSet</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ae9f21113ceec506f3e8fa08909baa262</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 4 downto  0)  </type>
      <name>cfgDelay</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a8301337befa58a181089a0aec46e36b3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axiReadSlave</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ad35e9ecd741388972b3dc0928cfeeb48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axiWriteSlave</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a4fc7fe5760abd8c04e3cb728b8edd6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(cfgReset  =&gt; &apos;0&apos;,cfgSet  =&gt; &apos;0&apos;,cfgDelay  =&gt;( others =&gt; &apos;0&apos;),ocFifoRd  =&gt; &apos;0&apos;,ocFifoWrEn  =&gt; &apos;0&apos;,axiReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axiWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a06aaf84ff483e68bc501c4c1d4262dee</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_DlyCntrl:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a68307a418b99fea946bfd99088fe67de</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelayctrl</type>
      <name>u_dlycntrl</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>ad6ec0d73119c8c5a3a2d741abff87ec4</anchor>
      <arglist>u_dlycntrl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds</type>
      <name>u_dtmclk0</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>aaf7861274a01d7f3a87b6c260f20ec50</anchor>
      <arglist>u_dtmclk0</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>u_bufg</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a99cf271153d33c3ac2bc80e7bdf86ed6</anchor>
      <arglist>u_bufg</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_rstgen</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a20534f4e707ac799c1ff8443b94847bf</anchor>
      <arglist>u_rstgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds</type>
      <name>u_dtmclk1</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a2fe8435e52a257f0222d7c7ee772c3cd</anchor>
      <arglist>u_dtmclk1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobOpCodeSink8Bit</type>
      <name>u_opcodesink</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a8bf006f0402316778834ec619ac71a23</anchor>
      <arglist>u_opcodesink</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_ocfifo</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a931d2239e953af184afc6100872d5b1e</anchor>
      <arglist>u_ocfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizer</type>
      <name>u_wrensync</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>af3e4d856f3193e56ec5c8b19fedfb7a6</anchor>
      <arglist>u_wrensync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobOpCodeSource8Bit</type>
      <name>u_fbsource</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a313c38e0258e1e24da5c94434e887699</anchor>
      <arglist>u_fbsource</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obufds</type>
      <name>u_dtmfb</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>a9bb43a22a0f3e954f49b656ae9632b32</anchor>
      <arglist>u_dtmfb</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_ledcntsync</name>
      <anchorfile>classDpmTimingSink_1_1STRUCTURE.html</anchorfile>
      <anchor>aa2198a34645493ddf899da2d6ec8ddb4</anchor>
      <arglist>u_ledcntsync</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3IntCntl::structure</name>
    <filename>classRceG3IntCntl_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_102</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ab77b6404b935ffe5cd2f60c0a2dad5e3</anchor>
      <arglist>axiDmaClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_103</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a92cf7309fc21e0595257fe0b30d05a50</anchor>
      <arglist>axiDmaClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_104</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>afe05706775263f7dd31597e531bdf90c</anchor>
      <arglist>axiDmaRst,dmaInterrupt,icAxilReadMaster,icAxilWriteMaster,locSources,r</arglist>
    </member>
    <member kind="constant">
      <type>integer   range  1 to  32:= 32</type>
      <name>GROUP_SIZE_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a15fef5b0d718dfdeb874f4252191b5c7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer   range  1 to  16:= 8</type>
      <name>GROUP_COUNT_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ad484c8807bf5239c9ef3fc1e2c19c3a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   GROUP_SIZE_C*   GROUP_COUNT_C</type>
      <name>DEST_COUNT_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ad35eb9ac8cf418df2383520461122d1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   DEST_COUNT_C- 1)</type>
      <name>DEST_COUNT_BITS_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>aee1dd722ac0ef901da8aea041998a481</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   GROUP_SIZE_C- 1)</type>
      <name>GROUP_SIZE_BITS_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ab2e465ef9166f6169c60a72be0801350</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   GROUP_COUNT_C- 1)</type>
      <name>GROUP_COUNT_BITS_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a98da3e9182654c7ac6d61849194294c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   DMA_INT_COUNT_C+   USER_INT_COUNT_C+ 1</type>
      <name>SRC_COUNT_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>afa1304fe57061b7d9aac70dde717d099</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   SRC_COUNT_C- 1)</type>
      <name>SRC_COUNT_BITS_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a74d7ffae02790b51d116e17f0aaef4c9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   SRC_COUNT_C- 1 downto  0)  </type>
      <name>locSources</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ae0a9af151d3d3f45f16ba9beaae97396</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>SlVectorArray  (   GROUP_COUNT_C- 1 downto  0,   GROUP_SIZE_C- 1 downto  0)</type>
      <name>intEnable</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a938685d15192f38d9d3ad950b2023b09</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>SlVectorArray  (   GROUP_COUNT_C- 1 downto  0,   GROUP_SIZE_C- 1 downto  0)</type>
      <name>intStatus</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a994a736d2553dfb25eb6c22dd6e36663</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>SlVectorArray  (   DEST_COUNT_C- 1 downto  0,   SRC_COUNT_BITS_C- 1 downto  0)</type>
      <name>intSourceSel</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a332dc5388418dec9ef22ee76012ee50c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   DEST_COUNT_C- 1 downto  0)  </type>
      <name>intSourceEn</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>ad82cb91a3818801126ebb05bbac98312</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   GROUP_COUNT_C- 1 downto  0)  </type>
      <name>intOutput</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>aa57c4396c87a8b25648823927c89b370</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>icAxilReadSlave</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a0cca05531900dbd381f54130dfdd9f67</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>icAxilWriteSlave</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a92c58891e9de67fb7cb3fae2cb1244f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(intEnable  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),intStatus  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),intSourceSel  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),intSourceEn  =&gt;( others =&gt; &apos;0&apos;),intOutput  =&gt;( others =&gt; &apos;0&apos;),icAxilReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,icAxilWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a6150cfde8b1cb5a05e23734e6446b43d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classRceG3IntCntl_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbPayload::structure</name>
    <filename>classPpiIbPayload_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_32</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>aa9ad7305d01a4b08d2d94e4a6fadb145</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_33</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ab33baf93a7cac07ace002c959f7258ff</anchor>
      <arglist>axiRst,compAFull,ibFreeAFull,ibWorkDout,ibWorkValid,r,rdAck,rdAxisMaster,wrAck,wrAxisMaster,wrAxisSlave</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_34</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a300fe72849c222c53ef66ab0aadffb01</anchor>
      <arglist>compDout</arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   PPI_COMP_CNT_C- 1)</type>
      <name>CHAN_BITS_C</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a10f9d75d17cf15c72ddcc1950d192ec2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   CHAN_BITS_C+ 31</type>
      <name>COMP_BITS_C</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>aed4bd7ffbeef2b79a959b7b5ecca39a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,CODE_S,READ_A_S,READ_B_S,READ_C_S,WAIT_S,FREE_S,DUMP_S,COMP_S,ERR_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>abba8f3977219049124757c613d109b83</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>opCode</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a7f19577efdd409024d530955ff9969d8</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>keep</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ab894af5c64f0c8f1e25d6a2555406039</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>compWrite</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a9c570cce277f4b14b852e6a5bca8aca5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   CHAN_BITS_C- 1 downto  0)  </type>
      <name>compChan</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a4e541fa1da082667777a2e909adad6d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  1)  </type>
      <name>compData</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a772527090ed8b3dbd3b36d9277126500</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>rdError</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a7d910d97f44810635826f2561e1606c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>wrError</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ac8bb83bff320de304baae96b797bcf41</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>frameError</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a2e4035075c94ec87d9578ed55047e781</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>overFlow</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a1b7697cc1137e5728baa12da69064e34</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ibAxiError</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>afaae475b2d2de7ac207d60786b85423c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ibFreeWrite</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>adafa3e985c5dc492fc6e6059e0fc53f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 17 downto  4)  </type>
      <name>ibFreeDin</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a0492987b1d823cb0feff8c013d159a01</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ibWorkRead</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a455cecaadaae95ecfb8f3ff808ff3ff6</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiReadDmaReqType  </type>
      <name>rdReq</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ab4a97989fd3f6bb9badb2ee8724283d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiWriteDmaReqType  </type>
      <name>wrReq</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ad085055a5162cb339e9ca587e41cb6ea</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv32Array( 2 downto  0)  </type>
      <name>ibPayloadDebug</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a2fed88c3379bb3e62f0b0e0e8ecb58a3</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   IDLE_S,opCode  =&gt;( others =&gt; &apos;0&apos;),keep  =&gt; &apos;0&apos;,compWrite  =&gt; &apos;0&apos;,compChan  =&gt;( others =&gt; &apos;0&apos;),compData  =&gt;( others =&gt; &apos;0&apos;),rdError  =&gt; &apos;0&apos;,wrError  =&gt; &apos;0&apos;,frameError  =&gt; &apos;0&apos;,overFlow  =&gt; &apos;0&apos;,ibAxiError  =&gt; &apos;0&apos;,ibFreeWrite  =&gt; &apos;0&apos;,ibFreeDin  =&gt;( others =&gt; &apos;0&apos;),ibWorkRead  =&gt; &apos;0&apos;,rdReq  =&gt;   AXI_READ_DMA_REQ_INIT_C,wrReq  =&gt;   AXI_WRITE_DMA_REQ_INIT_C,ibPayloadDebug  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)))</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>acf072db1d1dea4ab8a2727f12b55496b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadDmaAckType  </type>
      <name>rdAck</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ab767426e18bae56df3e42121c9cca268</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteDmaAckType  </type>
      <name>wrAck</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a14a19f7bd0f369ea2c3b2665dea7f3c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>wrAxisMaster</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a4c3acd78ca6b9b72f6f8754947ea747a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>wrAxisSlave</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>af3082ff3455538457bb6c936889cbfcb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>rdAxisMaster</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a051ebda39c1a38295081b0b3e4ec200c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>rdAxisSlave</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a56671cbf8522595e07ce27b97a20c4db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   COMP_BITS_C- 1 downto  0)  </type>
      <name>compDin</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a26cb135d34453bf0c1a9dc0eba1b3c3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   COMP_BITS_C- 1 downto  0)  </type>
      <name>compDout</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a232a7c23e30cbfccbf5b5f77354a85dd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>compAFull</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a2a81d8f799eee6e71388a5ccf66959eb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>intWriteMaster</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a4b51f381ed692642d156f2699e03ab59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>intWriteSlave</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a4d6738ef89fd736d51f09ecfd5136805</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiCtrlType  </type>
      <name>intWriteCtrl</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a5330e79ea3b1fd1b34025222a7d1e609</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>intReadMaster</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>aa66b019169ca037f011fedb1e3d7c38f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>intReadSlave</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ac586389ab99c62d5fa807447ccd13091</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmaread</type>
      <name>u_rddma</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>aa41c9c4728e7a347c97d168021f624a1</anchor>
      <arglist>u_rddma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_ibfifo</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a5831c8b456eec92791e9f52dbeaeb690</anchor>
      <arglist>u_ibfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmawrite</type>
      <name>u_wrdma</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a89f6169834276c5665ccb78ae5a5c38d</anchor>
      <arglist>u_wrdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_compfifo</name>
      <anchorfile>classPpiIbPayload_1_1structure.html</anchorfile>
      <anchor>ab484d73bc1144385a029698cf631088a</anchor>
      <arglist>u_compfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiIbHeader::structure</name>
    <filename>classPpiIbHeader_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_30</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>acef70860974c30901e40c9f0d9e1c7dd</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_31</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a862c1e117fbbc96f0f08a763e185ffef</anchor>
      <arglist>axiRst,dmaAck,ibFreeDout,ibFreeValid,ibPendAFull,intAxisMaster,intAxisSlave,r</arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,WAIT_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a8891ff5bbb10b97fee480a63da21d5df</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 17 downto  4)  </type>
      <name>baseAddr</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a71e4ecac550705aeebf63a1b41cbfb72</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ibPendWrite</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a180d33ae6b7754684761a9953d8888ef</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>ibPendDin</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a0f9857af0d25f9bddbe80e53293d9548</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>ibFreeRead</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a094b20a6aeaab396d66a0df4d9b8b4ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ibError</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>ae4338241a7aa12a7088567e0afca03de</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv32Array( 1 downto  0)  </type>
      <name>ibHeaderDebug</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a1f17036c5ff927f4b00be44f6590f218</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiWriteDmaReqType  </type>
      <name>dmaReq</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>ab630923c6bc4078ccfc49aedc43c5152</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   IDLE_S,baseAddr  =&gt;( others =&gt; &apos;0&apos;),ibPendWrite  =&gt; &apos;0&apos;,ibPendDin  =&gt;( others =&gt; &apos;0&apos;),ibFreeRead  =&gt; &apos;0&apos;,ibError  =&gt; &apos;0&apos;,ibHeaderDebug  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),dmaReq  =&gt;   AXI_WRITE_DMA_REQ_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a0875c2ad904d91dd21720e4b91684ce5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteDmaAckType  </type>
      <name>dmaAck</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>ac072feac6cc72b2606447fe5d980f9f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intAxisMaster</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a459ca2bff502c7e13898269c449b38cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>intAxisSlave</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>aa1ff560d2588a5a5830e90f3cf3e8c98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ibFreeValid</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a2e49a048710541f194d977ded66c4761</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 17 downto  4)  </type>
      <name>ibFreeDout</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a248dcb94f7026c90c1d7dede7e136e94</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>intWriteMaster</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a4b51f381ed692642d156f2699e03ab59</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>intWriteSlave</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a4d6738ef89fd736d51f09ecfd5136805</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiCtrlType  </type>
      <name>intWriteCtrl</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a5330e79ea3b1fd1b34025222a7d1e609</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_ibfifo</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a5831c8b456eec92791e9f52dbeaeb690</anchor>
      <arglist>u_ibfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmawrite</type>
      <name>u_ibdma</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>add1e1c3a5345a54c3034b9277bee8e73</anchor>
      <arglist>u_ibdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_freefifo</name>
      <anchorfile>classPpiIbHeader_1_1structure.html</anchorfile>
      <anchor>a98c04ac6eeaedb52bafb5bfd9f078136</anchor>
      <arglist>u_freefifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet10GReg::structure</name>
    <filename>classZynqEthernet10GReg_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>comb</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a281dab0516a59ba60eec8c1156acdf2f</anchor>
      <arglist>axilClkRst,axilReadMaster,axilWriteMaster,phyDebug,phyStatus,r,statusCnt</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>seq</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a72bbc70fc4a5d3542ed50c4c98efa103</anchor>
      <arglist>axilClk</arglist>
    </member>
    <member kind="constant">
      <type>positive  := 17</type>
      <name>STATUS_SIZE_C</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a72a97882a189745b80615a056a30ac0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv(   STATUS_SIZE_C- 1 downto  0)  :=   toSlv( 3,   STATUS_SIZE_C)</type>
      <name>ROLL_OVER_C</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a31786a5741fb980652d5b4062995a3d1</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>countReset</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a1c476f8e29f421ae63ac48d4f68d10bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>phyReset</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>af42ea83cda8af1d2da4f9dcba8fffe37</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 6 downto  0)  </type>
      <name>config</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>abe19a8f1da4c61bc3ccb73d878fad862</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>pauseTime</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a967cb1b6803998091c868e53c470d9b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 47 downto  0)  </type>
      <name>macAddress</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a244912ce8044505432c80b39724acf24</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>ipAddr</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>af4bf64caded848a4779731698df96beb</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>rxShift</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>ab61d04bd425327dc46df992b2ef4bced</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>txShift</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a7292a634fa9ceed6c8885b682b9b5794</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>filtEnable</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a0068450c93216c47be458c9d20b93773</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>ipCsumEn</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a5a40a4456b5bf8121a764a15e67b1e7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>tcpCsumEn</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>aa18e61de0ec0ccca30209cd2545fcfb8</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>udpCsumEn</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>ab165d55fad0fd0e1a271d9cb8236a787</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>dropOnPause</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>af162b17fb119193612491204ac201297</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 15 downto  0)  </type>
      <name>ethHeaderSize</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a4e329887359fdc20fc8d17a39ea7c2d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axilReadSlave</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a461fe0c6eae927e61d8120da155736e1</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axilWriteSlave</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a877a7f1c1dae56ed1893b21d49755b47</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(countReset  =&gt; &apos;0&apos;,phyReset  =&gt; &apos;1&apos;,config  =&gt;( others =&gt; &apos;0&apos;),pauseTime  =&gt;( others =&gt; &apos;1&apos;),macAddress  =&gt;( others =&gt; &apos;0&apos;),ipAddr  =&gt;( others =&gt; &apos;0&apos;),rxShift  =&gt;( others =&gt; &apos;0&apos;),txShift  =&gt;( others =&gt; &apos;0&apos;),filtEnable  =&gt; &apos;0&apos;,ipCsumEn  =&gt; &apos;1&apos;,tcpCsumEn  =&gt; &apos;1&apos;,udpCsumEn  =&gt; &apos;1&apos;,dropOnPause  =&gt; &apos;0&apos;,ethHeaderSize  =&gt; x&quot;000F&quot;,axilReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axilWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a233051bcd3deebeb4fbc8f4093cba34d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>SlVectorArray  (   STATUS_SIZE_C- 1 downto  0, 31 downto  0)</type>
      <name>statusCnt</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a6974832c07515cd828a77f68eae63552</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>syncstatusvector</type>
      <name>u_rxstatus32bit</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a1ca1393c90eedcd38761a2796972c3ff</anchor>
      <arglist>u_rxstatus32bit</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_syncmac</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a6b2cf4f5492c180a53560948452019e8</anchor>
      <arglist>u_syncmac</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_syncip</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>ad2e4efb91eeba84849a4f09e6a54a995</anchor>
      <arglist>u_syncip</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_syncpause</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>aa9152fd36419cf0d6c45602d7956c2a0</anchor>
      <arglist>u_syncpause</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_syncconfig</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>a8033f0a863222213050d7086dfcb8678</anchor>
      <arglist>u_syncconfig</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_synceth</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>afa2f7358015ad070406909144e969685</anchor>
      <arglist>u_synceth</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_syncppi</name>
      <anchorfile>classZynqEthernet10GReg_1_1structure.html</anchorfile>
      <anchor>af05150812932aeadfac64d77e5736a02</anchor>
      <arglist>u_syncppi</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiSocket::structure</name>
    <filename>classPpiSocket_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_44</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a7887b8a6260469cecc5b95573fa88cca</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_45</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a8f96ec7e260faeb9f01d01042157d30d</anchor>
      <arglist>r,axiRst,axilReadMaster,axilWriteMaster,counters,debug</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 2</type>
      <name>POP_FIFO_COUNT_C</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aafb971a7ceb99bb2a2c86b7b3d4bee4e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 2</type>
      <name>PUSH_FIFO_COUNT_C</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a2f2c28ff6029908ec5253ad29d02342b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  := 8</type>
      <name>COUNT_WIDTH_C</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aadbd3963552eaf1cc7c642935b4793d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>payIbMaster</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a8d9ac825848243d2f1506b5095bfaf52</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>payIbSlave</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ac98a5936ece563786470a35f6f246fc5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>headIbMaster</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a36f21a23385a3f260f427274fb47ac8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>headIbSlave</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>afb6c3d4ec356b3f78b4cf558c9c060f5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>obHeadAxiError</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a8a4a50c925de2d0a4154eb37e3a24f43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>obPayAxiError</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aba3aafd50731e6d89b369893ca59600c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ibHeadAxiError</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a3d30b914c91e30e64baa52531a404828</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ibPayAxiError</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a380957fcb21d3332ce5ae1e6e481ccbb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>obPendMaster</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ac9fac6a661be098e96fec3fa65b4c519</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>obPendSlave</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ad83bbe85b2620328fd33468713e4ab80</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoValid</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>abb8fe22086982bd1245c9d271aa5199b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoAEmpty</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>afb8dbfe40350c1f05bc2030889fa28ad</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoAFull</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a9086e2f272e7922c8417ef24dfb69ad5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoClk</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ac0351fe19b9e6e49c128dc3af0b42831</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoRst</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a53ef88b555fe58285635b3f67b8daa44</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoWrite</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a5154fe5a12ee6da4bca8c2f898d8fe0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoDin</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ab60247f9adaf86c8dd1db66b96fc9620</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoFull</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a31cf286833125bbf04e64c8f241a2331</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   POP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>popFifoAFull</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a67110db0ed2c7890bdf28f4339b9c466</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoClk</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a53fe8a28c8ef19bf950f3386bf5dc579</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoRst</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>acd3db9adf8ad07c87131ddfe00a5fb53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoValid</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a2957a8d91a185b0e2bd4067a11e33d56</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv36Array(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoDout</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a6c5a7dccaea6b39c1d79211af63b4fc4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PUSH_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>pushFifoRead</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a74a5900b6b5407ebaee316a73f15c1aa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ibFreeWrite</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>adafa3e985c5dc492fc6e6059e0fc53f0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 17 downto  4)  </type>
      <name>ibFreeDin</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a0492987b1d823cb0feff8c013d159a01</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ibFreeAFull</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ab71d20bddd9f60e162e0a06172dfb70d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>SlVectorArray  ( 4 downto  0,   COUNT_WIDTH_C- 1 downto  0)</type>
      <name>counters</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a3a4b45b5ef99956c677972659193641c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 12 downto  0)  </type>
      <name>debug</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aa141e817b2ffd2849ff8f7af310a9c4a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>reqError</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aa9f3ef943327701f196d56e857afc91f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>RceDmaStateType  </type>
      <name>dmaState</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a0e5b2fb343099d16f9c309eeec579710</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>countReset</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a1c476f8e29f421ae63ac48d4f68d10bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axilReadSlave</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a461fe0c6eae927e61d8120da155736e1</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axilWriteSlave</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a877a7f1c1dae56ed1893b21d49755b47</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(dmaState  =&gt;   RCE_DMA_STATE_INIT_C,countReset  =&gt; &apos;0&apos;,axilReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axilWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a46f7f7b99ad9b5e8fdb858c07b983b8f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>ppi_debug</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a4f7d8fb3b32d3f746b63f0dde75769d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>BOOLEAN</type>
      <name>SYN_BLACK_BOX</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a620a472e1e38a9a065c13709be3c3498</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>ppi_debug:component is    TRUE</type>
      <name>SYN_BLACK_BOX</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>ad9913ede4210f82e551a0c7d10dd7605</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>STRING</type>
      <name>BLACK_BOX_PAD_PIN</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a85263acf3fd8cc44f8fccf0d7c5e1c7d</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>ppi_debug:component is    &quot;clk,probe0[31:0],probe1[31:0],probe2[31:0],probe3[31:0],probe4[31:0],probe5[31:0],probe6[31:0],probe7[31:0],probe8[31:0]&quot;</type>
      <name>BLACK_BOX_PAD_PIN</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a525982f6319e65af599ef90e17a45ddb</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeroneshotcntvector</type>
      <name>u_counters</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a994df7c977af1fba1909940d1b0d4a45</anchor>
      <arglist>u_counters</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitefifopushpop</type>
      <name>u_fifos</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aafa4ca9535f87aa30c1e93caffa4d191</anchor>
      <arglist>u_fifos</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiObHeader</type>
      <name>u_obheader</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>aa4112830814384966b097582b2f0fc5d</anchor>
      <arglist>u_obheader</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiObPayload</type>
      <name>u_obpayload</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a9b5d2d3f74218ce690c37b46df900c4d</anchor>
      <arglist>u_obpayload</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiIbRoute</type>
      <name>u_ibroute</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>a012f72894ff74a443406ab4d811598ae</anchor>
      <arglist>u_ibroute</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiIbHeader</type>
      <name>u_ibheader</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>adc4e668749a7b8c99c118d8ef0e65094</anchor>
      <arglist>u_ibheader</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiIbPayload</type>
      <name>u_ibpayload</name>
      <anchorfile>classPpiSocket_1_1structure.html</anchorfile>
      <anchor>abb4f86058da695a5b2ec1b2e35ddbcb4</anchor>
      <arglist>u_ibpayload</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiObHeader::structure</name>
    <filename>classPpiObHeader_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_39</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a422d4868d2589e5237c4b66ce5df652d</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_40</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>ae1f45fab10cf199066c7a597dbeb2661</anchor>
      <arglist>r,axiRst,dmaAck,obFreeAFull,obWorkValid,obWorkDout,intAxisCtrl</arglist>
    </member>
    <member kind="type">
      <type>(IDLE_S,WAIT_S,FREE_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>aa979a660a49218cc1a980e89f8729218</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>obFreeWrite</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a9bdbe43787235aecb0a5a1f49c4488ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>obFreeDin</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a220648d523703bdc8e66ba5cc95fc44e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>obWorkRead</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a76c47d078979e74a940f6963c34f3f6d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>obError</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>adb4b464a93b6a38a6fa85441f3be7c2e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>obHeaderDebug</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a8da4028a3fbe4e2727911560a03cdbbe</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>sizeMax</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>ae3b14b49222dc1b27156f803353a385b</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>sizeMin</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>ade465e9cee134fdc5750b1859ecf1f42</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiReadDmaReqType  </type>
      <name>dmaReq</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a0f9dafca1231ba02ed724c32eb3428e2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   IDLE_S,obFreeWrite  =&gt; &apos;0&apos;,obFreeDin  =&gt;( others =&gt; &apos;0&apos;),obWorkRead  =&gt; &apos;0&apos;,obError  =&gt; &apos;0&apos;,obHeaderDebug  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),sizeMax  =&gt;( others =&gt; &apos;0&apos;),sizeMin  =&gt;( others =&gt; &apos;1&apos;),dmaReq  =&gt;   AXI_READ_DMA_REQ_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a41b14832548da4f33bda9ecf983ce2e1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadDmaAckType  </type>
      <name>dmaAck</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>acf0f5c42857a473663da7d24c8602f41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intAxisMaster</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a459ca2bff502c7e13898269c449b38cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>intAxisSlave</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>aa1ff560d2588a5a5830e90f3cf3e8c98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>intAxisCtrl</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a2bdb6acb7de9ad912ec24771c002a810</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>intReadMaster</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>aa66b019169ca037f011fedb1e3d7c38f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>intReadSlave</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>ac586389ab99c62d5fa807447ccd13091</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmaread</type>
      <name>u_obdma</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a364f91797966dfb9e942d48f484468de</anchor>
      <arglist>u_obdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_pendfifo</name>
      <anchorfile>classPpiObHeader_1_1structure.html</anchorfile>
      <anchor>af2d049393aa5dea0ce4aa3cd8be4951a</anchor>
      <arglist>u_pendfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DtmTimingSource::STRUCTURE</name>
    <filename>classDtmTimingSource_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_19</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a138cd1e6f64b4f69e1e6e167567e969c</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_20</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ab7382bfc3e234720d1a51e42328b4425</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_21</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aaea4e710b65f129a931292c5e9ec601c</anchor>
      <arglist>axiClkRst,axiReadMaster,axiWriteMaster,r,fbStatusErrorCnt,fbStatusIdleCnt,fbFifoValid,fbFifoData,ocFifoValid,ocFifoData,ledCountASync</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_22</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a4f5eaf7551b16ff60b46f7331de87184</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="signal">
      <type>Slv8Array( 7 downto  0)  </type>
      <name>ifbCode</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aaf25978b6cac888e70cc7f6ea692e372</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>ifbCodeEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a32d1bb8199156748509ef5486edc5cea</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 7 downto  0)  </type>
      <name>fbStatusIdleCnt</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a03c98e5eb7a51b7045c50e3b3021ff46</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 7 downto  0)  </type>
      <name>fbStatusErrorCnt</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>adc1a785ef736a08318f5b257e9aa5ca5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>regCode</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a23bf29f9dc652bd350543f0969c37a18</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>regCodeEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aa08ff896382036654f856a4fbd497d4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>intCode</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>adbda3ccc6a758914d991d48b63acf444</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intCodeEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a0ecf296c1e257a3007668f4ebad1ad58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ocFifoWr</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a1dfce40f316838c35369180e929c26af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>ocFifoValid</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a11b945a9e9b21cb361c833de9cb0732e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>ocFifoData</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ac50179b5e4a30c34ee38103915d290cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>fbFifoWr</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ae70f906d80807edae1ed9a1b1c8ce4af</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>fbFifoValid</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a60a608c56121591ee4203c406a9cee56</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv8Array( 7 downto  0)  </type>
      <name>fbFifoData</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a67bd698720b3fc68db65c1ccf7d1f024</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>ledCountA</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>af5976ca8238a6ad683960dd8af9072f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>ledCountASync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>afa056b180f91597eaf2c44807616d44c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>ledCountB</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a9a7d30cf5aa517a07303d3f90e979291</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 2 downto  0)  </type>
      <name>dpmClk</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a3d2f3ded815350da3cae604ba0de11ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>dpmFb</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ae21cca5eb733f2499ea5fb2d6ea6ac3b</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>slv( 7 downto  0)  </type>
      <name>fbFifoRd</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ade56e53e2c5ad5bba4ddbc26bc228c46</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>ocFifoRd</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a67cf248c1bdf807434613d375d38e438</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>slv( 7 downto  0)  </type>
      <name>fbFifoWrEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a2457e25be39e88f8468344b0972c7e83</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>ocFifoWrEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a3d3045e336ab12638882e055313c55a7</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>fbCfgSet</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a14945e8b48f5b98d589e45abfa51f91e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv5Array( 7 downto  0)  </type>
      <name>fbCfgDelay</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aea6abcbf96780520795c2dd0df863964</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 7 downto  0)  </type>
      <name>cmdCode</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a494a72552132afe816fa4aa1c87e1d0b</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>cmdCodeEn</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aa666cd33864d194662ffce8f644c432e</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axiReadSlave</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ad35e9ecd741388972b3dc0928cfeeb48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axiWriteSlave</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a4fc7fe5760abd8c04e3cb728b8edd6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(fbCfgSet  =&gt;( others =&gt; &apos;0&apos;),fbCfgDelay  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),cmdCode  =&gt;( others =&gt; &apos;0&apos;),cmdCodeEn  =&gt; &apos;0&apos;,ocFifoRd  =&gt; &apos;0&apos;,fbFifoRd  =&gt;( others =&gt; &apos;0&apos;),fbFifoWrEn  =&gt;( others =&gt; &apos;0&apos;),ocFifoWrEn  =&gt; &apos;0&apos;,axiReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axiWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a8b2a562de0cf92a706b073478d9b7212</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_DlyCntrl:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a68307a418b99fea946bfd99088fe67de</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelayctrl</type>
      <name>u_dlycntrl</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ad6ec0d73119c8c5a3a2d741abff87ec4</anchor>
      <arglist>u_dlycntrl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>clkoutbufdiff</type>
      <name>clkoutbufdiff_1</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>af7f931c1d0a6c235de20b9a41f76e81d</anchor>
      <arglist>clkoutbufdiff_1</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobOpCodeSource8Bit</type>
      <name>u_opcodesource</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a85faba9edd6f22c5c316bde196922cb9</anchor>
      <arglist>u_opcodesource</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obufds</type>
      <name>u_opcodeclkbuf</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ab14b26c4bad20ea4bace218dc510be0b</anchor>
      <arglist>u_opcodeclkbuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_ocfifo</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a931d2239e953af184afc6100872d5b1e</anchor>
      <arglist>u_ocfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizer</type>
      <name>u_wrensync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>af3e4d856f3193e56ec5c8b19fedfb7a6</anchor>
      <arglist>u_wrensync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds</type>
      <name>u_dpmfbbuf</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>abc04767193b2e28a849c3bb1816ae0c8</anchor>
      <arglist>u_dpmfbbuf</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobOpCodeSink8Bit</type>
      <name>u_opcodesink</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a8bf006f0402316778834ec619ac71a23</anchor>
      <arglist>u_opcodesink</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_fbfifo</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>ac71f366e8f1faa591cdb21915c712ba6</anchor>
      <arglist>u_fbfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_fbfifowrensync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a1e086c16742ae1dea3283c89e369d2c0</anchor>
      <arglist>u_fbfifowrensync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizervector</type>
      <name>u_cmddatasync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>a3f23bf94da0d160473abfb058d672550</anchor>
      <arglist>u_cmddatasync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizeredge</type>
      <name>u_cmdsync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aa10d36aefafc8ef98b57cd1ef67dd56f</anchor>
      <arglist>u_cmdsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_ledcntsync</name>
      <anchorfile>classDtmTimingSource_1_1STRUCTURE.html</anchorfile>
      <anchor>aa2198a34645493ddf899da2d6ec8ddb4</anchor>
      <arglist>u_ledcntsync</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiPgpLane::structure</name>
    <filename>classPpiPgpLane_1_1structure.html</filename>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>ipgpRxCtrl</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a88a5e9ecd0608138f0f2fb335dee0c6a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ipgpTxMaster</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a16b4eab33f8f47c640db0c21d4fd6f5f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>ipgpTxSlave</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>aded4002134145b03fd07473044b5adee</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pgp2baxi</type>
      <name>u_pgp2baxi</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a9790799491919c46058789880be3c525</anchor>
      <arglist>u_pgp2baxi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PgpToPpi</type>
      <name>u_pgptoppi</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a607620639331d73b5210c04e2b312b19</anchor>
      <arglist>u_pgptoppi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiToPgp</type>
      <name>u_ppitopgp</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a22d2c1d2a0238499d1b8988ffd032ad1</anchor>
      <arglist>u_ppitopgp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdemux</type>
      <name>u_axisstreamdemux</name>
      <anchorfile>classPpiPgpLane_1_1structure.html</anchorfile>
      <anchor>a36fd61321efc9c61c9fd8251b5f37ca5</anchor>
      <arglist>u_axisstreamdemux</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiObPayload::structure</name>
    <filename>classPpiObPayload_1_1structure.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_41</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>ac79db35d2c172af9fe891419b4747c51</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_42</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a4e0d984ed0521d316a4989de25f8a607</anchor>
      <arglist>axiRst,compAFull,dmaAck,dmaAxisMaster,intAxisCtrl,obPendMaster,r</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_43</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a750d8a261406978ff5a550f6be016181</anchor>
      <arglist>compDout</arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   bitSize(   PPI_COMP_CNT_C- 1)</type>
      <name>CHAN_BITS_C</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a10f9d75d17cf15c72ddcc1950d192ec2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   CHAN_BITS_C+ 31</type>
      <name>COMP_BITS_C</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>aed4bd7ffbeef2b79a959b7b5ecca39a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(DESCA_S,DESCB_S,HEAD_S,PAUSE_S,WAIT_S,COMP_S,ERR_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a232a1fae8f1f6cd4d1c7e43a71a8598c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>compWrite</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a9c570cce277f4b14b852e6a5bca8aca5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv(   CHAN_BITS_C- 1 downto  0)  </type>
      <name>compChan</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a4e541fa1da082667777a2e909adad6d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  1)  </type>
      <name>compData</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a772527090ed8b3dbd3b36d9277126500</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>compEnable</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a67e2235bebbaaa7324e2fb54211c4c46</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>rdError</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a7d910d97f44810635826f2561e1606c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>headOnly</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>aff7a9dbb8d7847636b1566ada82f9b3c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>noHeader</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a6c793b8c352ca42e638c40c533824684</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>reqError</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>aa9f3ef943327701f196d56e857afc91f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiStreamMasterType  </type>
      <name>fAxisMaster</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a53321adaaece1d0557adb3902a49d523</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiStreamSlaveType  </type>
      <name>hAxisSlave</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a0d978d8f53232bf3a9548d7b41bb8d5b</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiReadDmaReqType  </type>
      <name>dmaReq</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a0f9dafca1231ba02ed724c32eb3428e2</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>sizeMax</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>abeaf935bcb7dffafab76b3f0a7169f0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>sizeMin</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a28fbb3ab1948a7eb78caa21435d713c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv32Array( 3 downto  0)  </type>
      <name>obPayloadDebug</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a86fb55a66b20beaaf86767e0485330ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   DESCA_S,compWrite  =&gt; &apos;0&apos;,compChan  =&gt;( others =&gt; &apos;0&apos;),compData  =&gt;( others =&gt; &apos;0&apos;),compEnable  =&gt; &apos;0&apos;,rdError  =&gt; &apos;0&apos;,headOnly  =&gt; &apos;0&apos;,reqError  =&gt; &apos;0&apos;,noHeader  =&gt; &apos;0&apos;,fAxisMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,hAxisSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C,dmaReq  =&gt;   AXI_READ_DMA_REQ_INIT_C,sizeMax  =&gt;( others =&gt; &apos;0&apos;),sizeMin  =&gt;( others =&gt; &apos;1&apos;),obPayloadDebug  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)))</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a8e0a183f443d61a114886807094deb7a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadDmaAckType  </type>
      <name>dmaAck</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>acf0f5c42857a473663da7d24c8602f41</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intAxisMaster</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a459ca2bff502c7e13898269c449b38cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveType  </type>
      <name>intAxisSlave</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>aa1ff560d2588a5a5830e90f3cf3e8c98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>intAxisCtrl</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a2bdb6acb7de9ad912ec24771c002a810</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>dmaAxisMaster</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a182b4cddfc868f02e71c201e34bcef87</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   COMP_BITS_C- 1 downto  0)  </type>
      <name>compDin</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a26cb135d34453bf0c1a9dc0eba1b3c3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   COMP_BITS_C- 1 downto  0)  </type>
      <name>compDout</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a232a7c23e30cbfccbf5b5f77354a85dd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>compAFull</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a2a81d8f799eee6e71388a5ccf66959eb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>intReadMaster</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>aa66b019169ca037f011fedb1e3d7c38f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>intReadSlave</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>ac586389ab99c62d5fa807447ccd13091</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>use_dsp48</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a073a21d3f84f2260308186db63c60acd</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>r:signal is    &quot;yes&quot;</type>
      <name>use_dsp48</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a5dfc2e71bc80a90d1459887f3b4c23c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmaread</type>
      <name>u_obdma</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a364f91797966dfb9e942d48f484468de</anchor>
      <arglist>u_obdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_pendfifo</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>af2d049393aa5dea0ce4aa3cd8be4951a</anchor>
      <arglist>u_pendfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_compfifo</name>
      <anchorfile>classPpiObPayload_1_1structure.html</anchorfile>
      <anchor>ab484d73bc1144385a029698cf631088a</anchor>
      <arglist>u_compfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiToPgp::structure</name>
    <filename>classPpiToPgp_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_63</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a2e8ebb7c32cdce58915fa30183f90467</anchor>
      <arglist>ppiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_64</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>afca41f80fc39bf364608e26cba41ade1</anchor>
      <arglist>ppiClkRst,r,ippiObMaster,iaxisObCtrl</arglist>
    </member>
    <member kind="constant">
      <type>integer  :=( 2**   AXIS_ADDR_WIDTH_G)- 10</type>
      <name>FIFO_PAUSE_C</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a8ee90d17894e9ed1225336467c4530bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>ippiObMaster</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>aa038dc611b2a8d35c3f9379e90f18cea</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamSlaveType  </type>
      <name>ippiObSlave</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>ad8ce23929a2bf0b46586d1fc12c6fd2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>iaxisObMaster</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a0dde25f769b6b21618c1600e0c897fea</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>iaxisObCtrl</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>af123a5cdb8968756ff4ee7125d56c73d</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(HEADER_S,DATA0_S,DATA1_S,DATA2_S,DATA3_S)</type>
      <name>StateType</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a6f92a9d55bcd0e00bdb07adbc1cefba8</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>dest</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a6307af7f84edec6a16819046d6e26bda</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>sof</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>afe2b699459c583ec7f8a3d2eae570141</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eofe</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a65e8eb3f515b16d8a7c6c04750377ba0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>first</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>aa73f26ed9851a7e16439b84841f680af</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>eof</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a49b29e8b719c32bc39497fa0b79c35d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>txFrameCntEn</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a50552ae3ef989e2ac253c94d04463334</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(state  =&gt;   HEADER_S,dest  =&gt;( others =&gt; &apos;0&apos;),sof  =&gt; &apos;0&apos;,eofe  =&gt; &apos;0&apos;,first  =&gt; &apos;0&apos;,eof  =&gt; &apos;0&apos;,txFrameCntEn  =&gt; &apos;0&apos;,iaxisObMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,ippiObSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>ad82e1f7b7b0c690c59cb217e1b6cc0c0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifo</type>
      <name>u_inputfifo</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a2e2a41aba6f1b17f38ed3747d849600a</anchor>
      <arglist>u_inputfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifo</type>
      <name>u_outputfifo</name>
      <anchorfile>classPpiToPgp_1_1structure.html</anchorfile>
      <anchor>a3ea49c22b04b1ba8f9d3e520136d3ab7</anchor>
      <arglist>u_outputfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>EvalCore::STRUCTURE</name>
    <filename>classEvalCore_1_1STRUCTURE.html</filename>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClk</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aef384c95d1bdf95675a888e03fac72ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClkRst</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad2aab81323addeae822877b3d2ee29ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125Rst</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acee2729b33008e33a873b0c821ea9de8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200Rst</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a127cc43478985ede8087cb743d987e53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClk</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc55d98a00096055087eee79cdc3eba1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClkRst</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a771c047e031429cd65dcb49ad76c2657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaCtrl</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aaecac3b395205383b57ee14b7c7c7cb9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>idmaState</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2b14f256b0536498d97412c372457ddc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaObMaster</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a0abc06a07a6c7af76294343572c06b0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaObSlave</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a21e861e9f191e52647d40398efd6ec0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaIbMaster</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acae26e93f1352a7b21a9b0c2f4c8ccef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaIbSlave</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a85f54a70597100af08f53efec77d2738</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2c5ed4d3d809c6bf45ea453603227a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc67cb5d0397191064932dcc77d605ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a822a67151be27a4c076780a03360cd75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a60f76e1c24320fbef37c62e876ae7aa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classEvalCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmCore::STRUCTURE</name>
    <filename>classDpmCore_1_1STRUCTURE.html</filename>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClk</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aef384c95d1bdf95675a888e03fac72ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClkRst</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad2aab81323addeae822877b3d2ee29ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125Rst</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acee2729b33008e33a873b0c821ea9de8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200Rst</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a127cc43478985ede8087cb743d987e53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClk</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc55d98a00096055087eee79cdc3eba1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClkRst</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a771c047e031429cd65dcb49ad76c2657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>idmaState</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2b14f256b0536498d97412c372457ddc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaObMaster</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a0abc06a07a6c7af76294343572c06b0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaObSlave</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a21e861e9f191e52647d40398efd6ec0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaIbMaster</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acae26e93f1352a7b21a9b0c2f4c8ccef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaIbSlave</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a85f54a70597100af08f53efec77d2738</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2c5ed4d3d809c6bf45ea453603227a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc67cb5d0397191064932dcc77d605ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a822a67151be27a4c076780a03360cd75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a60f76e1c24320fbef37c62e876ae7aa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthTxArray( 1 downto  0)  </type>
      <name>armEthTx</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a8f40529bdb842e87ac66b109605b8aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthRxArray( 1 downto  0)  </type>
      <name>armEthRx</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a1c6754f74e23eb2720f5082a31f1a299</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>armEthMode</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a67308ba402a38602eb3c72064a45448c</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqEthernet</type>
      <name>u_zynqethernet</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aad2a17d04b736e800aafe4c413cbb7cf</anchor>
      <arglist>u_zynqethernet</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ZynqEthernet10G</type>
      <name>u_zynqethernet10g</name>
      <anchorfile>classDpmCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a91861235b20abf26d6c4b9aefc51f588</anchor>
      <arglist>u_zynqethernet10g</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>HsioCore::STRUCTURE</name>
    <filename>classHsioCore_1_1STRUCTURE.html</filename>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClk</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>aef384c95d1bdf95675a888e03fac72ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>iaxiClkRst</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad2aab81323addeae822877b3d2ee29ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125Rst</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acee2729b33008e33a873b0c821ea9de8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200Rst</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a127cc43478985ede8087cb743d987e53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClk</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>abc55d98a00096055087eee79cdc3eba1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>idmaClkRst</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a771c047e031429cd65dcb49ad76c2657</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>idmaState</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a2b14f256b0536498d97412c372457ddc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaObMaster</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a0abc06a07a6c7af76294343572c06b0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaObSlave</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a21e861e9f191e52647d40398efd6ec0e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>idmaIbMaster</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acae26e93f1352a7b21a9b0c2f4c8ccef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>idmaIbSlave</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a85f54a70597100af08f53efec77d2738</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthTxArray( 1 downto  0)  </type>
      <name>armEthTx</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a8f40529bdb842e87ac66b109605b8aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthRxArray( 1 downto  0)  </type>
      <name>armEthRx</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a1c6754f74e23eb2720f5082a31f1a299</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>armEthMode</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a67308ba402a38602eb3c72064a45448c</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_RceG3Top:label is    &quot;TRUE&quot;</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>acebfcbfd435e63b4cabb3df8823504d2</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>GmiiToRgmiiDual</type>
      <name>u_gmiitorgmii</name>
      <anchorfile>classHsioCore_1_1STRUCTURE.html</anchorfile>
      <anchor>a9ce6cd393788b02d29dfef2ca1e41a07</anchor>
      <arglist>u_gmiitorgmii</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet::structure</name>
    <filename>classZynqEthernet_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_107</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a4d2ebe105f3e15b4c0bf488a30cc4f8b</anchor>
      <arglist>sysClk200,sysClk200Rst</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>comb</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>aacbe641a0c55580e0a5f2af0caeb4edb</anchor>
      <arglist>r,reset</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>seq</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a660926cc883f93d73121cfc8d4cbe07f</anchor>
      <arglist>userclk2</arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>zynq_gige_block</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a6773f2dbbc47da51df3e87c055ee49b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>load</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a282347d56d6075b724323d1e432b5ca4</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(load  =&gt; &apos;0&apos;)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>ad27675067ef9583d87b8c5c66815cc2c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txoutclk</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a5a39071f8263d61635444a115611c0a6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txoutclk_bufg</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>afc3ae744a7bec38ed29c06e2dc9f9aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>mmcm_locked</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a6d741371708e99a6bf34e15fc4ec6eb1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>clkfbout</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a68796ab56132ed70f40a84ed0fea2e81</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>clkout0</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a79b0bc3217088597dceb4e86c3750411</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>clkout1</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>abddb047643445e16b0cdcc63dc47499f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>userclk</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a22981808e87771880685623147c4a5ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>userclk2</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a2d6142e5ffbe26968d0d319ca4e8cae3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>pma_reset_pipe</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a9fdb2965808ce2a1b0e87d952f8e3ad1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>pma_reset</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a801821a0a103341e82ba4a622fe00300</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>reset</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a35d954cd6285a389db999e64b64f9965</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>status_vector</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a3681b5f25714e07a1b59598af1b361bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>cplllock</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>af375acc8c688447f6f3f2d514b9f8358</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>resetdone</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a30f70553747df38a312afeb3c2378f40</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>bufg_txoutclk</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>ad549dcb960659f2f865d9ac415eb61d2</anchor>
      <arglist>bufg_txoutclk</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>mmcme2_adv</type>
      <name>mmcm_adv_inst</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a2959469a31261c35cc1009bcd05393c9</anchor>
      <arglist>mmcm_adv_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>bufg_userclk</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>ae4a299add448a1404867346ad5df9b2b</anchor>
      <arglist>bufg_userclk</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bufg</type>
      <name>bufg_userclk2</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>adcd433160e50c2b632aa4cf68c3d0bc7</anchor>
      <arglist>bufg_userclk2</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>zynq_gige_block</type>
      <name>core_wrapper</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>a1fdbd99e3db297b05a68fbae0faeec8c</anchor>
      <arglist>core_wrapper</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>rstsync_inst</name>
      <anchorfile>classZynqEthernet_1_1structure.html</anchorfile>
      <anchor>af4a835156ce113254b33c7b2dae76a6b</anchor>
      <arglist>rstsync_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>DpmTimingSinkV2::STRUCTURE</name>
    <filename>classDpmTimingSinkV2_1_1STRUCTURE.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_15</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ad75de86d53c13f7afbddf98445a0d76b</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_16</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ab506bab9c55350b192ef64fcd4a8a523</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_17</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae2e7f0652f8ef2ab8ab1c93b480d7067</anchor>
      <arglist>axiClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_18</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a00929667c0da4d3b1db365085f66e561</anchor>
      <arglist>axiClkRst,axiReadMaster,axiWriteMaster,r,statusErrorCnt,statusIdleCnt,rxDataCntSync,txDataCntSync</arglist>
    </member>
    <member kind="signal">
      <type>Slv10Array( 1 downto  0)  </type>
      <name>intRxData</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a04d60a624b49ee2809f94254e63f6aba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>intRxDataEn</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a9e1e2ef7b8f2dd413ac17f2bdabc0881</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 1 downto  0)  </type>
      <name>statusIdleCnt</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a255764423a40d88d60963331f946f613</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv16Array( 1 downto  0)  </type>
      <name>statusErrorCnt</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aa48680160f2bb047fe35783440976828</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 1 downto  0)  </type>
      <name>rxDataCnt</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ac54d4fb99ad14ad67b86b9393bd819de</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array( 1 downto  0)  </type>
      <name>rxDataCntSync</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ac077749dab441fb7802fe7ad7a3d387f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 9 downto  0)  </type>
      <name>intTxData</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a6acbd1b8861869235e51bd8b8c04ff69</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intTxDataEn</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aab3d3bb4ca3bbaa8808f42fb35954e1a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>txDataCnt</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a239ad451a6f1d61aea3b54daca23f761</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>txDataCntSync</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ad9c829a33bcf282766725c2cd5852872</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>dtmFb</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>acac9c50d6c50a70af4daa23dc3d17d5f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>dtmClk</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a3611f84fe5d2b8bc2ab5274e36aa790a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intClkRst</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>acc4927fe34821509ee9138c132d47dfc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>intReset</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a5f4863977e5ccd4af5b025818b0b3558</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>intRxEcho</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a677a142e4270c117008af552d78de659</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>sl  </type>
      <name>countReset</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ae1922817ebc709f28722e2527c761a19</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>cfgReset</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ac2da89b3b13616a6ced3e550e9aae5a5</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>cfgSet</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a71d346c9f3a8d272b34c12a20a559ff4</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>Slv5Array( 4 downto  0)  </type>
      <name>cfgDelay</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4b46f0bc8df05adb64d416f16859732b</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadSlaveType  </type>
      <name>axiReadSlave</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>ad35e9ecd741388972b3dc0928cfeeb48</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteSlaveType  </type>
      <name>axiWriteSlave</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a4fc7fe5760abd8c04e3cb728b8edd6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(cfgReset  =&gt; &apos;0&apos;,countReset  =&gt; &apos;0&apos;,cfgSet  =&gt;( others =&gt; &apos;0&apos;),cfgDelay  =&gt;( others =&gt;( others =&gt; &apos;0&apos;)),axiReadSlave  =&gt;   AXI_LITE_READ_SLAVE_INIT_C,axiWriteSlave  =&gt;   AXI_LITE_WRITE_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aac0f5078fdc502b4853976183a029cf9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a87d638bc06c30868443d82bee7619ba6</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>U_DpmTimingDlyCntrl:label is    IODELAY_GROUP_G</type>
      <name>IODELAY_GROUP</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a3192e56a3ea0b72763f5539b0d85b035</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>idelayctrl</type>
      <name>u_dpmtimingdlycntrl</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a0a869a304b753d46c2e1e0f29fc6c192</anchor>
      <arglist>u_dpmtimingdlycntrl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_rstgen</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a20534f4e707ac799c1ff8443b94847bf</anchor>
      <arglist>u_rstgen</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>ibufds</type>
      <name>u_dtmclk</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a2307c083070988a646fbe83487bb6432</anchor>
      <arglist>u_dtmclk</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobDataSink10b</type>
      <name>u_cobdatasink</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>aed7d53606575d1443c80463d4cf55718</anchor>
      <arglist>u_cobdatasink</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_rxdatacntsync</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a1df30cb9e11c7ffa8bd415ca59d25ec2</anchor>
      <arglist>u_rxdatacntsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>CobDataSource10b</type>
      <name>u_cobdatasource</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>af4683b191f59623ab36096708fb352be</anchor>
      <arglist>u_cobdatasource</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>obufds</type>
      <name>u_dtmfb</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a9bb43a22a0f3e954f49b656ae9632b32</anchor>
      <arglist>u_dtmfb</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>synchronizerfifo</type>
      <name>u_txdatacntsync</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a01599054dfe6a1fd0c4116f980cffbf9</anchor>
      <arglist>u_txdatacntsync</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>rstsync</type>
      <name>u_countrstgen</name>
      <anchorfile>classDpmTimingSinkV2_1_1STRUCTURE.html</anchorfile>
      <anchor>a038d6443079f12fb4987a7822ae16759</anchor>
      <arglist>u_countrstgen</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>CobOpCodeSource8Bit::STRUCTURE</name>
    <filename>classCobOpCodeSource8Bit_1_1STRUCTURE.html</filename>
    <member kind="process">
      <type></type>
      <name>PROCESS_10</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a69436ca09eb90ca72c1e21fc9043027e</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_11</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a63fd84cf72527213a9772712920f6acc</anchor>
      <arglist>distClk</arglist>
    </member>
    <member kind="signal">
      <type>slv( 4 downto  0)  </type>
      <name>txCount</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>accd7fe756990d3e0c796b57b2309b37b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>txEnable</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a37541ca69c14efe2bb108368873f382b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>outBit</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a68a659a116f5f946a6a9136c8e7423c3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>codeEn</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a378689d33dd2072e29f802f1a831246f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>codeVal</name>
      <anchorfile>classCobOpCodeSource8Bit_1_1STRUCTURE.html</anchorfile>
      <anchor>a3ba607853d0d35a288926ea84dd705cf</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3Top::structure</name>
    <filename>classRceG3Top_1_1structure.html</filename>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkClk3</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a9991b76c44925e557a6994de22473097</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkClk2</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a239f18005ace3130a9c2e0d882661ad1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkClk1</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>af282f32adde73c1ec266efb038fbdf8f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkClk0</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>aca5a2a52b262dac01ccea6ed1be20572</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst3</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>aedf662154d2551c8ee4b9e975d9ea5f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst2</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a8d1e31f8836572f04aff75ab30b9652f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst1</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a3b8b0e450b60944a625c2f2551aa6e80</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>fclkRst0</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a74e679407510732ac85a34ada74788db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>ac2df927acfcb6572b063cf4105dcf2f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk125Rst</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>acee2729b33008e33a873b0c821ea9de8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a468bed25bce19ad1647f2dd4b62d9f10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>isysClk200Rst</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a127cc43478985ede8087cb743d987e53</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiDmaClk</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>afb0afb7d36907188dce945a7bbe2dfa5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiDmaRst</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a39e8431a7b5bb3877d0249b3265ccacc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 1 downto  0)  </type>
      <name>mGpWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>ac8d9eae0228c0691708e866633401fd6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 1 downto  0)  </type>
      <name>mGpWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>ab503b81cf0534e8a2adbfe96e3ddbc64</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 1 downto  0)  </type>
      <name>mGpReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>aabd3ed8fd7c56d66089e7ae7c5b7ac1f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 1 downto  0)  </type>
      <name>mGpReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a81fca17e74809d1eee102587e75975ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>acpWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a7b70483bbe4c0e44a533a4c791691ed3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>acpWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a196a929a2ad4fedaa4d43078b64328fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>acpReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>af24e99135dca1e153b6cfc118bad688f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>acpReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>adc750a270effd1afe7ae4a6001d3e301</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>hpWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>aaa12cfd2b910f69c98917e252a3e7b34</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>hpWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>ae899e51cdf21811838dc00897871ed78</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 3 downto  0)  </type>
      <name>hpReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a7f900daf6c7d32d10da7a674aec21e3e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 3 downto  0)  </type>
      <name>hpReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>af22b29e32200a6dcfedff5edd1159c16</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray( 1 downto  0)  </type>
      <name>bsiAxilReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a3a5ef1b3dfd3c04a4c711b7f52d5fbd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray( 1 downto  0)  </type>
      <name>bsiAxilReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a272e74334f94a9f7f931842806c192da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray( 1 downto  0)  </type>
      <name>bsiAxilWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a1a6c1506f7ac10fcf2d4865f600567e0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray( 1 downto  0)  </type>
      <name>bsiAxilWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a38a3f51788a867dee1f1caaabd0f2cfe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </type>
      <name>dmaAxilReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a5e179ad44a01976f49c8968a9ed0509c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </type>
      <name>dmaAxilReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a4b12c07b8d9e30f7c753418a4a9405b0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </type>
      <name>dmaAxilWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>ae994a044ab982c8a0b2f6cb91f31edf3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveArray(   DMA_AXIL_COUNT_C- 1 downto  0)  </type>
      <name>dmaAxilWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a39c261a55195bbe05b9322102ab65a60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>icAxilReadMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a3fd45350fbaceea8f1119ce6d6b5e876</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>icAxilReadSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a0cca05531900dbd381f54130dfdd9f67</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>icAxilWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a191d1e8bcd3f7417c4529b62820065d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>icAxilWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a92c58891e9de67fb7cb3fae2cb1244f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>bsiAcpWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a0395a84ce65239deceb86847a98921df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>bsiAcpWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>aec20e78dfada6bc797627186c5a39fdd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>dmaAcpWriteSlave</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a051449461647812ab546f83ded3000de</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>dmaAcpWriteMaster</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a62018aa1c84e18fcbb509f11dbb7e79c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 15 downto  0)  </type>
      <name>armInterrupt</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a7686db5e5cfb5fbac648207a413c13e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   DMA_INT_COUNT_C- 1 downto  0)  </type>
      <name>dmaInterrupt</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a842061f0d10b397ef973550c98bb1254</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>bsiInterrupt</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a06ebe2f29e3842fc286906e94f704a68</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 31 downto  0)  </type>
      <name>eFuseValue</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a5d54df99ebdc5195f890283b01442a34</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 63 downto  0)  </type>
      <name>deviceDna</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>af736fb16328b43e9f75a7580fa89f2c8</anchor>
      <arglist></arglist>
    </member>
    <member kind="attribute">
      <type>string</type>
      <name>KEEP_HIERARCHY</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a068564424adf39fd0048aab4cbbdfdb6</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Cpu</type>
      <name>u_rceg3cpu</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a14a06086b5f9629ec3a5c39316e0fbfe</anchor>
      <arglist>u_rceg3cpu</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3CpuSim</type>
      <name>u_rceg3cpu</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a14a06086b5f9629ec3a5c39316e0fbfe</anchor>
      <arglist>u_rceg3cpu</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Clocks</type>
      <name>u_rceg3clocks</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a8c0b033ab546a34a80b1a464bec6bbde</anchor>
      <arglist>u_rceg3clocks</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3AxiCntl</type>
      <name>u_rceg3axicntl</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a60b43676773f97910cbddeee538e18c4</anchor>
      <arglist>u_rceg3axicntl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Bsi</type>
      <name>u_rceg3bsi</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a32f0a02ed2d597bc16ca9553a5f6b37b</anchor>
      <arglist>u_rceg3bsi</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Dma</type>
      <name>u_rceg3dma</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>af67199802e3d2bdf64f83f2a7bb91671</anchor>
      <arglist>u_rceg3dma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3IntCntl</type>
      <name>u_rceg3intcntl</name>
      <anchorfile>classRceG3Top_1_1structure.html</anchorfile>
      <anchor>a4367732c278de24578c2340cba7f5ef4</anchor>
      <arglist>u_rceg3intcntl</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaPpi::structure</name>
    <filename>classRceG3DmaPpi_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_94</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a3c64599fe87440ae29241925a325a292</anchor>
      <arglist>icompRead</arglist>
    </member>
    <member kind="constant">
      <type>integer  := 4</type>
      <name>LOOP_FIFO_COUNT_C</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a24d33d5b82b366e4fadaf016e7d72c18</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 7 downto  0)  </type>
      <name>iacpReadMaster</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>ae2c55eba9c7e398e698a1f59fe8fb93e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 7 downto  0)  </type>
      <name>iacpReadSlave</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>af52a56d10d5bc234dc39ff202cc1a3c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterType  </type>
      <name>muxReadMaster</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>aaad155e34b22077ccb2c688ed1edc501</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveType  </type>
      <name>muxReadSlave</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a98335b61bbf998c58e0b0eeb2175ab8d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>iacpWriteMaster</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a2b259e8a842d142ddc57b089ad9a6664</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>iacpWriteSlave</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>afb1ad62b24fb08f661173160b77c6e1a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterType  </type>
      <name>muxWriteMaster</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a6a9b750e69701ed5b4b2fd063ec482bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveType  </type>
      <name>muxWriteSlave</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a14c4bdd1111c1d9bd18ec0cddb37b255</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>compValid</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a9df9c7f05d2e7e45707a7c528f26260b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>SlV32Array( 7 downto  0)  </type>
      <name>compSel</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>adfc7f8fa79ca2156480f94ec3f3eece3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv31Array( 7 downto  0)  </type>
      <name>compDin</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a26c91d4e4fc7837aa4dfe5f6d569569f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>compRead</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>afc47c9b17c384b31231232bd6dc67339</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv8Array(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>icompRead</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a0440fc7255414e8837c71a30d9e1be40</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoWrite</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a719946536668ded717d1ace90c90de6d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>Slv32Array(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoDin</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>add1d4cb20c97ca092f0c73cdeeffcb52</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoAFull</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>ae432149a960d7d261349737be2f80f7b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoValid</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a92d08d6b8e5840ae58b92724220d10bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibPendValid</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a23db834eadf2e44c2a52506328bc56da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibWorkAFull</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>af15988bfe3f874f88f8a63bbf6d42685</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>obFreeAEmpty</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a29c9eaec638e8bae57e94f65212b25ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>obWorkAFull</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a041908dec4c903870df112255bc870ba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoClk</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>ab86663eb35c9b9bb9999cbd3ab94cf8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   PPI_COMP_CNT_C- 1 downto  0)  </type>
      <name>compFifoRst</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>addb07da56390546ea40c7cd0bc804ade</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   LOOP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>loopFifoValid</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a73b8172bfcb55864d5f48f230e4792fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv(   LOOP_FIFO_COUNT_C- 1 downto  0)  </type>
      <name>loopFifoAEmpty</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a010ce3cb54dd73721db4d5427125e811</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiSocket</type>
      <name>u_ppisocket</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a579e45644249c8beccf80cae97db73ed</anchor>
      <arglist>u_ppisocket</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>PpiCompCtrl</type>
      <name>u_ppicompctrl</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a4676fd8b64014c5458f165899e07d9e7</anchor>
      <arglist>u_ppicompctrl</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axilitefifopop</type>
      <name>u_axilitefifopop</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a7dee6e570b004c58e6aaea5c72a920e3</anchor>
      <arglist>u_axilitefifopop</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathmux</type>
      <name>u_axiwritepathmux</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>ab9de1ccf7a873f322cba342f87f860c3</anchor>
      <arglist>u_axiwritepathmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathmux</type>
      <name>u_axireadpathmux</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a88d8a0c6d302915f3094bb34a248a48e</anchor>
      <arglist>u_axireadpathmux</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classRceG3DmaPpi_1_1structure.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>PpiToAxiLite::structure</name>
    <filename>classPpiToAxiLite_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_48</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a8b00cf8132916f813a54d53ca6220bbb</anchor>
      <arglist>axilClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_49</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>abffbedad0fe409ea010660e0d6a73e5c</anchor>
      <arglist>axilClkRst,r,intObMaster,intIbCtrl,axilReadSlave,axilWriteSlave</arglist>
    </member>
    <member kind="package">
      <type>AxiStreamMasterType  </type>
      <name>intIbMaster</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a9dff083818c3caab065b879aff678506</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlType  </type>
      <name>intIbCtrl</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a84be0e9cf1b032ff4104a064fdfbb6e7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterType  </type>
      <name>intObMaster</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a6f4f0b133930134007ccbd689c23d77c</anchor>
      <arglist></arglist>
    </member>
    <member kind="package">
      <type>AxiStreamSlaveType  </type>
      <name>intObSlave</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a121ac264ec2dfdac7627a73c7339b2cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(S_IDLE_C,S_CTX_C,S_ADDR_C,S_START_C,S_WRITE_C,S_WRITE_AXI_C,S_READ_C,S_READ_AXI_C,S_STATUS_C,S_DUMP_C)</type>
      <name>StateType</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a738478d35523c9dba7164ec3e4587be3</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type></type>
      <name>RegType</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a35f0a6888bd1c2e56754f97c77a534b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 31 downto  0)  </type>
      <name>address</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a9d43723ccd89ccab9d8f01fe6574005d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>firstStrb</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>ab14ddc625e9684347ccb0cf5eefff570</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 3 downto  0)  </type>
      <name>lastStrb</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>ab2ffbd182a587386517bf73f7f2f57a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 2 downto  0)  </type>
      <name>prot</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a99c592ad683ba2ed14c01e63895adffe</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>write</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a3ff4f13d829ad2aaa3ce79a99d09cb9f</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 4 downto  0)  </type>
      <name>length</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>ad8e4b7f5ebad1f4837b62f3a300b97ff</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 4 downto  0)  </type>
      <name>count</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a3f2a1eb5cc26f3260332fdaced0dbcd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>StateType  </type>
      <name>state</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a29ddea0778c5dba9ca0b08e7188a5a57</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>result</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a821e89b1de1ef8edd8827aaeb560d403</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>underflow</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a1bc282205a14afe2b4f65c5b205d5e2d</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>sl  </type>
      <name>overflow</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a9f2709f2a8bbd0be8e90c27e955f80bc</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>slv( 1 downto  0)  </type>
      <name>status</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>af52c67bebee59a79dadd4cdf9bddb45c</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteWriteMasterType  </type>
      <name>axilWriteMaster</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a10c8cb517dc302cc99017fad06341aad</anchor>
      <arglist></arglist>
    </member>
    <member kind="record">
      <type>AxiLiteReadMasterType  </type>
      <name>axilReadMaster</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a8e6b1a5ee8a63a7f70f0f5ddabed9e55</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RegType  :=(address  =&gt;( others =&gt; &apos;0&apos;),firstStrb  =&gt;( others =&gt; &apos;0&apos;),lastStrb  =&gt;( others =&gt; &apos;0&apos;),prot  =&gt;( others =&gt; &apos;0&apos;),write  =&gt; &apos;0&apos;,length  =&gt;( others =&gt; &apos;0&apos;),count  =&gt;( others =&gt; &apos;0&apos;),state  =&gt;   S_IDLE_C,result  =&gt;( others =&gt; &apos;0&apos;),underflow  =&gt; &apos;0&apos;,overflow  =&gt; &apos;0&apos;,status  =&gt;( others =&gt; &apos;0&apos;),axilWriteMaster  =&gt;   AXI_LITE_WRITE_MASTER_INIT_C,axilReadMaster  =&gt;   AXI_LITE_READ_MASTER_INIT_C,intIbMaster  =&gt;   AXI_STREAM_MASTER_INIT_C,intObSlave  =&gt;   AXI_STREAM_SLAVE_INIT_C)</type>
      <name>REG_INIT_C</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>af674f211d59282a9ae54ffdbc5f19034</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  :=   REG_INIT_C</type>
      <name>r</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a0498304adc5e9a77df9df664a54ee3d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RegType  </type>
      <name>rin</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>a758a8cbb78916a3911d410a62191310d</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_infifo</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>afca4314ffc7e539e02fe6bee3cf079e4</anchor>
      <arglist>u_infifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifov2</type>
      <name>u_outfifo</name>
      <anchorfile>classPpiToAxiLite_1_1structure.html</anchorfile>
      <anchor>ac3fbcd79be91c4dfa4604a91ea2f2eb0</anchor>
      <arglist>u_outfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>RceG3DmaQueue4x2::structure</name>
    <filename>classRceG3DmaQueue4x2_1_1structure.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_95</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a6c1bfa73fdd4e842597816ca804f26f2</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_96</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a8db975b23c0dd2bd3cf45e68bc4445f6</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="function">
      <type></type>
      <name>PROCESS_97</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a8fe46bc81c11c157d26a679b2d23992e</anchor>
      <arglist>state(i),ibAcqFifoEmpty(i*2),ibAcqFifoEmpty(i*2+1),obAck(i).done</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_98</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1334b3772ed3ee302fed08544cb6945e</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_99</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a3e6e5233e09b2d2fb34aa9d0a074aae9</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_100</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aa895f39054ba089f19fbef49d0dd1e83</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_101</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a2e0b4f57973f884b76ba14f00d7d7889</anchor>
      <arglist>dmaClk(i)</arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 3 downto  0)  </type>
      <name>locReadMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aec70f313c218832de1b2fdfa849a2354</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 3 downto  0)  </type>
      <name>locReadSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a4a860cb3835bbb7ee8118d5e3aaf4727</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>locWriteMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a35e8f1720f44a23d60f7948d105b390c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>locWriteSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1a85a6c2851254daefa122abb5cd6d0d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiCtrlArray( 3 downto  0)  </type>
      <name>locWriteCtrl</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1a1071240467a65f8ee018847398dfaf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteSlaveArray( 3 downto  0)  </type>
      <name>intWriteSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a7bcaecb4cecb6d566c33d13f669dcf5d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteMasterArray( 3 downto  0)  </type>
      <name>intWriteMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a0d37d769a8452ba95ba2f3f47efef7d3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadSlaveArray( 3 downto  0)  </type>
      <name>intReadSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a04782dae6ab826be63315a4b8cfbb9d7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadMasterArray( 3 downto  0)  </type>
      <name>intReadMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a080f42ef2acf58a1d0a02fea56653bd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>sAxisMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a541c17305f80154fabe9ac3a1b8b7a9d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>sAxisSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ab2e1372a91cc4cd493e291dd21a8ca8c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>mAxisMaster</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a91344820bddabbe68113cf5b7d519f72</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>mAxisSlave</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1f4423745f7c4a287637e91f36f725ae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamCtrlArray( 3 downto  0)  </type>
      <name>mAxisCtrl</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a2c6294beb7f1343ec5e3f0e3b8b10d4b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadDmaAckArray( 1 downto  0)  </type>
      <name>obAck</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a9a14f1c7403199aff1ec5d6bb1c2ab04</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiReadDmaReqArray( 1 downto  0)  </type>
      <name>obReq</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a8e6d0afa74ea864b22ea750fedc7445b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteDmaAckArray( 3 downto  0)  </type>
      <name>ibAck</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>af3d05d9acb90cc2a92e6e077cf091e60</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiWriteDmaReqArray( 3 downto  0)  </type>
      <name>ibReq</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ac10ae922733e8f6fd1282b026235d140</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>slv( 31 downto  0)  := x&quot;40000000&quot;</type>
      <name>DMA_BUFF_MAX_ADDR_C</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aa069428073e74acfdf3ff8bcd638f82b</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>AxiStreamConfigType  :=(TSTRB_EN_C  =&gt;   false,TDATA_BYTES_C  =&gt; 4,TDEST_BITS_C  =&gt; 4,TID_BITS_C  =&gt; 0,TKEEP_MODE_C  =&gt;   TKEEP_COMP_C,TUSER_BITS_C  =&gt; 4,TUSER_MODE_C  =&gt;   TUSER_FIRST_LAST_C)</type>
      <name>CUSTOM_AXIS_DMA_CONFIG_C</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1ebab09638764615d060ce449b3efd79</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>Slv32Array( 3 downto  0)  :=(   DMA_BUF_START_ADDR_G+ 2**   DMA_BUF_SIZE_BITS_G* 3,   DMA_BUF_START_ADDR_G+ 2**   DMA_BUF_SIZE_BITS_G* 2,   DMA_BUF_START_ADDR_G+ 2**   DMA_BUF_SIZE_BITS_G,   DMA_BUF_START_ADDR_G)</type>
      <name>CUSTOM_AXIS_DMA_ADDR_C</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ab54afb3bcbc0a875426ae5d16595be12</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=( 2**   DMA_BUF_SIZE_BITS_G)/   MAX_CSPAD_PKT_SIZE_G</type>
      <name>DMA_BUFF_COUNT_C</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a439ceb5aa024d3b1fe74ed7663bbc567</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>IntegerArray( 3 downto  0)  :=( 0, 0, 0, 0)</type>
      <name>wrBuffIndex</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a118c8f5696894ed06433cf9f9e4df10e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>IntegerArray( 3 downto  0)  :=( 0, 0, 0, 0)</type>
      <name>rdBuffIndex</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a133a063cf732048a2f33ffef809c55f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>IntegerArray( 3 downto  0)  :=( 0, 0, 0, 0)</type>
      <name>cntUsedBuff</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a6294243017c32fbc762d16e294bba6b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>IntegerArray(   DMA_BUFF_COUNT_C- 1 downto  0)  </type>
      <name>buffOffsets</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a9546929cbb00535f0e8e86061854de0f</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>array(natural range &lt;&gt; ) of slv(   DMA_BUF_SIZE_BITS_G- 1 downto  0)  </type>
      <name>BuffAddrArray</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a1d1d04f01a01a79ed38207d5d6872c7e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>BuffAddrArray( 3 downto  0)  </type>
      <name>ibAcqFifoOut</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a39d3864bb44b3c0897035cee7ee88ed2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibAcqFifoWrFull</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ab964063d29d5cdf454c7ee4433ecfe58</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibAcqFifoEmpty</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a53566dc01f7a8282d457888f4d0392cf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibAcqFifoRd</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a0f98635ce36a5ad8bfd690a2e3082c72</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibAckDoneD1</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a183770e8d302a593c1306fd19bc7286f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>ibAckRes</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ac6e37d02250252681ba8ca3f06830420</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>wrPending</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a4de6600890c29b4eca6ca14ca0263a25</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>IntegerArray( 1 downto  0)  </type>
      <name>wrChannelSel</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a14e6a7ce7f58ac891738810a07bee326</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>(S_IDLE_C,S_READ_0_C,S_READ_1_C,S_DONE_0_C,S_DONE_1_C)</type>
      <name>StateType</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a3e18783e39d6d3c3bdc83d8afdb23b60</anchor>
      <arglist></arglist>
    </member>
    <member kind="type">
      <type>array(natural range &lt;&gt; ) of StateType  </type>
      <name>StateTypeArray</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aa4d8b5d5d334867654c5fd47e7499042</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>StateTypeArray( 1 downto  0)  </type>
      <name>state</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>af4efd5a5845f1275d2179d34a465b505</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>StateTypeArray( 1 downto  0)  </type>
      <name>nextState</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a8b2477c3d00de5e035369bfbbb205aa8</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiliteempty</type>
      <name>u_axiliteempty</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aacd5214395060b4c8be6929864210970</anchor>
      <arglist>u_axiliteempty</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifo</type>
      <name>u_ibfifo</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a5831c8b456eec92791e9f52dbeaeb690</anchor>
      <arglist>u_ibfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmawrite</type>
      <name>u_wrdma</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a89f6169834276c5665ccb78ae5a5c38d</anchor>
      <arglist>u_wrdma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>fifo</type>
      <name>u_wrdma_acq_fifo</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>ab870185495df9ea859697bd849640fae</anchor>
      <arglist>u_wrdma_acq_fifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axiwritepathfifo</type>
      <name>u_axiwritepathfifo</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a60491684ebd3100a2f3bada220bf688c</anchor>
      <arglist>u_axiwritepathfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamfifo</type>
      <name>u_obfifo</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a0de4fa73dd147d5eee27270bbb331ec7</anchor>
      <arglist>u_obfifo</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axistreamdmaread</type>
      <name>u_rddma</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>aa41c9c4728e7a347c97d168021f624a1</anchor>
      <arglist>u_rddma</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>axireadpathfifo</type>
      <name>u_axireadpathfifo</name>
      <anchorfile>classRceG3DmaQueue4x2_1_1structure.html</anchorfile>
      <anchor>a8189d7136e1c4bbc63fed32736a872b7</anchor>
      <arglist>u_axireadpathfifo</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>sys_clk_gen</name>
    <filename>classsys__clk__gen.html</filename>
    <class kind="class">sys_clk_gen::rtl</class>
    <member kind="generic">
      <type></type>
      <name>CLK_FREQ</name>
      <anchorfile>classsys__clk__gen.html</anchorfile>
      <anchor>ae02ce886a9083c259c21e98e0fdc0a50</anchor>
      <arglist>INTEGER  := 250</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>sys_clk</name>
      <anchorfile>classsys__clk__gen.html</anchorfile>
      <anchor>ac642409199dc6e6126db21c4c578dd9b</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classsys__clk__gen.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classsys__clk__gen.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>tb</name>
    <filename>classtb.html</filename>
    <base>RceG3Top</base>
    <class kind="class">tb::tb</class>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name> all </name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a470a86ce8776f637b0483eabf2d92ad2</anchor>
      <arglist> all </arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiPkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>a2265afb78be50b98531f22e9da258a54</anchor>
      <arglist>AxiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classtb.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>tb::tb</name>
    <filename>classtb_1_1tb.html</filename>
    <member kind="function">
      <type></type>
      <name>PROCESS_54</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a2e99bd0041e68c6f439b59b2440073e6</anchor>
      <arglist>outClk</arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_55</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a2181c4ce8519e39ff30df42e07a6ef63</anchor>
      <arglist></arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_56</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a38f1f1c6280b1b6991ba6908b7b7226e</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>RceDmaModeType  :=   RCE_DMA_PPI_C</type>
      <name>RCE_DMA_MODE_C</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a29c79a3fec11278def84d04c84173b43</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cSda</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a8ae74bab9c435a1ed8d894cc617cc7db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>i2cScl</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a6aca4eaf3d80fd634703a0cc15de9ca0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk125</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a23a87ceaf2a9a3b55cb13ee5b4bb13b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk125Rst</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a88e6fff5db81a6c89ca399f8e8373e55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk200</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ad315b4af4c435e4e7ff61d6dee867200</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>sysClk200Rst</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ae8889d2a4a86b166201429368f0a5289</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiClk</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>aa4f2ada92e2417af78e584e6ba9da002</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>axiClkRst</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a16fae3d6e127a8b50bae25d8a44e317f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>extAxilReadMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ab6712bd663cd3e24f25a00cf87c330ed</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>extAxilReadSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a45c0a22ada88259627e9ed7b2d0c85e6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>extAxilWriteMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a347dcf7b377cf468046ff80cf776c5a8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>extAxilWriteSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a3ac29b775cea1c245e63626f4fe128ab</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadMasterType  </type>
      <name>coreAxilReadMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a2c5ed4d3d809c6bf45ea453603227a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteReadSlaveType  </type>
      <name>coreAxilReadSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>abc67cb5d0397191064932dcc77d605ca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteMasterType  </type>
      <name>coreAxilWriteMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a822a67151be27a4c076780a03360cd75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiLiteWriteSlaveType  </type>
      <name>coreAxilWriteSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a60f76e1c24320fbef37c62e876ae7aa3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaClk</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a2b980d17c45c077fb675e188a0510eeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 3 downto  0)  </type>
      <name>dmaClkRst</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a38b64fc3c6f9cd503c0fedef410568ef</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>RceDmaStateArray( 3 downto  0)  </type>
      <name>dmaState</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a22889574efd1e959b8cdf8bf651a4af3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>dmaObMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ae89132309a791bf4da2be7401104caba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>dmaObSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>adfd3318aa5218183fc45a528de4cbc8a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 3 downto  0)  </type>
      <name>dmaIbMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ab8ad5701c6a0355ee85eabca0460d0c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 3 downto  0)  </type>
      <name>dmaIbSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a7413978d8dc5e2e5bccc96bc1dd3685c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamMasterArray( 0 downto  0)  </type>
      <name>locIbMaster</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ae67ff562da4c0d07ee5614518749499c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>AxiStreamSlaveArray( 0 downto  0)  </type>
      <name>locIbSlave</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a73ca5053b59912ef6dfcc310072c381b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthTxArray( 1 downto  0)  </type>
      <name>armEthTx</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a8f40529bdb842e87ac66b109605b8aeb</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>ArmEthRxArray( 1 downto  0)  </type>
      <name>armEthRx</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a1c6754f74e23eb2720f5082a31f1a299</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelA</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a885dea2fe1cf92b09de610fea1f88160</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 1 downto  0)  </type>
      <name>clkSelB</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a6793df7b53d976f4a5ef2958550d6fb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>rxCount</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a54acfb62dc3b737a4f300e9904b10aac</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>rxError</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a4c01376003bbc901d1cc811153abf31d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>outClk</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a3f6e4d7ef86e455ba1b72ec1bcaa1189</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>sl  </type>
      <name>outClkRst</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a43ce2e38602ae7d00a075e6b7adb1a02</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>slv( 7 downto  0)  </type>
      <name>outCount</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>a4b616251c5b32805d02d026412ff6c18</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>RceG3Top</type>
      <name>u_rceg3top</name>
      <anchorfile>classtb_1_1tb.html</anchorfile>
      <anchor>ad33a603c6e5a2c97a6165ffbed458b64</anchor>
      <arglist>u_rceg3top</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx_pipeline::trans</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</filename>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>reg_tdata</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a9de970e1328e6fea2021fa8039dd6701</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>tdata_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>aa592f1b2afd32fcdd4c52509d9406d3a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>tkeep_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a64f8b94c00d0560b886bd84eb3a641fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tvalid_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a8481c9c7e8af69dc0c31edb3a20f45c9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tlast_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a00320a6112746e19febbe09f24ff0ce4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a00740c0edb3ec81612ac0a0a913fdf3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>data_hold</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4e903c77a75fb2d25d88cce1ecc1a463</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>data_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4bedfd7486847182608836d5f4fe733c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 3 DOWNTO  0)  </type>
      <name>tuser_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a0befb55690e9992e65e5a1ec0c8ced3f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>af75bec83cf71426506d3695fcaaaf403</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>reg_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>ad94e4bf4f7f06bdcfc3e659f4125a6e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 3 DOWNTO  0)  </type>
      <name>reg_tuser</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a312f55d1d2975a2ba264257a47eabad6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4d9d0a17734363b4b6e43733229ca5db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tready</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>ad6bbdaddda69f143708a1cf9ed50fbcd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_in_packet</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>aa653008fe0d519d65f650a8c7892bc39</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_in_packet</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>ac2e25614d74e70fd983cc361b5209e27</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>flush_axi</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a8fa88df5fc46cf542a61cf09c4c7b43a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>disable_trn</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a500dec20c0154def08c9b626c87571b0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_disable_trn</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a8f26223e65d13a5dbb69bdff78db674d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_beat_live</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a2d920588d0cbc08baf933d9731fd244d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_end_packet</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>af9da1712fd21d7ec21e557b3dfa4e7b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tsrc_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a8ae47880452199d300c0ae405d838768</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>s_axis_tx_tready_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>afadb41bab1c3fdb8cead14c195f59bd3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tsof_xhdl2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>afeb9307a1a1a777292a13157b8967041</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_teof_xhdl1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a3b63d65e69ef2537961ed046594de15c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tsrc_rdy_xhdl3</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a29abc8e2fd0ad475395dd7bf3a8ab961</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_DW_1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a6874f52dbda0751ac607efd81883ef77</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_DW_2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a1299695c18642c857c3e0e55311e0a3d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_DW_3</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4181ad5ab2da7a374762e29f162fc550</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx_null_gen::TRANS</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>if_wdt_dw</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a424a4ee663f4963b5c8498ddce7d25f9</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   if_wdt_dw(C_DATA_WIDTH  )</type>
      <name>INTERFACE_WIDTH_DWORDS</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a6153421549520abc0dea30a57946e3f6</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;0&apos;</type>
      <name>IDLE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a85e24851792f1594d198d9cb66dc9fb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;1&apos;</type>
      <name>IN_PACKET</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ab970f99565c34525951a2f3053ef26fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 11 DOWNTO  0)  </type>
      <name>reg_pkt_len_counter</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>afd36084fa287218da5b1d05870abcad3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 11 DOWNTO  0)  </type>
      <name>pkt_len_counter</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a3aad21dc4219ab1eb76aad761b5a9a0d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 11 DOWNTO  0)  </type>
      <name>pkt_len_counter_dec</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a30e965d2b37dae952e9b8953dd6363ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>pkt_done</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>afe03b9842c0ecd9c10e7b52d7e6dd55d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 11 DOWNTO  0)  </type>
      <name>new_pkt_len</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>aa507677acc2fcdc0b2d51b684ffcc668</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 9 DOWNTO  0)  </type>
      <name>payload_len</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a04d4d3334184649f483893deca80ed46</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 9 DOWNTO  0)  :=( others =&gt; &apos;0&apos;)</type>
      <name>payload_len_tmp</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ac837e97683f4fe12e3e3300096a8f689</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </type>
      <name>packet_fmt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a013391877914119c52e5d9e37615a047</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>packet_td</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a66e5770b615256555b2021809e0b9511</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 3 DOWNTO  0)  </type>
      <name>packet_overhead</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ae3d5b4f12b5d7ca2fd738dba13ea25c6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>xhdl2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ac9d26a474f5d62a56b75a6acfb94f41f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>reg_is_eof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a0c1bbecd8137969b510e02e51111489c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </type>
      <name>xhdl5</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ab0b7d1e4d929bce35aef59907df4d578</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </type>
      <name>xhdl7</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ad04be1dddaa7987a8ca85711587c7d5f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>next_state</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ae759660739170c71fd8b8fbb96f8fbf3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cur_state</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ac8ea449d59ccec8ff1a339343e256a2f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>null_rx_tlast_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a879b1f079f30d58e2d0ff6f433a9f6cd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>eof_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a5ac53cde46d80c468867be5f89a83494</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>straddle_sof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>a36ffc04a18727b415080562758a767a9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>eof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__null__gen_1_1TRANS.html</anchorfile>
      <anchor>ace8631ae3d487cb5ee63ec8ffc8c280c</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx_pipeline::trans</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</filename>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>is_sof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>acc8c174b8cb0a1ec0a51afd59661772e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>is_sof_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a3bc1138337fe2cffbbc6ce2fee434f73</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>is_eof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a5778ffc02ca6585c02bdb7b0e9a915df</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>is_eof_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>ad2247a29677fd9b539c5d3038854cbdd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>reg_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>ad94e4bf4f7f06bdcfc3e659f4125a6e8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a532a484d3d584c02dd747fe504315d01</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>tkeep_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a64f8b94c00d0560b886bd84eb3a641fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4d9d0a17734363b4b6e43733229ca5db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>rsrc_rdy_filtered</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a7c455fb9ee9f248ee346c2f9eabb41d8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>trn_rd_DW_swapped</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>ae5e7ed74431c3a5ce0d7f90febc8fd62</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>trn_rd_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a941106cbd466d1b1ceeb94d85483316d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>data_hold</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4e903c77a75fb2d25d88cce1ecc1a463</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>data_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4bedfd7486847182608836d5f4fe733c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_reof_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a1933440ab2d522a7b96b2ea66dc8070a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  </type>
      <name>trn_rrem_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4476dcdb40af6cd0690051507b4a826c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rsrc_rdy_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aa0b9f4326d69a7be8d26f8501ca9665c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rsrc_dsc_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a6237ee65a8caaa1b134ba1d26bb1814c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rsof_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a95d3a25d5166227757742ecda41b1b1b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 6 DOWNTO  0)  </type>
      <name>trn_rbar_hit_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a52d2ff64053286760a5704da0410232b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rerrfwd_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a42488c52580a34f7f1ca9fa0aac7ec74</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_recrc_err_prev</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aaaf8d71716375a551831348211c7b873</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>null_mux_sel</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a2a63c8a8c836f628e152de7f7cee98a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_in_packet</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aa653008fe0d519d65f650a8c7892bc39</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>dsc_flag</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a4923b151389d52a870f017753c1598fc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>dsc_detect</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aba6fdaa9e15077944745b7c0ebf48371</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_dsc_detect</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a0f56004372be14638d1502f692ae98b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rsrc_dsc_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aa5f5c841ecaa5a5c71663763d29f3e24</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>m_axis_rx_tdata_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a247e2848d94cc4e62a956c9ed5d2686f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>m_axis_rx_tvalid_xhdl2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a1b01d559f3cf93d06eadc8011cf8f9f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 21 DOWNTO  0)  </type>
      <name>m_axis_rx_tuser_xhdl1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a5d242c12a40bd2eed3aa4fca7ea451d4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rdst_rdy_xhdl4</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>ada13f5ad1a229c87cb92dc82375a527e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>mrd_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>aebe5db3d6bb8f26f82cc247dc77901fe</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>mrd_lk_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a542f858dda04fdae2a5c995bf63827b1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>io_rdwr_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a436dbd498fa22d232001ae2083dbd358</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cfg_rdwr_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a05b12f24942c9320e03585802b0ccb91</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>atomic_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>ad798cfe2af45f6fbc786e539e820c345</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>np_pkt_lower</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a81a14736ecd04bdb48c74db5275fc88c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>mrd_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a25869dabf6bd90169ba66dbff96d4ad4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>mrd_lk_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a74ffbf8a2bcb4eb306639b9e233a9f5d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>io_rdwr_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a8938bfbc4ac7742e7f315dd8b6d8beb9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cfg_rdwr_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a54196a82804ec1e77a3c0d647a69d782</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>atomic_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a2bf1f765b7f346d59d2000df2d04642d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>np_pkt_upper</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>af242e54757dea32755d8fecf0af6a53a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>pkt_accepted</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>a1b492ef8d931d92751c344987169bd55</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>reg_np_counter</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx__pipeline_1_1trans.html</anchorfile>
      <anchor>af76d1426685df95ff9c8a9811a73ea64</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_top::trans</name>
    <filename>classpcie__7x__v1__9__axi__basic__top_1_1trans.html</filename>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_rx</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top_1_1trans.html</anchorfile>
      <anchor>acdd1ea4845a2b580ef059a559ddd99b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_tx</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top_1_1trans.html</anchorfile>
      <anchor>abbc3635fa739be60800cb475c8e05a32</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_rx</type>
      <name>rx_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top_1_1trans.html</anchorfile>
      <anchor>abc0931daa1823e43448f4111355c53a8</anchor>
      <arglist>rx_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_tx</type>
      <name>tx_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__top_1_1trans.html</anchorfile>
      <anchor>af644c2b07b72c3a3ca448d61bb837dd8</anchor>
      <arglist>tx_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl::trans</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>tbuf_av_min_fn</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a7bd77b86df4071a5363dbdfcf562a3a9</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>tbuf_gap_time_fn</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2f612b601878e851a20f3079001ce4f1</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  :=   tbuf_av_min_fn(C_DATA_WIDTH  )</type>
      <name>TBUF_AV_MIN</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a3468edf8b88426d87c7cd59c310dc4d9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  :=   TBUF_AV_MIN+ 1</type>
      <name>TBUF_AV_GAP</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>afe66f264864fea27115cc346fdb8a4f9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  :=   tbuf_gap_time_fn(C_DATA_WIDTH  )</type>
      <name>TBUF_GAP_TIME</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>adb87e812959510f79b0f0b62e68f0ddb</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 2</type>
      <name>TCFG_LATENCY_TIME</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a85f548bf65f3d70c9e06e14d2cc19c89</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 3</type>
      <name>TCFG_GNT_PIPE_STAGES</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a0fa453a0c86cb413a22efcba2f6f26aa</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 0</type>
      <name>LINKSTATE_L0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a6e3338b05a978d5f37ac3a3ba7f38a32</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 1</type>
      <name>LINKSTATE_PPM_L1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2303481aa955e184601f532a083905ac</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 5</type>
      <name>LINKSTATE_PPM_L1_TRANS</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a4947d6a3bc0420015c0b7336377a1183</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 6</type>
      <name>LINKSTATE_PPM_L23R_TRANS</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aa3595ccadd90492ce48d4378db21cbaa</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 32</type>
      <name>PM_ENTER_L1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a5c130fd2fa5e56601557c16ef26a4bd7</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>INTEGER  := 0</type>
      <name>POWERSTATE_D0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2aa72a453ba45ef9fdba399d566fd672</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>lnk_up_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a8647876fcab602dd479e270f1c92db07</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>lnk_up_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a4165ac1d54e7cddf07101e36a017d264</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>lnk_up_exit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>afd4b91f7ddb93bd373de3cda2002532b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tbuf_av_min_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ae4f8cefdb8c7c742185b8879ad8d8f85</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tbuf_av_min_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ac3298e194b450c8e98f66bbafcdd0579</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tbuf_av_gap_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aca343a5086eee29e2f8c367f158d7cc3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>tbuf_gap_cnt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2001fa00db02368b4749328ddf2166da</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>tbuf_gap_cnt_t</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a90f6d3ad23132bc4ef3135b2b4dc2bcc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tbuf_av_gap_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ad9008b79ed4750b7af0e8a2cee39e80c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tbuf_av_gap_exit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>addee36f1abc3051c798a917402ca8fc3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a0008a6be13a0145ab8d69ac2905b22c4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_tlast_1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ab5cbe654e00fbb4a68ef273b118490fa</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_decr</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a068c089b90cae2b8504e8044947354b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_decr_1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>adc9f473f819565777d15ea37e02eb4b7</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_decr_2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aa3741d2ba837927d28e70f76bc8ff209</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 5 DOWNTO  0)  </type>
      <name>tbuf_av_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>af7d06e397ec32faa377d9feb109ead4c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tcfg_req_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ad9837790808fa5c84edb5b43b6d6b891</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </type>
      <name>tcfg_req_cnt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a29245a16c30c6f87387e573752259232</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tdst_rdy_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a19822a4952aa464cc2c343dfbfaa8254</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tcfg_req_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a1f30adf224b1b864b85c2812c2e48472</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tcfg_req_exit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a4b87fb18c933c5f4ee85c7aa64cdfa00</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tcfg_gnt_log</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a41c3605ea9a8b551dd4325912177be98</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   TCFG_GNT_PIPE_STAGES- 1 DOWNTO  0)  </type>
      <name>tcfg_gnt_pipe</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a5acc86f02779812585106ac0855540f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>pre_throttle</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ad7b19da669cd3a2c10d3329a1ec15c47</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_throttle</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aafd3f5d70940db956e8eef3d022daa75</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>exit_crit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a59ae46bdef873456075909a9a668c7f3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tcfg_gnt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a037beebd05ec122c26e586b61aa87d6e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tcfg_req_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>abd91c0747144e91580bbcd821f886b44</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tcfg_gnt_pending</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a7331dce693ede172bb8a67317807fb3a</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>wire_to_turnoff</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a5449b147fc61c99e381593c19f781a30</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_turnoff_ok</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>acd09fdb600818057465beeb80c809c06</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tready_thrtl_mux</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a462a638c269dd574f6ca595a9aa2f3f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>ppm_L1_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ab86626c231b9e40e6e763314b859c0ec</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>ppm_L1_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a9f243aaca783e30aa7ae732a534f628f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>ppm_L1_exit</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aea780e96d0953b07c79b7f573fa404ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>cfg_pcie_link_state_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ae8cb9e5357170985897b22f0168d149b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rdllp_src_rdy_d</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a6ff6649000e98cef1a397e2b2ea8deec</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>ppm_L23_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a9904157672fa16e48c1ff845a52a49cc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>ppm_L23_trig</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a9566636d732864c77a1c443a2ecb73d5</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cfg_turnoff_ok_pending</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a49ee5b8061d6b834ac05500c10df12b8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a4d9d0a17734363b4b6e43733229ca5db</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cur_state</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ac8ea449d59ccec8ff1a339343e256a2f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>next_state</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ae759660739170c71fd8b8fbb96f8fbf3</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_axi_in_pkt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aebabbb88fe31590c00b94ac6587cb0b6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_in_pkt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aad5b8978f77b688f0b27bec8659a4703</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_pkt_ending</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a6228f0a31b3c2d98c2e98e7e42f2c402</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_throttled</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a7f8b95d9793fc77c85fdbb8d74d0a074</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>axi_thrtl_ok</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>afad56786b6493b4a5ef22b454111fc3c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tx_ecrc_pause</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a3d8c8debcd974c55eaeeaa623adc6dba</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>gap_trig_tcfg</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>aafc3a2f9e2efa4da86f3cccda7c10c6f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_to_turnoff</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>acde5662fe01130c8bbc5bfda6e5d790d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>reg_tx_ecrc_pkt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>ab0308553f7f84173a3605e92c2ac2d73</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tx_ecrc_pkt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2ddeb9c08f350e85558e93857dec768d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 1 DOWNTO  0)  </type>
      <name>packet_fmt</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a013391877914119c52e5d9e37615a047</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>packet_td</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a66e5770b615256555b2021809e0b9511</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>header_len</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a53a14fdfb101bd5991da788851db02c8</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 9 DOWNTO  0)  </type>
      <name>payload_len</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a04d4d3334184649f483893deca80ed46</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 13 DOWNTO  0)  </type>
      <name>packet_len</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a5d60d503a89ed5df34e803b49844241d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>pause_needed</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a7e9351d1a47e77315b8e2b8c9251aa01</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cfg_turnoff_ok_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a89962739501c9239822bbc0355fbc901</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tready_thrtl_xhdl1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a2db56daae2a7e67c7223ae58371321f2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>CUR_STATE_A</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a6931b5d85435769281ef1a90e2803e10</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>NEXT_STATE_A</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a683e2a597d62e0de7c9abc9e54f07117</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;0&apos;</type>
      <name>IDLE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a85e24851792f1594d198d9cb66dc9fb2</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>std_logic  := &apos;1&apos;</type>
      <name>THROTTLE</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx__thrtl__ctl_1_1trans.html</anchorfile>
      <anchor>a47f94fb926225e2eb7357a9649529aec</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_rx::TRANS</name>
    <filename>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</filename>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>null_rx_tvalid</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>aa3089b5bdcaf2554a68a60a4fa997d85</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>null_rx_tlast</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a34cde4521784b384d72166cd87ad7e03</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>null_rx_tkeep</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>ada64661350131bf984ddf8ec31cce5a4</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>null_rdst_rdy</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a23bafe8bea2c17c9049977b5f73dd432</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 4 DOWNTO  0)  </type>
      <name>null_is_eof</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a3c018a095a2348a72a038e88d7bd687c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>m_axis_rx_tdata_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a247e2848d94cc4e62a956c9ed5d2686f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>m_axis_rx_tvalid_xhdl4</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>ac185be29d0c8619144e53b0f98a36a5c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR((   C_DATA_WIDTH/ 8)- 1 DOWNTO  0)  </type>
      <name>m_axis_rx_tkeep_xhdl2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>abc835b12b595cd63e37c386da6e94ee6</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>m_axis_rx_tlast_xhdl1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>aeb5f2c1d9d3750bc7ba579384f814aca</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 21 DOWNTO  0)  </type>
      <name>m_axis_rx_tuser_xhdl3</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>ac379273352fc19169b7f314c51ae8a8e</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_rdst_rdy_xhdl6</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a48c465c399eedcbc37ba200c48bd4c26</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR( 2 DOWNTO  0)  </type>
      <name>np_counter_xhdl5</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>ab96158d20c983c54740da4869c66bc70</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_rx_null_gen</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>ab89d02e9599df530e9a603150c3aa751</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_rx_pipeline</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a82fcde837084befc25b8377bbde039b5</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_rx_pipeline</type>
      <name>rx_pipeline_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a6aac75ed5de2502e7d736d8dcb7c69ee</anchor>
      <arglist>rx_pipeline_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_rx_null_gen</type>
      <name>rx_null_gen_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__rx_1_1TRANS.html</anchorfile>
      <anchor>a0a6936d0442990a7c2b730fd0751da48</anchor>
      <arglist>rx_null_gen_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_axi_basic_tx::trans</name>
    <filename>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</filename>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>tready_thrtl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>af78bc09cd5e37bcfb88d0e8064e11cbf</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>s_axis_tx_tready_xhdl1</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>aa7484f85384fc1f177c96a79758193bd</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_DATA_WIDTH- 1 DOWNTO  0)  </type>
      <name>trn_td_xhdl3</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>aa6ff7ef7b7b3f24ef1a1ba314aab5067</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tsof_xhdl8</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a6c218b71634ee9b26c7aa6d572323b2f</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_teof_xhdl5</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a013e671dbd7ec3b31e252208961e4338</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tsrc_rdy_xhdl10</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>ad350667c760c689c56400d7db0e2efc2</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tsrc_dsc_xhdl9</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>ae36d83aa4052db99beba9a7c54460fae</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC_VECTOR(   C_REM_WIDTH- 1 DOWNTO  0)  </type>
      <name>trn_trem_xhdl7</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>ab6a5c17e4d2c220cab88453e0857fd8d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_terrfwd_xhdl6</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a6b622703cb60111fc1458a305600c3dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tstr_xhdl11</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a746ea9da628b22c6a6661ce073b9727d</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tecrc_gen_xhdl4</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a9cb72824799127b127d5fbb3842dcabc</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>trn_tcfg_gnt_xhdl2</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a3e250e0d708104a4bcaa5105e6d4571c</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>STD_LOGIC  </type>
      <name>cfg_turnoff_ok_xhdl0</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a89962739501c9239822bbc0355fbc901</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a38b2686dd050859edd5586b4d862b24d</anchor>
      <arglist></arglist>
    </member>
    <member kind="component">
      <type></type>
      <name>pcie_7x_v1_9_axi_basic_tx_pipeline</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a63c75ef8c34504aafa423d4db04e02dc</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_tx_pipeline</type>
      <name>tx_pipeline_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a1d25c97ad243c8774e6fbc27480bea61</anchor>
      <arglist>tx_pipeline_inst</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</type>
      <name>tx_thrl_ctl_inst</name>
      <anchorfile>classpcie__7x__v1__9__axi__basic__tx_1_1trans.html</anchorfile>
      <anchor>a50546d1459ac312b8c5c81cd43a7fe15</anchor>
      <arglist>tx_thrl_ctl_inst</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>pcie_7x_v1_9_pcie_bram_7x::v7_pcie</name>
    <filename>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</filename>
    <member kind="function">
      <type>integer</type>
      <name>msb_addr</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a3655668aefa2b69ccba3acdbe7a35700</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>alb</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a6bafb4b047c31a933fd4a9c2e0f28cfe</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>msb_d</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>ae205fa6c9cb45f3a20d4c04537ce408e</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>msb_dp</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>abd25c0d7dfa6aafcd02d5f0fa94eba0e</anchor>
      <arglist>wdt: integer  </arglist>
    </member>
    <member kind="function">
      <type>std_logic_vector</type>
      <name>pad_val</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a9abf2043916f0e31651c3b8b14e53f08</anchor>
      <arglist>in_vec: std_logic_vector  , range_hi: integer  , range_lo: integer  , pad: std_logic  , op_len: integer  </arglist>
    </member>
    <member kind="function">
      <type>string</type>
      <name>device_val</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a0b41d0e20db8e51742ffa8c7f7115603</anchor>
      <arglist>impl_target: string  </arglist>
    </member>
    <member kind="function">
      <type>string</type>
      <name>get_write_mode</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>aaa0eb235ad6244d6ec277e52d8717a5b</anchor>
      <arglist>link_width: integer  , WIDTH: integer  , link_speed: integer  </arglist>
    </member>
    <member kind="function">
      <type>integer</type>
      <name>get_we_width</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a432e8babeb565491dce306328813b857</anchor>
      <arglist>DEVICE: string  , WIDTH: integer  </arglist>
    </member>
    <member kind="process">
      <type></type>
      <name>PROCESS_185</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a4f710da90f6983f1ada8d51a943f33d0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   msb_addr(WIDTH  )</type>
      <name>ADDR_MSB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a0d3280c385a60912dcd4a0ee97d87266</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   alb(WIDTH  )</type>
      <name>ADDR_LO_BITS</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>aefd1ce58c3330edd769d9509b5fd22b9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   msb_d(WIDTH  )</type>
      <name>D_MSB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>aab5641179a2b2a3f7959ae80d8dcd6ce</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   D_MSB+ 1</type>
      <name>DP_LSB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a94604cea638b19efe12585b0e282b7a0</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   msb_dp(WIDTH  )</type>
      <name>DP_MSB</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a785dc3e4352e2df5aa77a1c17297cd05</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   DP_MSB-   DP_LSB+ 1</type>
      <name>DPW</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a9db68b31fe679e60efc9d4cca13c1f69</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>string  :=   get_write_mode(   LINK_CAP_MAX_LINK_WIDTH,   WIDTH,   LINK_CAP_MAX_LINK_SPEED)</type>
      <name>WRITE_MODE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a11bdcae7c8fa42483c2d2c4439bfa6e9</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>string  :=   &quot;36Kb&quot;</type>
      <name>BRAM_SIZE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a4f48c7a03f36d51b493e8afbcdd56a09</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>string  :=   device_val(IMPL_TARGET  )</type>
      <name>DEVICE</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a72cb5b3676898c5e45bf4ceac356d4c5</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>integer  :=   get_we_width(   DEVICE,   WIDTH)</type>
      <name>WE_WIDTH</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a79b062246ab25b47c39dba9606cb6902</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   WIDTH- 1) downto  0)  </type>
      <name>DIB_dummy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a0f95119a09835c91b0a4a466df54271b</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   WE_WIDTH- 1) downto  0)  </type>
      <name>WE_dummy_gnd</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a5a683159245be28007033d6ccdeb07c1</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector((   WE_WIDTH- 1) downto  0)  </type>
      <name>WE_dummy_vcc</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a9497a8eaa24b3a6c0bce0786df05e053</anchor>
      <arglist></arglist>
    </member>
    <member kind="signal">
      <type>std_logic_vector(   WIDTH- 1 downto  0)  </type>
      <name>rdata_o_dummy</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a7b59b5a8ad19a5b216293389f6cace73</anchor>
      <arglist></arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bram_sdp_macro</type>
      <name>ramb36sdp</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>a5dfbbd13d1a13c35b712983dd5514794</anchor>
      <arglist>ramb36sdp</arglist>
    </member>
    <member kind="instantiationconfiguration">
      <type>bram_tdp_macro</type>
      <name>ramb36</name>
      <anchorfile>classpcie__7x__v1__9__pcie__bram__7x_1_1v7__pcie.html</anchorfile>
      <anchor>ab2e60e5b8822596f618cea0f06e52689</anchor>
      <arglist>ramb36</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>Version</name>
    <filename>classVersion.html</filename>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classVersion.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classVersion.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="constant">
      <type>std_logic_vector( 31 downto  0)  := x&quot;F1000103&quot;</type>
      <name>FPGA_VERSION_C</name>
      <anchorfile>classVersion.html</anchorfile>
      <anchor>a7bf194152bd803b1b5fa833e3570a381</anchor>
      <arglist></arglist>
    </member>
    <member kind="constant">
      <type>string  :=   &quot;Sim Test&quot;</type>
      <name>BUILD_STAMP_C</name>
      <anchorfile>classVersion.html</anchorfile>
      <anchor>a4191b5c3c7b6ef34fad396b29e891cd2</anchor>
      <arglist></arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>xilinx_pcie_2_1_ep_7x</name>
    <filename>classxilinx__pcie__2__1__ep__7x.html</filename>
    <base>pcie_2_1_ep_7x</base>
    <base>pcie_app_7x</base>
    <class kind="class">xilinx_pcie_2_1_ep_7x::rtl</class>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a76c91683d6479bd72076b38a9b7b50d7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PCIE_EXT_CLK</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>ad70e7eb09306f587b00969e74a19bb0b</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ALLOW_X8_GEN2</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a73b4b8eca59542074c76f0e09a4bbbc7</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa611ddf09b5cf0a0879818453be502cb</anchor>
      <arglist>bit_vector  := X&quot;08&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEVICE_ID</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a8d31505ddccc8a31465e65cecc1c51cf</anchor>
      <arglist>bit_vector  := X&quot;506F&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a728fb34740372077234388aff555a855</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aedaab49fa97ba95ce3ef987538856003</anchor>
      <arglist>bit_vector  := X&quot;1&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>DEV_CAP_MAX_PAYLOAD_SUPPORTED</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>ac71b5fca1fd3a5f2c09e70443058d030</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>af3b03c46d60d9c118bf05b9f57ab163c</anchor>
      <arglist>integer  := 3</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK2_DIV2</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a6e64f14227896895f0cc7b7f33e5af4a</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>TRN_DW</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a43117ccb3b2158b84921caced3210daa</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TX_LASTPACKET</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a7e573241043cf98897f6930f60c9fb1d</anchor>
      <arglist>integer  := 28</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_RX_RAM_LIMIT</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa2e6cf1210e548558d16ba29285143e0</anchor>
      <arglist>bit_vector  := X&quot;03ff&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_CPL_INFINITE</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aef98dd74a55f90844cf09c15a8cf23d0</anchor>
      <arglist>string  :=   &quot;TRUE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_PD</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aed44cec37e625b24a3b1779281d3a6cf</anchor>
      <arglist>integer  := 154</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VC0_TOTAL_CREDITS_CD</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a942271bd29f325d16e46aaaf3c4bd824</anchor>
      <arglist>integer  := 154</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_WIDTH_int</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>afc6aa573e13993b8c6939224914abe65</anchor>
      <arglist>integer  := 8</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CAP_MAX_LINK_SPEED_int</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4d9a899d8bedd163882715aeb105aeea</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txp</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a00ed0c2c206f1e3856cb9aed1f1dec48</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pci_exp_txn</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>af0c70472ed6e68d3174367d18c1dbb73</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxp</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a9d5e2dbed2bf9c54b34b82dda20bde1a</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pci_exp_rxn</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>afa6327a37e710761de0383d72b2a3bb9</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk_p</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a038f2eadb3c4aacf82bfdfd4a1a0b864</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk_n</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a27703869bfdfdf86690ee7da8e50d4f5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classxilinx__pcie__2__1__ep__7x.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>xilinx_pcie_2_1_rport_7x</name>
    <filename>classxilinx__pcie__2__1__rport__7x.html</filename>
    <base>cgator_wrapper</base>
    <base>pio_master</base>
    <class kind="class">xilinx_pcie_2_1_rport_7x::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TCQ</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>ad137347988d6b348f2ae278fb5a0e910</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>SIMULATION</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a51a851d55a1c3a128ef4fc7e2a8624c5</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>PL_FAST_TRAIN</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a7966a29d77b4516853693b4eb37a15bb</anchor>
      <arglist>string  :=   &quot;FALSE&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_FILE</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a356c3284d68f9c83c4508a1a49aee9d0</anchor>
      <arglist>string  :=   &quot;cgator_cfg_rom.data&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>ROM_SIZE</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a5a750513246a4f7c2e1f892f10c747e9</anchor>
      <arglist>integer  := 32</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>REF_CLK_FREQ</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a76c91683d6479bd72076b38a9b7b50d7</anchor>
      <arglist>integer  := 0</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>USER_CLK_FREQ</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a44f50ee2bd2a2f31bc1e6344cfed36b5</anchor>
      <arglist>integer  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>C_DATA_WIDTH</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>aa3965797112790c15d05a022dccc55b2</anchor>
      <arglist>integer  := 64</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>LINK_CTRL2_TARGET_LINK_SPEED</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a7b5690cb01a4fc65ef50e4ebdd9afd55</anchor>
      <arglist>bit_vector  := X&quot;0&quot;</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk_p</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a038f2eadb3c4aacf82bfdfd4a1a0b864</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_clk_n</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a27703869bfdfdf86690ee7da8e50d4f5</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>free_clk</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a63cdefea15f9f548a5f8c777c7f12e10</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sys_rst_n</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a4349e5cf225ef9d1b74cfaa9c696e909</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>RXN</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>ad6d149137cb6dcb895e9787c2611eaeb</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>RXP</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>ab8bbbff746eabaeb7eb2da830f14f1de</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TXN</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a294e122353b50726eeb6125bd922f20e</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>TXP</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a6105293c450697839349776e8aff7193</anchor>
      <arglist>std_logic_vector( 0 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led_2</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a04a7166baf0f66fcabce45c249f6cb09</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led_3</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>acbac1ace5e079e9db8e59475fb531be2</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led_4</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a2128e049e02568964e3c4d3b6649d71f</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led_5</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a1c3feae726403472e3d733ae96ae6381</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>led_6</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>acbacd6b109716ac33540e9e5a71b7fa6</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>link_retrain_sw</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>aeb0dc4f8fee06c66c2b72c3674ccc9d1</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pio_restart_sw</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>aa77f39365f60e98fa4c881538d2d8abd</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>full_test_sw</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>af206aecf215d9bcfce468fdf4d91947d</anchor>
      <arglist>std_logic  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_textio</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>abc7d7fc2675847e1d861e3fda2b1990c</anchor>
      <arglist>std_logic_textio</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>std</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a17a7c5b2be3cba8592e83e385620216b</anchor>
      <arglist>std</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>textio</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>aa8c4e25998323a84db5b1fa701b92fcb</anchor>
      <arglist>textio</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classxilinx__pcie__2__1__rport__7x.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet</name>
    <filename>classZynqEthernet.html</filename>
    <class kind="class">ZynqEthernet::structure</class>
    <member kind="port">
      <type>in</type>
      <name>sysClk125</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>ac9a6fece12482f6f3c554019274b16f7</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>armEthTx</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>ae793547a20ad82239df8e890cef9194f</anchor>
      <arglist>ArmEthTxType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>armEthRx</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a16123252c885d714305025459d763b08</anchor>
      <arglist>ArmEthRxType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxP</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>afae58e16ef4e766b43d30fda4ef6579e</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxM</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>ae3d6a3f2f756075c2f8cc85336c5f046</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxP</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a6da1db19b5e1bc802cb83c4f4a867f18</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxM</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>aa811e9893cae91d073605908f9cd59bd</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classZynqEthernet.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet10G</name>
    <filename>classZynqEthernet10G.html</filename>
    <base>ZynqEthernet10GReg</base>
    <base>ZynqUserEthRouter</base>
    <class kind="class">ZynqEthernet10G::mapping</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>RCE_DMA_MODE_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a98a0430ca9c41f4f1eb04d425980528a</anchor>
      <arglist>RceDmaModeType  :=   RCE_DMA_PPI_C</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_EN_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aedb9a0e1432d1a23f44a7e5514fc24c3</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_SIZE_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a9561367c39ea569fad01d8d34803085f</anchor>
      <arglist>positive  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_PORTS_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>abb5752b7cc18a5d9c6f13b177887a4d1</anchor>
      <arglist>PositiveArray  :=( 0=&gt; 8192)</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BYP_EN_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>abe1127a57e68a4c556cb22d0f8bf5652</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>BYP_ETH_TYPE_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a5f64776630707227f1e0a48c64a64079</anchor>
      <arglist>slv( 15 downto  0)  := x&quot;AAAA&quot;</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_EN_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a18de25a8aa2d7b5c459a912874c13dfe</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_SIZE_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a581badb2f52346d91f2f9fa882db0467</anchor>
      <arglist>positive   range  1 to  8:= 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>VLAN_VID_G</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a06f3bc1ca928ae4c8688766c7b19db5a</anchor>
      <arglist>Slv12Array  :=( 0=&gt; x&quot;001&quot;)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>ab4be5ca44166456f5989fac2a1fc14a1</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>sysClk200Rst</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>accc3fd112b089d66742255b6fff7a245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaClk</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a5138002e8870e593b82eadf78aefa5ce</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaClkRst</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>abef98a017f5cc89a1a01f97c46d1482b</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaState</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a2a621ff3fd91e91fe5052511ba754061</anchor>
      <arglist>RceDmaStateType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaIbMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>ad042956aa384fe59b2520ea1de8afe28</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaIbSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a5b6d962ecac1ef0244a5ce305394b0c5</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaObMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8b63c6d850de876b8ad9872d73b0be97</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>dmaObSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a3563e3c4c7f5d4dd9280d67313c2f392</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthClk</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8c401e1618c03cd977d5a864f28c6630</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthClkRst</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a9c2e2258a4859f911e2893cf40800ec7</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthIpAddr</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>ade046568ea36e6774df6a6ab998ac90a</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthMacAddr</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a7487c3f5e10061bf4740d097a6cfe5cf</anchor>
      <arglist>slv( 47 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthUdpIbMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aa56e3feeb9554658f2c09ab6bb06dbcd</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthUdpIbSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a9c11c1777d961af24011f59ebe8e8bba</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthUdpObMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a96fb90e03febb96b2f7c94d37d49804e</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthUdpObSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aa50c1132fe32c40735c615d86ce801ce</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthBypIbMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a5dff731d14385906a28bd565f556ad4d</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthBypIbSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8e72d15586a095c7e45c813da0235ccd</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthBypObMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a19474bbd043a9d3c859369357141ae0e</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthBypObSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a7da100446619fbacfdb28e9457334207</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthVlanIbMasters</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aa571898470c02b5d2276497ff2e34339</anchor>
      <arglist>AxiStreamMasterArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthVlanIbSlaves</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a6abf83ccef7f26e3fea50693207a8a44</anchor>
      <arglist>AxiStreamSlaveArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>userEthVlanObMasters</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a22dd6b802bf629b3680eb87a93149ebe</anchor>
      <arglist>AxiStreamMasterArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>userEthVlanObSlaves</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>afd3a350f05bf1252e5b2405ff460fa8d</anchor>
      <arglist>AxiStreamSlaveArray(   VLAN_SIZE_G- 1 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClkRst</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a1e9bcefce6377807bc82ba91c2850188</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8cc88283087926e934bb67651263b053</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a80e5574c28ce6fd06510648d63787843</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aada3e73ee8db4190524295bfa4dff085</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a22f8db74a5a4c77e7e2767279ca36e7f</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRefClkP</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a0789e3cdada666df5474292aba328db2</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRefClkM</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a2b3f6d3ce7b77c200cc3765f98393b2d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxP</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a756ea3d1b593f9264776d4b2a656b638</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRxM</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a757617e3ddbfc418a2dea2626adbd618</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxP</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a8c38fb421d34df19e720e9f526d6a823</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethTxM</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>abbbaf6432d6aba790f76a2e086aff500</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>EthMacPkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>ac1625414338993fe184c68bfdbb48894</anchor>
      <arglist>EthMacPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classZynqEthernet10G.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqEthernet10GReg</name>
    <filename>classZynqEthernet10GReg.html</filename>
    <class kind="class">ZynqEthernet10GReg::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClk</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a8e1fd4ab848b98a0c700b34cf7c90b36</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilClkRst</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a1e9bcefce6377807bc82ba91c2850188</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilWriteMaster</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a8cc88283087926e934bb67651263b053</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilWriteSlave</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a80e5574c28ce6fd06510648d63787843</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axilReadMaster</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>aada3e73ee8db4190524295bfa4dff085</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axilReadSlave</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a22f8db74a5a4c77e7e2767279ca36e7f</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClk</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ade4f983718168ff97d99e5f9e1010f4f</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>dmaClkRst</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ad61fd63022a76f2397c7533be78b0692</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethClk</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>aa454832f4c517041d344f7bdf52eceec</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethClkRst</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a4d9cf8bf47e01753106549ce4eaa9756</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>phyStatus</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ad0871585bdc9ccffa25fa267324e840f</anchor>
      <arglist>slv( 7 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>phyDebug</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a71bd0bdfacf61158d285bd2ecefeb19a</anchor>
      <arglist>slv( 5 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>phyConfig</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a6dc940b2d4b3bcd936f523d213f68e3d</anchor>
      <arglist>slv( 6 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>phyReset</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>af076684b62700427de628d498d26d48c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethHeaderSize</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>afd491e239f6c555f6e2ec3f89784969b</anchor>
      <arglist>slv( 15 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>txShift</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a167722f417ff747b709bb2b44683836a</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>rxShift</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>af58c8c49fcf5c68ea077ac01dee07bae</anchor>
      <arglist>slv( 3 downto  0)  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>macConfig</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a7d22b89fae0ee807040f780edccfd566</anchor>
      <arglist>EthMacConfigType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>macStatus</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>af686156b36c66160ff6decec6144ac31</anchor>
      <arglist>EthMacStatusType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ipAddr</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ab845ea0b964416473abdc0bc9d60af6d</anchor>
      <arglist>slv( 31 downto  0)  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>PpiPkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ad8af9a43d7dbf0932aa4269128af8724</anchor>
      <arglist>PpiPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>EthMacPkg</name>
      <anchorfile>classZynqEthernet10GReg.html</anchorfile>
      <anchor>ac1625414338993fe184c68bfdbb48894</anchor>
      <arglist>EthMacPkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqPcieMaster</name>
    <filename>classZynqPcieMaster.html</filename>
    <base>pcie_7x_v1_9</base>
    <class kind="class">ZynqPcieMaster::structure</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>HSIO_MODE_G</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a761973c8ed6f69fcb7e5428d46da28c8</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClk</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a7d8781c632c75ab0fdde6e592fd13d60</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiClkRst</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>aaa3f2a49ba9c27af6fc938205e371307</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiReadMaster</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>ac847742920ba32301ddc91cf13d6f5fe</anchor>
      <arglist>AxiLiteReadMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiReadSlave</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>af5301f308dc850ff6d3b80315d2e644c</anchor>
      <arglist>AxiLiteReadSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axiWriteMaster</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>abf08eac4311749af56c8ec14b1903091</anchor>
      <arglist>AxiLiteWriteMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>axiWriteSlave</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a0eb32e5fab67488b94fb47c9fe42e97f</anchor>
      <arglist>AxiLiteWriteSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRefClkP</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a146008b72f482aa7e18168b3d50e6245</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pciRefClkM</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a4f61c61badf86ec50e537843555a735d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pcieResetL</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a2f3c2c01c669b430e78b77b68f784bf3</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pcieRxP</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a2601ea72b1d9ab563555bd2d432471ce</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>pcieRxM</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a56a950bb331b6a3c357a9681904bcf2c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pcieTxP</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a6f344d660f9e5a6bbbf0561ead14fad2</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>pcieTxM</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>afde90a90baaca762bc14433243cfcbd0</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_UNSIGNED</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a241c3e72dd8024cc8ae831b1b2aed7db</anchor>
      <arglist>STD_LOGIC_UNSIGNED</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>STD_LOGIC_ARITH</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a5d8c1f7c620a51582be96d2a58d40293</anchor>
      <arglist>STD_LOGIC_ARITH</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>numeric_std</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a2edc34402b573437d5f25fa90ba4013e</anchor>
      <arglist>numeric_std</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiLitePkg</name>
      <anchorfile>classZynqPcieMaster.html</anchorfile>
      <anchor>af98a1f0df20cf0e5f0fdb9f5999ad782</anchor>
      <arglist>AxiLitePkg</arglist>
    </member>
  </compound>
  <compound kind="class">
    <name>ZynqUserEthRouter</name>
    <filename>classZynqUserEthRouter.html</filename>
    <class kind="class">ZynqUserEthRouter::rtl</class>
    <member kind="generic">
      <type></type>
      <name>TPD_G</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a67a837684e4f18c2d236ac1d053b419b</anchor>
      <arglist>time  :=  1 ns</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_EN_G</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>aedb9a0e1432d1a23f44a7e5514fc24c3</anchor>
      <arglist>boolean  :=   false</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_SIZE_G</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a9561367c39ea569fad01d8d34803085f</anchor>
      <arglist>positive  := 1</arglist>
    </member>
    <member kind="generic">
      <type></type>
      <name>UDP_SERVER_PORTS_G</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>abb5752b7cc18a5d9c6f13b177887a4d1</anchor>
      <arglist>PositiveArray  :=( 0=&gt; 8192)</arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethClk</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>aa454832f4c517041d344f7bdf52eceec</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethRst</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a6c46ddea5c02f0cc0addd2467357471c</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibMacPrimMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a5af5a8a67472a36032f42a68935bc163</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibMacPrimSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>af13c0191ffc25a868c59e7eaff7284ef</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obMacPrimMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a021e271a70fd03bcdc6abee747b3dda7</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obMacPrimSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>aad43cb8e200fcac424ae49417756bce8</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethUdpIbMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>ad3dad4023d99cb01dc6ffcb60364e1d9</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethUdpIbSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>af6edc478bf7d49f55c7bd8e7e906197d</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ethUdpObMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a0514530f9dcc283ee419ad31cbda8f11</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ethUdpObSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>ada2d38bb25d4b4a9b83c9ed7e83e890c</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisClk</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>ac220cc2710ba738744915c3b2a0f43bc</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>axisRst</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a044b1bf79201c595c20474cecf020a5d</anchor>
      <arglist>sl  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>ibPrimMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a967641b437d1ceb9d8bf1abf561b6205</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>ibPrimSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a8fa7d76b552b81556c192571eab37876</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="port">
      <type>out</type>
      <name>obPrimMaster</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>adb4c202024bd1953cd28f9c6cbf99272</anchor>
      <arglist>AxiStreamMasterType  </arglist>
    </member>
    <member kind="port">
      <type>in</type>
      <name>obPrimSlave</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>aa6e159562e717c638c8243a82fb0a0b0</anchor>
      <arglist>AxiStreamSlaveType  </arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>ieee</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a0a6af6eef40212dbaf130d57ce711256</anchor>
      <arglist>ieee</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_1164</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>acd03516902501cd1c7296a98e22c6fcb</anchor>
      <arglist>std_logic_1164</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_arith</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a0f5ecc6613f63d07f7963a97b1b26095</anchor>
      <arglist>std_logic_arith</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>std_logic_unsigned</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a598da929e807d58939b47499e8bc9fa8</anchor>
      <arglist>std_logic_unsigned</arglist>
    </member>
    <member kind="library">
      <type>_library_</type>
      <name>unisim</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a962f1c6a2adaac3e10a6f7fa3d111e01</anchor>
      <arglist>unisim</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>vcomponents</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>aa1cb22e959d47364391e5eb4ef86927c</anchor>
      <arglist>vcomponents</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>StdRtlPkg</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>af2fe75efbe0a68c3fb806bb88b1a81ba</anchor>
      <arglist>StdRtlPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>EthMacPkg</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>ac1625414338993fe184c68bfdbb48894</anchor>
      <arglist>EthMacPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>AxiStreamPkg</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>a776f7d1c3e4102d6af8db8ec00c215ce</anchor>
      <arglist>AxiStreamPkg</arglist>
    </member>
    <member kind="package">
      <type>_use_</type>
      <name>RceG3Pkg</name>
      <anchorfile>classZynqUserEthRouter.html</anchorfile>
      <anchor>abdbd00ff402d6c151502d697491328c3</anchor>
      <arglist>RceG3Pkg</arglist>
    </member>
  </compound>
  <compound kind="namespace">
    <name>PpiPkg</name>
    <filename>namespacePpiPkg.html</filename>
  </compound>
  <compound kind="namespace">
    <name>RceG3Pkg</name>
    <filename>namespaceRceG3Pkg.html</filename>
  </compound>
  <compound kind="namespace">
    <name>RceG3Version</name>
    <filename>namespaceRceG3Version.html</filename>
  </compound>
  <compound kind="namespace">
    <name>Version</name>
    <filename>namespaceVersion.html</filename>
  </compound>
  <compound kind="group">
    <name>CobTiming</name>
    <title>CobTiming</title>
    <filename>group__CobTiming.html</filename>
    <class kind="class">CobDataSink10b</class>
    <class kind="class">CobDataSource10b</class>
    <class kind="class">CobOpCodeSink8Bit</class>
    <class kind="class">CobOpCodeSource8Bit</class>
    <class kind="class">DpmTimingSink</class>
    <class kind="class">DpmTimingSinkV2</class>
    <class kind="class">DtmTimingSource</class>
    <class kind="class">DtmTimingSourceV2</class>
    <page>group__CobTiming</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen</name>
    <title>coregen</title>
    <filename>group__ZynqPcieMaster__coregen.html</filename>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9</subgroup>
    <page>group__ZynqPcieMaster__coregen</page>
  </compound>
  <compound kind="group">
    <name>DpmCore</name>
    <title>DpmCore</title>
    <filename>group__DpmCore.html</filename>
    <class kind="class">DpmCore</class>
    <page>group__DpmCore</page>
  </compound>
  <compound kind="group">
    <name>DtmCore</name>
    <title>DtmCore</title>
    <filename>group__DtmCore.html</filename>
    <class kind="class">DtmCore</class>
    <class kind="class">GmiiToRgmiiDual</class>
    <class kind="class">GmiiToRgmiiSwitch</class>
    <page>group__DtmCore</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_ep</name>
    <title>ep</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__ep.html</filename>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__ep</page>
  </compound>
  <compound kind="group">
    <name>EvalCore</name>
    <title>EvalCore</title>
    <filename>group__EvalCore.html</filename>
    <class kind="class">EvalCore</class>
    <page>group__EvalCore</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_example_design</name>
    <title>example_design</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__example__design.html</filename>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__example__design</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_functional</name>
    <title>functional</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__functional.html</filename>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__functional</page>
  </compound>
  <compound kind="group">
    <name>HsioCore</name>
    <title>HsioCore</title>
    <filename>group__HsioCore.html</filename>
    <class kind="class">GmiiToRgmiiDual</class>
    <class kind="class">HsioCore</class>
    <page>group__HsioCore</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9</name>
    <title>pcie_7x_v1_9</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9.html</filename>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9_example_design</subgroup>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation</subgroup>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9_source</subgroup>
    <class kind="class">pcie_7x_v1_9_axi_basic_tx_thrtl_ctl</class>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9</page>
  </compound>
  <compound kind="group">
    <name>PpiCommon</name>
    <title>PpiCommon</title>
    <filename>group__PpiCommon.html</filename>
    <subgroup>PpiCommon_tb</subgroup>
    <file>PpiPkg.vhd</file>
    <class kind="class">PpiCompCtrl</class>
    <class kind="class">PpiIbHeader</class>
    <class kind="class">PpiIbPayload</class>
    <class kind="class">PpiIbRoute</class>
    <class kind="class">PpiInterconnect</class>
    <class kind="class">PpiMonitor</class>
    <class kind="class">PpiObHeader</class>
    <class kind="class">PpiObPayload</class>
    <class kind="class">PpiOnlineMonitor</class>
    <class kind="class">PpiSocket</class>
    <class kind="class">PpiStateSync</class>
    <class kind="class">PpiStatus</class>
    <class kind="class">PpiToAxiLite</class>
    <page>group__PpiCommon</page>
  </compound>
  <compound kind="group">
    <name>PpiPgp</name>
    <title>PpiPgp</title>
    <filename>group__PpiPgp.html</filename>
    <subgroup>PpiPgp_tb</subgroup>
    <class kind="class">PgpToPpi</class>
    <class kind="class">PpiPgpArray</class>
    <class kind="class">PpiPgpLane</class>
    <class kind="class">PpiToPgp</class>
    <page>group__PpiPgp</page>
  </compound>
  <compound kind="group">
    <name>RceG3</name>
    <title>RceG3</title>
    <filename>group__RceG3.html</filename>
    <subgroup>RceG3_simlink</subgroup>
    <subgroup>RceG3_tb</subgroup>
    <file>RceG3Pkg.vhd</file>
    <class kind="class">RceG3AppRegCrossbar</class>
    <class kind="class">RceG3AxiCntl</class>
    <class kind="class">RceG3Bsi</class>
    <class kind="class">RceG3Clocks</class>
    <class kind="class">RceG3Cpu</class>
    <class kind="class">RceG3Dma</class>
    <class kind="class">RceG3DmaAxis</class>
    <class kind="class">RceG3DmaAxisChan</class>
    <class kind="class">RceG3DmaAxisV2</class>
    <class kind="class">RceG3DmaAxisV2Chan</class>
    <class kind="class">RceG3DmaPpi</class>
    <class kind="class">RceG3DmaQueue4x2</class>
    <class kind="class">RceG3IntCntl</class>
    <class kind="class">RceG3Top</class>
    <page>group__RceG3</page>
  </compound>
  <compound kind="group">
    <name>RceG3_simlink</name>
    <title>simlink</title>
    <filename>group__RceG3__simlink.html</filename>
    <class kind="class">RceG3CpuSim</class>
    <page>group__RceG3__simlink</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation</name>
    <title>simulation</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation.html</filename>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_ep</subgroup>
    <subgroup>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_functional</subgroup>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_source</name>
    <title>source</title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__source.html</filename>
    <page>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__source</page>
  </compound>
  <compound kind="group">
    <name>RceG3_tb</name>
    <title>tb</title>
    <filename>group__RceG3__tb.html</filename>
    <page>group__RceG3__tb</page>
  </compound>
  <compound kind="group">
    <name>PpiPgp_tb</name>
    <title>tb</title>
    <filename>group__PpiPgp__tb.html</filename>
    <page>group__PpiPgp__tb</page>
  </compound>
  <compound kind="group">
    <name>PpiCommon_tb</name>
    <title>tb</title>
    <filename>group__PpiCommon__tb.html</filename>
    <page>group__PpiCommon__tb</page>
  </compound>
  <compound kind="group">
    <name>ZynqEthernet</name>
    <title>ZynqEthernet</title>
    <filename>group__ZynqEthernet.html</filename>
    <class kind="class">ZynqEthernet</class>
    <page>group__ZynqEthernet</page>
  </compound>
  <compound kind="group">
    <name>ZynqEthernet10G</name>
    <title>ZynqEthernet10G</title>
    <filename>group__ZynqEthernet10G.html</filename>
    <class kind="class">ZynqEthernet10G</class>
    <class kind="class">ZynqEthernet10GReg</class>
    <class kind="class">ZynqUserEthRouter</class>
    <page>group__ZynqEthernet10G</page>
  </compound>
  <compound kind="group">
    <name>ZynqPcieMaster</name>
    <title>ZynqPcieMaster</title>
    <filename>group__ZynqPcieMaster.html</filename>
    <subgroup>ZynqPcieMaster_coregen</subgroup>
    <class kind="class">ZynqPcieMaster</class>
    <page>group__ZynqPcieMaster</page>
  </compound>
  <compound kind="page">
    <name>Packages</name>
    <title></title>
    <filename>Packages</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster</name>
    <title></title>
    <filename>group__ZynqPcieMaster</filename>
  </compound>
  <compound kind="page">
    <name>CobTiming</name>
    <title></title>
    <filename>group__CobTiming</filename>
  </compound>
  <compound kind="page">
    <name>DpmCore</name>
    <title></title>
    <filename>group__DpmCore</filename>
  </compound>
  <compound kind="page">
    <name>DtmCore</name>
    <title></title>
    <filename>group__DtmCore</filename>
  </compound>
  <compound kind="page">
    <name>EvalCore</name>
    <title></title>
    <filename>group__EvalCore</filename>
  </compound>
  <compound kind="page">
    <name>HsioCore</name>
    <title></title>
    <filename>group__HsioCore</filename>
  </compound>
  <compound kind="page">
    <name>PpiCommon</name>
    <title></title>
    <filename>group__PpiCommon</filename>
  </compound>
  <compound kind="page">
    <name>PpiCommon_tb</name>
    <title></title>
    <filename>group__PpiCommon__tb</filename>
  </compound>
  <compound kind="page">
    <name>PpiPgp</name>
    <title></title>
    <filename>group__PpiPgp</filename>
  </compound>
  <compound kind="page">
    <name>PpiPgp_tb</name>
    <title></title>
    <filename>group__PpiPgp__tb</filename>
  </compound>
  <compound kind="page">
    <name>RceG3</name>
    <title></title>
    <filename>group__RceG3</filename>
  </compound>
  <compound kind="page">
    <name>RceG3_simlink</name>
    <title></title>
    <filename>group__RceG3__simlink</filename>
  </compound>
  <compound kind="page">
    <name>RceG3_tb</name>
    <title></title>
    <filename>group__RceG3__tb</filename>
  </compound>
  <compound kind="page">
    <name>ZynqEthernet10G</name>
    <title></title>
    <filename>group__ZynqEthernet10G</filename>
  </compound>
  <compound kind="page">
    <name>ZynqEthernet</name>
    <title></title>
    <filename>group__ZynqEthernet</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_example_design</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__example__design</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_ep</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__ep</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation_functional</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation__functional</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_simulation</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__simulation</filename>
  </compound>
  <compound kind="page">
    <name>ZynqPcieMaster_coregen_pcie_7x_v1_9_source</name>
    <title></title>
    <filename>group__ZynqPcieMaster__coregen__pcie__7x__v1__9__source</filename>
  </compound>
  <compound kind="page">
    <name>index</name>
    <title>rce-gen3-fw-lib</title>
    <filename>index</filename>
  </compound>
</tagfile>
