
*** Running vivado
    with args -log cascade_reg4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cascade_reg4.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cascade_reg4.tcl -notrace
Command: synth_design -top cascade_reg4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 362.012 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cascade_reg4' [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/sources_1/new/cascadereg4.vhd:21]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'R1' of component 'reg' [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/sources_1/new/cascadereg4.vhd:35]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'R2' of component 'reg' [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/sources_1/new/cascadereg4.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'cascade_reg4' (1#1) [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/sources_1/new/cascadereg4.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.406 ; gain = 156.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.406 ; gain = 156.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.406 ; gain = 156.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Z1[0]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'Z1[0]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'Z1[1]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'Z1[1]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'Z1[2]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'Z1[2]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'Z1[3]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'Z1[3]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'Z2[0]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'Z2[0]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'Z2[1]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'Z2[1]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'Z2[2]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'Z2[2]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'Z2[3]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'Z2[4]'. [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc:62]
Finished Parsing XDC File [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/cascade_reg4_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xlinx-projects/cascadingreg/cascadingreg.srcs/constrs_1/imports/MasterXDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cascade_reg4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cascade_reg4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 668.762 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 668.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 668.773 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 668.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 668.773 ; gain = 407.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 668.773 ; gain = 407.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 668.773 ; gain = 407.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 668.773 ; gain = 407.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 668.773 ; gain = 407.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 718.746 ; gain = 457.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 718.746 ; gain = 457.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |reg           |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |reg_bbox_1 |     1|
|2     |reg_bbox_2 |     1|
|3     |IBUF       |     6|
|4     |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 728.344 ; gain = 466.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 728.344 ; gain = 216.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.344 ; gain = 466.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 737.801 ; gain = 483.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 737.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xlinx-projects/cascadingreg/cascadingreg.runs/synth_1/cascade_reg4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cascade_reg4_utilization_synth.rpt -pb cascade_reg4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 30 14:48:08 2020...
