// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Mon Jul 24 07:18:28 2023
// Host        : pc-eii26 running 64-bit Ubuntu 22.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_mem_write_top_rfi_C_0_0/design_1_mem_write_top_rfi_C_0_0_sim_netlist.v
// Design      : design_1_mem_write_top_rfi_C_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_mem_write_top_rfi_C_0_0,mem_write_top_rfi_C,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "mem_write_top_rfi_C,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_mem_write_top_rfi_C_0_0
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    raw_data_im_o_stream_TVALID,
    raw_data_im_o_stream_TREADY,
    raw_data_im_o_stream_TDATA,
    raw_data_real_o_stream_TVALID,
    raw_data_real_o_stream_TREADY,
    raw_data_real_o_stream_TDATA,
    mad_R_o_stream_TVALID,
    mad_R_o_stream_TREADY,
    mad_R_o_stream_TDATA,
    raw_data_real_1_o_stream_TVALID,
    raw_data_real_1_o_stream_TREADY,
    raw_data_real_1_o_stream_TDATA,
    std_R_o_stream_TVALID,
    std_R_o_stream_TREADY,
    std_R_o_stream_TDATA,
    raw_data_im_1_o_stream_TVALID,
    raw_data_im_1_o_stream_TREADY,
    raw_data_im_1_o_stream_TDATA,
    mad_I_o_stream_TVALID,
    mad_I_o_stream_TREADY,
    mad_I_o_stream_TDATA,
    std_I_o_stream_TVALID,
    std_I_o_stream_TREADY,
    std_I_o_stream_TDATA,
    filtered_im_0_o_stream_TVALID,
    filtered_im_0_o_stream_TREADY,
    filtered_im_0_o_stream_TDATA,
    filtered_real_0_o_stream_TVALID,
    filtered_real_0_o_stream_TREADY,
    filtered_real_0_o_stream_TDATA,
    filtered_im_1_o_stream_TVALID,
    filtered_im_1_o_stream_TREADY,
    filtered_im_1_o_stream_TDATA,
    filtered_real_1_o_stream_TVALID,
    filtered_real_1_o_stream_TREADY,
    filtered_real_1_o_stream_TDATA);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [7:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [7:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:raw_data_im_o_stream:raw_data_real_o_stream:mad_R_o_stream:raw_data_real_1_o_stream:std_R_o_stream:raw_data_im_1_o_stream:mad_I_o_stream:std_I_o_stream:filtered_im_0_o_stream:filtered_real_0_o_stream:filtered_im_1_o_stream:filtered_real_1_o_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TVALID" *) input raw_data_im_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TREADY" *) output raw_data_im_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_im_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]raw_data_im_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TVALID" *) input raw_data_real_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TREADY" *) output raw_data_real_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_real_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]raw_data_real_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TVALID" *) input mad_R_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TREADY" *) output mad_R_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mad_R_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]mad_R_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TVALID" *) input raw_data_real_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TREADY" *) output raw_data_real_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_real_1_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]raw_data_real_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TVALID" *) input std_R_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TREADY" *) output std_R_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME std_R_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]std_R_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TVALID" *) input raw_data_im_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TREADY" *) output raw_data_im_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_im_1_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]raw_data_im_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TVALID" *) input mad_I_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TREADY" *) output mad_I_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mad_I_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]mad_I_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TVALID" *) input std_I_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TREADY" *) output std_I_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME std_I_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]std_I_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TVALID" *) input filtered_im_0_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TREADY" *) output filtered_im_0_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_im_0_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]filtered_im_0_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TVALID" *) input filtered_real_0_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TREADY" *) output filtered_real_0_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_real_0_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]filtered_real_0_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TVALID" *) input filtered_im_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TREADY" *) output filtered_im_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_im_1_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]filtered_im_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TVALID" *) input filtered_real_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TREADY" *) output filtered_real_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_real_1_o_stream, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]filtered_real_1_o_stream_TDATA;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TREADY;
  wire filtered_im_0_o_stream_TVALID;
  wire [15:0]filtered_im_1_o_stream_TDATA;
  wire filtered_im_1_o_stream_TREADY;
  wire filtered_im_1_o_stream_TVALID;
  wire [15:0]filtered_real_0_o_stream_TDATA;
  wire filtered_real_0_o_stream_TREADY;
  wire filtered_real_0_o_stream_TVALID;
  wire [15:0]filtered_real_1_o_stream_TDATA;
  wire filtered_real_1_o_stream_TREADY;
  wire filtered_real_1_o_stream_TVALID;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [15:0]mad_I_o_stream_TDATA;
  wire mad_I_o_stream_TREADY;
  wire mad_I_o_stream_TVALID;
  wire [15:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY;
  wire mad_R_o_stream_TVALID;
  wire [15:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TREADY;
  wire raw_data_im_1_o_stream_TVALID;
  wire [15:0]raw_data_im_o_stream_TDATA;
  wire raw_data_im_o_stream_TREADY;
  wire raw_data_im_o_stream_TVALID;
  wire [15:0]raw_data_real_1_o_stream_TDATA;
  wire raw_data_real_1_o_stream_TREADY;
  wire raw_data_real_1_o_stream_TVALID;
  wire [15:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY;
  wire raw_data_real_o_stream_TVALID;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [15:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TREADY;
  wire std_I_o_stream_TVALID;
  wire [15:0]std_R_o_stream_TDATA;
  wire std_R_o_stream_TREADY;
  wire std_R_o_stream_TVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "14'b00000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "14'b00000000000100" *) 
  (* ap_ST_fsm_pp0_stage10 = "14'b00100000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "14'b01000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "14'b00000000001000" *) 
  (* ap_ST_fsm_pp0_stage3 = "14'b00000000010000" *) 
  (* ap_ST_fsm_pp0_stage4 = "14'b00000000100000" *) 
  (* ap_ST_fsm_pp0_stage5 = "14'b00000001000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "14'b00000010000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "14'b00000100000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "14'b00001000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "14'b00010000000000" *) 
  (* ap_ST_fsm_state1 = "14'b00000000000001" *) 
  (* ap_ST_fsm_state21 = "14'b10000000000000" *) 
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .filtered_im_0_o_stream_TDATA(filtered_im_0_o_stream_TDATA),
        .filtered_im_0_o_stream_TREADY(filtered_im_0_o_stream_TREADY),
        .filtered_im_0_o_stream_TVALID(filtered_im_0_o_stream_TVALID),
        .filtered_im_1_o_stream_TDATA(filtered_im_1_o_stream_TDATA),
        .filtered_im_1_o_stream_TREADY(filtered_im_1_o_stream_TREADY),
        .filtered_im_1_o_stream_TVALID(filtered_im_1_o_stream_TVALID),
        .filtered_real_0_o_stream_TDATA(filtered_real_0_o_stream_TDATA),
        .filtered_real_0_o_stream_TREADY(filtered_real_0_o_stream_TREADY),
        .filtered_real_0_o_stream_TVALID(filtered_real_0_o_stream_TVALID),
        .filtered_real_1_o_stream_TDATA(filtered_real_1_o_stream_TDATA),
        .filtered_real_1_o_stream_TREADY(filtered_real_1_o_stream_TREADY),
        .filtered_real_1_o_stream_TVALID(filtered_real_1_o_stream_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(1'b0),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(1'b0),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mad_I_o_stream_TDATA(mad_I_o_stream_TDATA),
        .mad_I_o_stream_TREADY(mad_I_o_stream_TREADY),
        .mad_I_o_stream_TVALID(mad_I_o_stream_TVALID),
        .mad_R_o_stream_TDATA(mad_R_o_stream_TDATA),
        .mad_R_o_stream_TREADY(mad_R_o_stream_TREADY),
        .mad_R_o_stream_TVALID(mad_R_o_stream_TVALID),
        .raw_data_im_1_o_stream_TDATA(raw_data_im_1_o_stream_TDATA),
        .raw_data_im_1_o_stream_TREADY(raw_data_im_1_o_stream_TREADY),
        .raw_data_im_1_o_stream_TVALID(raw_data_im_1_o_stream_TVALID),
        .raw_data_im_o_stream_TDATA(raw_data_im_o_stream_TDATA),
        .raw_data_im_o_stream_TREADY(raw_data_im_o_stream_TREADY),
        .raw_data_im_o_stream_TVALID(raw_data_im_o_stream_TVALID),
        .raw_data_real_1_o_stream_TDATA(raw_data_real_1_o_stream_TDATA),
        .raw_data_real_1_o_stream_TREADY(raw_data_real_1_o_stream_TREADY),
        .raw_data_real_1_o_stream_TVALID(raw_data_real_1_o_stream_TVALID),
        .raw_data_real_o_stream_TDATA(raw_data_real_o_stream_TDATA),
        .raw_data_real_o_stream_TREADY(raw_data_real_o_stream_TREADY),
        .raw_data_real_o_stream_TVALID(raw_data_real_o_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .std_I_o_stream_TDATA(std_I_o_stream_TDATA),
        .std_I_o_stream_TREADY(std_I_o_stream_TREADY),
        .std_I_o_stream_TVALID(std_I_o_stream_TVALID),
        .std_R_o_stream_TDATA(std_R_o_stream_TDATA),
        .std_R_o_stream_TREADY(std_R_o_stream_TREADY),
        .std_R_o_stream_TVALID(std_R_o_stream_TVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "mem_write_top_rfi_C" *) (* ap_ST_fsm_pp0_stage0 = "14'b00000000000010" *) 
(* ap_ST_fsm_pp0_stage1 = "14'b00000000000100" *) (* ap_ST_fsm_pp0_stage10 = "14'b00100000000000" *) (* ap_ST_fsm_pp0_stage11 = "14'b01000000000000" *) 
(* ap_ST_fsm_pp0_stage2 = "14'b00000000001000" *) (* ap_ST_fsm_pp0_stage3 = "14'b00000000010000" *) (* ap_ST_fsm_pp0_stage4 = "14'b00000000100000" *) 
(* ap_ST_fsm_pp0_stage5 = "14'b00000001000000" *) (* ap_ST_fsm_pp0_stage6 = "14'b00000010000000" *) (* ap_ST_fsm_pp0_stage7 = "14'b00000100000000" *) 
(* ap_ST_fsm_pp0_stage8 = "14'b00001000000000" *) (* ap_ST_fsm_pp0_stage9 = "14'b00010000000000" *) (* ap_ST_fsm_state1 = "14'b00000000000001" *) 
(* ap_ST_fsm_state21 = "14'b10000000000000" *) (* hls_module = "yes" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    raw_data_im_o_stream_TDATA,
    raw_data_im_o_stream_TVALID,
    raw_data_im_o_stream_TREADY,
    raw_data_real_o_stream_TDATA,
    raw_data_real_o_stream_TVALID,
    raw_data_real_o_stream_TREADY,
    mad_R_o_stream_TDATA,
    mad_R_o_stream_TVALID,
    mad_R_o_stream_TREADY,
    raw_data_real_1_o_stream_TDATA,
    raw_data_real_1_o_stream_TVALID,
    raw_data_real_1_o_stream_TREADY,
    std_R_o_stream_TDATA,
    std_R_o_stream_TVALID,
    std_R_o_stream_TREADY,
    raw_data_im_1_o_stream_TDATA,
    raw_data_im_1_o_stream_TVALID,
    raw_data_im_1_o_stream_TREADY,
    mad_I_o_stream_TDATA,
    mad_I_o_stream_TVALID,
    mad_I_o_stream_TREADY,
    std_I_o_stream_TDATA,
    std_I_o_stream_TVALID,
    std_I_o_stream_TREADY,
    filtered_im_0_o_stream_TDATA,
    filtered_im_0_o_stream_TVALID,
    filtered_im_0_o_stream_TREADY,
    filtered_real_0_o_stream_TDATA,
    filtered_real_0_o_stream_TVALID,
    filtered_real_0_o_stream_TREADY,
    filtered_im_1_o_stream_TDATA,
    filtered_im_1_o_stream_TVALID,
    filtered_im_1_o_stream_TREADY,
    filtered_real_1_o_stream_TDATA,
    filtered_real_1_o_stream_TVALID,
    filtered_real_1_o_stream_TREADY,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input [15:0]raw_data_im_o_stream_TDATA;
  input raw_data_im_o_stream_TVALID;
  output raw_data_im_o_stream_TREADY;
  input [15:0]raw_data_real_o_stream_TDATA;
  input raw_data_real_o_stream_TVALID;
  output raw_data_real_o_stream_TREADY;
  input [15:0]mad_R_o_stream_TDATA;
  input mad_R_o_stream_TVALID;
  output mad_R_o_stream_TREADY;
  input [15:0]raw_data_real_1_o_stream_TDATA;
  input raw_data_real_1_o_stream_TVALID;
  output raw_data_real_1_o_stream_TREADY;
  input [15:0]std_R_o_stream_TDATA;
  input std_R_o_stream_TVALID;
  output std_R_o_stream_TREADY;
  input [15:0]raw_data_im_1_o_stream_TDATA;
  input raw_data_im_1_o_stream_TVALID;
  output raw_data_im_1_o_stream_TREADY;
  input [15:0]mad_I_o_stream_TDATA;
  input mad_I_o_stream_TVALID;
  output mad_I_o_stream_TREADY;
  input [15:0]std_I_o_stream_TDATA;
  input std_I_o_stream_TVALID;
  output std_I_o_stream_TREADY;
  input [15:0]filtered_im_0_o_stream_TDATA;
  input filtered_im_0_o_stream_TVALID;
  output filtered_im_0_o_stream_TREADY;
  input [15:0]filtered_real_0_o_stream_TDATA;
  input filtered_real_0_o_stream_TVALID;
  output filtered_real_0_o_stream_TREADY;
  input [15:0]filtered_im_1_o_stream_TDATA;
  input filtered_im_1_o_stream_TVALID;
  output filtered_im_1_o_stream_TREADY;
  input [15:0]filtered_real_1_o_stream_TDATA;
  input filtered_real_1_o_stream_TVALID;
  output filtered_real_1_o_stream_TREADY;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [7:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [7:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [63:1]add_ln61_10_fu_1808_p2;
  wire [63:1]add_ln61_11_fu_1913_p2;
  wire [63:1]add_ln61_1_fu_863_p2;
  wire [63:1]add_ln61_2_fu_968_p2;
  wire [63:1]add_ln61_3_fu_1073_p2;
  wire [63:1]add_ln61_4_fu_1178_p2;
  wire [63:1]add_ln61_5_fu_1283_p2;
  wire [63:1]add_ln61_6_fu_1388_p2;
  wire [63:1]add_ln61_7_fu_1493_p2;
  wire [63:1]add_ln61_8_fu_1598_p2;
  wire [63:1]add_ln61_9_fu_1703_p2;
  wire [63:1]add_ln61_fu_758_p2;
  wire [31:14]add_ln62_10_fu_1833_p2;
  wire [31:14]add_ln62_11_fu_1938_p2;
  wire [31:14]add_ln62_1_fu_888_p2;
  wire [31:14]add_ln62_2_fu_993_p2;
  wire [31:14]add_ln62_3_fu_1098_p2;
  wire [31:14]add_ln62_4_fu_1203_p2;
  wire [31:14]add_ln62_5_fu_1308_p2;
  wire [31:14]add_ln62_6_fu_1413_p2;
  wire [31:14]add_ln62_7_fu_1518_p2;
  wire [31:14]add_ln62_8_fu_1623_p2;
  wire [31:14]add_ln62_9_fu_1728_p2;
  wire [31:14]add_ln62_fu_783_p2;
  wire and_ln58_10_fu_1784_p2;
  wire and_ln58_10_reg_2270;
  wire \and_ln58_10_reg_2270[0]_i_10_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_12_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_13_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_14_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_15_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_17_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_18_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_19_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_20_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_21_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_22_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_23_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_24_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_25_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_26_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_27_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_29_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_30_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_31_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_32_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_33_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_34_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_35_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_36_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_37_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_5_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_7_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_8_n_0 ;
  wire \and_ln58_10_reg_2270[0]_i_9_n_0 ;
  wire and_ln58_10_reg_2270_pp0_iter1_reg;
  wire \and_ln58_10_reg_2270_reg[0]_i_11_n_0 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_11_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_11_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_11_n_3 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_16_n_0 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_16_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_16_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_16_n_3 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_28_n_0 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_28_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_28_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_28_n_3 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_3_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_3_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_3_n_3 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_4_n_0 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_4_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_4_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_4_n_3 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_6_n_0 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_6_n_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_6_n_2 ;
  wire \and_ln58_10_reg_2270_reg[0]_i_6_n_3 ;
  wire and_ln58_11_fu_1889_p2;
  wire and_ln58_11_reg_2287;
  wire \and_ln58_11_reg_2287[0]_i_10_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_11_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_12_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_13_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_15_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_16_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_17_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_18_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_20_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_21_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_22_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_23_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_24_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_25_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_26_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_27_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_28_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_29_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_30_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_32_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_33_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_34_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_35_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_36_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_37_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_38_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_39_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_40_n_0 ;
  wire \and_ln58_11_reg_2287[0]_i_8_n_0 ;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire \and_ln58_11_reg_2287_reg[0]_i_14_n_0 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_14_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_14_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_14_n_3 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_19_n_0 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_19_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_19_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_19_n_3 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_31_n_0 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_31_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_31_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_31_n_3 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_5_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_5_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_5_n_3 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_7_n_0 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_7_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_7_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_7_n_3 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_9_n_0 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_9_n_1 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_9_n_2 ;
  wire \and_ln58_11_reg_2287_reg[0]_i_9_n_3 ;
  wire and_ln58_1_fu_839_p2;
  wire and_ln58_1_reg_2117;
  wire \and_ln58_1_reg_2117[0]_i_10_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_12_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_13_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_14_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_15_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_17_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_18_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_19_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_20_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_21_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_22_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_23_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_24_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_25_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_26_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_27_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_29_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_30_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_31_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_32_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_33_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_34_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_35_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_36_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_37_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_5_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_7_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_8_n_0 ;
  wire \and_ln58_1_reg_2117[0]_i_9_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_11_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_11_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_11_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_11_n_3 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_16_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_16_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_16_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_16_n_3 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_28_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_28_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_28_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_28_n_3 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_3_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_3_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_3_n_3 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_4_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_4_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_4_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_4_n_3 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_6_n_0 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_6_n_1 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_6_n_2 ;
  wire \and_ln58_1_reg_2117_reg[0]_i_6_n_3 ;
  wire and_ln58_2_fu_944_p2;
  wire and_ln58_2_reg_2134;
  wire \and_ln58_2_reg_2134[0]_i_10_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_12_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_13_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_14_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_15_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_17_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_18_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_19_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_20_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_21_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_22_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_23_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_24_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_25_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_26_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_27_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_29_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_30_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_31_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_32_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_33_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_34_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_35_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_36_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_37_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_5_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_7_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_8_n_0 ;
  wire \and_ln58_2_reg_2134[0]_i_9_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_11_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_11_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_11_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_11_n_3 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_16_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_16_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_16_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_16_n_3 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_28_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_28_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_28_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_28_n_3 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_3_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_3_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_3_n_3 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_4_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_4_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_4_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_4_n_3 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_6_n_0 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_6_n_1 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_6_n_2 ;
  wire \and_ln58_2_reg_2134_reg[0]_i_6_n_3 ;
  wire and_ln58_3_fu_1049_p2;
  wire and_ln58_3_reg_2151;
  wire \and_ln58_3_reg_2151[0]_i_10_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_12_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_13_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_14_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_15_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_17_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_18_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_19_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_20_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_21_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_22_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_23_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_24_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_25_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_26_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_27_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_29_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_30_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_31_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_32_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_33_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_34_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_35_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_36_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_37_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_5_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_7_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_8_n_0 ;
  wire \and_ln58_3_reg_2151[0]_i_9_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_11_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_11_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_11_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_11_n_3 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_16_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_16_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_16_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_16_n_3 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_28_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_28_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_28_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_28_n_3 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_3_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_3_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_3_n_3 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_4_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_4_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_4_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_4_n_3 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_6_n_0 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_6_n_1 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_6_n_2 ;
  wire \and_ln58_3_reg_2151_reg[0]_i_6_n_3 ;
  wire and_ln58_4_fu_1154_p2;
  wire and_ln58_4_reg_2168;
  wire \and_ln58_4_reg_2168[0]_i_10_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_12_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_13_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_14_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_15_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_17_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_18_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_19_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_20_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_21_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_22_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_23_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_24_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_25_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_26_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_27_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_29_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_30_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_31_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_32_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_33_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_34_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_35_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_36_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_37_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_5_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_7_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_8_n_0 ;
  wire \and_ln58_4_reg_2168[0]_i_9_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_11_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_11_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_11_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_11_n_3 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_16_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_16_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_16_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_16_n_3 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_28_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_28_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_28_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_28_n_3 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_3_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_3_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_3_n_3 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_4_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_4_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_4_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_4_n_3 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_6_n_0 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_6_n_1 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_6_n_2 ;
  wire \and_ln58_4_reg_2168_reg[0]_i_6_n_3 ;
  wire and_ln58_5_fu_1259_p2;
  wire and_ln58_5_reg_2185;
  wire \and_ln58_5_reg_2185[0]_i_10_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_12_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_13_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_14_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_15_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_17_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_18_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_19_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_20_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_21_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_22_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_23_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_24_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_25_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_26_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_27_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_29_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_30_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_31_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_32_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_33_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_34_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_35_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_36_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_37_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_5_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_7_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_8_n_0 ;
  wire \and_ln58_5_reg_2185[0]_i_9_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_11_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_11_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_11_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_11_n_3 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_16_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_16_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_16_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_16_n_3 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_28_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_28_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_28_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_28_n_3 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_3_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_3_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_3_n_3 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_4_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_4_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_4_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_4_n_3 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_6_n_0 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_6_n_1 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_6_n_2 ;
  wire \and_ln58_5_reg_2185_reg[0]_i_6_n_3 ;
  wire and_ln58_6_fu_1364_p2;
  wire and_ln58_6_reg_2202;
  wire \and_ln58_6_reg_2202[0]_i_10_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_12_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_13_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_14_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_15_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_17_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_18_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_19_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_20_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_21_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_22_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_23_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_24_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_25_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_26_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_27_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_29_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_30_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_31_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_32_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_33_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_34_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_35_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_36_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_37_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_5_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_7_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_8_n_0 ;
  wire \and_ln58_6_reg_2202[0]_i_9_n_0 ;
  wire and_ln58_6_reg_2202_pp0_iter1_reg;
  wire \and_ln58_6_reg_2202_reg[0]_i_11_n_0 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_11_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_11_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_11_n_3 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_16_n_0 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_16_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_16_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_16_n_3 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_28_n_0 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_28_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_28_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_28_n_3 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_3_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_3_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_3_n_3 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_4_n_0 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_4_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_4_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_4_n_3 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_6_n_0 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_6_n_1 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_6_n_2 ;
  wire \and_ln58_6_reg_2202_reg[0]_i_6_n_3 ;
  wire and_ln58_7_fu_1469_p2;
  wire and_ln58_7_reg_2219;
  wire \and_ln58_7_reg_2219[0]_i_10_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_12_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_13_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_14_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_15_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_17_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_18_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_19_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_20_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_21_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_22_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_23_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_24_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_25_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_26_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_27_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_29_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_30_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_31_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_32_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_33_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_34_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_35_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_36_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_37_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_5_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_7_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_8_n_0 ;
  wire \and_ln58_7_reg_2219[0]_i_9_n_0 ;
  wire and_ln58_7_reg_2219_pp0_iter1_reg;
  wire \and_ln58_7_reg_2219_reg[0]_i_11_n_0 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_11_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_11_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_11_n_3 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_16_n_0 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_16_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_16_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_16_n_3 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_28_n_0 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_28_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_28_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_28_n_3 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_3_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_3_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_3_n_3 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_4_n_0 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_4_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_4_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_4_n_3 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_6_n_0 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_6_n_1 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_6_n_2 ;
  wire \and_ln58_7_reg_2219_reg[0]_i_6_n_3 ;
  wire and_ln58_8_fu_1574_p2;
  wire and_ln58_8_reg_2236;
  wire \and_ln58_8_reg_2236[0]_i_10_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_12_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_13_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_14_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_15_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_17_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_18_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_19_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_20_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_21_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_22_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_23_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_24_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_25_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_26_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_27_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_29_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_30_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_31_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_32_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_33_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_34_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_35_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_36_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_37_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_5_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_7_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_8_n_0 ;
  wire \and_ln58_8_reg_2236[0]_i_9_n_0 ;
  wire and_ln58_8_reg_2236_pp0_iter1_reg;
  wire \and_ln58_8_reg_2236_reg[0]_i_11_n_0 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_11_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_11_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_11_n_3 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_16_n_0 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_16_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_16_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_16_n_3 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_28_n_0 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_28_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_28_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_28_n_3 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_3_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_3_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_3_n_3 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_4_n_0 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_4_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_4_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_4_n_3 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_6_n_0 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_6_n_1 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_6_n_2 ;
  wire \and_ln58_8_reg_2236_reg[0]_i_6_n_3 ;
  wire and_ln58_9_fu_1679_p2;
  wire and_ln58_9_reg_2253;
  wire \and_ln58_9_reg_2253[0]_i_10_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_12_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_13_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_14_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_15_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_17_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_18_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_19_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_20_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_21_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_22_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_23_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_24_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_25_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_26_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_27_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_29_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_30_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_31_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_32_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_33_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_34_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_35_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_36_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_37_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_5_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_7_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_8_n_0 ;
  wire \and_ln58_9_reg_2253[0]_i_9_n_0 ;
  wire and_ln58_9_reg_2253_pp0_iter1_reg;
  wire \and_ln58_9_reg_2253_reg[0]_i_11_n_0 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_11_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_11_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_11_n_3 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_16_n_0 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_16_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_16_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_16_n_3 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_28_n_0 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_28_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_28_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_28_n_3 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_3_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_3_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_3_n_3 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_4_n_0 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_4_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_4_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_4_n_3 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_6_n_0 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_6_n_1 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_6_n_2 ;
  wire \and_ln58_9_reg_2253_reg[0]_i_6_n_3 ;
  wire and_ln58_fu_734_p2;
  wire and_ln58_reg_2100;
  wire \and_ln58_reg_2100[0]_i_10_n_0 ;
  wire \and_ln58_reg_2100[0]_i_12_n_0 ;
  wire \and_ln58_reg_2100[0]_i_13_n_0 ;
  wire \and_ln58_reg_2100[0]_i_14_n_0 ;
  wire \and_ln58_reg_2100[0]_i_15_n_0 ;
  wire \and_ln58_reg_2100[0]_i_17_n_0 ;
  wire \and_ln58_reg_2100[0]_i_18_n_0 ;
  wire \and_ln58_reg_2100[0]_i_19_n_0 ;
  wire \and_ln58_reg_2100[0]_i_20_n_0 ;
  wire \and_ln58_reg_2100[0]_i_22_n_0 ;
  wire \and_ln58_reg_2100[0]_i_23_n_0 ;
  wire \and_ln58_reg_2100[0]_i_24_n_0 ;
  wire \and_ln58_reg_2100[0]_i_25_n_0 ;
  wire \and_ln58_reg_2100[0]_i_26_n_0 ;
  wire \and_ln58_reg_2100[0]_i_27_n_0 ;
  wire \and_ln58_reg_2100[0]_i_28_n_0 ;
  wire \and_ln58_reg_2100[0]_i_29_n_0 ;
  wire \and_ln58_reg_2100[0]_i_30_n_0 ;
  wire \and_ln58_reg_2100[0]_i_31_n_0 ;
  wire \and_ln58_reg_2100[0]_i_32_n_0 ;
  wire \and_ln58_reg_2100[0]_i_33_n_0 ;
  wire \and_ln58_reg_2100[0]_i_34_n_0 ;
  wire \and_ln58_reg_2100[0]_i_35_n_0 ;
  wire \and_ln58_reg_2100[0]_i_36_n_0 ;
  wire \and_ln58_reg_2100[0]_i_37_n_0 ;
  wire \and_ln58_reg_2100[0]_i_5_n_0 ;
  wire \and_ln58_reg_2100[0]_i_6_n_0 ;
  wire \and_ln58_reg_2100[0]_i_7_n_0 ;
  wire \and_ln58_reg_2100[0]_i_8_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_11_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_11_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_11_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_11_n_3 ;
  wire \and_ln58_reg_2100_reg[0]_i_16_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_16_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_16_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_16_n_3 ;
  wire \and_ln58_reg_2100_reg[0]_i_21_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_21_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_21_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_21_n_3 ;
  wire \and_ln58_reg_2100_reg[0]_i_2_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_2_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_2_n_3 ;
  wire \and_ln58_reg_2100_reg[0]_i_4_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_4_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_4_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_4_n_3 ;
  wire \and_ln58_reg_2100_reg[0]_i_9_n_0 ;
  wire \and_ln58_reg_2100_reg[0]_i_9_n_1 ;
  wire \and_ln58_reg_2100_reg[0]_i_9_n_2 ;
  wire \and_ln58_reg_2100_reg[0]_i_9_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state21;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_916;
  wire ap_condition_917;
  wire ap_condition_923;
  wire ap_condition_928;
  wire ap_condition_933;
  wire ap_condition_938;
  wire ap_condition_943;
  wire ap_condition_948;
  wire ap_condition_953;
  wire ap_condition_958;
  wire ap_condition_963;
  wire ap_condition_968;
  wire ap_condition_973;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_phi_reg_pp0_iter0_retval_0_i109_reg_649;
  wire ap_phi_reg_pp0_iter0_retval_0_i123_reg_662;
  wire ap_phi_reg_pp0_iter0_retval_0_i137_reg_675;
  wire ap_phi_reg_pp0_iter0_retval_0_i151_reg_688;
  wire ap_phi_reg_pp0_iter0_retval_0_i165_reg_701;
  wire ap_phi_reg_pp0_iter0_retval_0_i25_reg_571;
  wire ap_phi_reg_pp0_iter0_retval_0_i39_reg_584;
  wire ap_phi_reg_pp0_iter0_retval_0_i53_reg_597;
  wire ap_phi_reg_pp0_iter0_retval_0_i67_reg_610;
  wire ap_phi_reg_pp0_iter0_retval_0_i81_reg_623;
  wire ap_phi_reg_pp0_iter0_retval_0_i95_reg_636;
  wire ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \current_factor[0]_i_2_n_0 ;
  wire current_factor_100;
  wire \current_factor_10[0]_i_2_n_0 ;
  wire [31:0]current_factor_10_reg;
  wire \current_factor_10_reg[0]_i_1_n_0 ;
  wire \current_factor_10_reg[0]_i_1_n_1 ;
  wire \current_factor_10_reg[0]_i_1_n_2 ;
  wire \current_factor_10_reg[0]_i_1_n_3 ;
  wire \current_factor_10_reg[0]_i_1_n_4 ;
  wire \current_factor_10_reg[0]_i_1_n_5 ;
  wire \current_factor_10_reg[0]_i_1_n_6 ;
  wire \current_factor_10_reg[0]_i_1_n_7 ;
  wire \current_factor_10_reg[12]_i_1_n_0 ;
  wire \current_factor_10_reg[12]_i_1_n_1 ;
  wire \current_factor_10_reg[12]_i_1_n_2 ;
  wire \current_factor_10_reg[12]_i_1_n_3 ;
  wire \current_factor_10_reg[12]_i_1_n_4 ;
  wire \current_factor_10_reg[12]_i_1_n_5 ;
  wire \current_factor_10_reg[12]_i_1_n_6 ;
  wire \current_factor_10_reg[12]_i_1_n_7 ;
  wire \current_factor_10_reg[16]_i_1_n_0 ;
  wire \current_factor_10_reg[16]_i_1_n_1 ;
  wire \current_factor_10_reg[16]_i_1_n_2 ;
  wire \current_factor_10_reg[16]_i_1_n_3 ;
  wire \current_factor_10_reg[16]_i_1_n_4 ;
  wire \current_factor_10_reg[16]_i_1_n_5 ;
  wire \current_factor_10_reg[16]_i_1_n_6 ;
  wire \current_factor_10_reg[16]_i_1_n_7 ;
  wire \current_factor_10_reg[20]_i_1_n_0 ;
  wire \current_factor_10_reg[20]_i_1_n_1 ;
  wire \current_factor_10_reg[20]_i_1_n_2 ;
  wire \current_factor_10_reg[20]_i_1_n_3 ;
  wire \current_factor_10_reg[20]_i_1_n_4 ;
  wire \current_factor_10_reg[20]_i_1_n_5 ;
  wire \current_factor_10_reg[20]_i_1_n_6 ;
  wire \current_factor_10_reg[20]_i_1_n_7 ;
  wire \current_factor_10_reg[24]_i_1_n_0 ;
  wire \current_factor_10_reg[24]_i_1_n_1 ;
  wire \current_factor_10_reg[24]_i_1_n_2 ;
  wire \current_factor_10_reg[24]_i_1_n_3 ;
  wire \current_factor_10_reg[24]_i_1_n_4 ;
  wire \current_factor_10_reg[24]_i_1_n_5 ;
  wire \current_factor_10_reg[24]_i_1_n_6 ;
  wire \current_factor_10_reg[24]_i_1_n_7 ;
  wire \current_factor_10_reg[28]_i_1_n_1 ;
  wire \current_factor_10_reg[28]_i_1_n_2 ;
  wire \current_factor_10_reg[28]_i_1_n_3 ;
  wire \current_factor_10_reg[28]_i_1_n_4 ;
  wire \current_factor_10_reg[28]_i_1_n_5 ;
  wire \current_factor_10_reg[28]_i_1_n_6 ;
  wire \current_factor_10_reg[28]_i_1_n_7 ;
  wire \current_factor_10_reg[4]_i_1_n_0 ;
  wire \current_factor_10_reg[4]_i_1_n_1 ;
  wire \current_factor_10_reg[4]_i_1_n_2 ;
  wire \current_factor_10_reg[4]_i_1_n_3 ;
  wire \current_factor_10_reg[4]_i_1_n_4 ;
  wire \current_factor_10_reg[4]_i_1_n_5 ;
  wire \current_factor_10_reg[4]_i_1_n_6 ;
  wire \current_factor_10_reg[4]_i_1_n_7 ;
  wire \current_factor_10_reg[8]_i_1_n_0 ;
  wire \current_factor_10_reg[8]_i_1_n_1 ;
  wire \current_factor_10_reg[8]_i_1_n_2 ;
  wire \current_factor_10_reg[8]_i_1_n_3 ;
  wire \current_factor_10_reg[8]_i_1_n_4 ;
  wire \current_factor_10_reg[8]_i_1_n_5 ;
  wire \current_factor_10_reg[8]_i_1_n_6 ;
  wire \current_factor_10_reg[8]_i_1_n_7 ;
  wire \current_factor_11[0]_i_2_n_0 ;
  wire [31:0]current_factor_11_reg;
  wire \current_factor_11_reg[0]_i_1_n_0 ;
  wire \current_factor_11_reg[0]_i_1_n_1 ;
  wire \current_factor_11_reg[0]_i_1_n_2 ;
  wire \current_factor_11_reg[0]_i_1_n_3 ;
  wire \current_factor_11_reg[0]_i_1_n_4 ;
  wire \current_factor_11_reg[0]_i_1_n_5 ;
  wire \current_factor_11_reg[0]_i_1_n_6 ;
  wire \current_factor_11_reg[0]_i_1_n_7 ;
  wire \current_factor_11_reg[12]_i_1_n_0 ;
  wire \current_factor_11_reg[12]_i_1_n_1 ;
  wire \current_factor_11_reg[12]_i_1_n_2 ;
  wire \current_factor_11_reg[12]_i_1_n_3 ;
  wire \current_factor_11_reg[12]_i_1_n_4 ;
  wire \current_factor_11_reg[12]_i_1_n_5 ;
  wire \current_factor_11_reg[12]_i_1_n_6 ;
  wire \current_factor_11_reg[12]_i_1_n_7 ;
  wire \current_factor_11_reg[16]_i_1_n_0 ;
  wire \current_factor_11_reg[16]_i_1_n_1 ;
  wire \current_factor_11_reg[16]_i_1_n_2 ;
  wire \current_factor_11_reg[16]_i_1_n_3 ;
  wire \current_factor_11_reg[16]_i_1_n_4 ;
  wire \current_factor_11_reg[16]_i_1_n_5 ;
  wire \current_factor_11_reg[16]_i_1_n_6 ;
  wire \current_factor_11_reg[16]_i_1_n_7 ;
  wire \current_factor_11_reg[20]_i_1_n_0 ;
  wire \current_factor_11_reg[20]_i_1_n_1 ;
  wire \current_factor_11_reg[20]_i_1_n_2 ;
  wire \current_factor_11_reg[20]_i_1_n_3 ;
  wire \current_factor_11_reg[20]_i_1_n_4 ;
  wire \current_factor_11_reg[20]_i_1_n_5 ;
  wire \current_factor_11_reg[20]_i_1_n_6 ;
  wire \current_factor_11_reg[20]_i_1_n_7 ;
  wire \current_factor_11_reg[24]_i_1_n_0 ;
  wire \current_factor_11_reg[24]_i_1_n_1 ;
  wire \current_factor_11_reg[24]_i_1_n_2 ;
  wire \current_factor_11_reg[24]_i_1_n_3 ;
  wire \current_factor_11_reg[24]_i_1_n_4 ;
  wire \current_factor_11_reg[24]_i_1_n_5 ;
  wire \current_factor_11_reg[24]_i_1_n_6 ;
  wire \current_factor_11_reg[24]_i_1_n_7 ;
  wire \current_factor_11_reg[28]_i_1_n_1 ;
  wire \current_factor_11_reg[28]_i_1_n_2 ;
  wire \current_factor_11_reg[28]_i_1_n_3 ;
  wire \current_factor_11_reg[28]_i_1_n_4 ;
  wire \current_factor_11_reg[28]_i_1_n_5 ;
  wire \current_factor_11_reg[28]_i_1_n_6 ;
  wire \current_factor_11_reg[28]_i_1_n_7 ;
  wire \current_factor_11_reg[4]_i_1_n_0 ;
  wire \current_factor_11_reg[4]_i_1_n_1 ;
  wire \current_factor_11_reg[4]_i_1_n_2 ;
  wire \current_factor_11_reg[4]_i_1_n_3 ;
  wire \current_factor_11_reg[4]_i_1_n_4 ;
  wire \current_factor_11_reg[4]_i_1_n_5 ;
  wire \current_factor_11_reg[4]_i_1_n_6 ;
  wire \current_factor_11_reg[4]_i_1_n_7 ;
  wire \current_factor_11_reg[8]_i_1_n_0 ;
  wire \current_factor_11_reg[8]_i_1_n_1 ;
  wire \current_factor_11_reg[8]_i_1_n_2 ;
  wire \current_factor_11_reg[8]_i_1_n_3 ;
  wire \current_factor_11_reg[8]_i_1_n_4 ;
  wire \current_factor_11_reg[8]_i_1_n_5 ;
  wire \current_factor_11_reg[8]_i_1_n_6 ;
  wire \current_factor_11_reg[8]_i_1_n_7 ;
  wire \current_factor_1[0]_i_2_n_0 ;
  wire [31:0]current_factor_1_reg;
  wire \current_factor_1_reg[0]_i_1_n_0 ;
  wire \current_factor_1_reg[0]_i_1_n_1 ;
  wire \current_factor_1_reg[0]_i_1_n_2 ;
  wire \current_factor_1_reg[0]_i_1_n_3 ;
  wire \current_factor_1_reg[0]_i_1_n_4 ;
  wire \current_factor_1_reg[0]_i_1_n_5 ;
  wire \current_factor_1_reg[0]_i_1_n_6 ;
  wire \current_factor_1_reg[0]_i_1_n_7 ;
  wire \current_factor_1_reg[12]_i_1_n_0 ;
  wire \current_factor_1_reg[12]_i_1_n_1 ;
  wire \current_factor_1_reg[12]_i_1_n_2 ;
  wire \current_factor_1_reg[12]_i_1_n_3 ;
  wire \current_factor_1_reg[12]_i_1_n_4 ;
  wire \current_factor_1_reg[12]_i_1_n_5 ;
  wire \current_factor_1_reg[12]_i_1_n_6 ;
  wire \current_factor_1_reg[12]_i_1_n_7 ;
  wire \current_factor_1_reg[16]_i_1_n_0 ;
  wire \current_factor_1_reg[16]_i_1_n_1 ;
  wire \current_factor_1_reg[16]_i_1_n_2 ;
  wire \current_factor_1_reg[16]_i_1_n_3 ;
  wire \current_factor_1_reg[16]_i_1_n_4 ;
  wire \current_factor_1_reg[16]_i_1_n_5 ;
  wire \current_factor_1_reg[16]_i_1_n_6 ;
  wire \current_factor_1_reg[16]_i_1_n_7 ;
  wire \current_factor_1_reg[20]_i_1_n_0 ;
  wire \current_factor_1_reg[20]_i_1_n_1 ;
  wire \current_factor_1_reg[20]_i_1_n_2 ;
  wire \current_factor_1_reg[20]_i_1_n_3 ;
  wire \current_factor_1_reg[20]_i_1_n_4 ;
  wire \current_factor_1_reg[20]_i_1_n_5 ;
  wire \current_factor_1_reg[20]_i_1_n_6 ;
  wire \current_factor_1_reg[20]_i_1_n_7 ;
  wire \current_factor_1_reg[24]_i_1_n_0 ;
  wire \current_factor_1_reg[24]_i_1_n_1 ;
  wire \current_factor_1_reg[24]_i_1_n_2 ;
  wire \current_factor_1_reg[24]_i_1_n_3 ;
  wire \current_factor_1_reg[24]_i_1_n_4 ;
  wire \current_factor_1_reg[24]_i_1_n_5 ;
  wire \current_factor_1_reg[24]_i_1_n_6 ;
  wire \current_factor_1_reg[24]_i_1_n_7 ;
  wire \current_factor_1_reg[28]_i_1_n_1 ;
  wire \current_factor_1_reg[28]_i_1_n_2 ;
  wire \current_factor_1_reg[28]_i_1_n_3 ;
  wire \current_factor_1_reg[28]_i_1_n_4 ;
  wire \current_factor_1_reg[28]_i_1_n_5 ;
  wire \current_factor_1_reg[28]_i_1_n_6 ;
  wire \current_factor_1_reg[28]_i_1_n_7 ;
  wire \current_factor_1_reg[4]_i_1_n_0 ;
  wire \current_factor_1_reg[4]_i_1_n_1 ;
  wire \current_factor_1_reg[4]_i_1_n_2 ;
  wire \current_factor_1_reg[4]_i_1_n_3 ;
  wire \current_factor_1_reg[4]_i_1_n_4 ;
  wire \current_factor_1_reg[4]_i_1_n_5 ;
  wire \current_factor_1_reg[4]_i_1_n_6 ;
  wire \current_factor_1_reg[4]_i_1_n_7 ;
  wire \current_factor_1_reg[8]_i_1_n_0 ;
  wire \current_factor_1_reg[8]_i_1_n_1 ;
  wire \current_factor_1_reg[8]_i_1_n_2 ;
  wire \current_factor_1_reg[8]_i_1_n_3 ;
  wire \current_factor_1_reg[8]_i_1_n_4 ;
  wire \current_factor_1_reg[8]_i_1_n_5 ;
  wire \current_factor_1_reg[8]_i_1_n_6 ;
  wire \current_factor_1_reg[8]_i_1_n_7 ;
  wire \current_factor_2[0]_i_2_n_0 ;
  wire [31:0]current_factor_2_reg;
  wire \current_factor_2_reg[0]_i_1_n_0 ;
  wire \current_factor_2_reg[0]_i_1_n_1 ;
  wire \current_factor_2_reg[0]_i_1_n_2 ;
  wire \current_factor_2_reg[0]_i_1_n_3 ;
  wire \current_factor_2_reg[0]_i_1_n_4 ;
  wire \current_factor_2_reg[0]_i_1_n_5 ;
  wire \current_factor_2_reg[0]_i_1_n_6 ;
  wire \current_factor_2_reg[0]_i_1_n_7 ;
  wire \current_factor_2_reg[12]_i_1_n_0 ;
  wire \current_factor_2_reg[12]_i_1_n_1 ;
  wire \current_factor_2_reg[12]_i_1_n_2 ;
  wire \current_factor_2_reg[12]_i_1_n_3 ;
  wire \current_factor_2_reg[12]_i_1_n_4 ;
  wire \current_factor_2_reg[12]_i_1_n_5 ;
  wire \current_factor_2_reg[12]_i_1_n_6 ;
  wire \current_factor_2_reg[12]_i_1_n_7 ;
  wire \current_factor_2_reg[16]_i_1_n_0 ;
  wire \current_factor_2_reg[16]_i_1_n_1 ;
  wire \current_factor_2_reg[16]_i_1_n_2 ;
  wire \current_factor_2_reg[16]_i_1_n_3 ;
  wire \current_factor_2_reg[16]_i_1_n_4 ;
  wire \current_factor_2_reg[16]_i_1_n_5 ;
  wire \current_factor_2_reg[16]_i_1_n_6 ;
  wire \current_factor_2_reg[16]_i_1_n_7 ;
  wire \current_factor_2_reg[20]_i_1_n_0 ;
  wire \current_factor_2_reg[20]_i_1_n_1 ;
  wire \current_factor_2_reg[20]_i_1_n_2 ;
  wire \current_factor_2_reg[20]_i_1_n_3 ;
  wire \current_factor_2_reg[20]_i_1_n_4 ;
  wire \current_factor_2_reg[20]_i_1_n_5 ;
  wire \current_factor_2_reg[20]_i_1_n_6 ;
  wire \current_factor_2_reg[20]_i_1_n_7 ;
  wire \current_factor_2_reg[24]_i_1_n_0 ;
  wire \current_factor_2_reg[24]_i_1_n_1 ;
  wire \current_factor_2_reg[24]_i_1_n_2 ;
  wire \current_factor_2_reg[24]_i_1_n_3 ;
  wire \current_factor_2_reg[24]_i_1_n_4 ;
  wire \current_factor_2_reg[24]_i_1_n_5 ;
  wire \current_factor_2_reg[24]_i_1_n_6 ;
  wire \current_factor_2_reg[24]_i_1_n_7 ;
  wire \current_factor_2_reg[28]_i_1_n_1 ;
  wire \current_factor_2_reg[28]_i_1_n_2 ;
  wire \current_factor_2_reg[28]_i_1_n_3 ;
  wire \current_factor_2_reg[28]_i_1_n_4 ;
  wire \current_factor_2_reg[28]_i_1_n_5 ;
  wire \current_factor_2_reg[28]_i_1_n_6 ;
  wire \current_factor_2_reg[28]_i_1_n_7 ;
  wire \current_factor_2_reg[4]_i_1_n_0 ;
  wire \current_factor_2_reg[4]_i_1_n_1 ;
  wire \current_factor_2_reg[4]_i_1_n_2 ;
  wire \current_factor_2_reg[4]_i_1_n_3 ;
  wire \current_factor_2_reg[4]_i_1_n_4 ;
  wire \current_factor_2_reg[4]_i_1_n_5 ;
  wire \current_factor_2_reg[4]_i_1_n_6 ;
  wire \current_factor_2_reg[4]_i_1_n_7 ;
  wire \current_factor_2_reg[8]_i_1_n_0 ;
  wire \current_factor_2_reg[8]_i_1_n_1 ;
  wire \current_factor_2_reg[8]_i_1_n_2 ;
  wire \current_factor_2_reg[8]_i_1_n_3 ;
  wire \current_factor_2_reg[8]_i_1_n_4 ;
  wire \current_factor_2_reg[8]_i_1_n_5 ;
  wire \current_factor_2_reg[8]_i_1_n_6 ;
  wire \current_factor_2_reg[8]_i_1_n_7 ;
  wire \current_factor_3[0]_i_2_n_0 ;
  wire [31:0]current_factor_3_reg;
  wire \current_factor_3_reg[0]_i_1_n_0 ;
  wire \current_factor_3_reg[0]_i_1_n_1 ;
  wire \current_factor_3_reg[0]_i_1_n_2 ;
  wire \current_factor_3_reg[0]_i_1_n_3 ;
  wire \current_factor_3_reg[0]_i_1_n_4 ;
  wire \current_factor_3_reg[0]_i_1_n_5 ;
  wire \current_factor_3_reg[0]_i_1_n_6 ;
  wire \current_factor_3_reg[0]_i_1_n_7 ;
  wire \current_factor_3_reg[12]_i_1_n_0 ;
  wire \current_factor_3_reg[12]_i_1_n_1 ;
  wire \current_factor_3_reg[12]_i_1_n_2 ;
  wire \current_factor_3_reg[12]_i_1_n_3 ;
  wire \current_factor_3_reg[12]_i_1_n_4 ;
  wire \current_factor_3_reg[12]_i_1_n_5 ;
  wire \current_factor_3_reg[12]_i_1_n_6 ;
  wire \current_factor_3_reg[12]_i_1_n_7 ;
  wire \current_factor_3_reg[16]_i_1_n_0 ;
  wire \current_factor_3_reg[16]_i_1_n_1 ;
  wire \current_factor_3_reg[16]_i_1_n_2 ;
  wire \current_factor_3_reg[16]_i_1_n_3 ;
  wire \current_factor_3_reg[16]_i_1_n_4 ;
  wire \current_factor_3_reg[16]_i_1_n_5 ;
  wire \current_factor_3_reg[16]_i_1_n_6 ;
  wire \current_factor_3_reg[16]_i_1_n_7 ;
  wire \current_factor_3_reg[20]_i_1_n_0 ;
  wire \current_factor_3_reg[20]_i_1_n_1 ;
  wire \current_factor_3_reg[20]_i_1_n_2 ;
  wire \current_factor_3_reg[20]_i_1_n_3 ;
  wire \current_factor_3_reg[20]_i_1_n_4 ;
  wire \current_factor_3_reg[20]_i_1_n_5 ;
  wire \current_factor_3_reg[20]_i_1_n_6 ;
  wire \current_factor_3_reg[20]_i_1_n_7 ;
  wire \current_factor_3_reg[24]_i_1_n_0 ;
  wire \current_factor_3_reg[24]_i_1_n_1 ;
  wire \current_factor_3_reg[24]_i_1_n_2 ;
  wire \current_factor_3_reg[24]_i_1_n_3 ;
  wire \current_factor_3_reg[24]_i_1_n_4 ;
  wire \current_factor_3_reg[24]_i_1_n_5 ;
  wire \current_factor_3_reg[24]_i_1_n_6 ;
  wire \current_factor_3_reg[24]_i_1_n_7 ;
  wire \current_factor_3_reg[28]_i_1_n_1 ;
  wire \current_factor_3_reg[28]_i_1_n_2 ;
  wire \current_factor_3_reg[28]_i_1_n_3 ;
  wire \current_factor_3_reg[28]_i_1_n_4 ;
  wire \current_factor_3_reg[28]_i_1_n_5 ;
  wire \current_factor_3_reg[28]_i_1_n_6 ;
  wire \current_factor_3_reg[28]_i_1_n_7 ;
  wire \current_factor_3_reg[4]_i_1_n_0 ;
  wire \current_factor_3_reg[4]_i_1_n_1 ;
  wire \current_factor_3_reg[4]_i_1_n_2 ;
  wire \current_factor_3_reg[4]_i_1_n_3 ;
  wire \current_factor_3_reg[4]_i_1_n_4 ;
  wire \current_factor_3_reg[4]_i_1_n_5 ;
  wire \current_factor_3_reg[4]_i_1_n_6 ;
  wire \current_factor_3_reg[4]_i_1_n_7 ;
  wire \current_factor_3_reg[8]_i_1_n_0 ;
  wire \current_factor_3_reg[8]_i_1_n_1 ;
  wire \current_factor_3_reg[8]_i_1_n_2 ;
  wire \current_factor_3_reg[8]_i_1_n_3 ;
  wire \current_factor_3_reg[8]_i_1_n_4 ;
  wire \current_factor_3_reg[8]_i_1_n_5 ;
  wire \current_factor_3_reg[8]_i_1_n_6 ;
  wire \current_factor_3_reg[8]_i_1_n_7 ;
  wire \current_factor_4[0]_i_2_n_0 ;
  wire [31:0]current_factor_4_reg;
  wire \current_factor_4_reg[0]_i_1_n_0 ;
  wire \current_factor_4_reg[0]_i_1_n_1 ;
  wire \current_factor_4_reg[0]_i_1_n_2 ;
  wire \current_factor_4_reg[0]_i_1_n_3 ;
  wire \current_factor_4_reg[0]_i_1_n_4 ;
  wire \current_factor_4_reg[0]_i_1_n_5 ;
  wire \current_factor_4_reg[0]_i_1_n_6 ;
  wire \current_factor_4_reg[0]_i_1_n_7 ;
  wire \current_factor_4_reg[12]_i_1_n_0 ;
  wire \current_factor_4_reg[12]_i_1_n_1 ;
  wire \current_factor_4_reg[12]_i_1_n_2 ;
  wire \current_factor_4_reg[12]_i_1_n_3 ;
  wire \current_factor_4_reg[12]_i_1_n_4 ;
  wire \current_factor_4_reg[12]_i_1_n_5 ;
  wire \current_factor_4_reg[12]_i_1_n_6 ;
  wire \current_factor_4_reg[12]_i_1_n_7 ;
  wire \current_factor_4_reg[16]_i_1_n_0 ;
  wire \current_factor_4_reg[16]_i_1_n_1 ;
  wire \current_factor_4_reg[16]_i_1_n_2 ;
  wire \current_factor_4_reg[16]_i_1_n_3 ;
  wire \current_factor_4_reg[16]_i_1_n_4 ;
  wire \current_factor_4_reg[16]_i_1_n_5 ;
  wire \current_factor_4_reg[16]_i_1_n_6 ;
  wire \current_factor_4_reg[16]_i_1_n_7 ;
  wire \current_factor_4_reg[20]_i_1_n_0 ;
  wire \current_factor_4_reg[20]_i_1_n_1 ;
  wire \current_factor_4_reg[20]_i_1_n_2 ;
  wire \current_factor_4_reg[20]_i_1_n_3 ;
  wire \current_factor_4_reg[20]_i_1_n_4 ;
  wire \current_factor_4_reg[20]_i_1_n_5 ;
  wire \current_factor_4_reg[20]_i_1_n_6 ;
  wire \current_factor_4_reg[20]_i_1_n_7 ;
  wire \current_factor_4_reg[24]_i_1_n_0 ;
  wire \current_factor_4_reg[24]_i_1_n_1 ;
  wire \current_factor_4_reg[24]_i_1_n_2 ;
  wire \current_factor_4_reg[24]_i_1_n_3 ;
  wire \current_factor_4_reg[24]_i_1_n_4 ;
  wire \current_factor_4_reg[24]_i_1_n_5 ;
  wire \current_factor_4_reg[24]_i_1_n_6 ;
  wire \current_factor_4_reg[24]_i_1_n_7 ;
  wire \current_factor_4_reg[28]_i_1_n_1 ;
  wire \current_factor_4_reg[28]_i_1_n_2 ;
  wire \current_factor_4_reg[28]_i_1_n_3 ;
  wire \current_factor_4_reg[28]_i_1_n_4 ;
  wire \current_factor_4_reg[28]_i_1_n_5 ;
  wire \current_factor_4_reg[28]_i_1_n_6 ;
  wire \current_factor_4_reg[28]_i_1_n_7 ;
  wire \current_factor_4_reg[4]_i_1_n_0 ;
  wire \current_factor_4_reg[4]_i_1_n_1 ;
  wire \current_factor_4_reg[4]_i_1_n_2 ;
  wire \current_factor_4_reg[4]_i_1_n_3 ;
  wire \current_factor_4_reg[4]_i_1_n_4 ;
  wire \current_factor_4_reg[4]_i_1_n_5 ;
  wire \current_factor_4_reg[4]_i_1_n_6 ;
  wire \current_factor_4_reg[4]_i_1_n_7 ;
  wire \current_factor_4_reg[8]_i_1_n_0 ;
  wire \current_factor_4_reg[8]_i_1_n_1 ;
  wire \current_factor_4_reg[8]_i_1_n_2 ;
  wire \current_factor_4_reg[8]_i_1_n_3 ;
  wire \current_factor_4_reg[8]_i_1_n_4 ;
  wire \current_factor_4_reg[8]_i_1_n_5 ;
  wire \current_factor_4_reg[8]_i_1_n_6 ;
  wire \current_factor_4_reg[8]_i_1_n_7 ;
  wire \current_factor_5[0]_i_2_n_0 ;
  wire [31:0]current_factor_5_reg;
  wire \current_factor_5_reg[0]_i_1_n_0 ;
  wire \current_factor_5_reg[0]_i_1_n_1 ;
  wire \current_factor_5_reg[0]_i_1_n_2 ;
  wire \current_factor_5_reg[0]_i_1_n_3 ;
  wire \current_factor_5_reg[0]_i_1_n_4 ;
  wire \current_factor_5_reg[0]_i_1_n_5 ;
  wire \current_factor_5_reg[0]_i_1_n_6 ;
  wire \current_factor_5_reg[0]_i_1_n_7 ;
  wire \current_factor_5_reg[12]_i_1_n_0 ;
  wire \current_factor_5_reg[12]_i_1_n_1 ;
  wire \current_factor_5_reg[12]_i_1_n_2 ;
  wire \current_factor_5_reg[12]_i_1_n_3 ;
  wire \current_factor_5_reg[12]_i_1_n_4 ;
  wire \current_factor_5_reg[12]_i_1_n_5 ;
  wire \current_factor_5_reg[12]_i_1_n_6 ;
  wire \current_factor_5_reg[12]_i_1_n_7 ;
  wire \current_factor_5_reg[16]_i_1_n_0 ;
  wire \current_factor_5_reg[16]_i_1_n_1 ;
  wire \current_factor_5_reg[16]_i_1_n_2 ;
  wire \current_factor_5_reg[16]_i_1_n_3 ;
  wire \current_factor_5_reg[16]_i_1_n_4 ;
  wire \current_factor_5_reg[16]_i_1_n_5 ;
  wire \current_factor_5_reg[16]_i_1_n_6 ;
  wire \current_factor_5_reg[16]_i_1_n_7 ;
  wire \current_factor_5_reg[20]_i_1_n_0 ;
  wire \current_factor_5_reg[20]_i_1_n_1 ;
  wire \current_factor_5_reg[20]_i_1_n_2 ;
  wire \current_factor_5_reg[20]_i_1_n_3 ;
  wire \current_factor_5_reg[20]_i_1_n_4 ;
  wire \current_factor_5_reg[20]_i_1_n_5 ;
  wire \current_factor_5_reg[20]_i_1_n_6 ;
  wire \current_factor_5_reg[20]_i_1_n_7 ;
  wire \current_factor_5_reg[24]_i_1_n_0 ;
  wire \current_factor_5_reg[24]_i_1_n_1 ;
  wire \current_factor_5_reg[24]_i_1_n_2 ;
  wire \current_factor_5_reg[24]_i_1_n_3 ;
  wire \current_factor_5_reg[24]_i_1_n_4 ;
  wire \current_factor_5_reg[24]_i_1_n_5 ;
  wire \current_factor_5_reg[24]_i_1_n_6 ;
  wire \current_factor_5_reg[24]_i_1_n_7 ;
  wire \current_factor_5_reg[28]_i_1_n_1 ;
  wire \current_factor_5_reg[28]_i_1_n_2 ;
  wire \current_factor_5_reg[28]_i_1_n_3 ;
  wire \current_factor_5_reg[28]_i_1_n_4 ;
  wire \current_factor_5_reg[28]_i_1_n_5 ;
  wire \current_factor_5_reg[28]_i_1_n_6 ;
  wire \current_factor_5_reg[28]_i_1_n_7 ;
  wire \current_factor_5_reg[4]_i_1_n_0 ;
  wire \current_factor_5_reg[4]_i_1_n_1 ;
  wire \current_factor_5_reg[4]_i_1_n_2 ;
  wire \current_factor_5_reg[4]_i_1_n_3 ;
  wire \current_factor_5_reg[4]_i_1_n_4 ;
  wire \current_factor_5_reg[4]_i_1_n_5 ;
  wire \current_factor_5_reg[4]_i_1_n_6 ;
  wire \current_factor_5_reg[4]_i_1_n_7 ;
  wire \current_factor_5_reg[8]_i_1_n_0 ;
  wire \current_factor_5_reg[8]_i_1_n_1 ;
  wire \current_factor_5_reg[8]_i_1_n_2 ;
  wire \current_factor_5_reg[8]_i_1_n_3 ;
  wire \current_factor_5_reg[8]_i_1_n_4 ;
  wire \current_factor_5_reg[8]_i_1_n_5 ;
  wire \current_factor_5_reg[8]_i_1_n_6 ;
  wire \current_factor_5_reg[8]_i_1_n_7 ;
  wire \current_factor_6[0]_i_2_n_0 ;
  wire [31:0]current_factor_6_reg;
  wire \current_factor_6_reg[0]_i_1_n_0 ;
  wire \current_factor_6_reg[0]_i_1_n_1 ;
  wire \current_factor_6_reg[0]_i_1_n_2 ;
  wire \current_factor_6_reg[0]_i_1_n_3 ;
  wire \current_factor_6_reg[0]_i_1_n_4 ;
  wire \current_factor_6_reg[0]_i_1_n_5 ;
  wire \current_factor_6_reg[0]_i_1_n_6 ;
  wire \current_factor_6_reg[0]_i_1_n_7 ;
  wire \current_factor_6_reg[12]_i_1_n_0 ;
  wire \current_factor_6_reg[12]_i_1_n_1 ;
  wire \current_factor_6_reg[12]_i_1_n_2 ;
  wire \current_factor_6_reg[12]_i_1_n_3 ;
  wire \current_factor_6_reg[12]_i_1_n_4 ;
  wire \current_factor_6_reg[12]_i_1_n_5 ;
  wire \current_factor_6_reg[12]_i_1_n_6 ;
  wire \current_factor_6_reg[12]_i_1_n_7 ;
  wire \current_factor_6_reg[16]_i_1_n_0 ;
  wire \current_factor_6_reg[16]_i_1_n_1 ;
  wire \current_factor_6_reg[16]_i_1_n_2 ;
  wire \current_factor_6_reg[16]_i_1_n_3 ;
  wire \current_factor_6_reg[16]_i_1_n_4 ;
  wire \current_factor_6_reg[16]_i_1_n_5 ;
  wire \current_factor_6_reg[16]_i_1_n_6 ;
  wire \current_factor_6_reg[16]_i_1_n_7 ;
  wire \current_factor_6_reg[20]_i_1_n_0 ;
  wire \current_factor_6_reg[20]_i_1_n_1 ;
  wire \current_factor_6_reg[20]_i_1_n_2 ;
  wire \current_factor_6_reg[20]_i_1_n_3 ;
  wire \current_factor_6_reg[20]_i_1_n_4 ;
  wire \current_factor_6_reg[20]_i_1_n_5 ;
  wire \current_factor_6_reg[20]_i_1_n_6 ;
  wire \current_factor_6_reg[20]_i_1_n_7 ;
  wire \current_factor_6_reg[24]_i_1_n_0 ;
  wire \current_factor_6_reg[24]_i_1_n_1 ;
  wire \current_factor_6_reg[24]_i_1_n_2 ;
  wire \current_factor_6_reg[24]_i_1_n_3 ;
  wire \current_factor_6_reg[24]_i_1_n_4 ;
  wire \current_factor_6_reg[24]_i_1_n_5 ;
  wire \current_factor_6_reg[24]_i_1_n_6 ;
  wire \current_factor_6_reg[24]_i_1_n_7 ;
  wire \current_factor_6_reg[28]_i_1_n_1 ;
  wire \current_factor_6_reg[28]_i_1_n_2 ;
  wire \current_factor_6_reg[28]_i_1_n_3 ;
  wire \current_factor_6_reg[28]_i_1_n_4 ;
  wire \current_factor_6_reg[28]_i_1_n_5 ;
  wire \current_factor_6_reg[28]_i_1_n_6 ;
  wire \current_factor_6_reg[28]_i_1_n_7 ;
  wire \current_factor_6_reg[4]_i_1_n_0 ;
  wire \current_factor_6_reg[4]_i_1_n_1 ;
  wire \current_factor_6_reg[4]_i_1_n_2 ;
  wire \current_factor_6_reg[4]_i_1_n_3 ;
  wire \current_factor_6_reg[4]_i_1_n_4 ;
  wire \current_factor_6_reg[4]_i_1_n_5 ;
  wire \current_factor_6_reg[4]_i_1_n_6 ;
  wire \current_factor_6_reg[4]_i_1_n_7 ;
  wire \current_factor_6_reg[8]_i_1_n_0 ;
  wire \current_factor_6_reg[8]_i_1_n_1 ;
  wire \current_factor_6_reg[8]_i_1_n_2 ;
  wire \current_factor_6_reg[8]_i_1_n_3 ;
  wire \current_factor_6_reg[8]_i_1_n_4 ;
  wire \current_factor_6_reg[8]_i_1_n_5 ;
  wire \current_factor_6_reg[8]_i_1_n_6 ;
  wire \current_factor_6_reg[8]_i_1_n_7 ;
  wire \current_factor_7[0]_i_2_n_0 ;
  wire [31:0]current_factor_7_reg;
  wire \current_factor_7_reg[0]_i_1_n_0 ;
  wire \current_factor_7_reg[0]_i_1_n_1 ;
  wire \current_factor_7_reg[0]_i_1_n_2 ;
  wire \current_factor_7_reg[0]_i_1_n_3 ;
  wire \current_factor_7_reg[0]_i_1_n_4 ;
  wire \current_factor_7_reg[0]_i_1_n_5 ;
  wire \current_factor_7_reg[0]_i_1_n_6 ;
  wire \current_factor_7_reg[0]_i_1_n_7 ;
  wire \current_factor_7_reg[12]_i_1_n_0 ;
  wire \current_factor_7_reg[12]_i_1_n_1 ;
  wire \current_factor_7_reg[12]_i_1_n_2 ;
  wire \current_factor_7_reg[12]_i_1_n_3 ;
  wire \current_factor_7_reg[12]_i_1_n_4 ;
  wire \current_factor_7_reg[12]_i_1_n_5 ;
  wire \current_factor_7_reg[12]_i_1_n_6 ;
  wire \current_factor_7_reg[12]_i_1_n_7 ;
  wire \current_factor_7_reg[16]_i_1_n_0 ;
  wire \current_factor_7_reg[16]_i_1_n_1 ;
  wire \current_factor_7_reg[16]_i_1_n_2 ;
  wire \current_factor_7_reg[16]_i_1_n_3 ;
  wire \current_factor_7_reg[16]_i_1_n_4 ;
  wire \current_factor_7_reg[16]_i_1_n_5 ;
  wire \current_factor_7_reg[16]_i_1_n_6 ;
  wire \current_factor_7_reg[16]_i_1_n_7 ;
  wire \current_factor_7_reg[20]_i_1_n_0 ;
  wire \current_factor_7_reg[20]_i_1_n_1 ;
  wire \current_factor_7_reg[20]_i_1_n_2 ;
  wire \current_factor_7_reg[20]_i_1_n_3 ;
  wire \current_factor_7_reg[20]_i_1_n_4 ;
  wire \current_factor_7_reg[20]_i_1_n_5 ;
  wire \current_factor_7_reg[20]_i_1_n_6 ;
  wire \current_factor_7_reg[20]_i_1_n_7 ;
  wire \current_factor_7_reg[24]_i_1_n_0 ;
  wire \current_factor_7_reg[24]_i_1_n_1 ;
  wire \current_factor_7_reg[24]_i_1_n_2 ;
  wire \current_factor_7_reg[24]_i_1_n_3 ;
  wire \current_factor_7_reg[24]_i_1_n_4 ;
  wire \current_factor_7_reg[24]_i_1_n_5 ;
  wire \current_factor_7_reg[24]_i_1_n_6 ;
  wire \current_factor_7_reg[24]_i_1_n_7 ;
  wire \current_factor_7_reg[28]_i_1_n_1 ;
  wire \current_factor_7_reg[28]_i_1_n_2 ;
  wire \current_factor_7_reg[28]_i_1_n_3 ;
  wire \current_factor_7_reg[28]_i_1_n_4 ;
  wire \current_factor_7_reg[28]_i_1_n_5 ;
  wire \current_factor_7_reg[28]_i_1_n_6 ;
  wire \current_factor_7_reg[28]_i_1_n_7 ;
  wire \current_factor_7_reg[4]_i_1_n_0 ;
  wire \current_factor_7_reg[4]_i_1_n_1 ;
  wire \current_factor_7_reg[4]_i_1_n_2 ;
  wire \current_factor_7_reg[4]_i_1_n_3 ;
  wire \current_factor_7_reg[4]_i_1_n_4 ;
  wire \current_factor_7_reg[4]_i_1_n_5 ;
  wire \current_factor_7_reg[4]_i_1_n_6 ;
  wire \current_factor_7_reg[4]_i_1_n_7 ;
  wire \current_factor_7_reg[8]_i_1_n_0 ;
  wire \current_factor_7_reg[8]_i_1_n_1 ;
  wire \current_factor_7_reg[8]_i_1_n_2 ;
  wire \current_factor_7_reg[8]_i_1_n_3 ;
  wire \current_factor_7_reg[8]_i_1_n_4 ;
  wire \current_factor_7_reg[8]_i_1_n_5 ;
  wire \current_factor_7_reg[8]_i_1_n_6 ;
  wire \current_factor_7_reg[8]_i_1_n_7 ;
  wire \current_factor_8[0]_i_2_n_0 ;
  wire [31:0]current_factor_8_reg;
  wire \current_factor_8_reg[0]_i_1_n_0 ;
  wire \current_factor_8_reg[0]_i_1_n_1 ;
  wire \current_factor_8_reg[0]_i_1_n_2 ;
  wire \current_factor_8_reg[0]_i_1_n_3 ;
  wire \current_factor_8_reg[0]_i_1_n_4 ;
  wire \current_factor_8_reg[0]_i_1_n_5 ;
  wire \current_factor_8_reg[0]_i_1_n_6 ;
  wire \current_factor_8_reg[0]_i_1_n_7 ;
  wire \current_factor_8_reg[12]_i_1_n_0 ;
  wire \current_factor_8_reg[12]_i_1_n_1 ;
  wire \current_factor_8_reg[12]_i_1_n_2 ;
  wire \current_factor_8_reg[12]_i_1_n_3 ;
  wire \current_factor_8_reg[12]_i_1_n_4 ;
  wire \current_factor_8_reg[12]_i_1_n_5 ;
  wire \current_factor_8_reg[12]_i_1_n_6 ;
  wire \current_factor_8_reg[12]_i_1_n_7 ;
  wire \current_factor_8_reg[16]_i_1_n_0 ;
  wire \current_factor_8_reg[16]_i_1_n_1 ;
  wire \current_factor_8_reg[16]_i_1_n_2 ;
  wire \current_factor_8_reg[16]_i_1_n_3 ;
  wire \current_factor_8_reg[16]_i_1_n_4 ;
  wire \current_factor_8_reg[16]_i_1_n_5 ;
  wire \current_factor_8_reg[16]_i_1_n_6 ;
  wire \current_factor_8_reg[16]_i_1_n_7 ;
  wire \current_factor_8_reg[20]_i_1_n_0 ;
  wire \current_factor_8_reg[20]_i_1_n_1 ;
  wire \current_factor_8_reg[20]_i_1_n_2 ;
  wire \current_factor_8_reg[20]_i_1_n_3 ;
  wire \current_factor_8_reg[20]_i_1_n_4 ;
  wire \current_factor_8_reg[20]_i_1_n_5 ;
  wire \current_factor_8_reg[20]_i_1_n_6 ;
  wire \current_factor_8_reg[20]_i_1_n_7 ;
  wire \current_factor_8_reg[24]_i_1_n_0 ;
  wire \current_factor_8_reg[24]_i_1_n_1 ;
  wire \current_factor_8_reg[24]_i_1_n_2 ;
  wire \current_factor_8_reg[24]_i_1_n_3 ;
  wire \current_factor_8_reg[24]_i_1_n_4 ;
  wire \current_factor_8_reg[24]_i_1_n_5 ;
  wire \current_factor_8_reg[24]_i_1_n_6 ;
  wire \current_factor_8_reg[24]_i_1_n_7 ;
  wire \current_factor_8_reg[28]_i_1_n_1 ;
  wire \current_factor_8_reg[28]_i_1_n_2 ;
  wire \current_factor_8_reg[28]_i_1_n_3 ;
  wire \current_factor_8_reg[28]_i_1_n_4 ;
  wire \current_factor_8_reg[28]_i_1_n_5 ;
  wire \current_factor_8_reg[28]_i_1_n_6 ;
  wire \current_factor_8_reg[28]_i_1_n_7 ;
  wire \current_factor_8_reg[4]_i_1_n_0 ;
  wire \current_factor_8_reg[4]_i_1_n_1 ;
  wire \current_factor_8_reg[4]_i_1_n_2 ;
  wire \current_factor_8_reg[4]_i_1_n_3 ;
  wire \current_factor_8_reg[4]_i_1_n_4 ;
  wire \current_factor_8_reg[4]_i_1_n_5 ;
  wire \current_factor_8_reg[4]_i_1_n_6 ;
  wire \current_factor_8_reg[4]_i_1_n_7 ;
  wire \current_factor_8_reg[8]_i_1_n_0 ;
  wire \current_factor_8_reg[8]_i_1_n_1 ;
  wire \current_factor_8_reg[8]_i_1_n_2 ;
  wire \current_factor_8_reg[8]_i_1_n_3 ;
  wire \current_factor_8_reg[8]_i_1_n_4 ;
  wire \current_factor_8_reg[8]_i_1_n_5 ;
  wire \current_factor_8_reg[8]_i_1_n_6 ;
  wire \current_factor_8_reg[8]_i_1_n_7 ;
  wire \current_factor_9[0]_i_2_n_0 ;
  wire [31:0]current_factor_9_reg;
  wire \current_factor_9_reg[0]_i_1_n_0 ;
  wire \current_factor_9_reg[0]_i_1_n_1 ;
  wire \current_factor_9_reg[0]_i_1_n_2 ;
  wire \current_factor_9_reg[0]_i_1_n_3 ;
  wire \current_factor_9_reg[0]_i_1_n_4 ;
  wire \current_factor_9_reg[0]_i_1_n_5 ;
  wire \current_factor_9_reg[0]_i_1_n_6 ;
  wire \current_factor_9_reg[0]_i_1_n_7 ;
  wire \current_factor_9_reg[12]_i_1_n_0 ;
  wire \current_factor_9_reg[12]_i_1_n_1 ;
  wire \current_factor_9_reg[12]_i_1_n_2 ;
  wire \current_factor_9_reg[12]_i_1_n_3 ;
  wire \current_factor_9_reg[12]_i_1_n_4 ;
  wire \current_factor_9_reg[12]_i_1_n_5 ;
  wire \current_factor_9_reg[12]_i_1_n_6 ;
  wire \current_factor_9_reg[12]_i_1_n_7 ;
  wire \current_factor_9_reg[16]_i_1_n_0 ;
  wire \current_factor_9_reg[16]_i_1_n_1 ;
  wire \current_factor_9_reg[16]_i_1_n_2 ;
  wire \current_factor_9_reg[16]_i_1_n_3 ;
  wire \current_factor_9_reg[16]_i_1_n_4 ;
  wire \current_factor_9_reg[16]_i_1_n_5 ;
  wire \current_factor_9_reg[16]_i_1_n_6 ;
  wire \current_factor_9_reg[16]_i_1_n_7 ;
  wire \current_factor_9_reg[20]_i_1_n_0 ;
  wire \current_factor_9_reg[20]_i_1_n_1 ;
  wire \current_factor_9_reg[20]_i_1_n_2 ;
  wire \current_factor_9_reg[20]_i_1_n_3 ;
  wire \current_factor_9_reg[20]_i_1_n_4 ;
  wire \current_factor_9_reg[20]_i_1_n_5 ;
  wire \current_factor_9_reg[20]_i_1_n_6 ;
  wire \current_factor_9_reg[20]_i_1_n_7 ;
  wire \current_factor_9_reg[24]_i_1_n_0 ;
  wire \current_factor_9_reg[24]_i_1_n_1 ;
  wire \current_factor_9_reg[24]_i_1_n_2 ;
  wire \current_factor_9_reg[24]_i_1_n_3 ;
  wire \current_factor_9_reg[24]_i_1_n_4 ;
  wire \current_factor_9_reg[24]_i_1_n_5 ;
  wire \current_factor_9_reg[24]_i_1_n_6 ;
  wire \current_factor_9_reg[24]_i_1_n_7 ;
  wire \current_factor_9_reg[28]_i_1_n_1 ;
  wire \current_factor_9_reg[28]_i_1_n_2 ;
  wire \current_factor_9_reg[28]_i_1_n_3 ;
  wire \current_factor_9_reg[28]_i_1_n_4 ;
  wire \current_factor_9_reg[28]_i_1_n_5 ;
  wire \current_factor_9_reg[28]_i_1_n_6 ;
  wire \current_factor_9_reg[28]_i_1_n_7 ;
  wire \current_factor_9_reg[4]_i_1_n_0 ;
  wire \current_factor_9_reg[4]_i_1_n_1 ;
  wire \current_factor_9_reg[4]_i_1_n_2 ;
  wire \current_factor_9_reg[4]_i_1_n_3 ;
  wire \current_factor_9_reg[4]_i_1_n_4 ;
  wire \current_factor_9_reg[4]_i_1_n_5 ;
  wire \current_factor_9_reg[4]_i_1_n_6 ;
  wire \current_factor_9_reg[4]_i_1_n_7 ;
  wire \current_factor_9_reg[8]_i_1_n_0 ;
  wire \current_factor_9_reg[8]_i_1_n_1 ;
  wire \current_factor_9_reg[8]_i_1_n_2 ;
  wire \current_factor_9_reg[8]_i_1_n_3 ;
  wire \current_factor_9_reg[8]_i_1_n_4 ;
  wire \current_factor_9_reg[8]_i_1_n_5 ;
  wire \current_factor_9_reg[8]_i_1_n_6 ;
  wire \current_factor_9_reg[8]_i_1_n_7 ;
  wire [31:0]current_factor_reg;
  wire \current_factor_reg[0]_i_1_n_0 ;
  wire \current_factor_reg[0]_i_1_n_1 ;
  wire \current_factor_reg[0]_i_1_n_2 ;
  wire \current_factor_reg[0]_i_1_n_3 ;
  wire \current_factor_reg[0]_i_1_n_4 ;
  wire \current_factor_reg[0]_i_1_n_5 ;
  wire \current_factor_reg[0]_i_1_n_6 ;
  wire \current_factor_reg[0]_i_1_n_7 ;
  wire \current_factor_reg[12]_i_1_n_0 ;
  wire \current_factor_reg[12]_i_1_n_1 ;
  wire \current_factor_reg[12]_i_1_n_2 ;
  wire \current_factor_reg[12]_i_1_n_3 ;
  wire \current_factor_reg[12]_i_1_n_4 ;
  wire \current_factor_reg[12]_i_1_n_5 ;
  wire \current_factor_reg[12]_i_1_n_6 ;
  wire \current_factor_reg[12]_i_1_n_7 ;
  wire \current_factor_reg[16]_i_1_n_0 ;
  wire \current_factor_reg[16]_i_1_n_1 ;
  wire \current_factor_reg[16]_i_1_n_2 ;
  wire \current_factor_reg[16]_i_1_n_3 ;
  wire \current_factor_reg[16]_i_1_n_4 ;
  wire \current_factor_reg[16]_i_1_n_5 ;
  wire \current_factor_reg[16]_i_1_n_6 ;
  wire \current_factor_reg[16]_i_1_n_7 ;
  wire \current_factor_reg[20]_i_1_n_0 ;
  wire \current_factor_reg[20]_i_1_n_1 ;
  wire \current_factor_reg[20]_i_1_n_2 ;
  wire \current_factor_reg[20]_i_1_n_3 ;
  wire \current_factor_reg[20]_i_1_n_4 ;
  wire \current_factor_reg[20]_i_1_n_5 ;
  wire \current_factor_reg[20]_i_1_n_6 ;
  wire \current_factor_reg[20]_i_1_n_7 ;
  wire \current_factor_reg[24]_i_1_n_0 ;
  wire \current_factor_reg[24]_i_1_n_1 ;
  wire \current_factor_reg[24]_i_1_n_2 ;
  wire \current_factor_reg[24]_i_1_n_3 ;
  wire \current_factor_reg[24]_i_1_n_4 ;
  wire \current_factor_reg[24]_i_1_n_5 ;
  wire \current_factor_reg[24]_i_1_n_6 ;
  wire \current_factor_reg[24]_i_1_n_7 ;
  wire \current_factor_reg[28]_i_1_n_1 ;
  wire \current_factor_reg[28]_i_1_n_2 ;
  wire \current_factor_reg[28]_i_1_n_3 ;
  wire \current_factor_reg[28]_i_1_n_4 ;
  wire \current_factor_reg[28]_i_1_n_5 ;
  wire \current_factor_reg[28]_i_1_n_6 ;
  wire \current_factor_reg[28]_i_1_n_7 ;
  wire \current_factor_reg[4]_i_1_n_0 ;
  wire \current_factor_reg[4]_i_1_n_1 ;
  wire \current_factor_reg[4]_i_1_n_2 ;
  wire \current_factor_reg[4]_i_1_n_3 ;
  wire \current_factor_reg[4]_i_1_n_4 ;
  wire \current_factor_reg[4]_i_1_n_5 ;
  wire \current_factor_reg[4]_i_1_n_6 ;
  wire \current_factor_reg[4]_i_1_n_7 ;
  wire \current_factor_reg[8]_i_1_n_0 ;
  wire \current_factor_reg[8]_i_1_n_1 ;
  wire \current_factor_reg[8]_i_1_n_2 ;
  wire \current_factor_reg[8]_i_1_n_3 ;
  wire \current_factor_reg[8]_i_1_n_4 ;
  wire \current_factor_reg[8]_i_1_n_5 ;
  wire \current_factor_reg[8]_i_1_n_6 ;
  wire \current_factor_reg[8]_i_1_n_7 ;
  wire current_rate;
  wire \current_rate[0]_i_10_n_0 ;
  wire \current_rate[0]_i_11_n_0 ;
  wire \current_rate[0]_i_12_n_0 ;
  wire \current_rate[0]_i_13_n_0 ;
  wire \current_rate[0]_i_14_n_0 ;
  wire \current_rate[0]_i_15_n_0 ;
  wire \current_rate[0]_i_16_n_0 ;
  wire \current_rate[0]_i_17_n_0 ;
  wire \current_rate[0]_i_19_n_0 ;
  wire \current_rate[0]_i_21_n_0 ;
  wire \current_rate[0]_i_22_n_0 ;
  wire \current_rate[0]_i_23_n_0 ;
  wire \current_rate[0]_i_24_n_0 ;
  wire \current_rate[0]_i_25_n_0 ;
  wire \current_rate[0]_i_26_n_0 ;
  wire \current_rate[0]_i_5_n_0 ;
  wire \current_rate[0]_i_7_n_0 ;
  wire \current_rate[0]_i_8_n_0 ;
  wire current_rate_1;
  wire \current_rate_10[0]_i_10_n_0 ;
  wire \current_rate_10[0]_i_11_n_0 ;
  wire \current_rate_10[0]_i_12_n_0 ;
  wire \current_rate_10[0]_i_13_n_0 ;
  wire \current_rate_10[0]_i_14_n_0 ;
  wire \current_rate_10[0]_i_15_n_0 ;
  wire \current_rate_10[0]_i_16_n_0 ;
  wire \current_rate_10[0]_i_17_n_0 ;
  wire \current_rate_10[0]_i_19_n_0 ;
  wire \current_rate_10[0]_i_21_n_0 ;
  wire \current_rate_10[0]_i_22_n_0 ;
  wire \current_rate_10[0]_i_23_n_0 ;
  wire \current_rate_10[0]_i_24_n_0 ;
  wire \current_rate_10[0]_i_25_n_0 ;
  wire \current_rate_10[0]_i_26_n_0 ;
  wire \current_rate_10[0]_i_5_n_0 ;
  wire \current_rate_10[0]_i_7_n_0 ;
  wire \current_rate_10[0]_i_8_n_0 ;
  wire [31:0]current_rate_10_reg;
  wire \current_rate_10_reg[0]_i_18_n_2 ;
  wire \current_rate_10_reg[0]_i_18_n_3 ;
  wire \current_rate_10_reg[0]_i_20_n_0 ;
  wire \current_rate_10_reg[0]_i_20_n_1 ;
  wire \current_rate_10_reg[0]_i_20_n_2 ;
  wire \current_rate_10_reg[0]_i_20_n_3 ;
  wire \current_rate_10_reg[0]_i_27_n_0 ;
  wire \current_rate_10_reg[0]_i_27_n_1 ;
  wire \current_rate_10_reg[0]_i_27_n_2 ;
  wire \current_rate_10_reg[0]_i_27_n_3 ;
  wire \current_rate_10_reg[0]_i_28_n_0 ;
  wire \current_rate_10_reg[0]_i_28_n_1 ;
  wire \current_rate_10_reg[0]_i_28_n_2 ;
  wire \current_rate_10_reg[0]_i_28_n_3 ;
  wire \current_rate_10_reg[0]_i_29_n_0 ;
  wire \current_rate_10_reg[0]_i_29_n_1 ;
  wire \current_rate_10_reg[0]_i_29_n_2 ;
  wire \current_rate_10_reg[0]_i_29_n_3 ;
  wire \current_rate_10_reg[0]_i_30_n_0 ;
  wire \current_rate_10_reg[0]_i_30_n_1 ;
  wire \current_rate_10_reg[0]_i_30_n_2 ;
  wire \current_rate_10_reg[0]_i_30_n_3 ;
  wire \current_rate_10_reg[0]_i_31_n_0 ;
  wire \current_rate_10_reg[0]_i_31_n_1 ;
  wire \current_rate_10_reg[0]_i_31_n_2 ;
  wire \current_rate_10_reg[0]_i_31_n_3 ;
  wire \current_rate_10_reg[0]_i_32_n_0 ;
  wire \current_rate_10_reg[0]_i_32_n_1 ;
  wire \current_rate_10_reg[0]_i_32_n_2 ;
  wire \current_rate_10_reg[0]_i_32_n_3 ;
  wire \current_rate_10_reg[0]_i_3_n_0 ;
  wire \current_rate_10_reg[0]_i_3_n_1 ;
  wire \current_rate_10_reg[0]_i_3_n_2 ;
  wire \current_rate_10_reg[0]_i_3_n_3 ;
  wire \current_rate_10_reg[0]_i_3_n_4 ;
  wire \current_rate_10_reg[0]_i_3_n_5 ;
  wire \current_rate_10_reg[0]_i_3_n_6 ;
  wire \current_rate_10_reg[0]_i_3_n_7 ;
  wire \current_rate_10_reg[0]_i_6_n_0 ;
  wire \current_rate_10_reg[0]_i_6_n_1 ;
  wire \current_rate_10_reg[0]_i_6_n_2 ;
  wire \current_rate_10_reg[0]_i_6_n_3 ;
  wire \current_rate_10_reg[0]_i_9_n_0 ;
  wire \current_rate_10_reg[0]_i_9_n_1 ;
  wire \current_rate_10_reg[0]_i_9_n_2 ;
  wire \current_rate_10_reg[0]_i_9_n_3 ;
  wire \current_rate_10_reg[12]_i_1_n_0 ;
  wire \current_rate_10_reg[12]_i_1_n_1 ;
  wire \current_rate_10_reg[12]_i_1_n_2 ;
  wire \current_rate_10_reg[12]_i_1_n_3 ;
  wire \current_rate_10_reg[12]_i_1_n_4 ;
  wire \current_rate_10_reg[12]_i_1_n_5 ;
  wire \current_rate_10_reg[12]_i_1_n_6 ;
  wire \current_rate_10_reg[12]_i_1_n_7 ;
  wire \current_rate_10_reg[16]_i_1_n_0 ;
  wire \current_rate_10_reg[16]_i_1_n_1 ;
  wire \current_rate_10_reg[16]_i_1_n_2 ;
  wire \current_rate_10_reg[16]_i_1_n_3 ;
  wire \current_rate_10_reg[16]_i_1_n_4 ;
  wire \current_rate_10_reg[16]_i_1_n_5 ;
  wire \current_rate_10_reg[16]_i_1_n_6 ;
  wire \current_rate_10_reg[16]_i_1_n_7 ;
  wire \current_rate_10_reg[20]_i_1_n_0 ;
  wire \current_rate_10_reg[20]_i_1_n_1 ;
  wire \current_rate_10_reg[20]_i_1_n_2 ;
  wire \current_rate_10_reg[20]_i_1_n_3 ;
  wire \current_rate_10_reg[20]_i_1_n_4 ;
  wire \current_rate_10_reg[20]_i_1_n_5 ;
  wire \current_rate_10_reg[20]_i_1_n_6 ;
  wire \current_rate_10_reg[20]_i_1_n_7 ;
  wire \current_rate_10_reg[24]_i_1_n_0 ;
  wire \current_rate_10_reg[24]_i_1_n_1 ;
  wire \current_rate_10_reg[24]_i_1_n_2 ;
  wire \current_rate_10_reg[24]_i_1_n_3 ;
  wire \current_rate_10_reg[24]_i_1_n_4 ;
  wire \current_rate_10_reg[24]_i_1_n_5 ;
  wire \current_rate_10_reg[24]_i_1_n_6 ;
  wire \current_rate_10_reg[24]_i_1_n_7 ;
  wire \current_rate_10_reg[28]_i_1_n_1 ;
  wire \current_rate_10_reg[28]_i_1_n_2 ;
  wire \current_rate_10_reg[28]_i_1_n_3 ;
  wire \current_rate_10_reg[28]_i_1_n_4 ;
  wire \current_rate_10_reg[28]_i_1_n_5 ;
  wire \current_rate_10_reg[28]_i_1_n_6 ;
  wire \current_rate_10_reg[28]_i_1_n_7 ;
  wire \current_rate_10_reg[4]_i_1_n_0 ;
  wire \current_rate_10_reg[4]_i_1_n_1 ;
  wire \current_rate_10_reg[4]_i_1_n_2 ;
  wire \current_rate_10_reg[4]_i_1_n_3 ;
  wire \current_rate_10_reg[4]_i_1_n_4 ;
  wire \current_rate_10_reg[4]_i_1_n_5 ;
  wire \current_rate_10_reg[4]_i_1_n_6 ;
  wire \current_rate_10_reg[4]_i_1_n_7 ;
  wire \current_rate_10_reg[8]_i_1_n_0 ;
  wire \current_rate_10_reg[8]_i_1_n_1 ;
  wire \current_rate_10_reg[8]_i_1_n_2 ;
  wire \current_rate_10_reg[8]_i_1_n_3 ;
  wire \current_rate_10_reg[8]_i_1_n_4 ;
  wire \current_rate_10_reg[8]_i_1_n_5 ;
  wire \current_rate_10_reg[8]_i_1_n_6 ;
  wire \current_rate_10_reg[8]_i_1_n_7 ;
  wire current_rate_11;
  wire \current_rate_11[0]_i_10_n_0 ;
  wire \current_rate_11[0]_i_11_n_0 ;
  wire \current_rate_11[0]_i_12_n_0 ;
  wire \current_rate_11[0]_i_13_n_0 ;
  wire \current_rate_11[0]_i_14_n_0 ;
  wire \current_rate_11[0]_i_15_n_0 ;
  wire \current_rate_11[0]_i_16_n_0 ;
  wire \current_rate_11[0]_i_17_n_0 ;
  wire \current_rate_11[0]_i_19_n_0 ;
  wire \current_rate_11[0]_i_21_n_0 ;
  wire \current_rate_11[0]_i_22_n_0 ;
  wire \current_rate_11[0]_i_23_n_0 ;
  wire \current_rate_11[0]_i_24_n_0 ;
  wire \current_rate_11[0]_i_25_n_0 ;
  wire \current_rate_11[0]_i_26_n_0 ;
  wire \current_rate_11[0]_i_5_n_0 ;
  wire \current_rate_11[0]_i_7_n_0 ;
  wire \current_rate_11[0]_i_8_n_0 ;
  wire [31:0]current_rate_11_reg;
  wire \current_rate_11_reg[0]_i_18_n_2 ;
  wire \current_rate_11_reg[0]_i_18_n_3 ;
  wire \current_rate_11_reg[0]_i_20_n_0 ;
  wire \current_rate_11_reg[0]_i_20_n_1 ;
  wire \current_rate_11_reg[0]_i_20_n_2 ;
  wire \current_rate_11_reg[0]_i_20_n_3 ;
  wire \current_rate_11_reg[0]_i_27_n_0 ;
  wire \current_rate_11_reg[0]_i_27_n_1 ;
  wire \current_rate_11_reg[0]_i_27_n_2 ;
  wire \current_rate_11_reg[0]_i_27_n_3 ;
  wire \current_rate_11_reg[0]_i_28_n_0 ;
  wire \current_rate_11_reg[0]_i_28_n_1 ;
  wire \current_rate_11_reg[0]_i_28_n_2 ;
  wire \current_rate_11_reg[0]_i_28_n_3 ;
  wire \current_rate_11_reg[0]_i_29_n_0 ;
  wire \current_rate_11_reg[0]_i_29_n_1 ;
  wire \current_rate_11_reg[0]_i_29_n_2 ;
  wire \current_rate_11_reg[0]_i_29_n_3 ;
  wire \current_rate_11_reg[0]_i_30_n_0 ;
  wire \current_rate_11_reg[0]_i_30_n_1 ;
  wire \current_rate_11_reg[0]_i_30_n_2 ;
  wire \current_rate_11_reg[0]_i_30_n_3 ;
  wire \current_rate_11_reg[0]_i_31_n_0 ;
  wire \current_rate_11_reg[0]_i_31_n_1 ;
  wire \current_rate_11_reg[0]_i_31_n_2 ;
  wire \current_rate_11_reg[0]_i_31_n_3 ;
  wire \current_rate_11_reg[0]_i_32_n_0 ;
  wire \current_rate_11_reg[0]_i_32_n_1 ;
  wire \current_rate_11_reg[0]_i_32_n_2 ;
  wire \current_rate_11_reg[0]_i_32_n_3 ;
  wire \current_rate_11_reg[0]_i_3_n_0 ;
  wire \current_rate_11_reg[0]_i_3_n_1 ;
  wire \current_rate_11_reg[0]_i_3_n_2 ;
  wire \current_rate_11_reg[0]_i_3_n_3 ;
  wire \current_rate_11_reg[0]_i_3_n_4 ;
  wire \current_rate_11_reg[0]_i_3_n_5 ;
  wire \current_rate_11_reg[0]_i_3_n_6 ;
  wire \current_rate_11_reg[0]_i_3_n_7 ;
  wire \current_rate_11_reg[0]_i_6_n_0 ;
  wire \current_rate_11_reg[0]_i_6_n_1 ;
  wire \current_rate_11_reg[0]_i_6_n_2 ;
  wire \current_rate_11_reg[0]_i_6_n_3 ;
  wire \current_rate_11_reg[0]_i_9_n_0 ;
  wire \current_rate_11_reg[0]_i_9_n_1 ;
  wire \current_rate_11_reg[0]_i_9_n_2 ;
  wire \current_rate_11_reg[0]_i_9_n_3 ;
  wire \current_rate_11_reg[12]_i_1_n_0 ;
  wire \current_rate_11_reg[12]_i_1_n_1 ;
  wire \current_rate_11_reg[12]_i_1_n_2 ;
  wire \current_rate_11_reg[12]_i_1_n_3 ;
  wire \current_rate_11_reg[12]_i_1_n_4 ;
  wire \current_rate_11_reg[12]_i_1_n_5 ;
  wire \current_rate_11_reg[12]_i_1_n_6 ;
  wire \current_rate_11_reg[12]_i_1_n_7 ;
  wire \current_rate_11_reg[16]_i_1_n_0 ;
  wire \current_rate_11_reg[16]_i_1_n_1 ;
  wire \current_rate_11_reg[16]_i_1_n_2 ;
  wire \current_rate_11_reg[16]_i_1_n_3 ;
  wire \current_rate_11_reg[16]_i_1_n_4 ;
  wire \current_rate_11_reg[16]_i_1_n_5 ;
  wire \current_rate_11_reg[16]_i_1_n_6 ;
  wire \current_rate_11_reg[16]_i_1_n_7 ;
  wire \current_rate_11_reg[20]_i_1_n_0 ;
  wire \current_rate_11_reg[20]_i_1_n_1 ;
  wire \current_rate_11_reg[20]_i_1_n_2 ;
  wire \current_rate_11_reg[20]_i_1_n_3 ;
  wire \current_rate_11_reg[20]_i_1_n_4 ;
  wire \current_rate_11_reg[20]_i_1_n_5 ;
  wire \current_rate_11_reg[20]_i_1_n_6 ;
  wire \current_rate_11_reg[20]_i_1_n_7 ;
  wire \current_rate_11_reg[24]_i_1_n_0 ;
  wire \current_rate_11_reg[24]_i_1_n_1 ;
  wire \current_rate_11_reg[24]_i_1_n_2 ;
  wire \current_rate_11_reg[24]_i_1_n_3 ;
  wire \current_rate_11_reg[24]_i_1_n_4 ;
  wire \current_rate_11_reg[24]_i_1_n_5 ;
  wire \current_rate_11_reg[24]_i_1_n_6 ;
  wire \current_rate_11_reg[24]_i_1_n_7 ;
  wire \current_rate_11_reg[28]_i_1_n_1 ;
  wire \current_rate_11_reg[28]_i_1_n_2 ;
  wire \current_rate_11_reg[28]_i_1_n_3 ;
  wire \current_rate_11_reg[28]_i_1_n_4 ;
  wire \current_rate_11_reg[28]_i_1_n_5 ;
  wire \current_rate_11_reg[28]_i_1_n_6 ;
  wire \current_rate_11_reg[28]_i_1_n_7 ;
  wire \current_rate_11_reg[4]_i_1_n_0 ;
  wire \current_rate_11_reg[4]_i_1_n_1 ;
  wire \current_rate_11_reg[4]_i_1_n_2 ;
  wire \current_rate_11_reg[4]_i_1_n_3 ;
  wire \current_rate_11_reg[4]_i_1_n_4 ;
  wire \current_rate_11_reg[4]_i_1_n_5 ;
  wire \current_rate_11_reg[4]_i_1_n_6 ;
  wire \current_rate_11_reg[4]_i_1_n_7 ;
  wire \current_rate_11_reg[8]_i_1_n_0 ;
  wire \current_rate_11_reg[8]_i_1_n_1 ;
  wire \current_rate_11_reg[8]_i_1_n_2 ;
  wire \current_rate_11_reg[8]_i_1_n_3 ;
  wire \current_rate_11_reg[8]_i_1_n_4 ;
  wire \current_rate_11_reg[8]_i_1_n_5 ;
  wire \current_rate_11_reg[8]_i_1_n_6 ;
  wire \current_rate_11_reg[8]_i_1_n_7 ;
  wire \current_rate_1[0]_i_10_n_0 ;
  wire \current_rate_1[0]_i_11_n_0 ;
  wire \current_rate_1[0]_i_12_n_0 ;
  wire \current_rate_1[0]_i_13_n_0 ;
  wire \current_rate_1[0]_i_14_n_0 ;
  wire \current_rate_1[0]_i_15_n_0 ;
  wire \current_rate_1[0]_i_16_n_0 ;
  wire \current_rate_1[0]_i_17_n_0 ;
  wire \current_rate_1[0]_i_19_n_0 ;
  wire \current_rate_1[0]_i_21_n_0 ;
  wire \current_rate_1[0]_i_22_n_0 ;
  wire \current_rate_1[0]_i_23_n_0 ;
  wire \current_rate_1[0]_i_24_n_0 ;
  wire \current_rate_1[0]_i_25_n_0 ;
  wire \current_rate_1[0]_i_26_n_0 ;
  wire \current_rate_1[0]_i_5_n_0 ;
  wire \current_rate_1[0]_i_7_n_0 ;
  wire \current_rate_1[0]_i_8_n_0 ;
  wire [31:0]current_rate_1_reg;
  wire \current_rate_1_reg[0]_i_18_n_2 ;
  wire \current_rate_1_reg[0]_i_18_n_3 ;
  wire \current_rate_1_reg[0]_i_20_n_0 ;
  wire \current_rate_1_reg[0]_i_20_n_1 ;
  wire \current_rate_1_reg[0]_i_20_n_2 ;
  wire \current_rate_1_reg[0]_i_20_n_3 ;
  wire \current_rate_1_reg[0]_i_27_n_0 ;
  wire \current_rate_1_reg[0]_i_27_n_1 ;
  wire \current_rate_1_reg[0]_i_27_n_2 ;
  wire \current_rate_1_reg[0]_i_27_n_3 ;
  wire \current_rate_1_reg[0]_i_28_n_0 ;
  wire \current_rate_1_reg[0]_i_28_n_1 ;
  wire \current_rate_1_reg[0]_i_28_n_2 ;
  wire \current_rate_1_reg[0]_i_28_n_3 ;
  wire \current_rate_1_reg[0]_i_29_n_0 ;
  wire \current_rate_1_reg[0]_i_29_n_1 ;
  wire \current_rate_1_reg[0]_i_29_n_2 ;
  wire \current_rate_1_reg[0]_i_29_n_3 ;
  wire \current_rate_1_reg[0]_i_30_n_0 ;
  wire \current_rate_1_reg[0]_i_30_n_1 ;
  wire \current_rate_1_reg[0]_i_30_n_2 ;
  wire \current_rate_1_reg[0]_i_30_n_3 ;
  wire \current_rate_1_reg[0]_i_31_n_0 ;
  wire \current_rate_1_reg[0]_i_31_n_1 ;
  wire \current_rate_1_reg[0]_i_31_n_2 ;
  wire \current_rate_1_reg[0]_i_31_n_3 ;
  wire \current_rate_1_reg[0]_i_32_n_0 ;
  wire \current_rate_1_reg[0]_i_32_n_1 ;
  wire \current_rate_1_reg[0]_i_32_n_2 ;
  wire \current_rate_1_reg[0]_i_32_n_3 ;
  wire \current_rate_1_reg[0]_i_3_n_0 ;
  wire \current_rate_1_reg[0]_i_3_n_1 ;
  wire \current_rate_1_reg[0]_i_3_n_2 ;
  wire \current_rate_1_reg[0]_i_3_n_3 ;
  wire \current_rate_1_reg[0]_i_3_n_4 ;
  wire \current_rate_1_reg[0]_i_3_n_5 ;
  wire \current_rate_1_reg[0]_i_3_n_6 ;
  wire \current_rate_1_reg[0]_i_3_n_7 ;
  wire \current_rate_1_reg[0]_i_6_n_0 ;
  wire \current_rate_1_reg[0]_i_6_n_1 ;
  wire \current_rate_1_reg[0]_i_6_n_2 ;
  wire \current_rate_1_reg[0]_i_6_n_3 ;
  wire \current_rate_1_reg[0]_i_9_n_0 ;
  wire \current_rate_1_reg[0]_i_9_n_1 ;
  wire \current_rate_1_reg[0]_i_9_n_2 ;
  wire \current_rate_1_reg[0]_i_9_n_3 ;
  wire \current_rate_1_reg[12]_i_1_n_0 ;
  wire \current_rate_1_reg[12]_i_1_n_1 ;
  wire \current_rate_1_reg[12]_i_1_n_2 ;
  wire \current_rate_1_reg[12]_i_1_n_3 ;
  wire \current_rate_1_reg[12]_i_1_n_4 ;
  wire \current_rate_1_reg[12]_i_1_n_5 ;
  wire \current_rate_1_reg[12]_i_1_n_6 ;
  wire \current_rate_1_reg[12]_i_1_n_7 ;
  wire \current_rate_1_reg[16]_i_1_n_0 ;
  wire \current_rate_1_reg[16]_i_1_n_1 ;
  wire \current_rate_1_reg[16]_i_1_n_2 ;
  wire \current_rate_1_reg[16]_i_1_n_3 ;
  wire \current_rate_1_reg[16]_i_1_n_4 ;
  wire \current_rate_1_reg[16]_i_1_n_5 ;
  wire \current_rate_1_reg[16]_i_1_n_6 ;
  wire \current_rate_1_reg[16]_i_1_n_7 ;
  wire \current_rate_1_reg[20]_i_1_n_0 ;
  wire \current_rate_1_reg[20]_i_1_n_1 ;
  wire \current_rate_1_reg[20]_i_1_n_2 ;
  wire \current_rate_1_reg[20]_i_1_n_3 ;
  wire \current_rate_1_reg[20]_i_1_n_4 ;
  wire \current_rate_1_reg[20]_i_1_n_5 ;
  wire \current_rate_1_reg[20]_i_1_n_6 ;
  wire \current_rate_1_reg[20]_i_1_n_7 ;
  wire \current_rate_1_reg[24]_i_1_n_0 ;
  wire \current_rate_1_reg[24]_i_1_n_1 ;
  wire \current_rate_1_reg[24]_i_1_n_2 ;
  wire \current_rate_1_reg[24]_i_1_n_3 ;
  wire \current_rate_1_reg[24]_i_1_n_4 ;
  wire \current_rate_1_reg[24]_i_1_n_5 ;
  wire \current_rate_1_reg[24]_i_1_n_6 ;
  wire \current_rate_1_reg[24]_i_1_n_7 ;
  wire \current_rate_1_reg[28]_i_1_n_1 ;
  wire \current_rate_1_reg[28]_i_1_n_2 ;
  wire \current_rate_1_reg[28]_i_1_n_3 ;
  wire \current_rate_1_reg[28]_i_1_n_4 ;
  wire \current_rate_1_reg[28]_i_1_n_5 ;
  wire \current_rate_1_reg[28]_i_1_n_6 ;
  wire \current_rate_1_reg[28]_i_1_n_7 ;
  wire \current_rate_1_reg[4]_i_1_n_0 ;
  wire \current_rate_1_reg[4]_i_1_n_1 ;
  wire \current_rate_1_reg[4]_i_1_n_2 ;
  wire \current_rate_1_reg[4]_i_1_n_3 ;
  wire \current_rate_1_reg[4]_i_1_n_4 ;
  wire \current_rate_1_reg[4]_i_1_n_5 ;
  wire \current_rate_1_reg[4]_i_1_n_6 ;
  wire \current_rate_1_reg[4]_i_1_n_7 ;
  wire \current_rate_1_reg[8]_i_1_n_0 ;
  wire \current_rate_1_reg[8]_i_1_n_1 ;
  wire \current_rate_1_reg[8]_i_1_n_2 ;
  wire \current_rate_1_reg[8]_i_1_n_3 ;
  wire \current_rate_1_reg[8]_i_1_n_4 ;
  wire \current_rate_1_reg[8]_i_1_n_5 ;
  wire \current_rate_1_reg[8]_i_1_n_6 ;
  wire \current_rate_1_reg[8]_i_1_n_7 ;
  wire current_rate_2;
  wire \current_rate_2[0]_i_10_n_0 ;
  wire \current_rate_2[0]_i_11_n_0 ;
  wire \current_rate_2[0]_i_12_n_0 ;
  wire \current_rate_2[0]_i_13_n_0 ;
  wire \current_rate_2[0]_i_14_n_0 ;
  wire \current_rate_2[0]_i_15_n_0 ;
  wire \current_rate_2[0]_i_16_n_0 ;
  wire \current_rate_2[0]_i_17_n_0 ;
  wire \current_rate_2[0]_i_19_n_0 ;
  wire \current_rate_2[0]_i_21_n_0 ;
  wire \current_rate_2[0]_i_22_n_0 ;
  wire \current_rate_2[0]_i_23_n_0 ;
  wire \current_rate_2[0]_i_24_n_0 ;
  wire \current_rate_2[0]_i_25_n_0 ;
  wire \current_rate_2[0]_i_26_n_0 ;
  wire \current_rate_2[0]_i_5_n_0 ;
  wire \current_rate_2[0]_i_7_n_0 ;
  wire \current_rate_2[0]_i_8_n_0 ;
  wire [31:0]current_rate_2_reg;
  wire \current_rate_2_reg[0]_i_18_n_2 ;
  wire \current_rate_2_reg[0]_i_18_n_3 ;
  wire \current_rate_2_reg[0]_i_20_n_0 ;
  wire \current_rate_2_reg[0]_i_20_n_1 ;
  wire \current_rate_2_reg[0]_i_20_n_2 ;
  wire \current_rate_2_reg[0]_i_20_n_3 ;
  wire \current_rate_2_reg[0]_i_27_n_0 ;
  wire \current_rate_2_reg[0]_i_27_n_1 ;
  wire \current_rate_2_reg[0]_i_27_n_2 ;
  wire \current_rate_2_reg[0]_i_27_n_3 ;
  wire \current_rate_2_reg[0]_i_28_n_0 ;
  wire \current_rate_2_reg[0]_i_28_n_1 ;
  wire \current_rate_2_reg[0]_i_28_n_2 ;
  wire \current_rate_2_reg[0]_i_28_n_3 ;
  wire \current_rate_2_reg[0]_i_29_n_0 ;
  wire \current_rate_2_reg[0]_i_29_n_1 ;
  wire \current_rate_2_reg[0]_i_29_n_2 ;
  wire \current_rate_2_reg[0]_i_29_n_3 ;
  wire \current_rate_2_reg[0]_i_30_n_0 ;
  wire \current_rate_2_reg[0]_i_30_n_1 ;
  wire \current_rate_2_reg[0]_i_30_n_2 ;
  wire \current_rate_2_reg[0]_i_30_n_3 ;
  wire \current_rate_2_reg[0]_i_31_n_0 ;
  wire \current_rate_2_reg[0]_i_31_n_1 ;
  wire \current_rate_2_reg[0]_i_31_n_2 ;
  wire \current_rate_2_reg[0]_i_31_n_3 ;
  wire \current_rate_2_reg[0]_i_32_n_0 ;
  wire \current_rate_2_reg[0]_i_32_n_1 ;
  wire \current_rate_2_reg[0]_i_32_n_2 ;
  wire \current_rate_2_reg[0]_i_32_n_3 ;
  wire \current_rate_2_reg[0]_i_3_n_0 ;
  wire \current_rate_2_reg[0]_i_3_n_1 ;
  wire \current_rate_2_reg[0]_i_3_n_2 ;
  wire \current_rate_2_reg[0]_i_3_n_3 ;
  wire \current_rate_2_reg[0]_i_3_n_4 ;
  wire \current_rate_2_reg[0]_i_3_n_5 ;
  wire \current_rate_2_reg[0]_i_3_n_6 ;
  wire \current_rate_2_reg[0]_i_3_n_7 ;
  wire \current_rate_2_reg[0]_i_6_n_0 ;
  wire \current_rate_2_reg[0]_i_6_n_1 ;
  wire \current_rate_2_reg[0]_i_6_n_2 ;
  wire \current_rate_2_reg[0]_i_6_n_3 ;
  wire \current_rate_2_reg[0]_i_9_n_0 ;
  wire \current_rate_2_reg[0]_i_9_n_1 ;
  wire \current_rate_2_reg[0]_i_9_n_2 ;
  wire \current_rate_2_reg[0]_i_9_n_3 ;
  wire \current_rate_2_reg[12]_i_1_n_0 ;
  wire \current_rate_2_reg[12]_i_1_n_1 ;
  wire \current_rate_2_reg[12]_i_1_n_2 ;
  wire \current_rate_2_reg[12]_i_1_n_3 ;
  wire \current_rate_2_reg[12]_i_1_n_4 ;
  wire \current_rate_2_reg[12]_i_1_n_5 ;
  wire \current_rate_2_reg[12]_i_1_n_6 ;
  wire \current_rate_2_reg[12]_i_1_n_7 ;
  wire \current_rate_2_reg[16]_i_1_n_0 ;
  wire \current_rate_2_reg[16]_i_1_n_1 ;
  wire \current_rate_2_reg[16]_i_1_n_2 ;
  wire \current_rate_2_reg[16]_i_1_n_3 ;
  wire \current_rate_2_reg[16]_i_1_n_4 ;
  wire \current_rate_2_reg[16]_i_1_n_5 ;
  wire \current_rate_2_reg[16]_i_1_n_6 ;
  wire \current_rate_2_reg[16]_i_1_n_7 ;
  wire \current_rate_2_reg[20]_i_1_n_0 ;
  wire \current_rate_2_reg[20]_i_1_n_1 ;
  wire \current_rate_2_reg[20]_i_1_n_2 ;
  wire \current_rate_2_reg[20]_i_1_n_3 ;
  wire \current_rate_2_reg[20]_i_1_n_4 ;
  wire \current_rate_2_reg[20]_i_1_n_5 ;
  wire \current_rate_2_reg[20]_i_1_n_6 ;
  wire \current_rate_2_reg[20]_i_1_n_7 ;
  wire \current_rate_2_reg[24]_i_1_n_0 ;
  wire \current_rate_2_reg[24]_i_1_n_1 ;
  wire \current_rate_2_reg[24]_i_1_n_2 ;
  wire \current_rate_2_reg[24]_i_1_n_3 ;
  wire \current_rate_2_reg[24]_i_1_n_4 ;
  wire \current_rate_2_reg[24]_i_1_n_5 ;
  wire \current_rate_2_reg[24]_i_1_n_6 ;
  wire \current_rate_2_reg[24]_i_1_n_7 ;
  wire \current_rate_2_reg[28]_i_1_n_1 ;
  wire \current_rate_2_reg[28]_i_1_n_2 ;
  wire \current_rate_2_reg[28]_i_1_n_3 ;
  wire \current_rate_2_reg[28]_i_1_n_4 ;
  wire \current_rate_2_reg[28]_i_1_n_5 ;
  wire \current_rate_2_reg[28]_i_1_n_6 ;
  wire \current_rate_2_reg[28]_i_1_n_7 ;
  wire \current_rate_2_reg[4]_i_1_n_0 ;
  wire \current_rate_2_reg[4]_i_1_n_1 ;
  wire \current_rate_2_reg[4]_i_1_n_2 ;
  wire \current_rate_2_reg[4]_i_1_n_3 ;
  wire \current_rate_2_reg[4]_i_1_n_4 ;
  wire \current_rate_2_reg[4]_i_1_n_5 ;
  wire \current_rate_2_reg[4]_i_1_n_6 ;
  wire \current_rate_2_reg[4]_i_1_n_7 ;
  wire \current_rate_2_reg[8]_i_1_n_0 ;
  wire \current_rate_2_reg[8]_i_1_n_1 ;
  wire \current_rate_2_reg[8]_i_1_n_2 ;
  wire \current_rate_2_reg[8]_i_1_n_3 ;
  wire \current_rate_2_reg[8]_i_1_n_4 ;
  wire \current_rate_2_reg[8]_i_1_n_5 ;
  wire \current_rate_2_reg[8]_i_1_n_6 ;
  wire \current_rate_2_reg[8]_i_1_n_7 ;
  wire current_rate_3;
  wire \current_rate_3[0]_i_10_n_0 ;
  wire \current_rate_3[0]_i_11_n_0 ;
  wire \current_rate_3[0]_i_12_n_0 ;
  wire \current_rate_3[0]_i_13_n_0 ;
  wire \current_rate_3[0]_i_14_n_0 ;
  wire \current_rate_3[0]_i_15_n_0 ;
  wire \current_rate_3[0]_i_16_n_0 ;
  wire \current_rate_3[0]_i_17_n_0 ;
  wire \current_rate_3[0]_i_19_n_0 ;
  wire \current_rate_3[0]_i_21_n_0 ;
  wire \current_rate_3[0]_i_22_n_0 ;
  wire \current_rate_3[0]_i_23_n_0 ;
  wire \current_rate_3[0]_i_24_n_0 ;
  wire \current_rate_3[0]_i_25_n_0 ;
  wire \current_rate_3[0]_i_26_n_0 ;
  wire \current_rate_3[0]_i_5_n_0 ;
  wire \current_rate_3[0]_i_7_n_0 ;
  wire \current_rate_3[0]_i_8_n_0 ;
  wire [31:0]current_rate_3_reg;
  wire \current_rate_3_reg[0]_i_18_n_2 ;
  wire \current_rate_3_reg[0]_i_18_n_3 ;
  wire \current_rate_3_reg[0]_i_20_n_0 ;
  wire \current_rate_3_reg[0]_i_20_n_1 ;
  wire \current_rate_3_reg[0]_i_20_n_2 ;
  wire \current_rate_3_reg[0]_i_20_n_3 ;
  wire \current_rate_3_reg[0]_i_27_n_0 ;
  wire \current_rate_3_reg[0]_i_27_n_1 ;
  wire \current_rate_3_reg[0]_i_27_n_2 ;
  wire \current_rate_3_reg[0]_i_27_n_3 ;
  wire \current_rate_3_reg[0]_i_28_n_0 ;
  wire \current_rate_3_reg[0]_i_28_n_1 ;
  wire \current_rate_3_reg[0]_i_28_n_2 ;
  wire \current_rate_3_reg[0]_i_28_n_3 ;
  wire \current_rate_3_reg[0]_i_29_n_0 ;
  wire \current_rate_3_reg[0]_i_29_n_1 ;
  wire \current_rate_3_reg[0]_i_29_n_2 ;
  wire \current_rate_3_reg[0]_i_29_n_3 ;
  wire \current_rate_3_reg[0]_i_30_n_0 ;
  wire \current_rate_3_reg[0]_i_30_n_1 ;
  wire \current_rate_3_reg[0]_i_30_n_2 ;
  wire \current_rate_3_reg[0]_i_30_n_3 ;
  wire \current_rate_3_reg[0]_i_31_n_0 ;
  wire \current_rate_3_reg[0]_i_31_n_1 ;
  wire \current_rate_3_reg[0]_i_31_n_2 ;
  wire \current_rate_3_reg[0]_i_31_n_3 ;
  wire \current_rate_3_reg[0]_i_32_n_0 ;
  wire \current_rate_3_reg[0]_i_32_n_1 ;
  wire \current_rate_3_reg[0]_i_32_n_2 ;
  wire \current_rate_3_reg[0]_i_32_n_3 ;
  wire \current_rate_3_reg[0]_i_3_n_0 ;
  wire \current_rate_3_reg[0]_i_3_n_1 ;
  wire \current_rate_3_reg[0]_i_3_n_2 ;
  wire \current_rate_3_reg[0]_i_3_n_3 ;
  wire \current_rate_3_reg[0]_i_3_n_4 ;
  wire \current_rate_3_reg[0]_i_3_n_5 ;
  wire \current_rate_3_reg[0]_i_3_n_6 ;
  wire \current_rate_3_reg[0]_i_3_n_7 ;
  wire \current_rate_3_reg[0]_i_6_n_0 ;
  wire \current_rate_3_reg[0]_i_6_n_1 ;
  wire \current_rate_3_reg[0]_i_6_n_2 ;
  wire \current_rate_3_reg[0]_i_6_n_3 ;
  wire \current_rate_3_reg[0]_i_9_n_0 ;
  wire \current_rate_3_reg[0]_i_9_n_1 ;
  wire \current_rate_3_reg[0]_i_9_n_2 ;
  wire \current_rate_3_reg[0]_i_9_n_3 ;
  wire \current_rate_3_reg[12]_i_1_n_0 ;
  wire \current_rate_3_reg[12]_i_1_n_1 ;
  wire \current_rate_3_reg[12]_i_1_n_2 ;
  wire \current_rate_3_reg[12]_i_1_n_3 ;
  wire \current_rate_3_reg[12]_i_1_n_4 ;
  wire \current_rate_3_reg[12]_i_1_n_5 ;
  wire \current_rate_3_reg[12]_i_1_n_6 ;
  wire \current_rate_3_reg[12]_i_1_n_7 ;
  wire \current_rate_3_reg[16]_i_1_n_0 ;
  wire \current_rate_3_reg[16]_i_1_n_1 ;
  wire \current_rate_3_reg[16]_i_1_n_2 ;
  wire \current_rate_3_reg[16]_i_1_n_3 ;
  wire \current_rate_3_reg[16]_i_1_n_4 ;
  wire \current_rate_3_reg[16]_i_1_n_5 ;
  wire \current_rate_3_reg[16]_i_1_n_6 ;
  wire \current_rate_3_reg[16]_i_1_n_7 ;
  wire \current_rate_3_reg[20]_i_1_n_0 ;
  wire \current_rate_3_reg[20]_i_1_n_1 ;
  wire \current_rate_3_reg[20]_i_1_n_2 ;
  wire \current_rate_3_reg[20]_i_1_n_3 ;
  wire \current_rate_3_reg[20]_i_1_n_4 ;
  wire \current_rate_3_reg[20]_i_1_n_5 ;
  wire \current_rate_3_reg[20]_i_1_n_6 ;
  wire \current_rate_3_reg[20]_i_1_n_7 ;
  wire \current_rate_3_reg[24]_i_1_n_0 ;
  wire \current_rate_3_reg[24]_i_1_n_1 ;
  wire \current_rate_3_reg[24]_i_1_n_2 ;
  wire \current_rate_3_reg[24]_i_1_n_3 ;
  wire \current_rate_3_reg[24]_i_1_n_4 ;
  wire \current_rate_3_reg[24]_i_1_n_5 ;
  wire \current_rate_3_reg[24]_i_1_n_6 ;
  wire \current_rate_3_reg[24]_i_1_n_7 ;
  wire \current_rate_3_reg[28]_i_1_n_1 ;
  wire \current_rate_3_reg[28]_i_1_n_2 ;
  wire \current_rate_3_reg[28]_i_1_n_3 ;
  wire \current_rate_3_reg[28]_i_1_n_4 ;
  wire \current_rate_3_reg[28]_i_1_n_5 ;
  wire \current_rate_3_reg[28]_i_1_n_6 ;
  wire \current_rate_3_reg[28]_i_1_n_7 ;
  wire \current_rate_3_reg[4]_i_1_n_0 ;
  wire \current_rate_3_reg[4]_i_1_n_1 ;
  wire \current_rate_3_reg[4]_i_1_n_2 ;
  wire \current_rate_3_reg[4]_i_1_n_3 ;
  wire \current_rate_3_reg[4]_i_1_n_4 ;
  wire \current_rate_3_reg[4]_i_1_n_5 ;
  wire \current_rate_3_reg[4]_i_1_n_6 ;
  wire \current_rate_3_reg[4]_i_1_n_7 ;
  wire \current_rate_3_reg[8]_i_1_n_0 ;
  wire \current_rate_3_reg[8]_i_1_n_1 ;
  wire \current_rate_3_reg[8]_i_1_n_2 ;
  wire \current_rate_3_reg[8]_i_1_n_3 ;
  wire \current_rate_3_reg[8]_i_1_n_4 ;
  wire \current_rate_3_reg[8]_i_1_n_5 ;
  wire \current_rate_3_reg[8]_i_1_n_6 ;
  wire \current_rate_3_reg[8]_i_1_n_7 ;
  wire current_rate_4;
  wire \current_rate_4[0]_i_10_n_0 ;
  wire \current_rate_4[0]_i_11_n_0 ;
  wire \current_rate_4[0]_i_12_n_0 ;
  wire \current_rate_4[0]_i_13_n_0 ;
  wire \current_rate_4[0]_i_14_n_0 ;
  wire \current_rate_4[0]_i_15_n_0 ;
  wire \current_rate_4[0]_i_16_n_0 ;
  wire \current_rate_4[0]_i_17_n_0 ;
  wire \current_rate_4[0]_i_19_n_0 ;
  wire \current_rate_4[0]_i_21_n_0 ;
  wire \current_rate_4[0]_i_22_n_0 ;
  wire \current_rate_4[0]_i_23_n_0 ;
  wire \current_rate_4[0]_i_24_n_0 ;
  wire \current_rate_4[0]_i_25_n_0 ;
  wire \current_rate_4[0]_i_26_n_0 ;
  wire \current_rate_4[0]_i_5_n_0 ;
  wire \current_rate_4[0]_i_7_n_0 ;
  wire \current_rate_4[0]_i_8_n_0 ;
  wire [31:0]current_rate_4_reg;
  wire \current_rate_4_reg[0]_i_18_n_2 ;
  wire \current_rate_4_reg[0]_i_18_n_3 ;
  wire \current_rate_4_reg[0]_i_20_n_0 ;
  wire \current_rate_4_reg[0]_i_20_n_1 ;
  wire \current_rate_4_reg[0]_i_20_n_2 ;
  wire \current_rate_4_reg[0]_i_20_n_3 ;
  wire \current_rate_4_reg[0]_i_27_n_0 ;
  wire \current_rate_4_reg[0]_i_27_n_1 ;
  wire \current_rate_4_reg[0]_i_27_n_2 ;
  wire \current_rate_4_reg[0]_i_27_n_3 ;
  wire \current_rate_4_reg[0]_i_28_n_0 ;
  wire \current_rate_4_reg[0]_i_28_n_1 ;
  wire \current_rate_4_reg[0]_i_28_n_2 ;
  wire \current_rate_4_reg[0]_i_28_n_3 ;
  wire \current_rate_4_reg[0]_i_29_n_0 ;
  wire \current_rate_4_reg[0]_i_29_n_1 ;
  wire \current_rate_4_reg[0]_i_29_n_2 ;
  wire \current_rate_4_reg[0]_i_29_n_3 ;
  wire \current_rate_4_reg[0]_i_30_n_0 ;
  wire \current_rate_4_reg[0]_i_30_n_1 ;
  wire \current_rate_4_reg[0]_i_30_n_2 ;
  wire \current_rate_4_reg[0]_i_30_n_3 ;
  wire \current_rate_4_reg[0]_i_31_n_0 ;
  wire \current_rate_4_reg[0]_i_31_n_1 ;
  wire \current_rate_4_reg[0]_i_31_n_2 ;
  wire \current_rate_4_reg[0]_i_31_n_3 ;
  wire \current_rate_4_reg[0]_i_32_n_0 ;
  wire \current_rate_4_reg[0]_i_32_n_1 ;
  wire \current_rate_4_reg[0]_i_32_n_2 ;
  wire \current_rate_4_reg[0]_i_32_n_3 ;
  wire \current_rate_4_reg[0]_i_3_n_0 ;
  wire \current_rate_4_reg[0]_i_3_n_1 ;
  wire \current_rate_4_reg[0]_i_3_n_2 ;
  wire \current_rate_4_reg[0]_i_3_n_3 ;
  wire \current_rate_4_reg[0]_i_3_n_4 ;
  wire \current_rate_4_reg[0]_i_3_n_5 ;
  wire \current_rate_4_reg[0]_i_3_n_6 ;
  wire \current_rate_4_reg[0]_i_3_n_7 ;
  wire \current_rate_4_reg[0]_i_6_n_0 ;
  wire \current_rate_4_reg[0]_i_6_n_1 ;
  wire \current_rate_4_reg[0]_i_6_n_2 ;
  wire \current_rate_4_reg[0]_i_6_n_3 ;
  wire \current_rate_4_reg[0]_i_9_n_0 ;
  wire \current_rate_4_reg[0]_i_9_n_1 ;
  wire \current_rate_4_reg[0]_i_9_n_2 ;
  wire \current_rate_4_reg[0]_i_9_n_3 ;
  wire \current_rate_4_reg[12]_i_1_n_0 ;
  wire \current_rate_4_reg[12]_i_1_n_1 ;
  wire \current_rate_4_reg[12]_i_1_n_2 ;
  wire \current_rate_4_reg[12]_i_1_n_3 ;
  wire \current_rate_4_reg[12]_i_1_n_4 ;
  wire \current_rate_4_reg[12]_i_1_n_5 ;
  wire \current_rate_4_reg[12]_i_1_n_6 ;
  wire \current_rate_4_reg[12]_i_1_n_7 ;
  wire \current_rate_4_reg[16]_i_1_n_0 ;
  wire \current_rate_4_reg[16]_i_1_n_1 ;
  wire \current_rate_4_reg[16]_i_1_n_2 ;
  wire \current_rate_4_reg[16]_i_1_n_3 ;
  wire \current_rate_4_reg[16]_i_1_n_4 ;
  wire \current_rate_4_reg[16]_i_1_n_5 ;
  wire \current_rate_4_reg[16]_i_1_n_6 ;
  wire \current_rate_4_reg[16]_i_1_n_7 ;
  wire \current_rate_4_reg[20]_i_1_n_0 ;
  wire \current_rate_4_reg[20]_i_1_n_1 ;
  wire \current_rate_4_reg[20]_i_1_n_2 ;
  wire \current_rate_4_reg[20]_i_1_n_3 ;
  wire \current_rate_4_reg[20]_i_1_n_4 ;
  wire \current_rate_4_reg[20]_i_1_n_5 ;
  wire \current_rate_4_reg[20]_i_1_n_6 ;
  wire \current_rate_4_reg[20]_i_1_n_7 ;
  wire \current_rate_4_reg[24]_i_1_n_0 ;
  wire \current_rate_4_reg[24]_i_1_n_1 ;
  wire \current_rate_4_reg[24]_i_1_n_2 ;
  wire \current_rate_4_reg[24]_i_1_n_3 ;
  wire \current_rate_4_reg[24]_i_1_n_4 ;
  wire \current_rate_4_reg[24]_i_1_n_5 ;
  wire \current_rate_4_reg[24]_i_1_n_6 ;
  wire \current_rate_4_reg[24]_i_1_n_7 ;
  wire \current_rate_4_reg[28]_i_1_n_1 ;
  wire \current_rate_4_reg[28]_i_1_n_2 ;
  wire \current_rate_4_reg[28]_i_1_n_3 ;
  wire \current_rate_4_reg[28]_i_1_n_4 ;
  wire \current_rate_4_reg[28]_i_1_n_5 ;
  wire \current_rate_4_reg[28]_i_1_n_6 ;
  wire \current_rate_4_reg[28]_i_1_n_7 ;
  wire \current_rate_4_reg[4]_i_1_n_0 ;
  wire \current_rate_4_reg[4]_i_1_n_1 ;
  wire \current_rate_4_reg[4]_i_1_n_2 ;
  wire \current_rate_4_reg[4]_i_1_n_3 ;
  wire \current_rate_4_reg[4]_i_1_n_4 ;
  wire \current_rate_4_reg[4]_i_1_n_5 ;
  wire \current_rate_4_reg[4]_i_1_n_6 ;
  wire \current_rate_4_reg[4]_i_1_n_7 ;
  wire \current_rate_4_reg[8]_i_1_n_0 ;
  wire \current_rate_4_reg[8]_i_1_n_1 ;
  wire \current_rate_4_reg[8]_i_1_n_2 ;
  wire \current_rate_4_reg[8]_i_1_n_3 ;
  wire \current_rate_4_reg[8]_i_1_n_4 ;
  wire \current_rate_4_reg[8]_i_1_n_5 ;
  wire \current_rate_4_reg[8]_i_1_n_6 ;
  wire \current_rate_4_reg[8]_i_1_n_7 ;
  wire current_rate_5;
  wire \current_rate_5[0]_i_10_n_0 ;
  wire \current_rate_5[0]_i_11_n_0 ;
  wire \current_rate_5[0]_i_12_n_0 ;
  wire \current_rate_5[0]_i_13_n_0 ;
  wire \current_rate_5[0]_i_14_n_0 ;
  wire \current_rate_5[0]_i_15_n_0 ;
  wire \current_rate_5[0]_i_16_n_0 ;
  wire \current_rate_5[0]_i_17_n_0 ;
  wire \current_rate_5[0]_i_19_n_0 ;
  wire \current_rate_5[0]_i_21_n_0 ;
  wire \current_rate_5[0]_i_22_n_0 ;
  wire \current_rate_5[0]_i_23_n_0 ;
  wire \current_rate_5[0]_i_24_n_0 ;
  wire \current_rate_5[0]_i_25_n_0 ;
  wire \current_rate_5[0]_i_26_n_0 ;
  wire \current_rate_5[0]_i_5_n_0 ;
  wire \current_rate_5[0]_i_7_n_0 ;
  wire \current_rate_5[0]_i_8_n_0 ;
  wire [31:0]current_rate_5_reg;
  wire \current_rate_5_reg[0]_i_18_n_2 ;
  wire \current_rate_5_reg[0]_i_18_n_3 ;
  wire \current_rate_5_reg[0]_i_20_n_0 ;
  wire \current_rate_5_reg[0]_i_20_n_1 ;
  wire \current_rate_5_reg[0]_i_20_n_2 ;
  wire \current_rate_5_reg[0]_i_20_n_3 ;
  wire \current_rate_5_reg[0]_i_27_n_0 ;
  wire \current_rate_5_reg[0]_i_27_n_1 ;
  wire \current_rate_5_reg[0]_i_27_n_2 ;
  wire \current_rate_5_reg[0]_i_27_n_3 ;
  wire \current_rate_5_reg[0]_i_28_n_0 ;
  wire \current_rate_5_reg[0]_i_28_n_1 ;
  wire \current_rate_5_reg[0]_i_28_n_2 ;
  wire \current_rate_5_reg[0]_i_28_n_3 ;
  wire \current_rate_5_reg[0]_i_29_n_0 ;
  wire \current_rate_5_reg[0]_i_29_n_1 ;
  wire \current_rate_5_reg[0]_i_29_n_2 ;
  wire \current_rate_5_reg[0]_i_29_n_3 ;
  wire \current_rate_5_reg[0]_i_30_n_0 ;
  wire \current_rate_5_reg[0]_i_30_n_1 ;
  wire \current_rate_5_reg[0]_i_30_n_2 ;
  wire \current_rate_5_reg[0]_i_30_n_3 ;
  wire \current_rate_5_reg[0]_i_31_n_0 ;
  wire \current_rate_5_reg[0]_i_31_n_1 ;
  wire \current_rate_5_reg[0]_i_31_n_2 ;
  wire \current_rate_5_reg[0]_i_31_n_3 ;
  wire \current_rate_5_reg[0]_i_32_n_0 ;
  wire \current_rate_5_reg[0]_i_32_n_1 ;
  wire \current_rate_5_reg[0]_i_32_n_2 ;
  wire \current_rate_5_reg[0]_i_32_n_3 ;
  wire \current_rate_5_reg[0]_i_3_n_0 ;
  wire \current_rate_5_reg[0]_i_3_n_1 ;
  wire \current_rate_5_reg[0]_i_3_n_2 ;
  wire \current_rate_5_reg[0]_i_3_n_3 ;
  wire \current_rate_5_reg[0]_i_3_n_4 ;
  wire \current_rate_5_reg[0]_i_3_n_5 ;
  wire \current_rate_5_reg[0]_i_3_n_6 ;
  wire \current_rate_5_reg[0]_i_3_n_7 ;
  wire \current_rate_5_reg[0]_i_6_n_0 ;
  wire \current_rate_5_reg[0]_i_6_n_1 ;
  wire \current_rate_5_reg[0]_i_6_n_2 ;
  wire \current_rate_5_reg[0]_i_6_n_3 ;
  wire \current_rate_5_reg[0]_i_9_n_0 ;
  wire \current_rate_5_reg[0]_i_9_n_1 ;
  wire \current_rate_5_reg[0]_i_9_n_2 ;
  wire \current_rate_5_reg[0]_i_9_n_3 ;
  wire \current_rate_5_reg[12]_i_1_n_0 ;
  wire \current_rate_5_reg[12]_i_1_n_1 ;
  wire \current_rate_5_reg[12]_i_1_n_2 ;
  wire \current_rate_5_reg[12]_i_1_n_3 ;
  wire \current_rate_5_reg[12]_i_1_n_4 ;
  wire \current_rate_5_reg[12]_i_1_n_5 ;
  wire \current_rate_5_reg[12]_i_1_n_6 ;
  wire \current_rate_5_reg[12]_i_1_n_7 ;
  wire \current_rate_5_reg[16]_i_1_n_0 ;
  wire \current_rate_5_reg[16]_i_1_n_1 ;
  wire \current_rate_5_reg[16]_i_1_n_2 ;
  wire \current_rate_5_reg[16]_i_1_n_3 ;
  wire \current_rate_5_reg[16]_i_1_n_4 ;
  wire \current_rate_5_reg[16]_i_1_n_5 ;
  wire \current_rate_5_reg[16]_i_1_n_6 ;
  wire \current_rate_5_reg[16]_i_1_n_7 ;
  wire \current_rate_5_reg[20]_i_1_n_0 ;
  wire \current_rate_5_reg[20]_i_1_n_1 ;
  wire \current_rate_5_reg[20]_i_1_n_2 ;
  wire \current_rate_5_reg[20]_i_1_n_3 ;
  wire \current_rate_5_reg[20]_i_1_n_4 ;
  wire \current_rate_5_reg[20]_i_1_n_5 ;
  wire \current_rate_5_reg[20]_i_1_n_6 ;
  wire \current_rate_5_reg[20]_i_1_n_7 ;
  wire \current_rate_5_reg[24]_i_1_n_0 ;
  wire \current_rate_5_reg[24]_i_1_n_1 ;
  wire \current_rate_5_reg[24]_i_1_n_2 ;
  wire \current_rate_5_reg[24]_i_1_n_3 ;
  wire \current_rate_5_reg[24]_i_1_n_4 ;
  wire \current_rate_5_reg[24]_i_1_n_5 ;
  wire \current_rate_5_reg[24]_i_1_n_6 ;
  wire \current_rate_5_reg[24]_i_1_n_7 ;
  wire \current_rate_5_reg[28]_i_1_n_1 ;
  wire \current_rate_5_reg[28]_i_1_n_2 ;
  wire \current_rate_5_reg[28]_i_1_n_3 ;
  wire \current_rate_5_reg[28]_i_1_n_4 ;
  wire \current_rate_5_reg[28]_i_1_n_5 ;
  wire \current_rate_5_reg[28]_i_1_n_6 ;
  wire \current_rate_5_reg[28]_i_1_n_7 ;
  wire \current_rate_5_reg[4]_i_1_n_0 ;
  wire \current_rate_5_reg[4]_i_1_n_1 ;
  wire \current_rate_5_reg[4]_i_1_n_2 ;
  wire \current_rate_5_reg[4]_i_1_n_3 ;
  wire \current_rate_5_reg[4]_i_1_n_4 ;
  wire \current_rate_5_reg[4]_i_1_n_5 ;
  wire \current_rate_5_reg[4]_i_1_n_6 ;
  wire \current_rate_5_reg[4]_i_1_n_7 ;
  wire \current_rate_5_reg[8]_i_1_n_0 ;
  wire \current_rate_5_reg[8]_i_1_n_1 ;
  wire \current_rate_5_reg[8]_i_1_n_2 ;
  wire \current_rate_5_reg[8]_i_1_n_3 ;
  wire \current_rate_5_reg[8]_i_1_n_4 ;
  wire \current_rate_5_reg[8]_i_1_n_5 ;
  wire \current_rate_5_reg[8]_i_1_n_6 ;
  wire \current_rate_5_reg[8]_i_1_n_7 ;
  wire current_rate_6;
  wire \current_rate_6[0]_i_10_n_0 ;
  wire \current_rate_6[0]_i_11_n_0 ;
  wire \current_rate_6[0]_i_12_n_0 ;
  wire \current_rate_6[0]_i_13_n_0 ;
  wire \current_rate_6[0]_i_14_n_0 ;
  wire \current_rate_6[0]_i_15_n_0 ;
  wire \current_rate_6[0]_i_16_n_0 ;
  wire \current_rate_6[0]_i_17_n_0 ;
  wire \current_rate_6[0]_i_19_n_0 ;
  wire \current_rate_6[0]_i_21_n_0 ;
  wire \current_rate_6[0]_i_22_n_0 ;
  wire \current_rate_6[0]_i_23_n_0 ;
  wire \current_rate_6[0]_i_24_n_0 ;
  wire \current_rate_6[0]_i_25_n_0 ;
  wire \current_rate_6[0]_i_26_n_0 ;
  wire \current_rate_6[0]_i_5_n_0 ;
  wire \current_rate_6[0]_i_7_n_0 ;
  wire \current_rate_6[0]_i_8_n_0 ;
  wire [31:0]current_rate_6_reg;
  wire \current_rate_6_reg[0]_i_18_n_2 ;
  wire \current_rate_6_reg[0]_i_18_n_3 ;
  wire \current_rate_6_reg[0]_i_20_n_0 ;
  wire \current_rate_6_reg[0]_i_20_n_1 ;
  wire \current_rate_6_reg[0]_i_20_n_2 ;
  wire \current_rate_6_reg[0]_i_20_n_3 ;
  wire \current_rate_6_reg[0]_i_27_n_0 ;
  wire \current_rate_6_reg[0]_i_27_n_1 ;
  wire \current_rate_6_reg[0]_i_27_n_2 ;
  wire \current_rate_6_reg[0]_i_27_n_3 ;
  wire \current_rate_6_reg[0]_i_28_n_0 ;
  wire \current_rate_6_reg[0]_i_28_n_1 ;
  wire \current_rate_6_reg[0]_i_28_n_2 ;
  wire \current_rate_6_reg[0]_i_28_n_3 ;
  wire \current_rate_6_reg[0]_i_29_n_0 ;
  wire \current_rate_6_reg[0]_i_29_n_1 ;
  wire \current_rate_6_reg[0]_i_29_n_2 ;
  wire \current_rate_6_reg[0]_i_29_n_3 ;
  wire \current_rate_6_reg[0]_i_30_n_0 ;
  wire \current_rate_6_reg[0]_i_30_n_1 ;
  wire \current_rate_6_reg[0]_i_30_n_2 ;
  wire \current_rate_6_reg[0]_i_30_n_3 ;
  wire \current_rate_6_reg[0]_i_31_n_0 ;
  wire \current_rate_6_reg[0]_i_31_n_1 ;
  wire \current_rate_6_reg[0]_i_31_n_2 ;
  wire \current_rate_6_reg[0]_i_31_n_3 ;
  wire \current_rate_6_reg[0]_i_32_n_0 ;
  wire \current_rate_6_reg[0]_i_32_n_1 ;
  wire \current_rate_6_reg[0]_i_32_n_2 ;
  wire \current_rate_6_reg[0]_i_32_n_3 ;
  wire \current_rate_6_reg[0]_i_3_n_0 ;
  wire \current_rate_6_reg[0]_i_3_n_1 ;
  wire \current_rate_6_reg[0]_i_3_n_2 ;
  wire \current_rate_6_reg[0]_i_3_n_3 ;
  wire \current_rate_6_reg[0]_i_3_n_4 ;
  wire \current_rate_6_reg[0]_i_3_n_5 ;
  wire \current_rate_6_reg[0]_i_3_n_6 ;
  wire \current_rate_6_reg[0]_i_3_n_7 ;
  wire \current_rate_6_reg[0]_i_6_n_0 ;
  wire \current_rate_6_reg[0]_i_6_n_1 ;
  wire \current_rate_6_reg[0]_i_6_n_2 ;
  wire \current_rate_6_reg[0]_i_6_n_3 ;
  wire \current_rate_6_reg[0]_i_9_n_0 ;
  wire \current_rate_6_reg[0]_i_9_n_1 ;
  wire \current_rate_6_reg[0]_i_9_n_2 ;
  wire \current_rate_6_reg[0]_i_9_n_3 ;
  wire \current_rate_6_reg[12]_i_1_n_0 ;
  wire \current_rate_6_reg[12]_i_1_n_1 ;
  wire \current_rate_6_reg[12]_i_1_n_2 ;
  wire \current_rate_6_reg[12]_i_1_n_3 ;
  wire \current_rate_6_reg[12]_i_1_n_4 ;
  wire \current_rate_6_reg[12]_i_1_n_5 ;
  wire \current_rate_6_reg[12]_i_1_n_6 ;
  wire \current_rate_6_reg[12]_i_1_n_7 ;
  wire \current_rate_6_reg[16]_i_1_n_0 ;
  wire \current_rate_6_reg[16]_i_1_n_1 ;
  wire \current_rate_6_reg[16]_i_1_n_2 ;
  wire \current_rate_6_reg[16]_i_1_n_3 ;
  wire \current_rate_6_reg[16]_i_1_n_4 ;
  wire \current_rate_6_reg[16]_i_1_n_5 ;
  wire \current_rate_6_reg[16]_i_1_n_6 ;
  wire \current_rate_6_reg[16]_i_1_n_7 ;
  wire \current_rate_6_reg[20]_i_1_n_0 ;
  wire \current_rate_6_reg[20]_i_1_n_1 ;
  wire \current_rate_6_reg[20]_i_1_n_2 ;
  wire \current_rate_6_reg[20]_i_1_n_3 ;
  wire \current_rate_6_reg[20]_i_1_n_4 ;
  wire \current_rate_6_reg[20]_i_1_n_5 ;
  wire \current_rate_6_reg[20]_i_1_n_6 ;
  wire \current_rate_6_reg[20]_i_1_n_7 ;
  wire \current_rate_6_reg[24]_i_1_n_0 ;
  wire \current_rate_6_reg[24]_i_1_n_1 ;
  wire \current_rate_6_reg[24]_i_1_n_2 ;
  wire \current_rate_6_reg[24]_i_1_n_3 ;
  wire \current_rate_6_reg[24]_i_1_n_4 ;
  wire \current_rate_6_reg[24]_i_1_n_5 ;
  wire \current_rate_6_reg[24]_i_1_n_6 ;
  wire \current_rate_6_reg[24]_i_1_n_7 ;
  wire \current_rate_6_reg[28]_i_1_n_1 ;
  wire \current_rate_6_reg[28]_i_1_n_2 ;
  wire \current_rate_6_reg[28]_i_1_n_3 ;
  wire \current_rate_6_reg[28]_i_1_n_4 ;
  wire \current_rate_6_reg[28]_i_1_n_5 ;
  wire \current_rate_6_reg[28]_i_1_n_6 ;
  wire \current_rate_6_reg[28]_i_1_n_7 ;
  wire \current_rate_6_reg[4]_i_1_n_0 ;
  wire \current_rate_6_reg[4]_i_1_n_1 ;
  wire \current_rate_6_reg[4]_i_1_n_2 ;
  wire \current_rate_6_reg[4]_i_1_n_3 ;
  wire \current_rate_6_reg[4]_i_1_n_4 ;
  wire \current_rate_6_reg[4]_i_1_n_5 ;
  wire \current_rate_6_reg[4]_i_1_n_6 ;
  wire \current_rate_6_reg[4]_i_1_n_7 ;
  wire \current_rate_6_reg[8]_i_1_n_0 ;
  wire \current_rate_6_reg[8]_i_1_n_1 ;
  wire \current_rate_6_reg[8]_i_1_n_2 ;
  wire \current_rate_6_reg[8]_i_1_n_3 ;
  wire \current_rate_6_reg[8]_i_1_n_4 ;
  wire \current_rate_6_reg[8]_i_1_n_5 ;
  wire \current_rate_6_reg[8]_i_1_n_6 ;
  wire \current_rate_6_reg[8]_i_1_n_7 ;
  wire current_rate_7;
  wire \current_rate_7[0]_i_10_n_0 ;
  wire \current_rate_7[0]_i_11_n_0 ;
  wire \current_rate_7[0]_i_12_n_0 ;
  wire \current_rate_7[0]_i_13_n_0 ;
  wire \current_rate_7[0]_i_14_n_0 ;
  wire \current_rate_7[0]_i_15_n_0 ;
  wire \current_rate_7[0]_i_16_n_0 ;
  wire \current_rate_7[0]_i_17_n_0 ;
  wire \current_rate_7[0]_i_19_n_0 ;
  wire \current_rate_7[0]_i_21_n_0 ;
  wire \current_rate_7[0]_i_22_n_0 ;
  wire \current_rate_7[0]_i_23_n_0 ;
  wire \current_rate_7[0]_i_24_n_0 ;
  wire \current_rate_7[0]_i_25_n_0 ;
  wire \current_rate_7[0]_i_26_n_0 ;
  wire \current_rate_7[0]_i_5_n_0 ;
  wire \current_rate_7[0]_i_7_n_0 ;
  wire \current_rate_7[0]_i_8_n_0 ;
  wire [31:0]current_rate_7_reg;
  wire \current_rate_7_reg[0]_i_18_n_2 ;
  wire \current_rate_7_reg[0]_i_18_n_3 ;
  wire \current_rate_7_reg[0]_i_20_n_0 ;
  wire \current_rate_7_reg[0]_i_20_n_1 ;
  wire \current_rate_7_reg[0]_i_20_n_2 ;
  wire \current_rate_7_reg[0]_i_20_n_3 ;
  wire \current_rate_7_reg[0]_i_27_n_0 ;
  wire \current_rate_7_reg[0]_i_27_n_1 ;
  wire \current_rate_7_reg[0]_i_27_n_2 ;
  wire \current_rate_7_reg[0]_i_27_n_3 ;
  wire \current_rate_7_reg[0]_i_28_n_0 ;
  wire \current_rate_7_reg[0]_i_28_n_1 ;
  wire \current_rate_7_reg[0]_i_28_n_2 ;
  wire \current_rate_7_reg[0]_i_28_n_3 ;
  wire \current_rate_7_reg[0]_i_29_n_0 ;
  wire \current_rate_7_reg[0]_i_29_n_1 ;
  wire \current_rate_7_reg[0]_i_29_n_2 ;
  wire \current_rate_7_reg[0]_i_29_n_3 ;
  wire \current_rate_7_reg[0]_i_30_n_0 ;
  wire \current_rate_7_reg[0]_i_30_n_1 ;
  wire \current_rate_7_reg[0]_i_30_n_2 ;
  wire \current_rate_7_reg[0]_i_30_n_3 ;
  wire \current_rate_7_reg[0]_i_31_n_0 ;
  wire \current_rate_7_reg[0]_i_31_n_1 ;
  wire \current_rate_7_reg[0]_i_31_n_2 ;
  wire \current_rate_7_reg[0]_i_31_n_3 ;
  wire \current_rate_7_reg[0]_i_32_n_0 ;
  wire \current_rate_7_reg[0]_i_32_n_1 ;
  wire \current_rate_7_reg[0]_i_32_n_2 ;
  wire \current_rate_7_reg[0]_i_32_n_3 ;
  wire \current_rate_7_reg[0]_i_3_n_0 ;
  wire \current_rate_7_reg[0]_i_3_n_1 ;
  wire \current_rate_7_reg[0]_i_3_n_2 ;
  wire \current_rate_7_reg[0]_i_3_n_3 ;
  wire \current_rate_7_reg[0]_i_3_n_4 ;
  wire \current_rate_7_reg[0]_i_3_n_5 ;
  wire \current_rate_7_reg[0]_i_3_n_6 ;
  wire \current_rate_7_reg[0]_i_3_n_7 ;
  wire \current_rate_7_reg[0]_i_6_n_0 ;
  wire \current_rate_7_reg[0]_i_6_n_1 ;
  wire \current_rate_7_reg[0]_i_6_n_2 ;
  wire \current_rate_7_reg[0]_i_6_n_3 ;
  wire \current_rate_7_reg[0]_i_9_n_0 ;
  wire \current_rate_7_reg[0]_i_9_n_1 ;
  wire \current_rate_7_reg[0]_i_9_n_2 ;
  wire \current_rate_7_reg[0]_i_9_n_3 ;
  wire \current_rate_7_reg[12]_i_1_n_0 ;
  wire \current_rate_7_reg[12]_i_1_n_1 ;
  wire \current_rate_7_reg[12]_i_1_n_2 ;
  wire \current_rate_7_reg[12]_i_1_n_3 ;
  wire \current_rate_7_reg[12]_i_1_n_4 ;
  wire \current_rate_7_reg[12]_i_1_n_5 ;
  wire \current_rate_7_reg[12]_i_1_n_6 ;
  wire \current_rate_7_reg[12]_i_1_n_7 ;
  wire \current_rate_7_reg[16]_i_1_n_0 ;
  wire \current_rate_7_reg[16]_i_1_n_1 ;
  wire \current_rate_7_reg[16]_i_1_n_2 ;
  wire \current_rate_7_reg[16]_i_1_n_3 ;
  wire \current_rate_7_reg[16]_i_1_n_4 ;
  wire \current_rate_7_reg[16]_i_1_n_5 ;
  wire \current_rate_7_reg[16]_i_1_n_6 ;
  wire \current_rate_7_reg[16]_i_1_n_7 ;
  wire \current_rate_7_reg[20]_i_1_n_0 ;
  wire \current_rate_7_reg[20]_i_1_n_1 ;
  wire \current_rate_7_reg[20]_i_1_n_2 ;
  wire \current_rate_7_reg[20]_i_1_n_3 ;
  wire \current_rate_7_reg[20]_i_1_n_4 ;
  wire \current_rate_7_reg[20]_i_1_n_5 ;
  wire \current_rate_7_reg[20]_i_1_n_6 ;
  wire \current_rate_7_reg[20]_i_1_n_7 ;
  wire \current_rate_7_reg[24]_i_1_n_0 ;
  wire \current_rate_7_reg[24]_i_1_n_1 ;
  wire \current_rate_7_reg[24]_i_1_n_2 ;
  wire \current_rate_7_reg[24]_i_1_n_3 ;
  wire \current_rate_7_reg[24]_i_1_n_4 ;
  wire \current_rate_7_reg[24]_i_1_n_5 ;
  wire \current_rate_7_reg[24]_i_1_n_6 ;
  wire \current_rate_7_reg[24]_i_1_n_7 ;
  wire \current_rate_7_reg[28]_i_1_n_1 ;
  wire \current_rate_7_reg[28]_i_1_n_2 ;
  wire \current_rate_7_reg[28]_i_1_n_3 ;
  wire \current_rate_7_reg[28]_i_1_n_4 ;
  wire \current_rate_7_reg[28]_i_1_n_5 ;
  wire \current_rate_7_reg[28]_i_1_n_6 ;
  wire \current_rate_7_reg[28]_i_1_n_7 ;
  wire \current_rate_7_reg[4]_i_1_n_0 ;
  wire \current_rate_7_reg[4]_i_1_n_1 ;
  wire \current_rate_7_reg[4]_i_1_n_2 ;
  wire \current_rate_7_reg[4]_i_1_n_3 ;
  wire \current_rate_7_reg[4]_i_1_n_4 ;
  wire \current_rate_7_reg[4]_i_1_n_5 ;
  wire \current_rate_7_reg[4]_i_1_n_6 ;
  wire \current_rate_7_reg[4]_i_1_n_7 ;
  wire \current_rate_7_reg[8]_i_1_n_0 ;
  wire \current_rate_7_reg[8]_i_1_n_1 ;
  wire \current_rate_7_reg[8]_i_1_n_2 ;
  wire \current_rate_7_reg[8]_i_1_n_3 ;
  wire \current_rate_7_reg[8]_i_1_n_4 ;
  wire \current_rate_7_reg[8]_i_1_n_5 ;
  wire \current_rate_7_reg[8]_i_1_n_6 ;
  wire \current_rate_7_reg[8]_i_1_n_7 ;
  wire current_rate_8;
  wire \current_rate_8[0]_i_10_n_0 ;
  wire \current_rate_8[0]_i_11_n_0 ;
  wire \current_rate_8[0]_i_12_n_0 ;
  wire \current_rate_8[0]_i_13_n_0 ;
  wire \current_rate_8[0]_i_14_n_0 ;
  wire \current_rate_8[0]_i_15_n_0 ;
  wire \current_rate_8[0]_i_16_n_0 ;
  wire \current_rate_8[0]_i_17_n_0 ;
  wire \current_rate_8[0]_i_19_n_0 ;
  wire \current_rate_8[0]_i_21_n_0 ;
  wire \current_rate_8[0]_i_22_n_0 ;
  wire \current_rate_8[0]_i_23_n_0 ;
  wire \current_rate_8[0]_i_24_n_0 ;
  wire \current_rate_8[0]_i_25_n_0 ;
  wire \current_rate_8[0]_i_26_n_0 ;
  wire \current_rate_8[0]_i_5_n_0 ;
  wire \current_rate_8[0]_i_7_n_0 ;
  wire \current_rate_8[0]_i_8_n_0 ;
  wire [31:0]current_rate_8_reg;
  wire \current_rate_8_reg[0]_i_18_n_2 ;
  wire \current_rate_8_reg[0]_i_18_n_3 ;
  wire \current_rate_8_reg[0]_i_20_n_0 ;
  wire \current_rate_8_reg[0]_i_20_n_1 ;
  wire \current_rate_8_reg[0]_i_20_n_2 ;
  wire \current_rate_8_reg[0]_i_20_n_3 ;
  wire \current_rate_8_reg[0]_i_27_n_0 ;
  wire \current_rate_8_reg[0]_i_27_n_1 ;
  wire \current_rate_8_reg[0]_i_27_n_2 ;
  wire \current_rate_8_reg[0]_i_27_n_3 ;
  wire \current_rate_8_reg[0]_i_28_n_0 ;
  wire \current_rate_8_reg[0]_i_28_n_1 ;
  wire \current_rate_8_reg[0]_i_28_n_2 ;
  wire \current_rate_8_reg[0]_i_28_n_3 ;
  wire \current_rate_8_reg[0]_i_29_n_0 ;
  wire \current_rate_8_reg[0]_i_29_n_1 ;
  wire \current_rate_8_reg[0]_i_29_n_2 ;
  wire \current_rate_8_reg[0]_i_29_n_3 ;
  wire \current_rate_8_reg[0]_i_30_n_0 ;
  wire \current_rate_8_reg[0]_i_30_n_1 ;
  wire \current_rate_8_reg[0]_i_30_n_2 ;
  wire \current_rate_8_reg[0]_i_30_n_3 ;
  wire \current_rate_8_reg[0]_i_31_n_0 ;
  wire \current_rate_8_reg[0]_i_31_n_1 ;
  wire \current_rate_8_reg[0]_i_31_n_2 ;
  wire \current_rate_8_reg[0]_i_31_n_3 ;
  wire \current_rate_8_reg[0]_i_32_n_0 ;
  wire \current_rate_8_reg[0]_i_32_n_1 ;
  wire \current_rate_8_reg[0]_i_32_n_2 ;
  wire \current_rate_8_reg[0]_i_32_n_3 ;
  wire \current_rate_8_reg[0]_i_3_n_0 ;
  wire \current_rate_8_reg[0]_i_3_n_1 ;
  wire \current_rate_8_reg[0]_i_3_n_2 ;
  wire \current_rate_8_reg[0]_i_3_n_3 ;
  wire \current_rate_8_reg[0]_i_3_n_4 ;
  wire \current_rate_8_reg[0]_i_3_n_5 ;
  wire \current_rate_8_reg[0]_i_3_n_6 ;
  wire \current_rate_8_reg[0]_i_3_n_7 ;
  wire \current_rate_8_reg[0]_i_6_n_0 ;
  wire \current_rate_8_reg[0]_i_6_n_1 ;
  wire \current_rate_8_reg[0]_i_6_n_2 ;
  wire \current_rate_8_reg[0]_i_6_n_3 ;
  wire \current_rate_8_reg[0]_i_9_n_0 ;
  wire \current_rate_8_reg[0]_i_9_n_1 ;
  wire \current_rate_8_reg[0]_i_9_n_2 ;
  wire \current_rate_8_reg[0]_i_9_n_3 ;
  wire \current_rate_8_reg[12]_i_1_n_0 ;
  wire \current_rate_8_reg[12]_i_1_n_1 ;
  wire \current_rate_8_reg[12]_i_1_n_2 ;
  wire \current_rate_8_reg[12]_i_1_n_3 ;
  wire \current_rate_8_reg[12]_i_1_n_4 ;
  wire \current_rate_8_reg[12]_i_1_n_5 ;
  wire \current_rate_8_reg[12]_i_1_n_6 ;
  wire \current_rate_8_reg[12]_i_1_n_7 ;
  wire \current_rate_8_reg[16]_i_1_n_0 ;
  wire \current_rate_8_reg[16]_i_1_n_1 ;
  wire \current_rate_8_reg[16]_i_1_n_2 ;
  wire \current_rate_8_reg[16]_i_1_n_3 ;
  wire \current_rate_8_reg[16]_i_1_n_4 ;
  wire \current_rate_8_reg[16]_i_1_n_5 ;
  wire \current_rate_8_reg[16]_i_1_n_6 ;
  wire \current_rate_8_reg[16]_i_1_n_7 ;
  wire \current_rate_8_reg[20]_i_1_n_0 ;
  wire \current_rate_8_reg[20]_i_1_n_1 ;
  wire \current_rate_8_reg[20]_i_1_n_2 ;
  wire \current_rate_8_reg[20]_i_1_n_3 ;
  wire \current_rate_8_reg[20]_i_1_n_4 ;
  wire \current_rate_8_reg[20]_i_1_n_5 ;
  wire \current_rate_8_reg[20]_i_1_n_6 ;
  wire \current_rate_8_reg[20]_i_1_n_7 ;
  wire \current_rate_8_reg[24]_i_1_n_0 ;
  wire \current_rate_8_reg[24]_i_1_n_1 ;
  wire \current_rate_8_reg[24]_i_1_n_2 ;
  wire \current_rate_8_reg[24]_i_1_n_3 ;
  wire \current_rate_8_reg[24]_i_1_n_4 ;
  wire \current_rate_8_reg[24]_i_1_n_5 ;
  wire \current_rate_8_reg[24]_i_1_n_6 ;
  wire \current_rate_8_reg[24]_i_1_n_7 ;
  wire \current_rate_8_reg[28]_i_1_n_1 ;
  wire \current_rate_8_reg[28]_i_1_n_2 ;
  wire \current_rate_8_reg[28]_i_1_n_3 ;
  wire \current_rate_8_reg[28]_i_1_n_4 ;
  wire \current_rate_8_reg[28]_i_1_n_5 ;
  wire \current_rate_8_reg[28]_i_1_n_6 ;
  wire \current_rate_8_reg[28]_i_1_n_7 ;
  wire \current_rate_8_reg[4]_i_1_n_0 ;
  wire \current_rate_8_reg[4]_i_1_n_1 ;
  wire \current_rate_8_reg[4]_i_1_n_2 ;
  wire \current_rate_8_reg[4]_i_1_n_3 ;
  wire \current_rate_8_reg[4]_i_1_n_4 ;
  wire \current_rate_8_reg[4]_i_1_n_5 ;
  wire \current_rate_8_reg[4]_i_1_n_6 ;
  wire \current_rate_8_reg[4]_i_1_n_7 ;
  wire \current_rate_8_reg[8]_i_1_n_0 ;
  wire \current_rate_8_reg[8]_i_1_n_1 ;
  wire \current_rate_8_reg[8]_i_1_n_2 ;
  wire \current_rate_8_reg[8]_i_1_n_3 ;
  wire \current_rate_8_reg[8]_i_1_n_4 ;
  wire \current_rate_8_reg[8]_i_1_n_5 ;
  wire \current_rate_8_reg[8]_i_1_n_6 ;
  wire \current_rate_8_reg[8]_i_1_n_7 ;
  wire current_rate_9;
  wire \current_rate_9[0]_i_10_n_0 ;
  wire \current_rate_9[0]_i_11_n_0 ;
  wire \current_rate_9[0]_i_12_n_0 ;
  wire \current_rate_9[0]_i_13_n_0 ;
  wire \current_rate_9[0]_i_14_n_0 ;
  wire \current_rate_9[0]_i_15_n_0 ;
  wire \current_rate_9[0]_i_16_n_0 ;
  wire \current_rate_9[0]_i_17_n_0 ;
  wire \current_rate_9[0]_i_19_n_0 ;
  wire \current_rate_9[0]_i_21_n_0 ;
  wire \current_rate_9[0]_i_22_n_0 ;
  wire \current_rate_9[0]_i_23_n_0 ;
  wire \current_rate_9[0]_i_24_n_0 ;
  wire \current_rate_9[0]_i_25_n_0 ;
  wire \current_rate_9[0]_i_26_n_0 ;
  wire \current_rate_9[0]_i_5_n_0 ;
  wire \current_rate_9[0]_i_7_n_0 ;
  wire \current_rate_9[0]_i_8_n_0 ;
  wire [31:0]current_rate_9_reg;
  wire \current_rate_9_reg[0]_i_18_n_2 ;
  wire \current_rate_9_reg[0]_i_18_n_3 ;
  wire \current_rate_9_reg[0]_i_20_n_0 ;
  wire \current_rate_9_reg[0]_i_20_n_1 ;
  wire \current_rate_9_reg[0]_i_20_n_2 ;
  wire \current_rate_9_reg[0]_i_20_n_3 ;
  wire \current_rate_9_reg[0]_i_27_n_0 ;
  wire \current_rate_9_reg[0]_i_27_n_1 ;
  wire \current_rate_9_reg[0]_i_27_n_2 ;
  wire \current_rate_9_reg[0]_i_27_n_3 ;
  wire \current_rate_9_reg[0]_i_28_n_0 ;
  wire \current_rate_9_reg[0]_i_28_n_1 ;
  wire \current_rate_9_reg[0]_i_28_n_2 ;
  wire \current_rate_9_reg[0]_i_28_n_3 ;
  wire \current_rate_9_reg[0]_i_29_n_0 ;
  wire \current_rate_9_reg[0]_i_29_n_1 ;
  wire \current_rate_9_reg[0]_i_29_n_2 ;
  wire \current_rate_9_reg[0]_i_29_n_3 ;
  wire \current_rate_9_reg[0]_i_30_n_0 ;
  wire \current_rate_9_reg[0]_i_30_n_1 ;
  wire \current_rate_9_reg[0]_i_30_n_2 ;
  wire \current_rate_9_reg[0]_i_30_n_3 ;
  wire \current_rate_9_reg[0]_i_31_n_0 ;
  wire \current_rate_9_reg[0]_i_31_n_1 ;
  wire \current_rate_9_reg[0]_i_31_n_2 ;
  wire \current_rate_9_reg[0]_i_31_n_3 ;
  wire \current_rate_9_reg[0]_i_32_n_0 ;
  wire \current_rate_9_reg[0]_i_32_n_1 ;
  wire \current_rate_9_reg[0]_i_32_n_2 ;
  wire \current_rate_9_reg[0]_i_32_n_3 ;
  wire \current_rate_9_reg[0]_i_3_n_0 ;
  wire \current_rate_9_reg[0]_i_3_n_1 ;
  wire \current_rate_9_reg[0]_i_3_n_2 ;
  wire \current_rate_9_reg[0]_i_3_n_3 ;
  wire \current_rate_9_reg[0]_i_3_n_4 ;
  wire \current_rate_9_reg[0]_i_3_n_5 ;
  wire \current_rate_9_reg[0]_i_3_n_6 ;
  wire \current_rate_9_reg[0]_i_3_n_7 ;
  wire \current_rate_9_reg[0]_i_6_n_0 ;
  wire \current_rate_9_reg[0]_i_6_n_1 ;
  wire \current_rate_9_reg[0]_i_6_n_2 ;
  wire \current_rate_9_reg[0]_i_6_n_3 ;
  wire \current_rate_9_reg[0]_i_9_n_0 ;
  wire \current_rate_9_reg[0]_i_9_n_1 ;
  wire \current_rate_9_reg[0]_i_9_n_2 ;
  wire \current_rate_9_reg[0]_i_9_n_3 ;
  wire \current_rate_9_reg[12]_i_1_n_0 ;
  wire \current_rate_9_reg[12]_i_1_n_1 ;
  wire \current_rate_9_reg[12]_i_1_n_2 ;
  wire \current_rate_9_reg[12]_i_1_n_3 ;
  wire \current_rate_9_reg[12]_i_1_n_4 ;
  wire \current_rate_9_reg[12]_i_1_n_5 ;
  wire \current_rate_9_reg[12]_i_1_n_6 ;
  wire \current_rate_9_reg[12]_i_1_n_7 ;
  wire \current_rate_9_reg[16]_i_1_n_0 ;
  wire \current_rate_9_reg[16]_i_1_n_1 ;
  wire \current_rate_9_reg[16]_i_1_n_2 ;
  wire \current_rate_9_reg[16]_i_1_n_3 ;
  wire \current_rate_9_reg[16]_i_1_n_4 ;
  wire \current_rate_9_reg[16]_i_1_n_5 ;
  wire \current_rate_9_reg[16]_i_1_n_6 ;
  wire \current_rate_9_reg[16]_i_1_n_7 ;
  wire \current_rate_9_reg[20]_i_1_n_0 ;
  wire \current_rate_9_reg[20]_i_1_n_1 ;
  wire \current_rate_9_reg[20]_i_1_n_2 ;
  wire \current_rate_9_reg[20]_i_1_n_3 ;
  wire \current_rate_9_reg[20]_i_1_n_4 ;
  wire \current_rate_9_reg[20]_i_1_n_5 ;
  wire \current_rate_9_reg[20]_i_1_n_6 ;
  wire \current_rate_9_reg[20]_i_1_n_7 ;
  wire \current_rate_9_reg[24]_i_1_n_0 ;
  wire \current_rate_9_reg[24]_i_1_n_1 ;
  wire \current_rate_9_reg[24]_i_1_n_2 ;
  wire \current_rate_9_reg[24]_i_1_n_3 ;
  wire \current_rate_9_reg[24]_i_1_n_4 ;
  wire \current_rate_9_reg[24]_i_1_n_5 ;
  wire \current_rate_9_reg[24]_i_1_n_6 ;
  wire \current_rate_9_reg[24]_i_1_n_7 ;
  wire \current_rate_9_reg[28]_i_1_n_1 ;
  wire \current_rate_9_reg[28]_i_1_n_2 ;
  wire \current_rate_9_reg[28]_i_1_n_3 ;
  wire \current_rate_9_reg[28]_i_1_n_4 ;
  wire \current_rate_9_reg[28]_i_1_n_5 ;
  wire \current_rate_9_reg[28]_i_1_n_6 ;
  wire \current_rate_9_reg[28]_i_1_n_7 ;
  wire \current_rate_9_reg[4]_i_1_n_0 ;
  wire \current_rate_9_reg[4]_i_1_n_1 ;
  wire \current_rate_9_reg[4]_i_1_n_2 ;
  wire \current_rate_9_reg[4]_i_1_n_3 ;
  wire \current_rate_9_reg[4]_i_1_n_4 ;
  wire \current_rate_9_reg[4]_i_1_n_5 ;
  wire \current_rate_9_reg[4]_i_1_n_6 ;
  wire \current_rate_9_reg[4]_i_1_n_7 ;
  wire \current_rate_9_reg[8]_i_1_n_0 ;
  wire \current_rate_9_reg[8]_i_1_n_1 ;
  wire \current_rate_9_reg[8]_i_1_n_2 ;
  wire \current_rate_9_reg[8]_i_1_n_3 ;
  wire \current_rate_9_reg[8]_i_1_n_4 ;
  wire \current_rate_9_reg[8]_i_1_n_5 ;
  wire \current_rate_9_reg[8]_i_1_n_6 ;
  wire \current_rate_9_reg[8]_i_1_n_7 ;
  wire [31:0]current_rate_reg;
  wire \current_rate_reg[0]_i_18_n_2 ;
  wire \current_rate_reg[0]_i_18_n_3 ;
  wire \current_rate_reg[0]_i_20_n_0 ;
  wire \current_rate_reg[0]_i_20_n_1 ;
  wire \current_rate_reg[0]_i_20_n_2 ;
  wire \current_rate_reg[0]_i_20_n_3 ;
  wire \current_rate_reg[0]_i_27_n_0 ;
  wire \current_rate_reg[0]_i_27_n_1 ;
  wire \current_rate_reg[0]_i_27_n_2 ;
  wire \current_rate_reg[0]_i_27_n_3 ;
  wire \current_rate_reg[0]_i_28_n_0 ;
  wire \current_rate_reg[0]_i_28_n_1 ;
  wire \current_rate_reg[0]_i_28_n_2 ;
  wire \current_rate_reg[0]_i_28_n_3 ;
  wire \current_rate_reg[0]_i_29_n_0 ;
  wire \current_rate_reg[0]_i_29_n_1 ;
  wire \current_rate_reg[0]_i_29_n_2 ;
  wire \current_rate_reg[0]_i_29_n_3 ;
  wire \current_rate_reg[0]_i_30_n_0 ;
  wire \current_rate_reg[0]_i_30_n_1 ;
  wire \current_rate_reg[0]_i_30_n_2 ;
  wire \current_rate_reg[0]_i_30_n_3 ;
  wire \current_rate_reg[0]_i_31_n_0 ;
  wire \current_rate_reg[0]_i_31_n_1 ;
  wire \current_rate_reg[0]_i_31_n_2 ;
  wire \current_rate_reg[0]_i_31_n_3 ;
  wire \current_rate_reg[0]_i_32_n_0 ;
  wire \current_rate_reg[0]_i_32_n_1 ;
  wire \current_rate_reg[0]_i_32_n_2 ;
  wire \current_rate_reg[0]_i_32_n_3 ;
  wire \current_rate_reg[0]_i_3_n_0 ;
  wire \current_rate_reg[0]_i_3_n_1 ;
  wire \current_rate_reg[0]_i_3_n_2 ;
  wire \current_rate_reg[0]_i_3_n_3 ;
  wire \current_rate_reg[0]_i_3_n_4 ;
  wire \current_rate_reg[0]_i_3_n_5 ;
  wire \current_rate_reg[0]_i_3_n_6 ;
  wire \current_rate_reg[0]_i_3_n_7 ;
  wire \current_rate_reg[0]_i_6_n_0 ;
  wire \current_rate_reg[0]_i_6_n_1 ;
  wire \current_rate_reg[0]_i_6_n_2 ;
  wire \current_rate_reg[0]_i_6_n_3 ;
  wire \current_rate_reg[0]_i_9_n_0 ;
  wire \current_rate_reg[0]_i_9_n_1 ;
  wire \current_rate_reg[0]_i_9_n_2 ;
  wire \current_rate_reg[0]_i_9_n_3 ;
  wire \current_rate_reg[12]_i_1_n_0 ;
  wire \current_rate_reg[12]_i_1_n_1 ;
  wire \current_rate_reg[12]_i_1_n_2 ;
  wire \current_rate_reg[12]_i_1_n_3 ;
  wire \current_rate_reg[12]_i_1_n_4 ;
  wire \current_rate_reg[12]_i_1_n_5 ;
  wire \current_rate_reg[12]_i_1_n_6 ;
  wire \current_rate_reg[12]_i_1_n_7 ;
  wire \current_rate_reg[16]_i_1_n_0 ;
  wire \current_rate_reg[16]_i_1_n_1 ;
  wire \current_rate_reg[16]_i_1_n_2 ;
  wire \current_rate_reg[16]_i_1_n_3 ;
  wire \current_rate_reg[16]_i_1_n_4 ;
  wire \current_rate_reg[16]_i_1_n_5 ;
  wire \current_rate_reg[16]_i_1_n_6 ;
  wire \current_rate_reg[16]_i_1_n_7 ;
  wire \current_rate_reg[20]_i_1_n_0 ;
  wire \current_rate_reg[20]_i_1_n_1 ;
  wire \current_rate_reg[20]_i_1_n_2 ;
  wire \current_rate_reg[20]_i_1_n_3 ;
  wire \current_rate_reg[20]_i_1_n_4 ;
  wire \current_rate_reg[20]_i_1_n_5 ;
  wire \current_rate_reg[20]_i_1_n_6 ;
  wire \current_rate_reg[20]_i_1_n_7 ;
  wire \current_rate_reg[24]_i_1_n_0 ;
  wire \current_rate_reg[24]_i_1_n_1 ;
  wire \current_rate_reg[24]_i_1_n_2 ;
  wire \current_rate_reg[24]_i_1_n_3 ;
  wire \current_rate_reg[24]_i_1_n_4 ;
  wire \current_rate_reg[24]_i_1_n_5 ;
  wire \current_rate_reg[24]_i_1_n_6 ;
  wire \current_rate_reg[24]_i_1_n_7 ;
  wire \current_rate_reg[28]_i_1_n_1 ;
  wire \current_rate_reg[28]_i_1_n_2 ;
  wire \current_rate_reg[28]_i_1_n_3 ;
  wire \current_rate_reg[28]_i_1_n_4 ;
  wire \current_rate_reg[28]_i_1_n_5 ;
  wire \current_rate_reg[28]_i_1_n_6 ;
  wire \current_rate_reg[28]_i_1_n_7 ;
  wire \current_rate_reg[4]_i_1_n_0 ;
  wire \current_rate_reg[4]_i_1_n_1 ;
  wire \current_rate_reg[4]_i_1_n_2 ;
  wire \current_rate_reg[4]_i_1_n_3 ;
  wire \current_rate_reg[4]_i_1_n_4 ;
  wire \current_rate_reg[4]_i_1_n_5 ;
  wire \current_rate_reg[4]_i_1_n_6 ;
  wire \current_rate_reg[4]_i_1_n_7 ;
  wire \current_rate_reg[8]_i_1_n_0 ;
  wire \current_rate_reg[8]_i_1_n_1 ;
  wire \current_rate_reg[8]_i_1_n_2 ;
  wire \current_rate_reg[8]_i_1_n_3 ;
  wire \current_rate_reg[8]_i_1_n_4 ;
  wire \current_rate_reg[8]_i_1_n_5 ;
  wire \current_rate_reg[8]_i_1_n_6 ;
  wire \current_rate_reg[8]_i_1_n_7 ;
  wire [63:0]filtered_im_0_o_mem;
  wire [63:0]filtered_im_0_o_mem_read_reg_2055;
  wire [15:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TREADY;
  wire filtered_im_0_o_stream_TVALID;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [63:0]filtered_im_1_o_mem;
  wire [63:0]filtered_im_1_o_mem_read_reg_2045;
  wire [15:0]filtered_im_1_o_stream_TDATA;
  wire [15:0]filtered_im_1_o_stream_TDATA_int_regslice;
  wire filtered_im_1_o_stream_TREADY;
  wire filtered_im_1_o_stream_TVALID;
  wire filtered_im_1_o_stream_TVALID_int_regslice;
  wire [63:0]filtered_real_0_o_mem;
  wire [63:0]filtered_real_0_o_mem_read_reg_2050;
  wire [15:0]filtered_real_0_o_stream_TDATA;
  wire [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TREADY;
  wire filtered_real_0_o_stream_TVALID;
  wire filtered_real_0_o_stream_TVALID_int_regslice;
  wire [63:0]filtered_real_1_o_mem;
  wire [63:0]filtered_real_1_o_mem_read_reg_2040;
  wire [15:0]filtered_real_1_o_stream_TDATA;
  wire [15:0]filtered_real_1_o_stream_TDATA_int_regslice;
  wire filtered_real_1_o_stream_TREADY;
  wire filtered_real_1_o_stream_TVALID;
  wire [62:0]gmem_addr_10_reg_2278;
  wire gmem_addr_10_reg_22780;
  wire \gmem_addr_10_reg_2278[10]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[10]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[10]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[10]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[14]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[14]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[14]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[14]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[18]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[18]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[18]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[18]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[22]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[22]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[22]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[22]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[26]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[26]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[26]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[26]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[2]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[2]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[2]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[30]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[30]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[30]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[30]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[34]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[34]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[34]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[34]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[34]_i_6_n_0 ;
  wire \gmem_addr_10_reg_2278[38]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[38]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[38]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[38]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[42]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[42]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[42]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[42]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[46]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[46]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[46]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[46]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[50]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[50]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[50]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[50]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[54]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[54]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[54]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[54]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[58]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[58]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[58]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[58]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_10_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_11_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_12_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_13_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_14_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_15_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_6_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_7_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_8_n_0 ;
  wire \gmem_addr_10_reg_2278[62]_i_9_n_0 ;
  wire \gmem_addr_10_reg_2278[6]_i_2_n_0 ;
  wire \gmem_addr_10_reg_2278[6]_i_3_n_0 ;
  wire \gmem_addr_10_reg_2278[6]_i_4_n_0 ;
  wire \gmem_addr_10_reg_2278[6]_i_5_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[10]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[10]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[10]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[10]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[14]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[14]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[14]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[14]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[18]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[18]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[18]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[18]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[22]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[22]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[22]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[22]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[26]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[26]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[26]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[26]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[2]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[2]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[2]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[2]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[30]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[30]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[30]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[30]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[34]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[34]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[34]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[34]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[38]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[38]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[38]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[38]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[42]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[42]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[42]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[42]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[46]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[46]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[46]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[46]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[50]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[50]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[50]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[50]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[54]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[54]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[54]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[54]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[58]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[58]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[58]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[58]_i_1_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[62]_i_2_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[62]_i_2_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[62]_i_2_n_3 ;
  wire \gmem_addr_10_reg_2278_reg[6]_i_1_n_0 ;
  wire \gmem_addr_10_reg_2278_reg[6]_i_1_n_1 ;
  wire \gmem_addr_10_reg_2278_reg[6]_i_1_n_2 ;
  wire \gmem_addr_10_reg_2278_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_11_reg_2295;
  wire gmem_addr_11_reg_22950;
  wire \gmem_addr_11_reg_2295[10]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[10]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[10]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[10]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[14]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[14]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[14]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[14]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[18]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[18]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[18]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[18]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[22]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[22]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[22]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[22]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[26]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[26]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[26]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[26]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[2]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[2]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[2]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[30]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[30]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[30]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[30]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[34]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[34]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[34]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[34]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[34]_i_6_n_0 ;
  wire \gmem_addr_11_reg_2295[38]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[38]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[38]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[38]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[42]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[42]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[42]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[42]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[46]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[46]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[46]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[46]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[50]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[50]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[50]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[50]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[54]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[54]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[54]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[54]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[58]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[58]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[58]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[58]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_10_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_11_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_12_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_13_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_14_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_15_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_6_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_7_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_8_n_0 ;
  wire \gmem_addr_11_reg_2295[62]_i_9_n_0 ;
  wire \gmem_addr_11_reg_2295[6]_i_2_n_0 ;
  wire \gmem_addr_11_reg_2295[6]_i_3_n_0 ;
  wire \gmem_addr_11_reg_2295[6]_i_4_n_0 ;
  wire \gmem_addr_11_reg_2295[6]_i_5_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[10]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[10]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[10]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[10]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[14]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[14]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[14]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[14]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[18]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[18]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[18]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[18]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[22]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[22]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[22]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[22]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[26]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[26]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[26]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[26]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[2]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[2]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[2]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[2]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[30]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[30]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[30]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[30]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[34]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[34]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[34]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[34]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[38]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[38]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[38]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[38]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[42]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[42]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[42]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[42]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[46]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[46]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[46]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[46]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[50]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[50]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[50]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[50]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[54]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[54]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[54]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[54]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[58]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[58]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[58]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[58]_i_1_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[62]_i_2_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[62]_i_2_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[62]_i_2_n_3 ;
  wire \gmem_addr_11_reg_2295_reg[6]_i_1_n_0 ;
  wire \gmem_addr_11_reg_2295_reg[6]_i_1_n_1 ;
  wire \gmem_addr_11_reg_2295_reg[6]_i_1_n_2 ;
  wire \gmem_addr_11_reg_2295_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_1_reg_2125;
  wire gmem_addr_1_reg_21250;
  wire \gmem_addr_1_reg_2125[10]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[10]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[10]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[10]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[14]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[14]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[14]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[14]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[18]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[18]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[18]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[18]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[22]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[22]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[22]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[22]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[26]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[26]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[26]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[26]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[2]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[2]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[2]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[30]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[30]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[30]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[30]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[34]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[34]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[34]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[34]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[34]_i_6_n_0 ;
  wire \gmem_addr_1_reg_2125[38]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[38]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[38]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[38]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[42]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[42]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[42]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[42]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[46]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[46]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[46]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[46]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[50]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[50]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[50]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[50]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[54]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[54]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[54]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[54]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[58]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[58]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[58]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[58]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_10_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_11_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_12_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_13_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_14_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_15_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_6_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_7_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_8_n_0 ;
  wire \gmem_addr_1_reg_2125[62]_i_9_n_0 ;
  wire \gmem_addr_1_reg_2125[6]_i_2_n_0 ;
  wire \gmem_addr_1_reg_2125[6]_i_3_n_0 ;
  wire \gmem_addr_1_reg_2125[6]_i_4_n_0 ;
  wire \gmem_addr_1_reg_2125[6]_i_5_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[10]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[10]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[10]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[10]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[14]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[14]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[14]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[14]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[18]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[18]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[18]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[18]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[22]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[22]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[22]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[22]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[26]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[26]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[26]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[26]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[2]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[2]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[2]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[2]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[30]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[30]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[30]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[30]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[34]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[34]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[34]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[34]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[38]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[38]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[38]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[38]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[42]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[42]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[42]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[42]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[46]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[46]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[46]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[46]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[50]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[50]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[50]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[50]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[54]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[54]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[54]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[54]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[58]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[58]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[58]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[58]_i_1_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[62]_i_2_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[62]_i_2_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[62]_i_2_n_3 ;
  wire \gmem_addr_1_reg_2125_reg[6]_i_1_n_0 ;
  wire \gmem_addr_1_reg_2125_reg[6]_i_1_n_1 ;
  wire \gmem_addr_1_reg_2125_reg[6]_i_1_n_2 ;
  wire \gmem_addr_1_reg_2125_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_2_reg_2142;
  wire gmem_addr_2_reg_21420;
  wire \gmem_addr_2_reg_2142[10]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[10]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[10]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[10]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[14]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[14]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[14]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[14]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[18]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[18]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[18]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[18]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[22]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[22]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[22]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[22]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[26]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[26]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[26]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[26]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[2]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[2]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[2]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[30]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[30]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[30]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[30]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[34]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[34]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[34]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[34]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[34]_i_6_n_0 ;
  wire \gmem_addr_2_reg_2142[38]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[38]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[38]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[38]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[42]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[42]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[42]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[42]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[46]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[46]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[46]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[46]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[50]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[50]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[50]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[50]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[54]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[54]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[54]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[54]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[58]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[58]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[58]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[58]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_10_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_11_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_12_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_13_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_14_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_15_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_6_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_7_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_8_n_0 ;
  wire \gmem_addr_2_reg_2142[62]_i_9_n_0 ;
  wire \gmem_addr_2_reg_2142[6]_i_2_n_0 ;
  wire \gmem_addr_2_reg_2142[6]_i_3_n_0 ;
  wire \gmem_addr_2_reg_2142[6]_i_4_n_0 ;
  wire \gmem_addr_2_reg_2142[6]_i_5_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[10]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[10]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[10]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[10]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[14]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[14]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[14]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[14]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[18]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[18]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[18]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[18]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[22]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[22]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[22]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[22]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[26]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[26]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[26]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[26]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[2]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[2]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[2]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[2]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[30]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[30]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[30]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[30]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[34]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[34]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[34]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[34]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[38]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[38]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[38]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[38]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[42]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[42]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[42]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[42]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[46]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[46]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[46]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[46]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[50]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[50]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[50]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[50]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[54]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[54]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[54]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[54]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[58]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[58]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[58]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[58]_i_1_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[62]_i_2_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[62]_i_2_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[62]_i_2_n_3 ;
  wire \gmem_addr_2_reg_2142_reg[6]_i_1_n_0 ;
  wire \gmem_addr_2_reg_2142_reg[6]_i_1_n_1 ;
  wire \gmem_addr_2_reg_2142_reg[6]_i_1_n_2 ;
  wire \gmem_addr_2_reg_2142_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_3_reg_2159;
  wire gmem_addr_3_reg_21590;
  wire \gmem_addr_3_reg_2159[10]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[10]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[10]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[10]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[14]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[14]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[14]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[14]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[18]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[18]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[18]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[18]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[22]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[22]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[22]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[22]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[26]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[26]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[26]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[26]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[2]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[2]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[2]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[30]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[30]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[30]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[30]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[34]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[34]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[34]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[34]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[34]_i_6_n_0 ;
  wire \gmem_addr_3_reg_2159[38]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[38]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[38]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[38]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[42]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[42]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[42]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[42]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[46]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[46]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[46]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[46]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[50]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[50]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[50]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[50]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[54]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[54]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[54]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[54]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[58]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[58]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[58]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[58]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_10_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_11_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_12_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_13_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_14_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_15_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_6_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_7_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_8_n_0 ;
  wire \gmem_addr_3_reg_2159[62]_i_9_n_0 ;
  wire \gmem_addr_3_reg_2159[6]_i_2_n_0 ;
  wire \gmem_addr_3_reg_2159[6]_i_3_n_0 ;
  wire \gmem_addr_3_reg_2159[6]_i_4_n_0 ;
  wire \gmem_addr_3_reg_2159[6]_i_5_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[10]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[10]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[10]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[10]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[14]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[14]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[14]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[14]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[18]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[18]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[18]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[18]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[22]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[22]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[22]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[22]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[26]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[26]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[26]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[26]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[2]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[2]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[2]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[2]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[30]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[30]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[30]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[30]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[34]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[34]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[34]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[34]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[38]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[38]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[38]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[38]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[42]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[42]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[42]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[42]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[46]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[46]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[46]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[46]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[50]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[50]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[50]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[50]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[54]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[54]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[54]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[54]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[58]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[58]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[58]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[58]_i_1_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[62]_i_2_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[62]_i_2_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[62]_i_2_n_3 ;
  wire \gmem_addr_3_reg_2159_reg[6]_i_1_n_0 ;
  wire \gmem_addr_3_reg_2159_reg[6]_i_1_n_1 ;
  wire \gmem_addr_3_reg_2159_reg[6]_i_1_n_2 ;
  wire \gmem_addr_3_reg_2159_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_4_reg_2176;
  wire gmem_addr_4_reg_21760;
  wire \gmem_addr_4_reg_2176[10]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[10]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[10]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[10]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[14]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[14]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[14]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[14]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[18]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[18]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[18]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[18]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[22]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[22]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[22]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[22]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[26]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[26]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[26]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[26]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[2]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[2]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[2]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[30]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[30]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[30]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[30]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[34]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[34]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[34]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[34]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[34]_i_6_n_0 ;
  wire \gmem_addr_4_reg_2176[38]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[38]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[38]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[38]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[42]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[42]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[42]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[42]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[46]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[46]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[46]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[46]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[50]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[50]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[50]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[50]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[54]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[54]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[54]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[54]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[58]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[58]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[58]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[58]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_10_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_11_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_12_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_13_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_14_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_15_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_6_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_7_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_8_n_0 ;
  wire \gmem_addr_4_reg_2176[62]_i_9_n_0 ;
  wire \gmem_addr_4_reg_2176[6]_i_2_n_0 ;
  wire \gmem_addr_4_reg_2176[6]_i_3_n_0 ;
  wire \gmem_addr_4_reg_2176[6]_i_4_n_0 ;
  wire \gmem_addr_4_reg_2176[6]_i_5_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[10]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[10]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[10]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[10]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[14]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[14]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[14]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[14]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[18]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[18]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[18]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[18]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[22]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[22]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[22]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[22]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[26]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[26]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[26]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[26]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[2]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[2]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[2]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[2]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[30]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[30]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[30]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[30]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[34]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[34]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[34]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[34]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[38]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[38]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[38]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[38]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[42]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[42]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[42]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[42]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[46]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[46]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[46]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[46]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[50]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[50]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[50]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[50]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[54]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[54]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[54]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[54]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[58]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[58]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[58]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[58]_i_1_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[62]_i_2_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[62]_i_2_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[62]_i_2_n_3 ;
  wire \gmem_addr_4_reg_2176_reg[6]_i_1_n_0 ;
  wire \gmem_addr_4_reg_2176_reg[6]_i_1_n_1 ;
  wire \gmem_addr_4_reg_2176_reg[6]_i_1_n_2 ;
  wire \gmem_addr_4_reg_2176_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_5_reg_2193;
  wire gmem_addr_5_reg_21930;
  wire \gmem_addr_5_reg_2193[10]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[10]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[10]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[10]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[14]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[14]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[14]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[14]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[18]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[18]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[18]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[18]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[22]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[22]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[22]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[22]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[26]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[26]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[26]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[26]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[2]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[2]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[2]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[30]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[30]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[30]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[30]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[34]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[34]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[34]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[34]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[34]_i_6_n_0 ;
  wire \gmem_addr_5_reg_2193[38]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[38]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[38]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[38]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[42]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[42]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[42]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[42]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[46]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[46]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[46]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[46]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[50]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[50]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[50]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[50]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[54]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[54]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[54]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[54]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[58]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[58]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[58]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[58]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_10_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_11_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_12_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_13_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_14_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_15_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_6_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_7_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_8_n_0 ;
  wire \gmem_addr_5_reg_2193[62]_i_9_n_0 ;
  wire \gmem_addr_5_reg_2193[6]_i_2_n_0 ;
  wire \gmem_addr_5_reg_2193[6]_i_3_n_0 ;
  wire \gmem_addr_5_reg_2193[6]_i_4_n_0 ;
  wire \gmem_addr_5_reg_2193[6]_i_5_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[10]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[10]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[10]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[10]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[14]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[14]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[14]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[14]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[18]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[18]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[18]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[18]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[22]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[22]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[22]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[22]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[26]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[26]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[26]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[26]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[2]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[2]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[2]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[2]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[30]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[30]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[30]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[30]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[34]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[34]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[34]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[34]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[38]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[38]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[38]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[38]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[42]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[42]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[42]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[42]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[46]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[46]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[46]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[46]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[50]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[50]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[50]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[50]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[54]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[54]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[54]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[54]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[58]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[58]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[58]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[58]_i_1_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[62]_i_2_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[62]_i_2_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[62]_i_2_n_3 ;
  wire \gmem_addr_5_reg_2193_reg[6]_i_1_n_0 ;
  wire \gmem_addr_5_reg_2193_reg[6]_i_1_n_1 ;
  wire \gmem_addr_5_reg_2193_reg[6]_i_1_n_2 ;
  wire \gmem_addr_5_reg_2193_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_6_reg_2210;
  wire gmem_addr_6_reg_22100;
  wire \gmem_addr_6_reg_2210[10]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[10]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[10]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[10]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[14]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[14]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[14]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[14]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[18]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[18]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[18]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[18]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[22]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[22]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[22]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[22]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[26]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[26]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[26]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[26]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[2]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[2]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[2]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[30]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[30]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[30]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[30]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[34]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[34]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[34]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[34]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[34]_i_6_n_0 ;
  wire \gmem_addr_6_reg_2210[38]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[38]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[38]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[38]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[42]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[42]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[42]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[42]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[46]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[46]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[46]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[46]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[50]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[50]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[50]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[50]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[54]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[54]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[54]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[54]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[58]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[58]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[58]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[58]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_10_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_11_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_12_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_13_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_14_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_15_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_6_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_7_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_8_n_0 ;
  wire \gmem_addr_6_reg_2210[62]_i_9_n_0 ;
  wire \gmem_addr_6_reg_2210[6]_i_2_n_0 ;
  wire \gmem_addr_6_reg_2210[6]_i_3_n_0 ;
  wire \gmem_addr_6_reg_2210[6]_i_4_n_0 ;
  wire \gmem_addr_6_reg_2210[6]_i_5_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[10]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[10]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[10]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[10]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[14]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[14]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[14]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[14]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[18]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[18]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[18]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[18]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[22]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[22]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[22]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[22]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[26]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[26]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[26]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[26]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[2]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[2]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[2]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[2]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[30]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[30]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[30]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[30]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[34]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[34]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[34]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[34]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[38]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[38]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[38]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[38]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[42]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[42]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[42]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[42]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[46]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[46]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[46]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[46]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[50]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[50]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[50]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[50]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[54]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[54]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[54]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[54]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[58]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[58]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[58]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[58]_i_1_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[62]_i_2_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[62]_i_2_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[62]_i_2_n_3 ;
  wire \gmem_addr_6_reg_2210_reg[6]_i_1_n_0 ;
  wire \gmem_addr_6_reg_2210_reg[6]_i_1_n_1 ;
  wire \gmem_addr_6_reg_2210_reg[6]_i_1_n_2 ;
  wire \gmem_addr_6_reg_2210_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_7_reg_2227;
  wire gmem_addr_7_reg_22270;
  wire \gmem_addr_7_reg_2227[10]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[10]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[10]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[10]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[14]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[14]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[14]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[14]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[18]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[18]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[18]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[18]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[22]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[22]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[22]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[22]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[26]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[26]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[26]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[26]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[2]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[2]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[2]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[30]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[30]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[30]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[30]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[34]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[34]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[34]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[34]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[34]_i_6_n_0 ;
  wire \gmem_addr_7_reg_2227[38]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[38]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[38]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[38]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[42]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[42]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[42]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[42]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[46]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[46]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[46]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[46]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[50]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[50]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[50]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[50]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[54]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[54]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[54]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[54]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[58]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[58]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[58]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[58]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_10_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_11_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_12_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_13_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_14_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_15_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_6_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_7_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_8_n_0 ;
  wire \gmem_addr_7_reg_2227[62]_i_9_n_0 ;
  wire \gmem_addr_7_reg_2227[6]_i_2_n_0 ;
  wire \gmem_addr_7_reg_2227[6]_i_3_n_0 ;
  wire \gmem_addr_7_reg_2227[6]_i_4_n_0 ;
  wire \gmem_addr_7_reg_2227[6]_i_5_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[10]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[10]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[10]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[10]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[14]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[14]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[14]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[14]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[18]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[18]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[18]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[18]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[22]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[22]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[22]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[22]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[26]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[26]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[26]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[26]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[2]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[2]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[2]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[2]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[30]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[30]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[30]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[30]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[34]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[34]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[34]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[34]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[38]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[38]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[38]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[38]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[42]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[42]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[42]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[42]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[46]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[46]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[46]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[46]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[50]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[50]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[50]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[50]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[54]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[54]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[54]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[54]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[58]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[58]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[58]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[58]_i_1_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[62]_i_2_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[62]_i_2_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[62]_i_2_n_3 ;
  wire \gmem_addr_7_reg_2227_reg[6]_i_1_n_0 ;
  wire \gmem_addr_7_reg_2227_reg[6]_i_1_n_1 ;
  wire \gmem_addr_7_reg_2227_reg[6]_i_1_n_2 ;
  wire \gmem_addr_7_reg_2227_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_8_reg_2244;
  wire gmem_addr_8_reg_22440;
  wire \gmem_addr_8_reg_2244[10]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[10]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[10]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[10]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[14]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[14]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[14]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[14]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[18]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[18]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[18]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[18]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[22]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[22]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[22]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[22]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[26]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[26]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[26]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[26]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[2]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[2]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[2]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[30]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[30]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[30]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[30]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[34]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[34]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[34]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[34]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[34]_i_6_n_0 ;
  wire \gmem_addr_8_reg_2244[38]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[38]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[38]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[38]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[42]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[42]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[42]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[42]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[46]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[46]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[46]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[46]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[50]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[50]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[50]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[50]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[54]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[54]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[54]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[54]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[58]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[58]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[58]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[58]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_10_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_11_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_12_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_13_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_14_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_15_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_6_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_7_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_8_n_0 ;
  wire \gmem_addr_8_reg_2244[62]_i_9_n_0 ;
  wire \gmem_addr_8_reg_2244[6]_i_2_n_0 ;
  wire \gmem_addr_8_reg_2244[6]_i_3_n_0 ;
  wire \gmem_addr_8_reg_2244[6]_i_4_n_0 ;
  wire \gmem_addr_8_reg_2244[6]_i_5_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[10]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[10]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[10]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[10]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[14]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[14]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[14]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[14]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[18]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[18]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[18]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[18]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[22]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[22]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[22]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[22]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[26]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[26]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[26]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[26]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[2]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[2]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[2]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[2]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[30]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[30]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[30]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[30]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[34]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[34]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[34]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[34]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[38]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[38]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[38]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[38]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[42]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[42]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[42]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[42]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[46]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[46]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[46]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[46]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[50]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[50]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[50]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[50]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[54]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[54]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[54]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[54]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[58]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[58]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[58]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[58]_i_1_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[62]_i_2_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[62]_i_2_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[62]_i_2_n_3 ;
  wire \gmem_addr_8_reg_2244_reg[6]_i_1_n_0 ;
  wire \gmem_addr_8_reg_2244_reg[6]_i_1_n_1 ;
  wire \gmem_addr_8_reg_2244_reg[6]_i_1_n_2 ;
  wire \gmem_addr_8_reg_2244_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_9_reg_2261;
  wire gmem_addr_9_reg_22610;
  wire \gmem_addr_9_reg_2261[10]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[10]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[10]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[10]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[14]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[14]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[14]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[14]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[18]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[18]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[18]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[18]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[22]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[22]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[22]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[22]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[26]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[26]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[26]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[26]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[2]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[2]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[2]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[30]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[30]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[30]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[30]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[34]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[34]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[34]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[34]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[34]_i_6_n_0 ;
  wire \gmem_addr_9_reg_2261[38]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[38]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[38]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[38]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[42]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[42]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[42]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[42]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[46]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[46]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[46]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[46]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[50]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[50]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[50]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[50]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[54]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[54]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[54]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[54]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[58]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[58]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[58]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[58]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_10_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_11_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_12_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_13_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_14_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_15_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_6_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_7_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_8_n_0 ;
  wire \gmem_addr_9_reg_2261[62]_i_9_n_0 ;
  wire \gmem_addr_9_reg_2261[6]_i_2_n_0 ;
  wire \gmem_addr_9_reg_2261[6]_i_3_n_0 ;
  wire \gmem_addr_9_reg_2261[6]_i_4_n_0 ;
  wire \gmem_addr_9_reg_2261[6]_i_5_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[10]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[10]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[10]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[10]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[14]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[14]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[14]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[14]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[18]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[18]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[18]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[18]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[22]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[22]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[22]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[22]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[26]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[26]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[26]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[26]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[2]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[2]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[2]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[2]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[30]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[30]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[30]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[30]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[34]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[34]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[34]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[34]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[38]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[38]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[38]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[38]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[42]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[42]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[42]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[42]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[46]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[46]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[46]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[46]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[50]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[50]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[50]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[50]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[54]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[54]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[54]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[54]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[58]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[58]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[58]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[58]_i_1_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[62]_i_2_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[62]_i_2_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[62]_i_2_n_3 ;
  wire \gmem_addr_9_reg_2261_reg[6]_i_1_n_0 ;
  wire \gmem_addr_9_reg_2261_reg[6]_i_1_n_1 ;
  wire \gmem_addr_9_reg_2261_reg[6]_i_1_n_2 ;
  wire \gmem_addr_9_reg_2261_reg[6]_i_1_n_3 ;
  wire [62:0]gmem_addr_reg_2108;
  wire gmem_addr_reg_21080;
  wire \gmem_addr_reg_2108[10]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[10]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[10]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[10]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[14]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[14]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[14]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[14]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[18]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[18]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[18]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[18]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[22]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[22]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[22]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[22]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[26]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[26]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[26]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[26]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[2]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[2]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[2]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[30]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[30]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[30]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[30]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[34]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[34]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[34]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[34]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[34]_i_6_n_0 ;
  wire \gmem_addr_reg_2108[38]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[38]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[38]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[38]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[42]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[42]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[42]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[42]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[46]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[46]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[46]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[46]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[50]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[50]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[50]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[50]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[54]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[54]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[54]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[54]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[58]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[58]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[58]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[58]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_10_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_11_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_12_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_13_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_14_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_15_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_5_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_6_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_7_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_8_n_0 ;
  wire \gmem_addr_reg_2108[62]_i_9_n_0 ;
  wire \gmem_addr_reg_2108[6]_i_2_n_0 ;
  wire \gmem_addr_reg_2108[6]_i_3_n_0 ;
  wire \gmem_addr_reg_2108[6]_i_4_n_0 ;
  wire \gmem_addr_reg_2108[6]_i_5_n_0 ;
  wire \gmem_addr_reg_2108_reg[10]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[10]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[10]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[14]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[14]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[14]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[18]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[18]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[18]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[18]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[22]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[22]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[22]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[22]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[26]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[26]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[26]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[2]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[2]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[2]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[2]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[30]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[30]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[30]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[34]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[34]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[34]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[34]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[38]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[38]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[38]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[38]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[42]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[42]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[42]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[42]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[46]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[46]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[46]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[46]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[50]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[50]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[50]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[50]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[54]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[54]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[54]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[54]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[58]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[58]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[58]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[58]_i_1_n_3 ;
  wire \gmem_addr_reg_2108_reg[62]_i_2_n_1 ;
  wire \gmem_addr_reg_2108_reg[62]_i_2_n_2 ;
  wire \gmem_addr_reg_2108_reg[62]_i_2_n_3 ;
  wire \gmem_addr_reg_2108_reg[6]_i_1_n_0 ;
  wire \gmem_addr_reg_2108_reg[6]_i_1_n_1 ;
  wire \gmem_addr_reg_2108_reg[6]_i_1_n_2 ;
  wire \gmem_addr_reg_2108_reg[6]_i_1_n_3 ;
  wire gmem_m_axi_U_n_0;
  wire gmem_m_axi_U_n_1;
  wire gmem_m_axi_U_n_16;
  wire gmem_m_axi_U_n_19;
  wire gmem_m_axi_U_n_2;
  wire gmem_m_axi_U_n_20;
  wire gmem_m_axi_U_n_21;
  wire gmem_m_axi_U_n_22;
  wire gmem_m_axi_U_n_23;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_3;
  wire gmem_m_axi_U_n_4;
  wire gmem_m_axi_U_n_40;
  wire gmem_m_axi_U_n_44;
  wire gmem_m_axi_U_n_45;
  wire gmem_m_axi_U_n_47;
  wire gmem_m_axi_U_n_49;
  wire gmem_m_axi_U_n_5;
  wire gmem_m_axi_U_n_50;
  wire gmem_m_axi_U_n_52;
  wire gmem_m_axi_U_n_53;
  wire gmem_m_axi_U_n_54;
  wire gmem_m_axi_U_n_55;
  wire gmem_m_axi_U_n_56;
  wire gmem_m_axi_U_n_57;
  wire gmem_m_axi_U_n_58;
  wire gmem_m_axi_U_n_59;
  wire gmem_m_axi_U_n_6;
  wire gmem_m_axi_U_n_60;
  wire gmem_m_axi_U_n_61;
  wire gmem_m_axi_U_n_62;
  wire gmem_m_axi_U_n_63;
  wire gmem_m_axi_U_n_64;
  wire gmem_m_axi_U_n_65;
  wire gmem_m_axi_U_n_66;
  wire gmem_m_axi_U_n_67;
  wire icmp_ln58_10_fu_1243_p2;
  wire icmp_ln58_11_fu_1253_p2;
  wire icmp_ln58_12_fu_1348_p2;
  wire icmp_ln58_13_fu_1358_p2;
  wire icmp_ln58_14_fu_1453_p2;
  wire icmp_ln58_15_fu_1463_p2;
  wire icmp_ln58_16_fu_1558_p2;
  wire icmp_ln58_17_fu_1568_p2;
  wire icmp_ln58_18_fu_1663_p2;
  wire icmp_ln58_19_fu_1673_p2;
  wire icmp_ln58_1_fu_728_p2;
  wire icmp_ln58_20_fu_1768_p2;
  wire icmp_ln58_21_fu_1778_p2;
  wire icmp_ln58_22_fu_1873_p2;
  wire icmp_ln58_23_fu_1883_p2;
  wire icmp_ln58_2_fu_823_p2;
  wire icmp_ln58_3_fu_833_p2;
  wire icmp_ln58_4_fu_928_p2;
  wire icmp_ln58_5_fu_938_p2;
  wire icmp_ln58_6_fu_1033_p2;
  wire icmp_ln58_7_fu_1043_p2;
  wire icmp_ln58_8_fu_1138_p2;
  wire icmp_ln58_9_fu_1148_p2;
  wire icmp_ln58_fu_718_p2;
  wire icmp_ln59_10_fu_1790_p2;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_10_reg_2274_pp0_iter1_reg;
  wire icmp_ln59_11_fu_1895_p2;
  wire icmp_ln59_11_reg_2291;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire icmp_ln59_1_fu_845_p2;
  wire icmp_ln59_1_reg_2121;
  wire icmp_ln59_2_fu_950_p2;
  wire icmp_ln59_2_reg_2138;
  wire icmp_ln59_3_fu_1055_p2;
  wire icmp_ln59_3_reg_2155;
  wire icmp_ln59_4_fu_1160_p2;
  wire icmp_ln59_4_reg_2172;
  wire icmp_ln59_5_fu_1265_p2;
  wire icmp_ln59_5_reg_2189;
  wire icmp_ln59_6_fu_1370_p2;
  wire icmp_ln59_6_reg_2206;
  wire icmp_ln59_6_reg_2206_pp0_iter1_reg;
  wire icmp_ln59_7_fu_1475_p2;
  wire icmp_ln59_7_reg_2223;
  wire icmp_ln59_7_reg_2223_pp0_iter1_reg;
  wire icmp_ln59_8_fu_1580_p2;
  wire icmp_ln59_8_reg_2240;
  wire icmp_ln59_8_reg_2240_pp0_iter1_reg;
  wire icmp_ln59_9_fu_1685_p2;
  wire icmp_ln59_9_reg_2257;
  wire icmp_ln59_9_reg_2257_pp0_iter1_reg;
  wire icmp_ln59_fu_740_p2;
  wire icmp_ln59_reg_2104;
  wire icmp_ln71_10_fu_1845_p2;
  wire icmp_ln71_11_fu_1950_p2;
  wire icmp_ln71_1_fu_900_p2;
  wire icmp_ln71_2_fu_1005_p2;
  wire icmp_ln71_3_fu_1110_p2;
  wire icmp_ln71_4_fu_1215_p2;
  wire icmp_ln71_5_fu_1320_p2;
  wire icmp_ln71_6_fu_1425_p2;
  wire icmp_ln71_7_fu_1530_p2;
  wire icmp_ln71_8_fu_1635_p2;
  wire icmp_ln71_9_fu_1740_p2;
  wire icmp_ln71_fu_795_p2;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:0]mad_I_o_mem;
  wire [63:0]mad_I_o_mem_read_reg_2065;
  wire [15:0]mad_I_o_stream_TDATA;
  wire [15:0]mad_I_o_stream_TDATA_int_regslice;
  wire mad_I_o_stream_TREADY;
  wire mad_I_o_stream_TVALID;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire [63:0]mad_R_o_mem;
  wire [63:0]mad_R_o_mem_read_reg_2085;
  wire [15:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire p_203_in;
  wire p_206_in;
  wire p_50_in;
  wire [63:0]raw_data_im_1_o_mem;
  wire [63:0]raw_data_im_1_o_mem_read_reg_2070;
  wire [15:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TREADY;
  wire raw_data_im_1_o_stream_TVALID;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;
  wire [63:0]raw_data_im_o_mem;
  wire [63:0]raw_data_im_o_mem_read_reg_2095;
  wire [15:0]raw_data_im_o_stream_TDATA;
  wire [15:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire raw_data_im_o_stream_TREADY;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire [63:0]raw_data_real_1_o_mem;
  wire [63:0]raw_data_real_1_o_mem_read_reg_2080;
  wire [15:0]raw_data_real_1_o_stream_TDATA;
  wire [11:11]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire [63:0]raw_data_real_o_mem;
  wire [63:0]raw_data_real_o_mem_read_reg_2090;
  wire [15:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire regslice_both_filtered_im_0_o_stream_U_n_0;
  wire regslice_both_filtered_im_0_o_stream_U_n_1;
  wire regslice_both_filtered_im_0_o_stream_U_n_10;
  wire regslice_both_filtered_im_0_o_stream_U_n_11;
  wire regslice_both_filtered_im_0_o_stream_U_n_12;
  wire regslice_both_filtered_im_0_o_stream_U_n_13;
  wire regslice_both_filtered_im_0_o_stream_U_n_14;
  wire regslice_both_filtered_im_0_o_stream_U_n_15;
  wire regslice_both_filtered_im_0_o_stream_U_n_16;
  wire regslice_both_filtered_im_0_o_stream_U_n_17;
  wire regslice_both_filtered_im_0_o_stream_U_n_18;
  wire regslice_both_filtered_im_0_o_stream_U_n_2;
  wire regslice_both_filtered_im_0_o_stream_U_n_3;
  wire regslice_both_filtered_im_0_o_stream_U_n_4;
  wire regslice_both_filtered_im_0_o_stream_U_n_5;
  wire regslice_both_filtered_im_0_o_stream_U_n_6;
  wire regslice_both_filtered_im_0_o_stream_U_n_7;
  wire regslice_both_filtered_im_0_o_stream_U_n_8;
  wire regslice_both_filtered_im_0_o_stream_U_n_9;
  wire regslice_both_filtered_real_1_o_stream_U_n_0;
  wire regslice_both_mad_I_o_stream_U_n_0;
  wire regslice_both_mad_I_o_stream_U_n_1;
  wire regslice_both_mad_I_o_stream_U_n_2;
  wire regslice_both_mad_I_o_stream_U_n_3;
  wire regslice_both_mad_I_o_stream_U_n_4;
  wire regslice_both_mad_R_o_stream_U_n_0;
  wire regslice_both_mad_R_o_stream_U_n_1;
  wire regslice_both_mad_R_o_stream_U_n_10;
  wire regslice_both_mad_R_o_stream_U_n_11;
  wire regslice_both_mad_R_o_stream_U_n_12;
  wire regslice_both_mad_R_o_stream_U_n_13;
  wire regslice_both_mad_R_o_stream_U_n_14;
  wire regslice_both_mad_R_o_stream_U_n_15;
  wire regslice_both_mad_R_o_stream_U_n_16;
  wire regslice_both_mad_R_o_stream_U_n_2;
  wire regslice_both_mad_R_o_stream_U_n_3;
  wire regslice_both_mad_R_o_stream_U_n_4;
  wire regslice_both_mad_R_o_stream_U_n_5;
  wire regslice_both_mad_R_o_stream_U_n_6;
  wire regslice_both_mad_R_o_stream_U_n_7;
  wire regslice_both_mad_R_o_stream_U_n_8;
  wire regslice_both_mad_R_o_stream_U_n_9;
  wire regslice_both_raw_data_im_1_o_stream_U_n_0;
  wire regslice_both_raw_data_im_1_o_stream_U_n_1;
  wire regslice_both_raw_data_im_1_o_stream_U_n_10;
  wire regslice_both_raw_data_im_1_o_stream_U_n_11;
  wire regslice_both_raw_data_im_1_o_stream_U_n_12;
  wire regslice_both_raw_data_im_1_o_stream_U_n_13;
  wire regslice_both_raw_data_im_1_o_stream_U_n_14;
  wire regslice_both_raw_data_im_1_o_stream_U_n_15;
  wire regslice_both_raw_data_im_1_o_stream_U_n_16;
  wire regslice_both_raw_data_im_1_o_stream_U_n_17;
  wire regslice_both_raw_data_im_1_o_stream_U_n_18;
  wire regslice_both_raw_data_im_1_o_stream_U_n_19;
  wire regslice_both_raw_data_im_1_o_stream_U_n_2;
  wire regslice_both_raw_data_im_1_o_stream_U_n_21;
  wire regslice_both_raw_data_im_1_o_stream_U_n_22;
  wire regslice_both_raw_data_im_1_o_stream_U_n_23;
  wire regslice_both_raw_data_im_1_o_stream_U_n_24;
  wire regslice_both_raw_data_im_1_o_stream_U_n_25;
  wire regslice_both_raw_data_im_1_o_stream_U_n_26;
  wire regslice_both_raw_data_im_1_o_stream_U_n_27;
  wire regslice_both_raw_data_im_1_o_stream_U_n_28;
  wire regslice_both_raw_data_im_1_o_stream_U_n_29;
  wire regslice_both_raw_data_im_1_o_stream_U_n_3;
  wire regslice_both_raw_data_im_1_o_stream_U_n_30;
  wire regslice_both_raw_data_im_1_o_stream_U_n_31;
  wire regslice_both_raw_data_im_1_o_stream_U_n_32;
  wire regslice_both_raw_data_im_1_o_stream_U_n_33;
  wire regslice_both_raw_data_im_1_o_stream_U_n_34;
  wire regslice_both_raw_data_im_1_o_stream_U_n_35;
  wire regslice_both_raw_data_im_1_o_stream_U_n_36;
  wire regslice_both_raw_data_im_1_o_stream_U_n_37;
  wire regslice_both_raw_data_im_1_o_stream_U_n_38;
  wire regslice_both_raw_data_im_1_o_stream_U_n_39;
  wire regslice_both_raw_data_im_1_o_stream_U_n_4;
  wire regslice_both_raw_data_im_1_o_stream_U_n_40;
  wire regslice_both_raw_data_im_1_o_stream_U_n_41;
  wire regslice_both_raw_data_im_1_o_stream_U_n_42;
  wire regslice_both_raw_data_im_1_o_stream_U_n_43;
  wire regslice_both_raw_data_im_1_o_stream_U_n_44;
  wire regslice_both_raw_data_im_1_o_stream_U_n_45;
  wire regslice_both_raw_data_im_1_o_stream_U_n_46;
  wire regslice_both_raw_data_im_1_o_stream_U_n_47;
  wire regslice_both_raw_data_im_1_o_stream_U_n_48;
  wire regslice_both_raw_data_im_1_o_stream_U_n_49;
  wire regslice_both_raw_data_im_1_o_stream_U_n_5;
  wire regslice_both_raw_data_im_1_o_stream_U_n_50;
  wire regslice_both_raw_data_im_1_o_stream_U_n_51;
  wire regslice_both_raw_data_im_1_o_stream_U_n_52;
  wire regslice_both_raw_data_im_1_o_stream_U_n_53;
  wire regslice_both_raw_data_im_1_o_stream_U_n_54;
  wire regslice_both_raw_data_im_1_o_stream_U_n_55;
  wire regslice_both_raw_data_im_1_o_stream_U_n_56;
  wire regslice_both_raw_data_im_1_o_stream_U_n_57;
  wire regslice_both_raw_data_im_1_o_stream_U_n_58;
  wire regslice_both_raw_data_im_1_o_stream_U_n_59;
  wire regslice_both_raw_data_im_1_o_stream_U_n_6;
  wire regslice_both_raw_data_im_1_o_stream_U_n_60;
  wire regslice_both_raw_data_im_1_o_stream_U_n_61;
  wire regslice_both_raw_data_im_1_o_stream_U_n_62;
  wire regslice_both_raw_data_im_1_o_stream_U_n_63;
  wire regslice_both_raw_data_im_1_o_stream_U_n_64;
  wire regslice_both_raw_data_im_1_o_stream_U_n_65;
  wire regslice_both_raw_data_im_1_o_stream_U_n_66;
  wire regslice_both_raw_data_im_1_o_stream_U_n_67;
  wire regslice_both_raw_data_im_1_o_stream_U_n_68;
  wire regslice_both_raw_data_im_1_o_stream_U_n_69;
  wire regslice_both_raw_data_im_1_o_stream_U_n_7;
  wire regslice_both_raw_data_im_1_o_stream_U_n_70;
  wire regslice_both_raw_data_im_1_o_stream_U_n_71;
  wire regslice_both_raw_data_im_1_o_stream_U_n_72;
  wire regslice_both_raw_data_im_1_o_stream_U_n_73;
  wire regslice_both_raw_data_im_1_o_stream_U_n_74;
  wire regslice_both_raw_data_im_1_o_stream_U_n_75;
  wire regslice_both_raw_data_im_1_o_stream_U_n_76;
  wire regslice_both_raw_data_im_1_o_stream_U_n_77;
  wire regslice_both_raw_data_im_1_o_stream_U_n_78;
  wire regslice_both_raw_data_im_1_o_stream_U_n_79;
  wire regslice_both_raw_data_im_1_o_stream_U_n_8;
  wire regslice_both_raw_data_im_1_o_stream_U_n_80;
  wire regslice_both_raw_data_im_1_o_stream_U_n_81;
  wire regslice_both_raw_data_im_1_o_stream_U_n_9;
  wire regslice_both_raw_data_real_1_o_stream_U_n_0;
  wire regslice_both_raw_data_real_1_o_stream_U_n_1;
  wire regslice_both_raw_data_real_1_o_stream_U_n_10;
  wire regslice_both_raw_data_real_1_o_stream_U_n_11;
  wire regslice_both_raw_data_real_1_o_stream_U_n_12;
  wire regslice_both_raw_data_real_1_o_stream_U_n_13;
  wire regslice_both_raw_data_real_1_o_stream_U_n_14;
  wire regslice_both_raw_data_real_1_o_stream_U_n_15;
  wire regslice_both_raw_data_real_1_o_stream_U_n_18;
  wire regslice_both_raw_data_real_1_o_stream_U_n_2;
  wire regslice_both_raw_data_real_1_o_stream_U_n_3;
  wire regslice_both_raw_data_real_1_o_stream_U_n_4;
  wire regslice_both_raw_data_real_1_o_stream_U_n_5;
  wire regslice_both_raw_data_real_1_o_stream_U_n_6;
  wire regslice_both_raw_data_real_1_o_stream_U_n_7;
  wire regslice_both_raw_data_real_1_o_stream_U_n_8;
  wire regslice_both_raw_data_real_1_o_stream_U_n_9;
  wire regslice_both_raw_data_real_o_stream_U_n_0;
  wire regslice_both_raw_data_real_o_stream_U_n_1;
  wire regslice_both_raw_data_real_o_stream_U_n_10;
  wire regslice_both_raw_data_real_o_stream_U_n_11;
  wire regslice_both_raw_data_real_o_stream_U_n_12;
  wire regslice_both_raw_data_real_o_stream_U_n_13;
  wire regslice_both_raw_data_real_o_stream_U_n_14;
  wire regslice_both_raw_data_real_o_stream_U_n_15;
  wire regslice_both_raw_data_real_o_stream_U_n_2;
  wire regslice_both_raw_data_real_o_stream_U_n_3;
  wire regslice_both_raw_data_real_o_stream_U_n_4;
  wire regslice_both_raw_data_real_o_stream_U_n_5;
  wire regslice_both_raw_data_real_o_stream_U_n_6;
  wire regslice_both_raw_data_real_o_stream_U_n_7;
  wire regslice_both_raw_data_real_o_stream_U_n_8;
  wire regslice_both_raw_data_real_o_stream_U_n_9;
  wire regslice_both_std_I_o_stream_U_n_0;
  wire regslice_both_std_I_o_stream_U_n_1;
  wire regslice_both_std_I_o_stream_U_n_10;
  wire regslice_both_std_I_o_stream_U_n_11;
  wire regslice_both_std_I_o_stream_U_n_12;
  wire regslice_both_std_I_o_stream_U_n_13;
  wire regslice_both_std_I_o_stream_U_n_14;
  wire regslice_both_std_I_o_stream_U_n_15;
  wire regslice_both_std_I_o_stream_U_n_16;
  wire regslice_both_std_I_o_stream_U_n_17;
  wire regslice_both_std_I_o_stream_U_n_18;
  wire regslice_both_std_I_o_stream_U_n_19;
  wire regslice_both_std_I_o_stream_U_n_2;
  wire regslice_both_std_I_o_stream_U_n_20;
  wire regslice_both_std_I_o_stream_U_n_21;
  wire regslice_both_std_I_o_stream_U_n_22;
  wire regslice_both_std_I_o_stream_U_n_3;
  wire regslice_both_std_I_o_stream_U_n_4;
  wire regslice_both_std_I_o_stream_U_n_5;
  wire regslice_both_std_I_o_stream_U_n_6;
  wire regslice_both_std_I_o_stream_U_n_7;
  wire regslice_both_std_I_o_stream_U_n_8;
  wire regslice_both_std_I_o_stream_U_n_9;
  wire regslice_both_std_R_o_stream_U_n_0;
  wire regslice_both_std_R_o_stream_U_n_1;
  wire regslice_both_std_R_o_stream_U_n_10;
  wire regslice_both_std_R_o_stream_U_n_11;
  wire regslice_both_std_R_o_stream_U_n_12;
  wire regslice_both_std_R_o_stream_U_n_13;
  wire regslice_both_std_R_o_stream_U_n_14;
  wire regslice_both_std_R_o_stream_U_n_15;
  wire regslice_both_std_R_o_stream_U_n_16;
  wire regslice_both_std_R_o_stream_U_n_2;
  wire regslice_both_std_R_o_stream_U_n_3;
  wire regslice_both_std_R_o_stream_U_n_4;
  wire regslice_both_std_R_o_stream_U_n_5;
  wire regslice_both_std_R_o_stream_U_n_6;
  wire regslice_both_std_R_o_stream_U_n_7;
  wire regslice_both_std_R_o_stream_U_n_8;
  wire regslice_both_std_R_o_stream_U_n_9;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shouldContinue_fu_2034_p2;
  wire shouldContinue_reg_2304;
  wire \shouldContinue_reg_2304[0]_i_3_n_0 ;
  wire \shouldContinue_reg_2304[0]_i_4_n_0 ;
  wire [63:0]std_I_o_mem;
  wire [63:0]std_I_o_mem_read_reg_2060;
  wire [15:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TREADY;
  wire std_I_o_stream_TVALID;
  wire std_I_o_stream_TVALID_int_regslice;
  wire [63:0]std_R_o_mem;
  wire [63:0]std_R_o_mem_read_reg_2075;
  wire [15:0]std_R_o_stream_TDATA;
  wire std_R_o_stream_TREADY;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID;
  wire std_R_o_stream_TVALID_int_regslice;
  wire [15:0]tmp_10_reg_2308;
  wire [15:0]tmp_11_reg_2313;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_10_reg_2270_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_10_reg_2270_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_11_reg_2287_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_11_reg_2287_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_1_reg_2117_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_1_reg_2117_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_2_reg_2134_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_2_reg_2134_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_3_reg_2151_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_3_reg_2151_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_4_reg_2168_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_4_reg_2168_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_5_reg_2185_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_5_reg_2185_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_6_reg_2202_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_6_reg_2202_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_7_reg_2219_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_7_reg_2219_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_8_reg_2236_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_8_reg_2236_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_9_reg_2253_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_9_reg_2253_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:1]\NLW_and_ln58_reg_2100_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_and_ln58_reg_2100_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_10_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_11_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_1_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_2_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_3_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_4_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_5_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_6_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_7_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_8_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_9_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_10_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_10_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_10_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_10_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_10_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_11_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_11_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_11_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_11_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_11_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_1_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_1_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_1_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_1_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_1_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_2_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_2_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_2_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_2_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_2_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_3_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_3_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_3_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_3_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_3_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_4_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_4_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_4_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_4_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_4_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_5_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_5_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_5_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_5_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_5_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_6_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_6_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_6_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_6_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_6_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_7_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_7_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_7_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_7_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_7_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_7_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_8_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_8_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_8_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_8_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_8_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_9_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_9_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_9_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_9_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_9_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_current_rate_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_reg[28]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_10_reg_2278_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_10_reg_2278_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_11_reg_2295_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_11_reg_2295_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_2125_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_2125_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_2142_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_2142_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_3_reg_2159_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_2159_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_4_reg_2176_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_2176_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_5_reg_2193_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_5_reg_2193_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_6_reg_2210_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_6_reg_2210_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_7_reg_2227_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_7_reg_2227_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_8_reg_2244_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_8_reg_2244_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_9_reg_2261_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_9_reg_2261_reg[62]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_2108_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_2108_reg[62]_i_2_CO_UNCONNECTED ;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_10_reg_2270[0]_i_1 
       (.I0(icmp_ln58_20_fu_1768_p2),
        .I1(icmp_ln58_21_fu_1778_p2),
        .O(and_ln58_10_fu_1784_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_10 
       (.I0(current_factor_5_reg[24]),
        .I1(current_factor_5_reg[25]),
        .O(\and_ln58_10_reg_2270[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_12 
       (.I0(current_rate_5_reg[29]),
        .I1(current_rate_5_reg[28]),
        .O(\and_ln58_10_reg_2270[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_13 
       (.I0(current_rate_5_reg[27]),
        .I1(current_rate_5_reg[26]),
        .O(\and_ln58_10_reg_2270[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_14 
       (.I0(current_rate_5_reg[25]),
        .I1(current_rate_5_reg[24]),
        .O(\and_ln58_10_reg_2270[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_15 
       (.I0(current_rate_5_reg[23]),
        .I1(current_rate_5_reg[22]),
        .O(\and_ln58_10_reg_2270[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_17 
       (.I0(current_factor_5_reg[23]),
        .I1(current_factor_5_reg[22]),
        .O(\and_ln58_10_reg_2270[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_18 
       (.I0(current_factor_5_reg[21]),
        .I1(current_factor_5_reg[20]),
        .O(\and_ln58_10_reg_2270[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_19 
       (.I0(current_factor_5_reg[18]),
        .I1(current_factor_5_reg[19]),
        .O(\and_ln58_10_reg_2270[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_20 
       (.I0(current_factor_5_reg[17]),
        .I1(current_factor_5_reg[16]),
        .O(\and_ln58_10_reg_2270[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_21 
       (.I0(current_rate_5_reg[18]),
        .I1(current_rate_5_reg[19]),
        .O(\and_ln58_10_reg_2270[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_10_reg_2270[0]_i_22 
       (.I0(current_rate_5_reg[17]),
        .O(\and_ln58_10_reg_2270[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_23 
       (.I0(current_rate_5_reg[14]),
        .I1(current_rate_5_reg[15]),
        .O(\and_ln58_10_reg_2270[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_24 
       (.I0(current_rate_5_reg[21]),
        .I1(current_rate_5_reg[20]),
        .O(\and_ln58_10_reg_2270[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_10_reg_2270[0]_i_25 
       (.I0(current_rate_5_reg[18]),
        .I1(current_rate_5_reg[19]),
        .O(\and_ln58_10_reg_2270[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_10_reg_2270[0]_i_26 
       (.I0(current_rate_5_reg[17]),
        .I1(current_rate_5_reg[16]),
        .O(\and_ln58_10_reg_2270[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_10_reg_2270[0]_i_27 
       (.I0(current_rate_5_reg[14]),
        .I1(current_rate_5_reg[15]),
        .O(\and_ln58_10_reg_2270[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_29 
       (.I0(current_factor_5_reg[15]),
        .I1(current_factor_5_reg[14]),
        .O(\and_ln58_10_reg_2270[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_30 
       (.I0(current_factor_5_reg[12]),
        .I1(current_factor_5_reg[13]),
        .O(\and_ln58_10_reg_2270[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_31 
       (.I0(current_factor_5_reg[11]),
        .I1(current_factor_5_reg[10]),
        .O(\and_ln58_10_reg_2270[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_32 
       (.I0(current_factor_5_reg[9]),
        .I1(current_factor_5_reg[8]),
        .O(\and_ln58_10_reg_2270[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_33 
       (.I0(current_factor_5_reg[0]),
        .I1(current_factor_5_reg[1]),
        .O(\and_ln58_10_reg_2270[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_34 
       (.I0(current_factor_5_reg[6]),
        .I1(current_factor_5_reg[7]),
        .O(\and_ln58_10_reg_2270[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_35 
       (.I0(current_factor_5_reg[5]),
        .I1(current_factor_5_reg[4]),
        .O(\and_ln58_10_reg_2270[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_36 
       (.I0(current_factor_5_reg[3]),
        .I1(current_factor_5_reg[2]),
        .O(\and_ln58_10_reg_2270[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_10_reg_2270[0]_i_37 
       (.I0(current_factor_5_reg[0]),
        .I1(current_factor_5_reg[1]),
        .O(\and_ln58_10_reg_2270[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_5 
       (.I0(current_rate_5_reg[30]),
        .I1(current_rate_5_reg[31]),
        .O(\and_ln58_10_reg_2270[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_7 
       (.I0(current_factor_5_reg[31]),
        .I1(current_factor_5_reg[30]),
        .O(\and_ln58_10_reg_2270[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_8 
       (.I0(current_factor_5_reg[29]),
        .I1(current_factor_5_reg[28]),
        .O(\and_ln58_10_reg_2270[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_10_reg_2270[0]_i_9 
       (.I0(current_factor_5_reg[27]),
        .I1(current_factor_5_reg[26]),
        .O(\and_ln58_10_reg_2270[0]_i_9_n_0 ));
  FDRE \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_10_reg_2270),
        .Q(and_ln58_10_reg_2270_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_10_reg_2270_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_10_fu_1784_p2),
        .Q(and_ln58_10_reg_2270),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_10_reg_2270_reg[0]_i_11_n_0 ,\and_ln58_10_reg_2270_reg[0]_i_11_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_11_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_10_reg_2270[0]_i_21_n_0 ,\and_ln58_10_reg_2270[0]_i_22_n_0 ,\and_ln58_10_reg_2270[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_24_n_0 ,\and_ln58_10_reg_2270[0]_i_25_n_0 ,\and_ln58_10_reg_2270[0]_i_26_n_0 ,\and_ln58_10_reg_2270[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_16 
       (.CI(\and_ln58_10_reg_2270_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_10_reg_2270_reg[0]_i_16_n_0 ,\and_ln58_10_reg_2270_reg[0]_i_16_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_16_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_29_n_0 ,\and_ln58_10_reg_2270[0]_i_30_n_0 ,\and_ln58_10_reg_2270[0]_i_31_n_0 ,\and_ln58_10_reg_2270[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_2 
       (.CI(\and_ln58_10_reg_2270_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_10_reg_2270_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_20_fu_1768_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_5_reg[31]}),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_10_reg_2270[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_10_reg_2270_reg[0]_i_28_n_0 ,\and_ln58_10_reg_2270_reg[0]_i_28_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_28_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_10_reg_2270[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_34_n_0 ,\and_ln58_10_reg_2270[0]_i_35_n_0 ,\and_ln58_10_reg_2270[0]_i_36_n_0 ,\and_ln58_10_reg_2270[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_3 
       (.CI(\and_ln58_10_reg_2270_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_21_fu_1778_p2,\and_ln58_10_reg_2270_reg[0]_i_3_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_3_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_5_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_7_n_0 ,\and_ln58_10_reg_2270[0]_i_8_n_0 ,\and_ln58_10_reg_2270[0]_i_9_n_0 ,\and_ln58_10_reg_2270[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_4 
       (.CI(\and_ln58_10_reg_2270_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_10_reg_2270_reg[0]_i_4_n_0 ,\and_ln58_10_reg_2270_reg[0]_i_4_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_4_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_12_n_0 ,\and_ln58_10_reg_2270[0]_i_13_n_0 ,\and_ln58_10_reg_2270[0]_i_14_n_0 ,\and_ln58_10_reg_2270[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_10_reg_2270_reg[0]_i_6 
       (.CI(\and_ln58_10_reg_2270_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_10_reg_2270_reg[0]_i_6_n_0 ,\and_ln58_10_reg_2270_reg[0]_i_6_n_1 ,\and_ln58_10_reg_2270_reg[0]_i_6_n_2 ,\and_ln58_10_reg_2270_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_10_reg_2270_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_10_reg_2270[0]_i_17_n_0 ,\and_ln58_10_reg_2270[0]_i_18_n_0 ,\and_ln58_10_reg_2270[0]_i_19_n_0 ,\and_ln58_10_reg_2270[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_10 
       (.I0(current_factor_7_reg[31]),
        .I1(current_factor_7_reg[30]),
        .O(\and_ln58_11_reg_2287[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_11 
       (.I0(current_factor_7_reg[29]),
        .I1(current_factor_7_reg[28]),
        .O(\and_ln58_11_reg_2287[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_12 
       (.I0(current_factor_7_reg[27]),
        .I1(current_factor_7_reg[26]),
        .O(\and_ln58_11_reg_2287[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_13 
       (.I0(current_factor_7_reg[24]),
        .I1(current_factor_7_reg[25]),
        .O(\and_ln58_11_reg_2287[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_15 
       (.I0(current_rate_7_reg[29]),
        .I1(current_rate_7_reg[28]),
        .O(\and_ln58_11_reg_2287[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_16 
       (.I0(current_rate_7_reg[27]),
        .I1(current_rate_7_reg[26]),
        .O(\and_ln58_11_reg_2287[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_17 
       (.I0(current_rate_7_reg[25]),
        .I1(current_rate_7_reg[24]),
        .O(\and_ln58_11_reg_2287[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_18 
       (.I0(current_rate_7_reg[23]),
        .I1(current_rate_7_reg[22]),
        .O(\and_ln58_11_reg_2287[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_11_reg_2287[0]_i_2 
       (.I0(icmp_ln58_22_fu_1873_p2),
        .I1(icmp_ln58_23_fu_1883_p2),
        .O(and_ln58_11_fu_1889_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_20 
       (.I0(current_factor_7_reg[23]),
        .I1(current_factor_7_reg[22]),
        .O(\and_ln58_11_reg_2287[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_21 
       (.I0(current_factor_7_reg[21]),
        .I1(current_factor_7_reg[20]),
        .O(\and_ln58_11_reg_2287[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_22 
       (.I0(current_factor_7_reg[18]),
        .I1(current_factor_7_reg[19]),
        .O(\and_ln58_11_reg_2287[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_23 
       (.I0(current_factor_7_reg[17]),
        .I1(current_factor_7_reg[16]),
        .O(\and_ln58_11_reg_2287[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_24 
       (.I0(current_rate_7_reg[18]),
        .I1(current_rate_7_reg[19]),
        .O(\and_ln58_11_reg_2287[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_11_reg_2287[0]_i_25 
       (.I0(current_rate_7_reg[17]),
        .O(\and_ln58_11_reg_2287[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_26 
       (.I0(current_rate_7_reg[14]),
        .I1(current_rate_7_reg[15]),
        .O(\and_ln58_11_reg_2287[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_27 
       (.I0(current_rate_7_reg[21]),
        .I1(current_rate_7_reg[20]),
        .O(\and_ln58_11_reg_2287[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_11_reg_2287[0]_i_28 
       (.I0(current_rate_7_reg[18]),
        .I1(current_rate_7_reg[19]),
        .O(\and_ln58_11_reg_2287[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_11_reg_2287[0]_i_29 
       (.I0(current_rate_7_reg[17]),
        .I1(current_rate_7_reg[16]),
        .O(\and_ln58_11_reg_2287[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_11_reg_2287[0]_i_30 
       (.I0(current_rate_7_reg[14]),
        .I1(current_rate_7_reg[15]),
        .O(\and_ln58_11_reg_2287[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_32 
       (.I0(current_factor_7_reg[15]),
        .I1(current_factor_7_reg[14]),
        .O(\and_ln58_11_reg_2287[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_33 
       (.I0(current_factor_7_reg[12]),
        .I1(current_factor_7_reg[13]),
        .O(\and_ln58_11_reg_2287[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_34 
       (.I0(current_factor_7_reg[11]),
        .I1(current_factor_7_reg[10]),
        .O(\and_ln58_11_reg_2287[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_35 
       (.I0(current_factor_7_reg[9]),
        .I1(current_factor_7_reg[8]),
        .O(\and_ln58_11_reg_2287[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_36 
       (.I0(current_factor_7_reg[0]),
        .I1(current_factor_7_reg[1]),
        .O(\and_ln58_11_reg_2287[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_37 
       (.I0(current_factor_7_reg[6]),
        .I1(current_factor_7_reg[7]),
        .O(\and_ln58_11_reg_2287[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_38 
       (.I0(current_factor_7_reg[5]),
        .I1(current_factor_7_reg[4]),
        .O(\and_ln58_11_reg_2287[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_39 
       (.I0(current_factor_7_reg[3]),
        .I1(current_factor_7_reg[2]),
        .O(\and_ln58_11_reg_2287[0]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_11_reg_2287[0]_i_40 
       (.I0(current_factor_7_reg[0]),
        .I1(current_factor_7_reg[1]),
        .O(\and_ln58_11_reg_2287[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_11_reg_2287[0]_i_8 
       (.I0(current_rate_7_reg[30]),
        .I1(current_rate_7_reg[31]),
        .O(\and_ln58_11_reg_2287[0]_i_8_n_0 ));
  FDRE \and_ln58_11_reg_2287_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_11_reg_2287),
        .Q(and_ln58_11_reg_2287_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_11_reg_2287_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_11_fu_1889_p2),
        .Q(and_ln58_11_reg_2287),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\and_ln58_11_reg_2287_reg[0]_i_14_n_0 ,\and_ln58_11_reg_2287_reg[0]_i_14_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_14_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_11_reg_2287[0]_i_24_n_0 ,\and_ln58_11_reg_2287[0]_i_25_n_0 ,\and_ln58_11_reg_2287[0]_i_26_n_0 }),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_27_n_0 ,\and_ln58_11_reg_2287[0]_i_28_n_0 ,\and_ln58_11_reg_2287[0]_i_29_n_0 ,\and_ln58_11_reg_2287[0]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_19 
       (.CI(\and_ln58_11_reg_2287_reg[0]_i_31_n_0 ),
        .CO({\and_ln58_11_reg_2287_reg[0]_i_19_n_0 ,\and_ln58_11_reg_2287_reg[0]_i_19_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_19_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_32_n_0 ,\and_ln58_11_reg_2287[0]_i_33_n_0 ,\and_ln58_11_reg_2287[0]_i_34_n_0 ,\and_ln58_11_reg_2287[0]_i_35_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_31 
       (.CI(1'b0),
        .CO({\and_ln58_11_reg_2287_reg[0]_i_31_n_0 ,\and_ln58_11_reg_2287_reg[0]_i_31_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_31_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_11_reg_2287[0]_i_36_n_0 }),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_37_n_0 ,\and_ln58_11_reg_2287[0]_i_38_n_0 ,\and_ln58_11_reg_2287[0]_i_39_n_0 ,\and_ln58_11_reg_2287[0]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_4 
       (.CI(\and_ln58_11_reg_2287_reg[0]_i_7_n_0 ),
        .CO({\NLW_and_ln58_11_reg_2287_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln58_22_fu_1873_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_7_reg[31]}),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_11_reg_2287[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_5 
       (.CI(\and_ln58_11_reg_2287_reg[0]_i_9_n_0 ),
        .CO({icmp_ln58_23_fu_1883_p2,\and_ln58_11_reg_2287_reg[0]_i_5_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_5_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_7_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_10_n_0 ,\and_ln58_11_reg_2287[0]_i_11_n_0 ,\and_ln58_11_reg_2287[0]_i_12_n_0 ,\and_ln58_11_reg_2287[0]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_7 
       (.CI(\and_ln58_11_reg_2287_reg[0]_i_14_n_0 ),
        .CO({\and_ln58_11_reg_2287_reg[0]_i_7_n_0 ,\and_ln58_11_reg_2287_reg[0]_i_7_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_7_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_15_n_0 ,\and_ln58_11_reg_2287[0]_i_16_n_0 ,\and_ln58_11_reg_2287[0]_i_17_n_0 ,\and_ln58_11_reg_2287[0]_i_18_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_11_reg_2287_reg[0]_i_9 
       (.CI(\and_ln58_11_reg_2287_reg[0]_i_19_n_0 ),
        .CO({\and_ln58_11_reg_2287_reg[0]_i_9_n_0 ,\and_ln58_11_reg_2287_reg[0]_i_9_n_1 ,\and_ln58_11_reg_2287_reg[0]_i_9_n_2 ,\and_ln58_11_reg_2287_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_11_reg_2287_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\and_ln58_11_reg_2287[0]_i_20_n_0 ,\and_ln58_11_reg_2287[0]_i_21_n_0 ,\and_ln58_11_reg_2287[0]_i_22_n_0 ,\and_ln58_11_reg_2287[0]_i_23_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_1_reg_2117[0]_i_1 
       (.I0(icmp_ln58_2_fu_823_p2),
        .I1(icmp_ln58_3_fu_833_p2),
        .O(and_ln58_1_fu_839_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_10 
       (.I0(current_factor_9_reg[24]),
        .I1(current_factor_9_reg[25]),
        .O(\and_ln58_1_reg_2117[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_12 
       (.I0(current_rate_9_reg[29]),
        .I1(current_rate_9_reg[28]),
        .O(\and_ln58_1_reg_2117[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_13 
       (.I0(current_rate_9_reg[27]),
        .I1(current_rate_9_reg[26]),
        .O(\and_ln58_1_reg_2117[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_14 
       (.I0(current_rate_9_reg[25]),
        .I1(current_rate_9_reg[24]),
        .O(\and_ln58_1_reg_2117[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_15 
       (.I0(current_rate_9_reg[23]),
        .I1(current_rate_9_reg[22]),
        .O(\and_ln58_1_reg_2117[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_17 
       (.I0(current_factor_9_reg[23]),
        .I1(current_factor_9_reg[22]),
        .O(\and_ln58_1_reg_2117[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_18 
       (.I0(current_factor_9_reg[21]),
        .I1(current_factor_9_reg[20]),
        .O(\and_ln58_1_reg_2117[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_19 
       (.I0(current_factor_9_reg[18]),
        .I1(current_factor_9_reg[19]),
        .O(\and_ln58_1_reg_2117[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_20 
       (.I0(current_factor_9_reg[17]),
        .I1(current_factor_9_reg[16]),
        .O(\and_ln58_1_reg_2117[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_21 
       (.I0(current_rate_9_reg[18]),
        .I1(current_rate_9_reg[19]),
        .O(\and_ln58_1_reg_2117[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_1_reg_2117[0]_i_22 
       (.I0(current_rate_9_reg[17]),
        .O(\and_ln58_1_reg_2117[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_23 
       (.I0(current_rate_9_reg[14]),
        .I1(current_rate_9_reg[15]),
        .O(\and_ln58_1_reg_2117[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_24 
       (.I0(current_rate_9_reg[21]),
        .I1(current_rate_9_reg[20]),
        .O(\and_ln58_1_reg_2117[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_1_reg_2117[0]_i_25 
       (.I0(current_rate_9_reg[18]),
        .I1(current_rate_9_reg[19]),
        .O(\and_ln58_1_reg_2117[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_1_reg_2117[0]_i_26 
       (.I0(current_rate_9_reg[17]),
        .I1(current_rate_9_reg[16]),
        .O(\and_ln58_1_reg_2117[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_1_reg_2117[0]_i_27 
       (.I0(current_rate_9_reg[14]),
        .I1(current_rate_9_reg[15]),
        .O(\and_ln58_1_reg_2117[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_29 
       (.I0(current_factor_9_reg[15]),
        .I1(current_factor_9_reg[14]),
        .O(\and_ln58_1_reg_2117[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_30 
       (.I0(current_factor_9_reg[12]),
        .I1(current_factor_9_reg[13]),
        .O(\and_ln58_1_reg_2117[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_31 
       (.I0(current_factor_9_reg[11]),
        .I1(current_factor_9_reg[10]),
        .O(\and_ln58_1_reg_2117[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_32 
       (.I0(current_factor_9_reg[9]),
        .I1(current_factor_9_reg[8]),
        .O(\and_ln58_1_reg_2117[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_33 
       (.I0(current_factor_9_reg[0]),
        .I1(current_factor_9_reg[1]),
        .O(\and_ln58_1_reg_2117[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_34 
       (.I0(current_factor_9_reg[6]),
        .I1(current_factor_9_reg[7]),
        .O(\and_ln58_1_reg_2117[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_35 
       (.I0(current_factor_9_reg[5]),
        .I1(current_factor_9_reg[4]),
        .O(\and_ln58_1_reg_2117[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_36 
       (.I0(current_factor_9_reg[3]),
        .I1(current_factor_9_reg[2]),
        .O(\and_ln58_1_reg_2117[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_1_reg_2117[0]_i_37 
       (.I0(current_factor_9_reg[0]),
        .I1(current_factor_9_reg[1]),
        .O(\and_ln58_1_reg_2117[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_5 
       (.I0(current_rate_9_reg[30]),
        .I1(current_rate_9_reg[31]),
        .O(\and_ln58_1_reg_2117[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_7 
       (.I0(current_factor_9_reg[31]),
        .I1(current_factor_9_reg[30]),
        .O(\and_ln58_1_reg_2117[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_8 
       (.I0(current_factor_9_reg[29]),
        .I1(current_factor_9_reg[28]),
        .O(\and_ln58_1_reg_2117[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_1_reg_2117[0]_i_9 
       (.I0(current_factor_9_reg[27]),
        .I1(current_factor_9_reg[26]),
        .O(\and_ln58_1_reg_2117[0]_i_9_n_0 ));
  FDRE \and_ln58_1_reg_2117_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_1_fu_839_p2),
        .Q(and_ln58_1_reg_2117),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_1_reg_2117_reg[0]_i_11_n_0 ,\and_ln58_1_reg_2117_reg[0]_i_11_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_11_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_1_reg_2117[0]_i_21_n_0 ,\and_ln58_1_reg_2117[0]_i_22_n_0 ,\and_ln58_1_reg_2117[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_24_n_0 ,\and_ln58_1_reg_2117[0]_i_25_n_0 ,\and_ln58_1_reg_2117[0]_i_26_n_0 ,\and_ln58_1_reg_2117[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_16 
       (.CI(\and_ln58_1_reg_2117_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_1_reg_2117_reg[0]_i_16_n_0 ,\and_ln58_1_reg_2117_reg[0]_i_16_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_16_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_29_n_0 ,\and_ln58_1_reg_2117[0]_i_30_n_0 ,\and_ln58_1_reg_2117[0]_i_31_n_0 ,\and_ln58_1_reg_2117[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_2 
       (.CI(\and_ln58_1_reg_2117_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_1_reg_2117_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_2_fu_823_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_9_reg[31]}),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_1_reg_2117[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_1_reg_2117_reg[0]_i_28_n_0 ,\and_ln58_1_reg_2117_reg[0]_i_28_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_28_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_1_reg_2117[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_34_n_0 ,\and_ln58_1_reg_2117[0]_i_35_n_0 ,\and_ln58_1_reg_2117[0]_i_36_n_0 ,\and_ln58_1_reg_2117[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_3 
       (.CI(\and_ln58_1_reg_2117_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_3_fu_833_p2,\and_ln58_1_reg_2117_reg[0]_i_3_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_3_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_9_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_7_n_0 ,\and_ln58_1_reg_2117[0]_i_8_n_0 ,\and_ln58_1_reg_2117[0]_i_9_n_0 ,\and_ln58_1_reg_2117[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_4 
       (.CI(\and_ln58_1_reg_2117_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_1_reg_2117_reg[0]_i_4_n_0 ,\and_ln58_1_reg_2117_reg[0]_i_4_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_4_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_12_n_0 ,\and_ln58_1_reg_2117[0]_i_13_n_0 ,\and_ln58_1_reg_2117[0]_i_14_n_0 ,\and_ln58_1_reg_2117[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_1_reg_2117_reg[0]_i_6 
       (.CI(\and_ln58_1_reg_2117_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_1_reg_2117_reg[0]_i_6_n_0 ,\and_ln58_1_reg_2117_reg[0]_i_6_n_1 ,\and_ln58_1_reg_2117_reg[0]_i_6_n_2 ,\and_ln58_1_reg_2117_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_1_reg_2117_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_1_reg_2117[0]_i_17_n_0 ,\and_ln58_1_reg_2117[0]_i_18_n_0 ,\and_ln58_1_reg_2117[0]_i_19_n_0 ,\and_ln58_1_reg_2117[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_2_reg_2134[0]_i_1 
       (.I0(icmp_ln58_4_fu_928_p2),
        .I1(icmp_ln58_5_fu_938_p2),
        .O(and_ln58_2_fu_944_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_10 
       (.I0(current_factor_6_reg[24]),
        .I1(current_factor_6_reg[25]),
        .O(\and_ln58_2_reg_2134[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_12 
       (.I0(current_rate_6_reg[29]),
        .I1(current_rate_6_reg[28]),
        .O(\and_ln58_2_reg_2134[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_13 
       (.I0(current_rate_6_reg[27]),
        .I1(current_rate_6_reg[26]),
        .O(\and_ln58_2_reg_2134[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_14 
       (.I0(current_rate_6_reg[25]),
        .I1(current_rate_6_reg[24]),
        .O(\and_ln58_2_reg_2134[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_15 
       (.I0(current_rate_6_reg[23]),
        .I1(current_rate_6_reg[22]),
        .O(\and_ln58_2_reg_2134[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_17 
       (.I0(current_factor_6_reg[23]),
        .I1(current_factor_6_reg[22]),
        .O(\and_ln58_2_reg_2134[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_18 
       (.I0(current_factor_6_reg[21]),
        .I1(current_factor_6_reg[20]),
        .O(\and_ln58_2_reg_2134[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_19 
       (.I0(current_factor_6_reg[18]),
        .I1(current_factor_6_reg[19]),
        .O(\and_ln58_2_reg_2134[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_20 
       (.I0(current_factor_6_reg[17]),
        .I1(current_factor_6_reg[16]),
        .O(\and_ln58_2_reg_2134[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_21 
       (.I0(current_rate_6_reg[18]),
        .I1(current_rate_6_reg[19]),
        .O(\and_ln58_2_reg_2134[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_2_reg_2134[0]_i_22 
       (.I0(current_rate_6_reg[17]),
        .O(\and_ln58_2_reg_2134[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_23 
       (.I0(current_rate_6_reg[14]),
        .I1(current_rate_6_reg[15]),
        .O(\and_ln58_2_reg_2134[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_24 
       (.I0(current_rate_6_reg[21]),
        .I1(current_rate_6_reg[20]),
        .O(\and_ln58_2_reg_2134[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_2_reg_2134[0]_i_25 
       (.I0(current_rate_6_reg[18]),
        .I1(current_rate_6_reg[19]),
        .O(\and_ln58_2_reg_2134[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_2_reg_2134[0]_i_26 
       (.I0(current_rate_6_reg[17]),
        .I1(current_rate_6_reg[16]),
        .O(\and_ln58_2_reg_2134[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_2_reg_2134[0]_i_27 
       (.I0(current_rate_6_reg[14]),
        .I1(current_rate_6_reg[15]),
        .O(\and_ln58_2_reg_2134[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_29 
       (.I0(current_factor_6_reg[15]),
        .I1(current_factor_6_reg[14]),
        .O(\and_ln58_2_reg_2134[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_30 
       (.I0(current_factor_6_reg[12]),
        .I1(current_factor_6_reg[13]),
        .O(\and_ln58_2_reg_2134[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_31 
       (.I0(current_factor_6_reg[11]),
        .I1(current_factor_6_reg[10]),
        .O(\and_ln58_2_reg_2134[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_32 
       (.I0(current_factor_6_reg[9]),
        .I1(current_factor_6_reg[8]),
        .O(\and_ln58_2_reg_2134[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_33 
       (.I0(current_factor_6_reg[0]),
        .I1(current_factor_6_reg[1]),
        .O(\and_ln58_2_reg_2134[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_34 
       (.I0(current_factor_6_reg[6]),
        .I1(current_factor_6_reg[7]),
        .O(\and_ln58_2_reg_2134[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_35 
       (.I0(current_factor_6_reg[5]),
        .I1(current_factor_6_reg[4]),
        .O(\and_ln58_2_reg_2134[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_36 
       (.I0(current_factor_6_reg[3]),
        .I1(current_factor_6_reg[2]),
        .O(\and_ln58_2_reg_2134[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_2_reg_2134[0]_i_37 
       (.I0(current_factor_6_reg[0]),
        .I1(current_factor_6_reg[1]),
        .O(\and_ln58_2_reg_2134[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_5 
       (.I0(current_rate_6_reg[30]),
        .I1(current_rate_6_reg[31]),
        .O(\and_ln58_2_reg_2134[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_7 
       (.I0(current_factor_6_reg[31]),
        .I1(current_factor_6_reg[30]),
        .O(\and_ln58_2_reg_2134[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_8 
       (.I0(current_factor_6_reg[29]),
        .I1(current_factor_6_reg[28]),
        .O(\and_ln58_2_reg_2134[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_2_reg_2134[0]_i_9 
       (.I0(current_factor_6_reg[27]),
        .I1(current_factor_6_reg[26]),
        .O(\and_ln58_2_reg_2134[0]_i_9_n_0 ));
  FDRE \and_ln58_2_reg_2134_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_2_fu_944_p2),
        .Q(and_ln58_2_reg_2134),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_2_reg_2134_reg[0]_i_11_n_0 ,\and_ln58_2_reg_2134_reg[0]_i_11_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_11_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_2_reg_2134[0]_i_21_n_0 ,\and_ln58_2_reg_2134[0]_i_22_n_0 ,\and_ln58_2_reg_2134[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_24_n_0 ,\and_ln58_2_reg_2134[0]_i_25_n_0 ,\and_ln58_2_reg_2134[0]_i_26_n_0 ,\and_ln58_2_reg_2134[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_16 
       (.CI(\and_ln58_2_reg_2134_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_2_reg_2134_reg[0]_i_16_n_0 ,\and_ln58_2_reg_2134_reg[0]_i_16_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_16_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_29_n_0 ,\and_ln58_2_reg_2134[0]_i_30_n_0 ,\and_ln58_2_reg_2134[0]_i_31_n_0 ,\and_ln58_2_reg_2134[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_2 
       (.CI(\and_ln58_2_reg_2134_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_2_reg_2134_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_4_fu_928_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_6_reg[31]}),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_2_reg_2134[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_2_reg_2134_reg[0]_i_28_n_0 ,\and_ln58_2_reg_2134_reg[0]_i_28_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_28_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_2_reg_2134[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_34_n_0 ,\and_ln58_2_reg_2134[0]_i_35_n_0 ,\and_ln58_2_reg_2134[0]_i_36_n_0 ,\and_ln58_2_reg_2134[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_3 
       (.CI(\and_ln58_2_reg_2134_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_5_fu_938_p2,\and_ln58_2_reg_2134_reg[0]_i_3_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_3_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_6_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_7_n_0 ,\and_ln58_2_reg_2134[0]_i_8_n_0 ,\and_ln58_2_reg_2134[0]_i_9_n_0 ,\and_ln58_2_reg_2134[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_4 
       (.CI(\and_ln58_2_reg_2134_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_2_reg_2134_reg[0]_i_4_n_0 ,\and_ln58_2_reg_2134_reg[0]_i_4_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_4_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_12_n_0 ,\and_ln58_2_reg_2134[0]_i_13_n_0 ,\and_ln58_2_reg_2134[0]_i_14_n_0 ,\and_ln58_2_reg_2134[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_2_reg_2134_reg[0]_i_6 
       (.CI(\and_ln58_2_reg_2134_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_2_reg_2134_reg[0]_i_6_n_0 ,\and_ln58_2_reg_2134_reg[0]_i_6_n_1 ,\and_ln58_2_reg_2134_reg[0]_i_6_n_2 ,\and_ln58_2_reg_2134_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_2_reg_2134_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_2_reg_2134[0]_i_17_n_0 ,\and_ln58_2_reg_2134[0]_i_18_n_0 ,\and_ln58_2_reg_2134[0]_i_19_n_0 ,\and_ln58_2_reg_2134[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_3_reg_2151[0]_i_1 
       (.I0(icmp_ln58_6_fu_1033_p2),
        .I1(icmp_ln58_7_fu_1043_p2),
        .O(and_ln58_3_fu_1049_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_10 
       (.I0(current_factor_2_reg[24]),
        .I1(current_factor_2_reg[25]),
        .O(\and_ln58_3_reg_2151[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_12 
       (.I0(current_rate_2_reg[29]),
        .I1(current_rate_2_reg[28]),
        .O(\and_ln58_3_reg_2151[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_13 
       (.I0(current_rate_2_reg[27]),
        .I1(current_rate_2_reg[26]),
        .O(\and_ln58_3_reg_2151[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_14 
       (.I0(current_rate_2_reg[25]),
        .I1(current_rate_2_reg[24]),
        .O(\and_ln58_3_reg_2151[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_15 
       (.I0(current_rate_2_reg[23]),
        .I1(current_rate_2_reg[22]),
        .O(\and_ln58_3_reg_2151[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_17 
       (.I0(current_factor_2_reg[23]),
        .I1(current_factor_2_reg[22]),
        .O(\and_ln58_3_reg_2151[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_18 
       (.I0(current_factor_2_reg[21]),
        .I1(current_factor_2_reg[20]),
        .O(\and_ln58_3_reg_2151[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_19 
       (.I0(current_factor_2_reg[18]),
        .I1(current_factor_2_reg[19]),
        .O(\and_ln58_3_reg_2151[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_20 
       (.I0(current_factor_2_reg[17]),
        .I1(current_factor_2_reg[16]),
        .O(\and_ln58_3_reg_2151[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_21 
       (.I0(current_rate_2_reg[18]),
        .I1(current_rate_2_reg[19]),
        .O(\and_ln58_3_reg_2151[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_3_reg_2151[0]_i_22 
       (.I0(current_rate_2_reg[17]),
        .O(\and_ln58_3_reg_2151[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_23 
       (.I0(current_rate_2_reg[14]),
        .I1(current_rate_2_reg[15]),
        .O(\and_ln58_3_reg_2151[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_24 
       (.I0(current_rate_2_reg[21]),
        .I1(current_rate_2_reg[20]),
        .O(\and_ln58_3_reg_2151[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_3_reg_2151[0]_i_25 
       (.I0(current_rate_2_reg[18]),
        .I1(current_rate_2_reg[19]),
        .O(\and_ln58_3_reg_2151[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_3_reg_2151[0]_i_26 
       (.I0(current_rate_2_reg[17]),
        .I1(current_rate_2_reg[16]),
        .O(\and_ln58_3_reg_2151[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_3_reg_2151[0]_i_27 
       (.I0(current_rate_2_reg[14]),
        .I1(current_rate_2_reg[15]),
        .O(\and_ln58_3_reg_2151[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_29 
       (.I0(current_factor_2_reg[15]),
        .I1(current_factor_2_reg[14]),
        .O(\and_ln58_3_reg_2151[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_30 
       (.I0(current_factor_2_reg[12]),
        .I1(current_factor_2_reg[13]),
        .O(\and_ln58_3_reg_2151[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_31 
       (.I0(current_factor_2_reg[11]),
        .I1(current_factor_2_reg[10]),
        .O(\and_ln58_3_reg_2151[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_32 
       (.I0(current_factor_2_reg[9]),
        .I1(current_factor_2_reg[8]),
        .O(\and_ln58_3_reg_2151[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_33 
       (.I0(current_factor_2_reg[0]),
        .I1(current_factor_2_reg[1]),
        .O(\and_ln58_3_reg_2151[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_34 
       (.I0(current_factor_2_reg[6]),
        .I1(current_factor_2_reg[7]),
        .O(\and_ln58_3_reg_2151[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_35 
       (.I0(current_factor_2_reg[5]),
        .I1(current_factor_2_reg[4]),
        .O(\and_ln58_3_reg_2151[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_36 
       (.I0(current_factor_2_reg[3]),
        .I1(current_factor_2_reg[2]),
        .O(\and_ln58_3_reg_2151[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_3_reg_2151[0]_i_37 
       (.I0(current_factor_2_reg[0]),
        .I1(current_factor_2_reg[1]),
        .O(\and_ln58_3_reg_2151[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_5 
       (.I0(current_rate_2_reg[30]),
        .I1(current_rate_2_reg[31]),
        .O(\and_ln58_3_reg_2151[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_7 
       (.I0(current_factor_2_reg[31]),
        .I1(current_factor_2_reg[30]),
        .O(\and_ln58_3_reg_2151[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_8 
       (.I0(current_factor_2_reg[29]),
        .I1(current_factor_2_reg[28]),
        .O(\and_ln58_3_reg_2151[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_3_reg_2151[0]_i_9 
       (.I0(current_factor_2_reg[27]),
        .I1(current_factor_2_reg[26]),
        .O(\and_ln58_3_reg_2151[0]_i_9_n_0 ));
  FDRE \and_ln58_3_reg_2151_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_3_fu_1049_p2),
        .Q(and_ln58_3_reg_2151),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_3_reg_2151_reg[0]_i_11_n_0 ,\and_ln58_3_reg_2151_reg[0]_i_11_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_11_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_3_reg_2151[0]_i_21_n_0 ,\and_ln58_3_reg_2151[0]_i_22_n_0 ,\and_ln58_3_reg_2151[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_24_n_0 ,\and_ln58_3_reg_2151[0]_i_25_n_0 ,\and_ln58_3_reg_2151[0]_i_26_n_0 ,\and_ln58_3_reg_2151[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_16 
       (.CI(\and_ln58_3_reg_2151_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_3_reg_2151_reg[0]_i_16_n_0 ,\and_ln58_3_reg_2151_reg[0]_i_16_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_16_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_29_n_0 ,\and_ln58_3_reg_2151[0]_i_30_n_0 ,\and_ln58_3_reg_2151[0]_i_31_n_0 ,\and_ln58_3_reg_2151[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_2 
       (.CI(\and_ln58_3_reg_2151_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_3_reg_2151_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_6_fu_1033_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_2_reg[31]}),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_3_reg_2151[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_3_reg_2151_reg[0]_i_28_n_0 ,\and_ln58_3_reg_2151_reg[0]_i_28_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_28_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_3_reg_2151[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_34_n_0 ,\and_ln58_3_reg_2151[0]_i_35_n_0 ,\and_ln58_3_reg_2151[0]_i_36_n_0 ,\and_ln58_3_reg_2151[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_3 
       (.CI(\and_ln58_3_reg_2151_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_7_fu_1043_p2,\and_ln58_3_reg_2151_reg[0]_i_3_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_3_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_2_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_7_n_0 ,\and_ln58_3_reg_2151[0]_i_8_n_0 ,\and_ln58_3_reg_2151[0]_i_9_n_0 ,\and_ln58_3_reg_2151[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_4 
       (.CI(\and_ln58_3_reg_2151_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_3_reg_2151_reg[0]_i_4_n_0 ,\and_ln58_3_reg_2151_reg[0]_i_4_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_4_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_12_n_0 ,\and_ln58_3_reg_2151[0]_i_13_n_0 ,\and_ln58_3_reg_2151[0]_i_14_n_0 ,\and_ln58_3_reg_2151[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_3_reg_2151_reg[0]_i_6 
       (.CI(\and_ln58_3_reg_2151_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_3_reg_2151_reg[0]_i_6_n_0 ,\and_ln58_3_reg_2151_reg[0]_i_6_n_1 ,\and_ln58_3_reg_2151_reg[0]_i_6_n_2 ,\and_ln58_3_reg_2151_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_3_reg_2151_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_3_reg_2151[0]_i_17_n_0 ,\and_ln58_3_reg_2151[0]_i_18_n_0 ,\and_ln58_3_reg_2151[0]_i_19_n_0 ,\and_ln58_3_reg_2151[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_4_reg_2168[0]_i_1 
       (.I0(icmp_ln58_8_fu_1138_p2),
        .I1(icmp_ln58_9_fu_1148_p2),
        .O(and_ln58_4_fu_1154_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_10 
       (.I0(current_factor_4_reg[24]),
        .I1(current_factor_4_reg[25]),
        .O(\and_ln58_4_reg_2168[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_12 
       (.I0(current_rate_4_reg[29]),
        .I1(current_rate_4_reg[28]),
        .O(\and_ln58_4_reg_2168[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_13 
       (.I0(current_rate_4_reg[27]),
        .I1(current_rate_4_reg[26]),
        .O(\and_ln58_4_reg_2168[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_14 
       (.I0(current_rate_4_reg[25]),
        .I1(current_rate_4_reg[24]),
        .O(\and_ln58_4_reg_2168[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_15 
       (.I0(current_rate_4_reg[23]),
        .I1(current_rate_4_reg[22]),
        .O(\and_ln58_4_reg_2168[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_17 
       (.I0(current_factor_4_reg[23]),
        .I1(current_factor_4_reg[22]),
        .O(\and_ln58_4_reg_2168[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_18 
       (.I0(current_factor_4_reg[21]),
        .I1(current_factor_4_reg[20]),
        .O(\and_ln58_4_reg_2168[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_19 
       (.I0(current_factor_4_reg[18]),
        .I1(current_factor_4_reg[19]),
        .O(\and_ln58_4_reg_2168[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_20 
       (.I0(current_factor_4_reg[17]),
        .I1(current_factor_4_reg[16]),
        .O(\and_ln58_4_reg_2168[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_21 
       (.I0(current_rate_4_reg[18]),
        .I1(current_rate_4_reg[19]),
        .O(\and_ln58_4_reg_2168[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_4_reg_2168[0]_i_22 
       (.I0(current_rate_4_reg[17]),
        .O(\and_ln58_4_reg_2168[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_23 
       (.I0(current_rate_4_reg[14]),
        .I1(current_rate_4_reg[15]),
        .O(\and_ln58_4_reg_2168[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_24 
       (.I0(current_rate_4_reg[21]),
        .I1(current_rate_4_reg[20]),
        .O(\and_ln58_4_reg_2168[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_4_reg_2168[0]_i_25 
       (.I0(current_rate_4_reg[18]),
        .I1(current_rate_4_reg[19]),
        .O(\and_ln58_4_reg_2168[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_4_reg_2168[0]_i_26 
       (.I0(current_rate_4_reg[17]),
        .I1(current_rate_4_reg[16]),
        .O(\and_ln58_4_reg_2168[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_4_reg_2168[0]_i_27 
       (.I0(current_rate_4_reg[14]),
        .I1(current_rate_4_reg[15]),
        .O(\and_ln58_4_reg_2168[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_29 
       (.I0(current_factor_4_reg[15]),
        .I1(current_factor_4_reg[14]),
        .O(\and_ln58_4_reg_2168[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_30 
       (.I0(current_factor_4_reg[12]),
        .I1(current_factor_4_reg[13]),
        .O(\and_ln58_4_reg_2168[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_31 
       (.I0(current_factor_4_reg[11]),
        .I1(current_factor_4_reg[10]),
        .O(\and_ln58_4_reg_2168[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_32 
       (.I0(current_factor_4_reg[9]),
        .I1(current_factor_4_reg[8]),
        .O(\and_ln58_4_reg_2168[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_33 
       (.I0(current_factor_4_reg[0]),
        .I1(current_factor_4_reg[1]),
        .O(\and_ln58_4_reg_2168[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_34 
       (.I0(current_factor_4_reg[6]),
        .I1(current_factor_4_reg[7]),
        .O(\and_ln58_4_reg_2168[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_35 
       (.I0(current_factor_4_reg[5]),
        .I1(current_factor_4_reg[4]),
        .O(\and_ln58_4_reg_2168[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_36 
       (.I0(current_factor_4_reg[3]),
        .I1(current_factor_4_reg[2]),
        .O(\and_ln58_4_reg_2168[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_4_reg_2168[0]_i_37 
       (.I0(current_factor_4_reg[0]),
        .I1(current_factor_4_reg[1]),
        .O(\and_ln58_4_reg_2168[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_5 
       (.I0(current_rate_4_reg[30]),
        .I1(current_rate_4_reg[31]),
        .O(\and_ln58_4_reg_2168[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_7 
       (.I0(current_factor_4_reg[31]),
        .I1(current_factor_4_reg[30]),
        .O(\and_ln58_4_reg_2168[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_8 
       (.I0(current_factor_4_reg[29]),
        .I1(current_factor_4_reg[28]),
        .O(\and_ln58_4_reg_2168[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_4_reg_2168[0]_i_9 
       (.I0(current_factor_4_reg[27]),
        .I1(current_factor_4_reg[26]),
        .O(\and_ln58_4_reg_2168[0]_i_9_n_0 ));
  FDRE \and_ln58_4_reg_2168_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_4_fu_1154_p2),
        .Q(and_ln58_4_reg_2168),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_4_reg_2168_reg[0]_i_11_n_0 ,\and_ln58_4_reg_2168_reg[0]_i_11_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_11_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_4_reg_2168[0]_i_21_n_0 ,\and_ln58_4_reg_2168[0]_i_22_n_0 ,\and_ln58_4_reg_2168[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_24_n_0 ,\and_ln58_4_reg_2168[0]_i_25_n_0 ,\and_ln58_4_reg_2168[0]_i_26_n_0 ,\and_ln58_4_reg_2168[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_16 
       (.CI(\and_ln58_4_reg_2168_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_4_reg_2168_reg[0]_i_16_n_0 ,\and_ln58_4_reg_2168_reg[0]_i_16_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_16_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_29_n_0 ,\and_ln58_4_reg_2168[0]_i_30_n_0 ,\and_ln58_4_reg_2168[0]_i_31_n_0 ,\and_ln58_4_reg_2168[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_2 
       (.CI(\and_ln58_4_reg_2168_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_4_reg_2168_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_8_fu_1138_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_4_reg[31]}),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_4_reg_2168[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_4_reg_2168_reg[0]_i_28_n_0 ,\and_ln58_4_reg_2168_reg[0]_i_28_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_28_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_4_reg_2168[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_34_n_0 ,\and_ln58_4_reg_2168[0]_i_35_n_0 ,\and_ln58_4_reg_2168[0]_i_36_n_0 ,\and_ln58_4_reg_2168[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_3 
       (.CI(\and_ln58_4_reg_2168_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_9_fu_1148_p2,\and_ln58_4_reg_2168_reg[0]_i_3_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_3_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_4_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_7_n_0 ,\and_ln58_4_reg_2168[0]_i_8_n_0 ,\and_ln58_4_reg_2168[0]_i_9_n_0 ,\and_ln58_4_reg_2168[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_4 
       (.CI(\and_ln58_4_reg_2168_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_4_reg_2168_reg[0]_i_4_n_0 ,\and_ln58_4_reg_2168_reg[0]_i_4_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_4_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_12_n_0 ,\and_ln58_4_reg_2168[0]_i_13_n_0 ,\and_ln58_4_reg_2168[0]_i_14_n_0 ,\and_ln58_4_reg_2168[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_4_reg_2168_reg[0]_i_6 
       (.CI(\and_ln58_4_reg_2168_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_4_reg_2168_reg[0]_i_6_n_0 ,\and_ln58_4_reg_2168_reg[0]_i_6_n_1 ,\and_ln58_4_reg_2168_reg[0]_i_6_n_2 ,\and_ln58_4_reg_2168_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_4_reg_2168_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_4_reg_2168[0]_i_17_n_0 ,\and_ln58_4_reg_2168[0]_i_18_n_0 ,\and_ln58_4_reg_2168[0]_i_19_n_0 ,\and_ln58_4_reg_2168[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_5_reg_2185[0]_i_1 
       (.I0(icmp_ln58_10_fu_1243_p2),
        .I1(icmp_ln58_11_fu_1253_p2),
        .O(and_ln58_5_fu_1259_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_10 
       (.I0(current_factor_3_reg[24]),
        .I1(current_factor_3_reg[25]),
        .O(\and_ln58_5_reg_2185[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_12 
       (.I0(current_rate_3_reg[29]),
        .I1(current_rate_3_reg[28]),
        .O(\and_ln58_5_reg_2185[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_13 
       (.I0(current_rate_3_reg[27]),
        .I1(current_rate_3_reg[26]),
        .O(\and_ln58_5_reg_2185[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_14 
       (.I0(current_rate_3_reg[25]),
        .I1(current_rate_3_reg[24]),
        .O(\and_ln58_5_reg_2185[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_15 
       (.I0(current_rate_3_reg[23]),
        .I1(current_rate_3_reg[22]),
        .O(\and_ln58_5_reg_2185[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_17 
       (.I0(current_factor_3_reg[23]),
        .I1(current_factor_3_reg[22]),
        .O(\and_ln58_5_reg_2185[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_18 
       (.I0(current_factor_3_reg[21]),
        .I1(current_factor_3_reg[20]),
        .O(\and_ln58_5_reg_2185[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_19 
       (.I0(current_factor_3_reg[18]),
        .I1(current_factor_3_reg[19]),
        .O(\and_ln58_5_reg_2185[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_20 
       (.I0(current_factor_3_reg[17]),
        .I1(current_factor_3_reg[16]),
        .O(\and_ln58_5_reg_2185[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_21 
       (.I0(current_rate_3_reg[18]),
        .I1(current_rate_3_reg[19]),
        .O(\and_ln58_5_reg_2185[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_5_reg_2185[0]_i_22 
       (.I0(current_rate_3_reg[17]),
        .O(\and_ln58_5_reg_2185[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_23 
       (.I0(current_rate_3_reg[14]),
        .I1(current_rate_3_reg[15]),
        .O(\and_ln58_5_reg_2185[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_24 
       (.I0(current_rate_3_reg[21]),
        .I1(current_rate_3_reg[20]),
        .O(\and_ln58_5_reg_2185[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_5_reg_2185[0]_i_25 
       (.I0(current_rate_3_reg[18]),
        .I1(current_rate_3_reg[19]),
        .O(\and_ln58_5_reg_2185[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_5_reg_2185[0]_i_26 
       (.I0(current_rate_3_reg[17]),
        .I1(current_rate_3_reg[16]),
        .O(\and_ln58_5_reg_2185[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_5_reg_2185[0]_i_27 
       (.I0(current_rate_3_reg[14]),
        .I1(current_rate_3_reg[15]),
        .O(\and_ln58_5_reg_2185[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_29 
       (.I0(current_factor_3_reg[15]),
        .I1(current_factor_3_reg[14]),
        .O(\and_ln58_5_reg_2185[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_30 
       (.I0(current_factor_3_reg[12]),
        .I1(current_factor_3_reg[13]),
        .O(\and_ln58_5_reg_2185[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_31 
       (.I0(current_factor_3_reg[11]),
        .I1(current_factor_3_reg[10]),
        .O(\and_ln58_5_reg_2185[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_32 
       (.I0(current_factor_3_reg[9]),
        .I1(current_factor_3_reg[8]),
        .O(\and_ln58_5_reg_2185[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_33 
       (.I0(current_factor_3_reg[0]),
        .I1(current_factor_3_reg[1]),
        .O(\and_ln58_5_reg_2185[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_34 
       (.I0(current_factor_3_reg[6]),
        .I1(current_factor_3_reg[7]),
        .O(\and_ln58_5_reg_2185[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_35 
       (.I0(current_factor_3_reg[5]),
        .I1(current_factor_3_reg[4]),
        .O(\and_ln58_5_reg_2185[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_36 
       (.I0(current_factor_3_reg[3]),
        .I1(current_factor_3_reg[2]),
        .O(\and_ln58_5_reg_2185[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_5_reg_2185[0]_i_37 
       (.I0(current_factor_3_reg[0]),
        .I1(current_factor_3_reg[1]),
        .O(\and_ln58_5_reg_2185[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_5 
       (.I0(current_rate_3_reg[30]),
        .I1(current_rate_3_reg[31]),
        .O(\and_ln58_5_reg_2185[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_7 
       (.I0(current_factor_3_reg[31]),
        .I1(current_factor_3_reg[30]),
        .O(\and_ln58_5_reg_2185[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_8 
       (.I0(current_factor_3_reg[29]),
        .I1(current_factor_3_reg[28]),
        .O(\and_ln58_5_reg_2185[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_5_reg_2185[0]_i_9 
       (.I0(current_factor_3_reg[27]),
        .I1(current_factor_3_reg[26]),
        .O(\and_ln58_5_reg_2185[0]_i_9_n_0 ));
  FDRE \and_ln58_5_reg_2185_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_5_fu_1259_p2),
        .Q(and_ln58_5_reg_2185),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_5_reg_2185_reg[0]_i_11_n_0 ,\and_ln58_5_reg_2185_reg[0]_i_11_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_11_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_5_reg_2185[0]_i_21_n_0 ,\and_ln58_5_reg_2185[0]_i_22_n_0 ,\and_ln58_5_reg_2185[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_24_n_0 ,\and_ln58_5_reg_2185[0]_i_25_n_0 ,\and_ln58_5_reg_2185[0]_i_26_n_0 ,\and_ln58_5_reg_2185[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_16 
       (.CI(\and_ln58_5_reg_2185_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_5_reg_2185_reg[0]_i_16_n_0 ,\and_ln58_5_reg_2185_reg[0]_i_16_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_16_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_29_n_0 ,\and_ln58_5_reg_2185[0]_i_30_n_0 ,\and_ln58_5_reg_2185[0]_i_31_n_0 ,\and_ln58_5_reg_2185[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_2 
       (.CI(\and_ln58_5_reg_2185_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_5_reg_2185_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_10_fu_1243_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_3_reg[31]}),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_5_reg_2185[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_5_reg_2185_reg[0]_i_28_n_0 ,\and_ln58_5_reg_2185_reg[0]_i_28_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_28_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_5_reg_2185[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_34_n_0 ,\and_ln58_5_reg_2185[0]_i_35_n_0 ,\and_ln58_5_reg_2185[0]_i_36_n_0 ,\and_ln58_5_reg_2185[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_3 
       (.CI(\and_ln58_5_reg_2185_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_11_fu_1253_p2,\and_ln58_5_reg_2185_reg[0]_i_3_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_3_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_3_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_7_n_0 ,\and_ln58_5_reg_2185[0]_i_8_n_0 ,\and_ln58_5_reg_2185[0]_i_9_n_0 ,\and_ln58_5_reg_2185[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_4 
       (.CI(\and_ln58_5_reg_2185_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_5_reg_2185_reg[0]_i_4_n_0 ,\and_ln58_5_reg_2185_reg[0]_i_4_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_4_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_12_n_0 ,\and_ln58_5_reg_2185[0]_i_13_n_0 ,\and_ln58_5_reg_2185[0]_i_14_n_0 ,\and_ln58_5_reg_2185[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_5_reg_2185_reg[0]_i_6 
       (.CI(\and_ln58_5_reg_2185_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_5_reg_2185_reg[0]_i_6_n_0 ,\and_ln58_5_reg_2185_reg[0]_i_6_n_1 ,\and_ln58_5_reg_2185_reg[0]_i_6_n_2 ,\and_ln58_5_reg_2185_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_5_reg_2185_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_5_reg_2185[0]_i_17_n_0 ,\and_ln58_5_reg_2185[0]_i_18_n_0 ,\and_ln58_5_reg_2185[0]_i_19_n_0 ,\and_ln58_5_reg_2185[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_6_reg_2202[0]_i_1 
       (.I0(icmp_ln58_12_fu_1348_p2),
        .I1(icmp_ln58_13_fu_1358_p2),
        .O(and_ln58_6_fu_1364_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_10 
       (.I0(current_factor_1_reg[24]),
        .I1(current_factor_1_reg[25]),
        .O(\and_ln58_6_reg_2202[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_12 
       (.I0(current_rate_1_reg[29]),
        .I1(current_rate_1_reg[28]),
        .O(\and_ln58_6_reg_2202[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_13 
       (.I0(current_rate_1_reg[27]),
        .I1(current_rate_1_reg[26]),
        .O(\and_ln58_6_reg_2202[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_14 
       (.I0(current_rate_1_reg[25]),
        .I1(current_rate_1_reg[24]),
        .O(\and_ln58_6_reg_2202[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_15 
       (.I0(current_rate_1_reg[23]),
        .I1(current_rate_1_reg[22]),
        .O(\and_ln58_6_reg_2202[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_17 
       (.I0(current_factor_1_reg[23]),
        .I1(current_factor_1_reg[22]),
        .O(\and_ln58_6_reg_2202[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_18 
       (.I0(current_factor_1_reg[21]),
        .I1(current_factor_1_reg[20]),
        .O(\and_ln58_6_reg_2202[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_19 
       (.I0(current_factor_1_reg[18]),
        .I1(current_factor_1_reg[19]),
        .O(\and_ln58_6_reg_2202[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_20 
       (.I0(current_factor_1_reg[17]),
        .I1(current_factor_1_reg[16]),
        .O(\and_ln58_6_reg_2202[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_21 
       (.I0(current_rate_1_reg[18]),
        .I1(current_rate_1_reg[19]),
        .O(\and_ln58_6_reg_2202[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_6_reg_2202[0]_i_22 
       (.I0(current_rate_1_reg[17]),
        .O(\and_ln58_6_reg_2202[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_23 
       (.I0(current_rate_1_reg[14]),
        .I1(current_rate_1_reg[15]),
        .O(\and_ln58_6_reg_2202[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_24 
       (.I0(current_rate_1_reg[21]),
        .I1(current_rate_1_reg[20]),
        .O(\and_ln58_6_reg_2202[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_6_reg_2202[0]_i_25 
       (.I0(current_rate_1_reg[18]),
        .I1(current_rate_1_reg[19]),
        .O(\and_ln58_6_reg_2202[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_6_reg_2202[0]_i_26 
       (.I0(current_rate_1_reg[17]),
        .I1(current_rate_1_reg[16]),
        .O(\and_ln58_6_reg_2202[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_6_reg_2202[0]_i_27 
       (.I0(current_rate_1_reg[14]),
        .I1(current_rate_1_reg[15]),
        .O(\and_ln58_6_reg_2202[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_29 
       (.I0(current_factor_1_reg[15]),
        .I1(current_factor_1_reg[14]),
        .O(\and_ln58_6_reg_2202[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_30 
       (.I0(current_factor_1_reg[12]),
        .I1(current_factor_1_reg[13]),
        .O(\and_ln58_6_reg_2202[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_31 
       (.I0(current_factor_1_reg[11]),
        .I1(current_factor_1_reg[10]),
        .O(\and_ln58_6_reg_2202[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_32 
       (.I0(current_factor_1_reg[9]),
        .I1(current_factor_1_reg[8]),
        .O(\and_ln58_6_reg_2202[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_33 
       (.I0(current_factor_1_reg[0]),
        .I1(current_factor_1_reg[1]),
        .O(\and_ln58_6_reg_2202[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_34 
       (.I0(current_factor_1_reg[6]),
        .I1(current_factor_1_reg[7]),
        .O(\and_ln58_6_reg_2202[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_35 
       (.I0(current_factor_1_reg[5]),
        .I1(current_factor_1_reg[4]),
        .O(\and_ln58_6_reg_2202[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_36 
       (.I0(current_factor_1_reg[3]),
        .I1(current_factor_1_reg[2]),
        .O(\and_ln58_6_reg_2202[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_6_reg_2202[0]_i_37 
       (.I0(current_factor_1_reg[0]),
        .I1(current_factor_1_reg[1]),
        .O(\and_ln58_6_reg_2202[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_5 
       (.I0(current_rate_1_reg[30]),
        .I1(current_rate_1_reg[31]),
        .O(\and_ln58_6_reg_2202[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_7 
       (.I0(current_factor_1_reg[31]),
        .I1(current_factor_1_reg[30]),
        .O(\and_ln58_6_reg_2202[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_8 
       (.I0(current_factor_1_reg[29]),
        .I1(current_factor_1_reg[28]),
        .O(\and_ln58_6_reg_2202[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_6_reg_2202[0]_i_9 
       (.I0(current_factor_1_reg[27]),
        .I1(current_factor_1_reg[26]),
        .O(\and_ln58_6_reg_2202[0]_i_9_n_0 ));
  FDRE \and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_6_reg_2202),
        .Q(and_ln58_6_reg_2202_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_6_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_6_fu_1364_p2),
        .Q(and_ln58_6_reg_2202),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_6_reg_2202_reg[0]_i_11_n_0 ,\and_ln58_6_reg_2202_reg[0]_i_11_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_11_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_6_reg_2202[0]_i_21_n_0 ,\and_ln58_6_reg_2202[0]_i_22_n_0 ,\and_ln58_6_reg_2202[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_24_n_0 ,\and_ln58_6_reg_2202[0]_i_25_n_0 ,\and_ln58_6_reg_2202[0]_i_26_n_0 ,\and_ln58_6_reg_2202[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_16 
       (.CI(\and_ln58_6_reg_2202_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_6_reg_2202_reg[0]_i_16_n_0 ,\and_ln58_6_reg_2202_reg[0]_i_16_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_16_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_29_n_0 ,\and_ln58_6_reg_2202[0]_i_30_n_0 ,\and_ln58_6_reg_2202[0]_i_31_n_0 ,\and_ln58_6_reg_2202[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_2 
       (.CI(\and_ln58_6_reg_2202_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_6_reg_2202_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_12_fu_1348_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_1_reg[31]}),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_6_reg_2202[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_6_reg_2202_reg[0]_i_28_n_0 ,\and_ln58_6_reg_2202_reg[0]_i_28_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_28_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_6_reg_2202[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_34_n_0 ,\and_ln58_6_reg_2202[0]_i_35_n_0 ,\and_ln58_6_reg_2202[0]_i_36_n_0 ,\and_ln58_6_reg_2202[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_3 
       (.CI(\and_ln58_6_reg_2202_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_13_fu_1358_p2,\and_ln58_6_reg_2202_reg[0]_i_3_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_3_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_1_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_7_n_0 ,\and_ln58_6_reg_2202[0]_i_8_n_0 ,\and_ln58_6_reg_2202[0]_i_9_n_0 ,\and_ln58_6_reg_2202[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_4 
       (.CI(\and_ln58_6_reg_2202_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_6_reg_2202_reg[0]_i_4_n_0 ,\and_ln58_6_reg_2202_reg[0]_i_4_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_4_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_12_n_0 ,\and_ln58_6_reg_2202[0]_i_13_n_0 ,\and_ln58_6_reg_2202[0]_i_14_n_0 ,\and_ln58_6_reg_2202[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_6_reg_2202_reg[0]_i_6 
       (.CI(\and_ln58_6_reg_2202_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_6_reg_2202_reg[0]_i_6_n_0 ,\and_ln58_6_reg_2202_reg[0]_i_6_n_1 ,\and_ln58_6_reg_2202_reg[0]_i_6_n_2 ,\and_ln58_6_reg_2202_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_6_reg_2202_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_6_reg_2202[0]_i_17_n_0 ,\and_ln58_6_reg_2202[0]_i_18_n_0 ,\and_ln58_6_reg_2202[0]_i_19_n_0 ,\and_ln58_6_reg_2202[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_7_reg_2219[0]_i_1 
       (.I0(icmp_ln58_14_fu_1453_p2),
        .I1(icmp_ln58_15_fu_1463_p2),
        .O(and_ln58_7_fu_1469_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_10 
       (.I0(current_factor_11_reg[24]),
        .I1(current_factor_11_reg[25]),
        .O(\and_ln58_7_reg_2219[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_12 
       (.I0(current_rate_11_reg[29]),
        .I1(current_rate_11_reg[28]),
        .O(\and_ln58_7_reg_2219[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_13 
       (.I0(current_rate_11_reg[27]),
        .I1(current_rate_11_reg[26]),
        .O(\and_ln58_7_reg_2219[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_14 
       (.I0(current_rate_11_reg[25]),
        .I1(current_rate_11_reg[24]),
        .O(\and_ln58_7_reg_2219[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_15 
       (.I0(current_rate_11_reg[23]),
        .I1(current_rate_11_reg[22]),
        .O(\and_ln58_7_reg_2219[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_17 
       (.I0(current_factor_11_reg[23]),
        .I1(current_factor_11_reg[22]),
        .O(\and_ln58_7_reg_2219[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_18 
       (.I0(current_factor_11_reg[21]),
        .I1(current_factor_11_reg[20]),
        .O(\and_ln58_7_reg_2219[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_19 
       (.I0(current_factor_11_reg[18]),
        .I1(current_factor_11_reg[19]),
        .O(\and_ln58_7_reg_2219[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_20 
       (.I0(current_factor_11_reg[17]),
        .I1(current_factor_11_reg[16]),
        .O(\and_ln58_7_reg_2219[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_21 
       (.I0(current_rate_11_reg[18]),
        .I1(current_rate_11_reg[19]),
        .O(\and_ln58_7_reg_2219[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_7_reg_2219[0]_i_22 
       (.I0(current_rate_11_reg[17]),
        .O(\and_ln58_7_reg_2219[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_23 
       (.I0(current_rate_11_reg[14]),
        .I1(current_rate_11_reg[15]),
        .O(\and_ln58_7_reg_2219[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_24 
       (.I0(current_rate_11_reg[21]),
        .I1(current_rate_11_reg[20]),
        .O(\and_ln58_7_reg_2219[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_7_reg_2219[0]_i_25 
       (.I0(current_rate_11_reg[18]),
        .I1(current_rate_11_reg[19]),
        .O(\and_ln58_7_reg_2219[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_7_reg_2219[0]_i_26 
       (.I0(current_rate_11_reg[17]),
        .I1(current_rate_11_reg[16]),
        .O(\and_ln58_7_reg_2219[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_7_reg_2219[0]_i_27 
       (.I0(current_rate_11_reg[14]),
        .I1(current_rate_11_reg[15]),
        .O(\and_ln58_7_reg_2219[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_29 
       (.I0(current_factor_11_reg[15]),
        .I1(current_factor_11_reg[14]),
        .O(\and_ln58_7_reg_2219[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_30 
       (.I0(current_factor_11_reg[12]),
        .I1(current_factor_11_reg[13]),
        .O(\and_ln58_7_reg_2219[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_31 
       (.I0(current_factor_11_reg[11]),
        .I1(current_factor_11_reg[10]),
        .O(\and_ln58_7_reg_2219[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_32 
       (.I0(current_factor_11_reg[9]),
        .I1(current_factor_11_reg[8]),
        .O(\and_ln58_7_reg_2219[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_33 
       (.I0(current_factor_11_reg[0]),
        .I1(current_factor_11_reg[1]),
        .O(\and_ln58_7_reg_2219[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_34 
       (.I0(current_factor_11_reg[6]),
        .I1(current_factor_11_reg[7]),
        .O(\and_ln58_7_reg_2219[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_35 
       (.I0(current_factor_11_reg[5]),
        .I1(current_factor_11_reg[4]),
        .O(\and_ln58_7_reg_2219[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_36 
       (.I0(current_factor_11_reg[3]),
        .I1(current_factor_11_reg[2]),
        .O(\and_ln58_7_reg_2219[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_7_reg_2219[0]_i_37 
       (.I0(current_factor_11_reg[0]),
        .I1(current_factor_11_reg[1]),
        .O(\and_ln58_7_reg_2219[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_5 
       (.I0(current_rate_11_reg[30]),
        .I1(current_rate_11_reg[31]),
        .O(\and_ln58_7_reg_2219[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_7 
       (.I0(current_factor_11_reg[31]),
        .I1(current_factor_11_reg[30]),
        .O(\and_ln58_7_reg_2219[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_8 
       (.I0(current_factor_11_reg[29]),
        .I1(current_factor_11_reg[28]),
        .O(\and_ln58_7_reg_2219[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_7_reg_2219[0]_i_9 
       (.I0(current_factor_11_reg[27]),
        .I1(current_factor_11_reg[26]),
        .O(\and_ln58_7_reg_2219[0]_i_9_n_0 ));
  FDRE \and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_7_reg_2219),
        .Q(and_ln58_7_reg_2219_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_7_reg_2219_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_7_fu_1469_p2),
        .Q(and_ln58_7_reg_2219),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_7_reg_2219_reg[0]_i_11_n_0 ,\and_ln58_7_reg_2219_reg[0]_i_11_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_11_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_7_reg_2219[0]_i_21_n_0 ,\and_ln58_7_reg_2219[0]_i_22_n_0 ,\and_ln58_7_reg_2219[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_24_n_0 ,\and_ln58_7_reg_2219[0]_i_25_n_0 ,\and_ln58_7_reg_2219[0]_i_26_n_0 ,\and_ln58_7_reg_2219[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_16 
       (.CI(\and_ln58_7_reg_2219_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_7_reg_2219_reg[0]_i_16_n_0 ,\and_ln58_7_reg_2219_reg[0]_i_16_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_16_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_29_n_0 ,\and_ln58_7_reg_2219[0]_i_30_n_0 ,\and_ln58_7_reg_2219[0]_i_31_n_0 ,\and_ln58_7_reg_2219[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_2 
       (.CI(\and_ln58_7_reg_2219_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_7_reg_2219_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_14_fu_1453_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_11_reg[31]}),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_7_reg_2219[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_7_reg_2219_reg[0]_i_28_n_0 ,\and_ln58_7_reg_2219_reg[0]_i_28_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_28_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_7_reg_2219[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_34_n_0 ,\and_ln58_7_reg_2219[0]_i_35_n_0 ,\and_ln58_7_reg_2219[0]_i_36_n_0 ,\and_ln58_7_reg_2219[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_3 
       (.CI(\and_ln58_7_reg_2219_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_15_fu_1463_p2,\and_ln58_7_reg_2219_reg[0]_i_3_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_3_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_11_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_7_n_0 ,\and_ln58_7_reg_2219[0]_i_8_n_0 ,\and_ln58_7_reg_2219[0]_i_9_n_0 ,\and_ln58_7_reg_2219[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_4 
       (.CI(\and_ln58_7_reg_2219_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_7_reg_2219_reg[0]_i_4_n_0 ,\and_ln58_7_reg_2219_reg[0]_i_4_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_4_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_12_n_0 ,\and_ln58_7_reg_2219[0]_i_13_n_0 ,\and_ln58_7_reg_2219[0]_i_14_n_0 ,\and_ln58_7_reg_2219[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_7_reg_2219_reg[0]_i_6 
       (.CI(\and_ln58_7_reg_2219_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_7_reg_2219_reg[0]_i_6_n_0 ,\and_ln58_7_reg_2219_reg[0]_i_6_n_1 ,\and_ln58_7_reg_2219_reg[0]_i_6_n_2 ,\and_ln58_7_reg_2219_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_7_reg_2219_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_7_reg_2219[0]_i_17_n_0 ,\and_ln58_7_reg_2219[0]_i_18_n_0 ,\and_ln58_7_reg_2219[0]_i_19_n_0 ,\and_ln58_7_reg_2219[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_8_reg_2236[0]_i_1 
       (.I0(icmp_ln58_16_fu_1558_p2),
        .I1(icmp_ln58_17_fu_1568_p2),
        .O(and_ln58_8_fu_1574_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_10 
       (.I0(current_factor_8_reg[24]),
        .I1(current_factor_8_reg[25]),
        .O(\and_ln58_8_reg_2236[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_12 
       (.I0(current_rate_8_reg[29]),
        .I1(current_rate_8_reg[28]),
        .O(\and_ln58_8_reg_2236[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_13 
       (.I0(current_rate_8_reg[27]),
        .I1(current_rate_8_reg[26]),
        .O(\and_ln58_8_reg_2236[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_14 
       (.I0(current_rate_8_reg[25]),
        .I1(current_rate_8_reg[24]),
        .O(\and_ln58_8_reg_2236[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_15 
       (.I0(current_rate_8_reg[23]),
        .I1(current_rate_8_reg[22]),
        .O(\and_ln58_8_reg_2236[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_17 
       (.I0(current_factor_8_reg[23]),
        .I1(current_factor_8_reg[22]),
        .O(\and_ln58_8_reg_2236[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_18 
       (.I0(current_factor_8_reg[21]),
        .I1(current_factor_8_reg[20]),
        .O(\and_ln58_8_reg_2236[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_19 
       (.I0(current_factor_8_reg[18]),
        .I1(current_factor_8_reg[19]),
        .O(\and_ln58_8_reg_2236[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_20 
       (.I0(current_factor_8_reg[17]),
        .I1(current_factor_8_reg[16]),
        .O(\and_ln58_8_reg_2236[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_21 
       (.I0(current_rate_8_reg[18]),
        .I1(current_rate_8_reg[19]),
        .O(\and_ln58_8_reg_2236[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_8_reg_2236[0]_i_22 
       (.I0(current_rate_8_reg[17]),
        .O(\and_ln58_8_reg_2236[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_23 
       (.I0(current_rate_8_reg[14]),
        .I1(current_rate_8_reg[15]),
        .O(\and_ln58_8_reg_2236[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_24 
       (.I0(current_rate_8_reg[21]),
        .I1(current_rate_8_reg[20]),
        .O(\and_ln58_8_reg_2236[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_8_reg_2236[0]_i_25 
       (.I0(current_rate_8_reg[18]),
        .I1(current_rate_8_reg[19]),
        .O(\and_ln58_8_reg_2236[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_8_reg_2236[0]_i_26 
       (.I0(current_rate_8_reg[17]),
        .I1(current_rate_8_reg[16]),
        .O(\and_ln58_8_reg_2236[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_8_reg_2236[0]_i_27 
       (.I0(current_rate_8_reg[14]),
        .I1(current_rate_8_reg[15]),
        .O(\and_ln58_8_reg_2236[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_29 
       (.I0(current_factor_8_reg[15]),
        .I1(current_factor_8_reg[14]),
        .O(\and_ln58_8_reg_2236[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_30 
       (.I0(current_factor_8_reg[12]),
        .I1(current_factor_8_reg[13]),
        .O(\and_ln58_8_reg_2236[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_31 
       (.I0(current_factor_8_reg[11]),
        .I1(current_factor_8_reg[10]),
        .O(\and_ln58_8_reg_2236[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_32 
       (.I0(current_factor_8_reg[9]),
        .I1(current_factor_8_reg[8]),
        .O(\and_ln58_8_reg_2236[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_33 
       (.I0(current_factor_8_reg[0]),
        .I1(current_factor_8_reg[1]),
        .O(\and_ln58_8_reg_2236[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_34 
       (.I0(current_factor_8_reg[6]),
        .I1(current_factor_8_reg[7]),
        .O(\and_ln58_8_reg_2236[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_35 
       (.I0(current_factor_8_reg[5]),
        .I1(current_factor_8_reg[4]),
        .O(\and_ln58_8_reg_2236[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_36 
       (.I0(current_factor_8_reg[3]),
        .I1(current_factor_8_reg[2]),
        .O(\and_ln58_8_reg_2236[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_8_reg_2236[0]_i_37 
       (.I0(current_factor_8_reg[0]),
        .I1(current_factor_8_reg[1]),
        .O(\and_ln58_8_reg_2236[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_5 
       (.I0(current_rate_8_reg[30]),
        .I1(current_rate_8_reg[31]),
        .O(\and_ln58_8_reg_2236[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_7 
       (.I0(current_factor_8_reg[31]),
        .I1(current_factor_8_reg[30]),
        .O(\and_ln58_8_reg_2236[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_8 
       (.I0(current_factor_8_reg[29]),
        .I1(current_factor_8_reg[28]),
        .O(\and_ln58_8_reg_2236[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_8_reg_2236[0]_i_9 
       (.I0(current_factor_8_reg[27]),
        .I1(current_factor_8_reg[26]),
        .O(\and_ln58_8_reg_2236[0]_i_9_n_0 ));
  FDRE \and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_8_reg_2236),
        .Q(and_ln58_8_reg_2236_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_8_reg_2236_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_8_fu_1574_p2),
        .Q(and_ln58_8_reg_2236),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_8_reg_2236_reg[0]_i_11_n_0 ,\and_ln58_8_reg_2236_reg[0]_i_11_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_11_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_8_reg_2236[0]_i_21_n_0 ,\and_ln58_8_reg_2236[0]_i_22_n_0 ,\and_ln58_8_reg_2236[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_24_n_0 ,\and_ln58_8_reg_2236[0]_i_25_n_0 ,\and_ln58_8_reg_2236[0]_i_26_n_0 ,\and_ln58_8_reg_2236[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_16 
       (.CI(\and_ln58_8_reg_2236_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_8_reg_2236_reg[0]_i_16_n_0 ,\and_ln58_8_reg_2236_reg[0]_i_16_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_16_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_29_n_0 ,\and_ln58_8_reg_2236[0]_i_30_n_0 ,\and_ln58_8_reg_2236[0]_i_31_n_0 ,\and_ln58_8_reg_2236[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_2 
       (.CI(\and_ln58_8_reg_2236_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_8_reg_2236_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_16_fu_1558_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_8_reg[31]}),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_8_reg_2236[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_8_reg_2236_reg[0]_i_28_n_0 ,\and_ln58_8_reg_2236_reg[0]_i_28_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_28_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_8_reg_2236[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_34_n_0 ,\and_ln58_8_reg_2236[0]_i_35_n_0 ,\and_ln58_8_reg_2236[0]_i_36_n_0 ,\and_ln58_8_reg_2236[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_3 
       (.CI(\and_ln58_8_reg_2236_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_17_fu_1568_p2,\and_ln58_8_reg_2236_reg[0]_i_3_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_3_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_8_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_7_n_0 ,\and_ln58_8_reg_2236[0]_i_8_n_0 ,\and_ln58_8_reg_2236[0]_i_9_n_0 ,\and_ln58_8_reg_2236[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_4 
       (.CI(\and_ln58_8_reg_2236_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_8_reg_2236_reg[0]_i_4_n_0 ,\and_ln58_8_reg_2236_reg[0]_i_4_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_4_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_12_n_0 ,\and_ln58_8_reg_2236[0]_i_13_n_0 ,\and_ln58_8_reg_2236[0]_i_14_n_0 ,\and_ln58_8_reg_2236[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_8_reg_2236_reg[0]_i_6 
       (.CI(\and_ln58_8_reg_2236_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_8_reg_2236_reg[0]_i_6_n_0 ,\and_ln58_8_reg_2236_reg[0]_i_6_n_1 ,\and_ln58_8_reg_2236_reg[0]_i_6_n_2 ,\and_ln58_8_reg_2236_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_8_reg_2236_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_8_reg_2236[0]_i_17_n_0 ,\and_ln58_8_reg_2236[0]_i_18_n_0 ,\and_ln58_8_reg_2236[0]_i_19_n_0 ,\and_ln58_8_reg_2236[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_9_reg_2253[0]_i_1 
       (.I0(icmp_ln58_18_fu_1663_p2),
        .I1(icmp_ln58_19_fu_1673_p2),
        .O(and_ln58_9_fu_1679_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_10 
       (.I0(current_factor_reg[24]),
        .I1(current_factor_reg[25]),
        .O(\and_ln58_9_reg_2253[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_12 
       (.I0(current_rate_reg[29]),
        .I1(current_rate_reg[28]),
        .O(\and_ln58_9_reg_2253[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_13 
       (.I0(current_rate_reg[27]),
        .I1(current_rate_reg[26]),
        .O(\and_ln58_9_reg_2253[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_14 
       (.I0(current_rate_reg[25]),
        .I1(current_rate_reg[24]),
        .O(\and_ln58_9_reg_2253[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_15 
       (.I0(current_rate_reg[23]),
        .I1(current_rate_reg[22]),
        .O(\and_ln58_9_reg_2253[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_17 
       (.I0(current_factor_reg[23]),
        .I1(current_factor_reg[22]),
        .O(\and_ln58_9_reg_2253[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_18 
       (.I0(current_factor_reg[21]),
        .I1(current_factor_reg[20]),
        .O(\and_ln58_9_reg_2253[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_19 
       (.I0(current_factor_reg[18]),
        .I1(current_factor_reg[19]),
        .O(\and_ln58_9_reg_2253[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_20 
       (.I0(current_factor_reg[17]),
        .I1(current_factor_reg[16]),
        .O(\and_ln58_9_reg_2253[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_21 
       (.I0(current_rate_reg[18]),
        .I1(current_rate_reg[19]),
        .O(\and_ln58_9_reg_2253[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_9_reg_2253[0]_i_22 
       (.I0(current_rate_reg[17]),
        .O(\and_ln58_9_reg_2253[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_23 
       (.I0(current_rate_reg[14]),
        .I1(current_rate_reg[15]),
        .O(\and_ln58_9_reg_2253[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_24 
       (.I0(current_rate_reg[21]),
        .I1(current_rate_reg[20]),
        .O(\and_ln58_9_reg_2253[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_9_reg_2253[0]_i_25 
       (.I0(current_rate_reg[18]),
        .I1(current_rate_reg[19]),
        .O(\and_ln58_9_reg_2253[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_9_reg_2253[0]_i_26 
       (.I0(current_rate_reg[17]),
        .I1(current_rate_reg[16]),
        .O(\and_ln58_9_reg_2253[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_9_reg_2253[0]_i_27 
       (.I0(current_rate_reg[14]),
        .I1(current_rate_reg[15]),
        .O(\and_ln58_9_reg_2253[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_29 
       (.I0(current_factor_reg[15]),
        .I1(current_factor_reg[14]),
        .O(\and_ln58_9_reg_2253[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_30 
       (.I0(current_factor_reg[12]),
        .I1(current_factor_reg[13]),
        .O(\and_ln58_9_reg_2253[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_31 
       (.I0(current_factor_reg[11]),
        .I1(current_factor_reg[10]),
        .O(\and_ln58_9_reg_2253[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_32 
       (.I0(current_factor_reg[9]),
        .I1(current_factor_reg[8]),
        .O(\and_ln58_9_reg_2253[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_33 
       (.I0(current_factor_reg[0]),
        .I1(current_factor_reg[1]),
        .O(\and_ln58_9_reg_2253[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_34 
       (.I0(current_factor_reg[6]),
        .I1(current_factor_reg[7]),
        .O(\and_ln58_9_reg_2253[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_35 
       (.I0(current_factor_reg[5]),
        .I1(current_factor_reg[4]),
        .O(\and_ln58_9_reg_2253[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_36 
       (.I0(current_factor_reg[3]),
        .I1(current_factor_reg[2]),
        .O(\and_ln58_9_reg_2253[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_9_reg_2253[0]_i_37 
       (.I0(current_factor_reg[0]),
        .I1(current_factor_reg[1]),
        .O(\and_ln58_9_reg_2253[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_5 
       (.I0(current_rate_reg[30]),
        .I1(current_rate_reg[31]),
        .O(\and_ln58_9_reg_2253[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_7 
       (.I0(current_factor_reg[31]),
        .I1(current_factor_reg[30]),
        .O(\and_ln58_9_reg_2253[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_8 
       (.I0(current_factor_reg[29]),
        .I1(current_factor_reg[28]),
        .O(\and_ln58_9_reg_2253[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_9_reg_2253[0]_i_9 
       (.I0(current_factor_reg[27]),
        .I1(current_factor_reg[26]),
        .O(\and_ln58_9_reg_2253[0]_i_9_n_0 ));
  FDRE \and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_9_reg_2253),
        .Q(and_ln58_9_reg_2253_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln58_9_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_9_fu_1679_p2),
        .Q(and_ln58_9_reg_2253),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\and_ln58_9_reg_2253_reg[0]_i_11_n_0 ,\and_ln58_9_reg_2253_reg[0]_i_11_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_11_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_9_reg_2253[0]_i_21_n_0 ,\and_ln58_9_reg_2253[0]_i_22_n_0 ,\and_ln58_9_reg_2253[0]_i_23_n_0 }),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_24_n_0 ,\and_ln58_9_reg_2253[0]_i_25_n_0 ,\and_ln58_9_reg_2253[0]_i_26_n_0 ,\and_ln58_9_reg_2253[0]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_16 
       (.CI(\and_ln58_9_reg_2253_reg[0]_i_28_n_0 ),
        .CO({\and_ln58_9_reg_2253_reg[0]_i_16_n_0 ,\and_ln58_9_reg_2253_reg[0]_i_16_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_16_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_29_n_0 ,\and_ln58_9_reg_2253[0]_i_30_n_0 ,\and_ln58_9_reg_2253[0]_i_31_n_0 ,\and_ln58_9_reg_2253[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_2 
       (.CI(\and_ln58_9_reg_2253_reg[0]_i_4_n_0 ),
        .CO({\NLW_and_ln58_9_reg_2253_reg[0]_i_2_CO_UNCONNECTED [3:1],icmp_ln58_18_fu_1663_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_reg[31]}),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_9_reg_2253[0]_i_5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_28 
       (.CI(1'b0),
        .CO({\and_ln58_9_reg_2253_reg[0]_i_28_n_0 ,\and_ln58_9_reg_2253_reg[0]_i_28_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_28_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_9_reg_2253[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_34_n_0 ,\and_ln58_9_reg_2253[0]_i_35_n_0 ,\and_ln58_9_reg_2253[0]_i_36_n_0 ,\and_ln58_9_reg_2253[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_3 
       (.CI(\and_ln58_9_reg_2253_reg[0]_i_6_n_0 ),
        .CO({icmp_ln58_19_fu_1673_p2,\and_ln58_9_reg_2253_reg[0]_i_3_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_3_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_7_n_0 ,\and_ln58_9_reg_2253[0]_i_8_n_0 ,\and_ln58_9_reg_2253[0]_i_9_n_0 ,\and_ln58_9_reg_2253[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_4 
       (.CI(\and_ln58_9_reg_2253_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_9_reg_2253_reg[0]_i_4_n_0 ,\and_ln58_9_reg_2253_reg[0]_i_4_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_4_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_12_n_0 ,\and_ln58_9_reg_2253[0]_i_13_n_0 ,\and_ln58_9_reg_2253[0]_i_14_n_0 ,\and_ln58_9_reg_2253[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_9_reg_2253_reg[0]_i_6 
       (.CI(\and_ln58_9_reg_2253_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_9_reg_2253_reg[0]_i_6_n_0 ,\and_ln58_9_reg_2253_reg[0]_i_6_n_1 ,\and_ln58_9_reg_2253_reg[0]_i_6_n_2 ,\and_ln58_9_reg_2253_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_9_reg_2253_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\and_ln58_9_reg_2253[0]_i_17_n_0 ,\and_ln58_9_reg_2253[0]_i_18_n_0 ,\and_ln58_9_reg_2253[0]_i_19_n_0 ,\and_ln58_9_reg_2253[0]_i_20_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln58_reg_2100[0]_i_1 
       (.I0(icmp_ln58_1_fu_728_p2),
        .I1(icmp_ln58_fu_718_p2),
        .O(and_ln58_fu_734_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_10 
       (.I0(current_rate_10_reg[30]),
        .I1(current_rate_10_reg[31]),
        .O(\and_ln58_reg_2100[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_12 
       (.I0(current_factor_10_reg[23]),
        .I1(current_factor_10_reg[22]),
        .O(\and_ln58_reg_2100[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_13 
       (.I0(current_factor_10_reg[21]),
        .I1(current_factor_10_reg[20]),
        .O(\and_ln58_reg_2100[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_14 
       (.I0(current_factor_10_reg[18]),
        .I1(current_factor_10_reg[19]),
        .O(\and_ln58_reg_2100[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_15 
       (.I0(current_factor_10_reg[17]),
        .I1(current_factor_10_reg[16]),
        .O(\and_ln58_reg_2100[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_17 
       (.I0(current_rate_10_reg[29]),
        .I1(current_rate_10_reg[28]),
        .O(\and_ln58_reg_2100[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_18 
       (.I0(current_rate_10_reg[27]),
        .I1(current_rate_10_reg[26]),
        .O(\and_ln58_reg_2100[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_19 
       (.I0(current_rate_10_reg[25]),
        .I1(current_rate_10_reg[24]),
        .O(\and_ln58_reg_2100[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_20 
       (.I0(current_rate_10_reg[23]),
        .I1(current_rate_10_reg[22]),
        .O(\and_ln58_reg_2100[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_22 
       (.I0(current_factor_10_reg[15]),
        .I1(current_factor_10_reg[14]),
        .O(\and_ln58_reg_2100[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_23 
       (.I0(current_factor_10_reg[12]),
        .I1(current_factor_10_reg[13]),
        .O(\and_ln58_reg_2100[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_24 
       (.I0(current_factor_10_reg[11]),
        .I1(current_factor_10_reg[10]),
        .O(\and_ln58_reg_2100[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_25 
       (.I0(current_factor_10_reg[9]),
        .I1(current_factor_10_reg[8]),
        .O(\and_ln58_reg_2100[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_26 
       (.I0(current_rate_10_reg[18]),
        .I1(current_rate_10_reg[19]),
        .O(\and_ln58_reg_2100[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_reg_2100[0]_i_27 
       (.I0(current_rate_10_reg[17]),
        .O(\and_ln58_reg_2100[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_28 
       (.I0(current_rate_10_reg[14]),
        .I1(current_rate_10_reg[15]),
        .O(\and_ln58_reg_2100[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_29 
       (.I0(current_rate_10_reg[21]),
        .I1(current_rate_10_reg[20]),
        .O(\and_ln58_reg_2100[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_reg_2100[0]_i_30 
       (.I0(current_rate_10_reg[18]),
        .I1(current_rate_10_reg[19]),
        .O(\and_ln58_reg_2100[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_reg_2100[0]_i_31 
       (.I0(current_rate_10_reg[17]),
        .I1(current_rate_10_reg[16]),
        .O(\and_ln58_reg_2100[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_reg_2100[0]_i_32 
       (.I0(current_rate_10_reg[14]),
        .I1(current_rate_10_reg[15]),
        .O(\and_ln58_reg_2100[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_33 
       (.I0(current_factor_10_reg[0]),
        .I1(current_factor_10_reg[1]),
        .O(\and_ln58_reg_2100[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_34 
       (.I0(current_factor_10_reg[6]),
        .I1(current_factor_10_reg[7]),
        .O(\and_ln58_reg_2100[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_35 
       (.I0(current_factor_10_reg[5]),
        .I1(current_factor_10_reg[4]),
        .O(\and_ln58_reg_2100[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_36 
       (.I0(current_factor_10_reg[3]),
        .I1(current_factor_10_reg[2]),
        .O(\and_ln58_reg_2100[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln58_reg_2100[0]_i_37 
       (.I0(current_factor_10_reg[0]),
        .I1(current_factor_10_reg[1]),
        .O(\and_ln58_reg_2100[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_5 
       (.I0(current_factor_10_reg[31]),
        .I1(current_factor_10_reg[30]),
        .O(\and_ln58_reg_2100[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_6 
       (.I0(current_factor_10_reg[29]),
        .I1(current_factor_10_reg[28]),
        .O(\and_ln58_reg_2100[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_7 
       (.I0(current_factor_10_reg[27]),
        .I1(current_factor_10_reg[26]),
        .O(\and_ln58_reg_2100[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln58_reg_2100[0]_i_8 
       (.I0(current_factor_10_reg[24]),
        .I1(current_factor_10_reg[25]),
        .O(\and_ln58_reg_2100[0]_i_8_n_0 ));
  FDRE \and_ln58_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(and_ln58_fu_734_p2),
        .Q(and_ln58_reg_2100),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_11 
       (.CI(\and_ln58_reg_2100_reg[0]_i_21_n_0 ),
        .CO({\and_ln58_reg_2100_reg[0]_i_11_n_0 ,\and_ln58_reg_2100_reg[0]_i_11_n_1 ,\and_ln58_reg_2100_reg[0]_i_11_n_2 ,\and_ln58_reg_2100_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_22_n_0 ,\and_ln58_reg_2100[0]_i_23_n_0 ,\and_ln58_reg_2100[0]_i_24_n_0 ,\and_ln58_reg_2100[0]_i_25_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_16 
       (.CI(1'b0),
        .CO({\and_ln58_reg_2100_reg[0]_i_16_n_0 ,\and_ln58_reg_2100_reg[0]_i_16_n_1 ,\and_ln58_reg_2100_reg[0]_i_16_n_2 ,\and_ln58_reg_2100_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\and_ln58_reg_2100[0]_i_26_n_0 ,\and_ln58_reg_2100[0]_i_27_n_0 ,\and_ln58_reg_2100[0]_i_28_n_0 }),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_29_n_0 ,\and_ln58_reg_2100[0]_i_30_n_0 ,\and_ln58_reg_2100[0]_i_31_n_0 ,\and_ln58_reg_2100[0]_i_32_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_2 
       (.CI(\and_ln58_reg_2100_reg[0]_i_4_n_0 ),
        .CO({icmp_ln58_1_fu_728_p2,\and_ln58_reg_2100_reg[0]_i_2_n_1 ,\and_ln58_reg_2100_reg[0]_i_2_n_2 ,\and_ln58_reg_2100_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_10_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_5_n_0 ,\and_ln58_reg_2100[0]_i_6_n_0 ,\and_ln58_reg_2100[0]_i_7_n_0 ,\and_ln58_reg_2100[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\and_ln58_reg_2100_reg[0]_i_21_n_0 ,\and_ln58_reg_2100_reg[0]_i_21_n_1 ,\and_ln58_reg_2100_reg[0]_i_21_n_2 ,\and_ln58_reg_2100_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\and_ln58_reg_2100[0]_i_33_n_0 }),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_34_n_0 ,\and_ln58_reg_2100[0]_i_35_n_0 ,\and_ln58_reg_2100[0]_i_36_n_0 ,\and_ln58_reg_2100[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_3 
       (.CI(\and_ln58_reg_2100_reg[0]_i_9_n_0 ),
        .CO({\NLW_and_ln58_reg_2100_reg[0]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_fu_718_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_10_reg[31]}),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\and_ln58_reg_2100[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_4 
       (.CI(\and_ln58_reg_2100_reg[0]_i_11_n_0 ),
        .CO({\and_ln58_reg_2100_reg[0]_i_4_n_0 ,\and_ln58_reg_2100_reg[0]_i_4_n_1 ,\and_ln58_reg_2100_reg[0]_i_4_n_2 ,\and_ln58_reg_2100_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_12_n_0 ,\and_ln58_reg_2100[0]_i_13_n_0 ,\and_ln58_reg_2100[0]_i_14_n_0 ,\and_ln58_reg_2100[0]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \and_ln58_reg_2100_reg[0]_i_9 
       (.CI(\and_ln58_reg_2100_reg[0]_i_16_n_0 ),
        .CO({\and_ln58_reg_2100_reg[0]_i_9_n_0 ,\and_ln58_reg_2100_reg[0]_i_9_n_1 ,\and_ln58_reg_2100_reg[0]_i_9_n_2 ,\and_ln58_reg_2100_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_and_ln58_reg_2100_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\and_ln58_reg_2100[0]_i_17_n_0 ,\and_ln58_reg_2100[0]_i_18_n_0 ,\and_ln58_reg_2100[0]_i_19_n_0 ,\and_ln58_reg_2100[0]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_6),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_16),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_40),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i109_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_7_fu_1469_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i109_reg_649),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i123_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_8_fu_1574_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i123_reg_662),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i137_reg_675_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_9_fu_1679_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i137_reg_675),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i151_reg_688_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_10_fu_1784_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i151_reg_688),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i165_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_11_fu_1889_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i165_reg_701),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i25_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_1_fu_839_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i25_reg_571),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i39_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_2_fu_944_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i39_reg_584),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i53_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_3_fu_1049_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i53_reg_597),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i67_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_4_fu_1154_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i67_reg_610),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i81_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_5_fu_1259_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i81_reg_623),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i95_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_6_fu_1364_p2),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i95_reg_636),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_916),
        .D(and_ln58_fu_734_p2),
        .Q(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .filtered_im_0_o_mem(filtered_im_0_o_mem),
        .filtered_im_1_o_mem(filtered_im_1_o_mem),
        .filtered_real_0_o_mem(filtered_real_0_o_mem),
        .filtered_real_1_o_mem(filtered_real_1_o_mem),
        .interrupt(interrupt),
        .mad_I_o_mem(mad_I_o_mem),
        .mad_R_o_mem(mad_R_o_mem),
        .raw_data_im_1_o_mem(raw_data_im_1_o_mem),
        .raw_data_im_o_mem(raw_data_im_o_mem),
        .raw_data_real_1_o_mem(raw_data_real_1_o_mem),
        .raw_data_real_o_mem(raw_data_real_o_mem),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .std_I_o_mem(std_I_o_mem),
        .std_R_o_mem(std_R_o_mem));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor[0]_i_2 
       (.I0(current_factor_reg[0]),
        .O(\current_factor[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_10[0]_i_2 
       (.I0(current_factor_10_reg[0]),
        .O(\current_factor_10[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_1_n_7 ),
        .Q(current_factor_10_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_10_reg[0]_i_1_n_0 ,\current_factor_10_reg[0]_i_1_n_1 ,\current_factor_10_reg[0]_i_1_n_2 ,\current_factor_10_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_10_reg[0]_i_1_n_4 ,\current_factor_10_reg[0]_i_1_n_5 ,\current_factor_10_reg[0]_i_1_n_6 ,\current_factor_10_reg[0]_i_1_n_7 }),
        .S({current_factor_10_reg[3:1],\current_factor_10[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_5 ),
        .Q(current_factor_10_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_4 ),
        .Q(current_factor_10_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_7 ),
        .Q(current_factor_10_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[12]_i_1 
       (.CI(\current_factor_10_reg[8]_i_1_n_0 ),
        .CO({\current_factor_10_reg[12]_i_1_n_0 ,\current_factor_10_reg[12]_i_1_n_1 ,\current_factor_10_reg[12]_i_1_n_2 ,\current_factor_10_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[12]_i_1_n_4 ,\current_factor_10_reg[12]_i_1_n_5 ,\current_factor_10_reg[12]_i_1_n_6 ,\current_factor_10_reg[12]_i_1_n_7 }),
        .S(current_factor_10_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_6 ),
        .Q(current_factor_10_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_5 ),
        .Q(current_factor_10_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_4 ),
        .Q(current_factor_10_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_7 ),
        .Q(current_factor_10_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[16]_i_1 
       (.CI(\current_factor_10_reg[12]_i_1_n_0 ),
        .CO({\current_factor_10_reg[16]_i_1_n_0 ,\current_factor_10_reg[16]_i_1_n_1 ,\current_factor_10_reg[16]_i_1_n_2 ,\current_factor_10_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[16]_i_1_n_4 ,\current_factor_10_reg[16]_i_1_n_5 ,\current_factor_10_reg[16]_i_1_n_6 ,\current_factor_10_reg[16]_i_1_n_7 }),
        .S(current_factor_10_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_6 ),
        .Q(current_factor_10_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_5 ),
        .Q(current_factor_10_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_4 ),
        .Q(current_factor_10_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_1_n_6 ),
        .Q(current_factor_10_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_7 ),
        .Q(current_factor_10_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[20]_i_1 
       (.CI(\current_factor_10_reg[16]_i_1_n_0 ),
        .CO({\current_factor_10_reg[20]_i_1_n_0 ,\current_factor_10_reg[20]_i_1_n_1 ,\current_factor_10_reg[20]_i_1_n_2 ,\current_factor_10_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[20]_i_1_n_4 ,\current_factor_10_reg[20]_i_1_n_5 ,\current_factor_10_reg[20]_i_1_n_6 ,\current_factor_10_reg[20]_i_1_n_7 }),
        .S(current_factor_10_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_6 ),
        .Q(current_factor_10_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_5 ),
        .Q(current_factor_10_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_4 ),
        .Q(current_factor_10_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_7 ),
        .Q(current_factor_10_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[24]_i_1 
       (.CI(\current_factor_10_reg[20]_i_1_n_0 ),
        .CO({\current_factor_10_reg[24]_i_1_n_0 ,\current_factor_10_reg[24]_i_1_n_1 ,\current_factor_10_reg[24]_i_1_n_2 ,\current_factor_10_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[24]_i_1_n_4 ,\current_factor_10_reg[24]_i_1_n_5 ,\current_factor_10_reg[24]_i_1_n_6 ,\current_factor_10_reg[24]_i_1_n_7 }),
        .S(current_factor_10_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_6 ),
        .Q(current_factor_10_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_5 ),
        .Q(current_factor_10_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_4 ),
        .Q(current_factor_10_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_7 ),
        .Q(current_factor_10_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[28]_i_1 
       (.CI(\current_factor_10_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_10_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_10_reg[28]_i_1_n_1 ,\current_factor_10_reg[28]_i_1_n_2 ,\current_factor_10_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[28]_i_1_n_4 ,\current_factor_10_reg[28]_i_1_n_5 ,\current_factor_10_reg[28]_i_1_n_6 ,\current_factor_10_reg[28]_i_1_n_7 }),
        .S(current_factor_10_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_6 ),
        .Q(current_factor_10_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_1_n_5 ),
        .Q(current_factor_10_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_5 ),
        .Q(current_factor_10_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_4 ),
        .Q(current_factor_10_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_1_n_4 ),
        .Q(current_factor_10_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_7 ),
        .Q(current_factor_10_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[4]_i_1 
       (.CI(\current_factor_10_reg[0]_i_1_n_0 ),
        .CO({\current_factor_10_reg[4]_i_1_n_0 ,\current_factor_10_reg[4]_i_1_n_1 ,\current_factor_10_reg[4]_i_1_n_2 ,\current_factor_10_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[4]_i_1_n_4 ,\current_factor_10_reg[4]_i_1_n_5 ,\current_factor_10_reg[4]_i_1_n_6 ,\current_factor_10_reg[4]_i_1_n_7 }),
        .S(current_factor_10_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_6 ),
        .Q(current_factor_10_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_5 ),
        .Q(current_factor_10_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_4 ),
        .Q(current_factor_10_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_7 ),
        .Q(current_factor_10_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[8]_i_1 
       (.CI(\current_factor_10_reg[4]_i_1_n_0 ),
        .CO({\current_factor_10_reg[8]_i_1_n_0 ,\current_factor_10_reg[8]_i_1_n_1 ,\current_factor_10_reg[8]_i_1_n_2 ,\current_factor_10_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[8]_i_1_n_4 ,\current_factor_10_reg[8]_i_1_n_5 ,\current_factor_10_reg[8]_i_1_n_6 ,\current_factor_10_reg[8]_i_1_n_7 }),
        .S(current_factor_10_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_6 ),
        .Q(current_factor_10_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_11[0]_i_2 
       (.I0(current_factor_11_reg[0]),
        .O(\current_factor_11[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[0]_i_1_n_7 ),
        .Q(current_factor_11_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_11_reg[0]_i_1_n_0 ,\current_factor_11_reg[0]_i_1_n_1 ,\current_factor_11_reg[0]_i_1_n_2 ,\current_factor_11_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_11_reg[0]_i_1_n_4 ,\current_factor_11_reg[0]_i_1_n_5 ,\current_factor_11_reg[0]_i_1_n_6 ,\current_factor_11_reg[0]_i_1_n_7 }),
        .S({current_factor_11_reg[3:1],\current_factor_11[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[8]_i_1_n_5 ),
        .Q(current_factor_11_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[8]_i_1_n_4 ),
        .Q(current_factor_11_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[12]_i_1_n_7 ),
        .Q(current_factor_11_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[12]_i_1 
       (.CI(\current_factor_11_reg[8]_i_1_n_0 ),
        .CO({\current_factor_11_reg[12]_i_1_n_0 ,\current_factor_11_reg[12]_i_1_n_1 ,\current_factor_11_reg[12]_i_1_n_2 ,\current_factor_11_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[12]_i_1_n_4 ,\current_factor_11_reg[12]_i_1_n_5 ,\current_factor_11_reg[12]_i_1_n_6 ,\current_factor_11_reg[12]_i_1_n_7 }),
        .S(current_factor_11_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[12]_i_1_n_6 ),
        .Q(current_factor_11_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[12]_i_1_n_5 ),
        .Q(current_factor_11_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[12]_i_1_n_4 ),
        .Q(current_factor_11_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[16]_i_1_n_7 ),
        .Q(current_factor_11_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[16]_i_1 
       (.CI(\current_factor_11_reg[12]_i_1_n_0 ),
        .CO({\current_factor_11_reg[16]_i_1_n_0 ,\current_factor_11_reg[16]_i_1_n_1 ,\current_factor_11_reg[16]_i_1_n_2 ,\current_factor_11_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[16]_i_1_n_4 ,\current_factor_11_reg[16]_i_1_n_5 ,\current_factor_11_reg[16]_i_1_n_6 ,\current_factor_11_reg[16]_i_1_n_7 }),
        .S(current_factor_11_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[16]_i_1_n_6 ),
        .Q(current_factor_11_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[16]_i_1_n_5 ),
        .Q(current_factor_11_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[16]_i_1_n_4 ),
        .Q(current_factor_11_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[0]_i_1_n_6 ),
        .Q(current_factor_11_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[20]_i_1_n_7 ),
        .Q(current_factor_11_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[20]_i_1 
       (.CI(\current_factor_11_reg[16]_i_1_n_0 ),
        .CO({\current_factor_11_reg[20]_i_1_n_0 ,\current_factor_11_reg[20]_i_1_n_1 ,\current_factor_11_reg[20]_i_1_n_2 ,\current_factor_11_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[20]_i_1_n_4 ,\current_factor_11_reg[20]_i_1_n_5 ,\current_factor_11_reg[20]_i_1_n_6 ,\current_factor_11_reg[20]_i_1_n_7 }),
        .S(current_factor_11_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[20]_i_1_n_6 ),
        .Q(current_factor_11_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[20]_i_1_n_5 ),
        .Q(current_factor_11_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[20]_i_1_n_4 ),
        .Q(current_factor_11_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[24]_i_1_n_7 ),
        .Q(current_factor_11_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[24]_i_1 
       (.CI(\current_factor_11_reg[20]_i_1_n_0 ),
        .CO({\current_factor_11_reg[24]_i_1_n_0 ,\current_factor_11_reg[24]_i_1_n_1 ,\current_factor_11_reg[24]_i_1_n_2 ,\current_factor_11_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[24]_i_1_n_4 ,\current_factor_11_reg[24]_i_1_n_5 ,\current_factor_11_reg[24]_i_1_n_6 ,\current_factor_11_reg[24]_i_1_n_7 }),
        .S(current_factor_11_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[24]_i_1_n_6 ),
        .Q(current_factor_11_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[24]_i_1_n_5 ),
        .Q(current_factor_11_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[24]_i_1_n_4 ),
        .Q(current_factor_11_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[28]_i_1_n_7 ),
        .Q(current_factor_11_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[28]_i_1 
       (.CI(\current_factor_11_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_11_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_11_reg[28]_i_1_n_1 ,\current_factor_11_reg[28]_i_1_n_2 ,\current_factor_11_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[28]_i_1_n_4 ,\current_factor_11_reg[28]_i_1_n_5 ,\current_factor_11_reg[28]_i_1_n_6 ,\current_factor_11_reg[28]_i_1_n_7 }),
        .S(current_factor_11_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[28]_i_1_n_6 ),
        .Q(current_factor_11_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[0]_i_1_n_5 ),
        .Q(current_factor_11_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[28]_i_1_n_5 ),
        .Q(current_factor_11_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[28]_i_1_n_4 ),
        .Q(current_factor_11_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[0]_i_1_n_4 ),
        .Q(current_factor_11_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[4]_i_1_n_7 ),
        .Q(current_factor_11_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[4]_i_1 
       (.CI(\current_factor_11_reg[0]_i_1_n_0 ),
        .CO({\current_factor_11_reg[4]_i_1_n_0 ,\current_factor_11_reg[4]_i_1_n_1 ,\current_factor_11_reg[4]_i_1_n_2 ,\current_factor_11_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[4]_i_1_n_4 ,\current_factor_11_reg[4]_i_1_n_5 ,\current_factor_11_reg[4]_i_1_n_6 ,\current_factor_11_reg[4]_i_1_n_7 }),
        .S(current_factor_11_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[4]_i_1_n_6 ),
        .Q(current_factor_11_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[4]_i_1_n_5 ),
        .Q(current_factor_11_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[4]_i_1_n_4 ),
        .Q(current_factor_11_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[8]_i_1_n_7 ),
        .Q(current_factor_11_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[8]_i_1 
       (.CI(\current_factor_11_reg[4]_i_1_n_0 ),
        .CO({\current_factor_11_reg[8]_i_1_n_0 ,\current_factor_11_reg[8]_i_1_n_1 ,\current_factor_11_reg[8]_i_1_n_2 ,\current_factor_11_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[8]_i_1_n_4 ,\current_factor_11_reg[8]_i_1_n_5 ,\current_factor_11_reg[8]_i_1_n_6 ,\current_factor_11_reg[8]_i_1_n_7 }),
        .S(current_factor_11_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_11),
        .D(\current_factor_11_reg[8]_i_1_n_6 ),
        .Q(current_factor_11_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_1[0]_i_2 
       (.I0(current_factor_1_reg[0]),
        .O(\current_factor_1[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[0]_i_1_n_7 ),
        .Q(current_factor_1_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_1_reg[0]_i_1_n_0 ,\current_factor_1_reg[0]_i_1_n_1 ,\current_factor_1_reg[0]_i_1_n_2 ,\current_factor_1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_1_reg[0]_i_1_n_4 ,\current_factor_1_reg[0]_i_1_n_5 ,\current_factor_1_reg[0]_i_1_n_6 ,\current_factor_1_reg[0]_i_1_n_7 }),
        .S({current_factor_1_reg[3:1],\current_factor_1[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[8]_i_1_n_5 ),
        .Q(current_factor_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[8]_i_1_n_4 ),
        .Q(current_factor_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[12]_i_1_n_7 ),
        .Q(current_factor_1_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[12]_i_1 
       (.CI(\current_factor_1_reg[8]_i_1_n_0 ),
        .CO({\current_factor_1_reg[12]_i_1_n_0 ,\current_factor_1_reg[12]_i_1_n_1 ,\current_factor_1_reg[12]_i_1_n_2 ,\current_factor_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[12]_i_1_n_4 ,\current_factor_1_reg[12]_i_1_n_5 ,\current_factor_1_reg[12]_i_1_n_6 ,\current_factor_1_reg[12]_i_1_n_7 }),
        .S(current_factor_1_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[12]_i_1_n_6 ),
        .Q(current_factor_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[12]_i_1_n_5 ),
        .Q(current_factor_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[12]_i_1_n_4 ),
        .Q(current_factor_1_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[16]_i_1_n_7 ),
        .Q(current_factor_1_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[16]_i_1 
       (.CI(\current_factor_1_reg[12]_i_1_n_0 ),
        .CO({\current_factor_1_reg[16]_i_1_n_0 ,\current_factor_1_reg[16]_i_1_n_1 ,\current_factor_1_reg[16]_i_1_n_2 ,\current_factor_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[16]_i_1_n_4 ,\current_factor_1_reg[16]_i_1_n_5 ,\current_factor_1_reg[16]_i_1_n_6 ,\current_factor_1_reg[16]_i_1_n_7 }),
        .S(current_factor_1_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[16]_i_1_n_6 ),
        .Q(current_factor_1_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[16]_i_1_n_5 ),
        .Q(current_factor_1_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[16]_i_1_n_4 ),
        .Q(current_factor_1_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[0]_i_1_n_6 ),
        .Q(current_factor_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[20]_i_1_n_7 ),
        .Q(current_factor_1_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[20]_i_1 
       (.CI(\current_factor_1_reg[16]_i_1_n_0 ),
        .CO({\current_factor_1_reg[20]_i_1_n_0 ,\current_factor_1_reg[20]_i_1_n_1 ,\current_factor_1_reg[20]_i_1_n_2 ,\current_factor_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[20]_i_1_n_4 ,\current_factor_1_reg[20]_i_1_n_5 ,\current_factor_1_reg[20]_i_1_n_6 ,\current_factor_1_reg[20]_i_1_n_7 }),
        .S(current_factor_1_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[20]_i_1_n_6 ),
        .Q(current_factor_1_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[20]_i_1_n_5 ),
        .Q(current_factor_1_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[20]_i_1_n_4 ),
        .Q(current_factor_1_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[24]_i_1_n_7 ),
        .Q(current_factor_1_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[24]_i_1 
       (.CI(\current_factor_1_reg[20]_i_1_n_0 ),
        .CO({\current_factor_1_reg[24]_i_1_n_0 ,\current_factor_1_reg[24]_i_1_n_1 ,\current_factor_1_reg[24]_i_1_n_2 ,\current_factor_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[24]_i_1_n_4 ,\current_factor_1_reg[24]_i_1_n_5 ,\current_factor_1_reg[24]_i_1_n_6 ,\current_factor_1_reg[24]_i_1_n_7 }),
        .S(current_factor_1_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[24]_i_1_n_6 ),
        .Q(current_factor_1_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[24]_i_1_n_5 ),
        .Q(current_factor_1_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[24]_i_1_n_4 ),
        .Q(current_factor_1_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[28]_i_1_n_7 ),
        .Q(current_factor_1_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[28]_i_1 
       (.CI(\current_factor_1_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_1_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_1_reg[28]_i_1_n_1 ,\current_factor_1_reg[28]_i_1_n_2 ,\current_factor_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[28]_i_1_n_4 ,\current_factor_1_reg[28]_i_1_n_5 ,\current_factor_1_reg[28]_i_1_n_6 ,\current_factor_1_reg[28]_i_1_n_7 }),
        .S(current_factor_1_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[28]_i_1_n_6 ),
        .Q(current_factor_1_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[0]_i_1_n_5 ),
        .Q(current_factor_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[28]_i_1_n_5 ),
        .Q(current_factor_1_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[28]_i_1_n_4 ),
        .Q(current_factor_1_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[0]_i_1_n_4 ),
        .Q(current_factor_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[4]_i_1_n_7 ),
        .Q(current_factor_1_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[4]_i_1 
       (.CI(\current_factor_1_reg[0]_i_1_n_0 ),
        .CO({\current_factor_1_reg[4]_i_1_n_0 ,\current_factor_1_reg[4]_i_1_n_1 ,\current_factor_1_reg[4]_i_1_n_2 ,\current_factor_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[4]_i_1_n_4 ,\current_factor_1_reg[4]_i_1_n_5 ,\current_factor_1_reg[4]_i_1_n_6 ,\current_factor_1_reg[4]_i_1_n_7 }),
        .S(current_factor_1_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[4]_i_1_n_6 ),
        .Q(current_factor_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[4]_i_1_n_5 ),
        .Q(current_factor_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[4]_i_1_n_4 ),
        .Q(current_factor_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[8]_i_1_n_7 ),
        .Q(current_factor_1_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[8]_i_1 
       (.CI(\current_factor_1_reg[4]_i_1_n_0 ),
        .CO({\current_factor_1_reg[8]_i_1_n_0 ,\current_factor_1_reg[8]_i_1_n_1 ,\current_factor_1_reg[8]_i_1_n_2 ,\current_factor_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[8]_i_1_n_4 ,\current_factor_1_reg[8]_i_1_n_5 ,\current_factor_1_reg[8]_i_1_n_6 ,\current_factor_1_reg[8]_i_1_n_7 }),
        .S(current_factor_1_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_1),
        .D(\current_factor_1_reg[8]_i_1_n_6 ),
        .Q(current_factor_1_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_2[0]_i_2 
       (.I0(current_factor_2_reg[0]),
        .O(\current_factor_2[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[0]_i_1_n_7 ),
        .Q(current_factor_2_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_2_reg[0]_i_1_n_0 ,\current_factor_2_reg[0]_i_1_n_1 ,\current_factor_2_reg[0]_i_1_n_2 ,\current_factor_2_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_2_reg[0]_i_1_n_4 ,\current_factor_2_reg[0]_i_1_n_5 ,\current_factor_2_reg[0]_i_1_n_6 ,\current_factor_2_reg[0]_i_1_n_7 }),
        .S({current_factor_2_reg[3:1],\current_factor_2[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[8]_i_1_n_5 ),
        .Q(current_factor_2_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[8]_i_1_n_4 ),
        .Q(current_factor_2_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[12]_i_1_n_7 ),
        .Q(current_factor_2_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[12]_i_1 
       (.CI(\current_factor_2_reg[8]_i_1_n_0 ),
        .CO({\current_factor_2_reg[12]_i_1_n_0 ,\current_factor_2_reg[12]_i_1_n_1 ,\current_factor_2_reg[12]_i_1_n_2 ,\current_factor_2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[12]_i_1_n_4 ,\current_factor_2_reg[12]_i_1_n_5 ,\current_factor_2_reg[12]_i_1_n_6 ,\current_factor_2_reg[12]_i_1_n_7 }),
        .S(current_factor_2_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[12]_i_1_n_6 ),
        .Q(current_factor_2_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[12]_i_1_n_5 ),
        .Q(current_factor_2_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[12]_i_1_n_4 ),
        .Q(current_factor_2_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[16]_i_1_n_7 ),
        .Q(current_factor_2_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[16]_i_1 
       (.CI(\current_factor_2_reg[12]_i_1_n_0 ),
        .CO({\current_factor_2_reg[16]_i_1_n_0 ,\current_factor_2_reg[16]_i_1_n_1 ,\current_factor_2_reg[16]_i_1_n_2 ,\current_factor_2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[16]_i_1_n_4 ,\current_factor_2_reg[16]_i_1_n_5 ,\current_factor_2_reg[16]_i_1_n_6 ,\current_factor_2_reg[16]_i_1_n_7 }),
        .S(current_factor_2_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[16]_i_1_n_6 ),
        .Q(current_factor_2_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[16]_i_1_n_5 ),
        .Q(current_factor_2_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[16]_i_1_n_4 ),
        .Q(current_factor_2_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[0]_i_1_n_6 ),
        .Q(current_factor_2_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[20]_i_1_n_7 ),
        .Q(current_factor_2_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[20]_i_1 
       (.CI(\current_factor_2_reg[16]_i_1_n_0 ),
        .CO({\current_factor_2_reg[20]_i_1_n_0 ,\current_factor_2_reg[20]_i_1_n_1 ,\current_factor_2_reg[20]_i_1_n_2 ,\current_factor_2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[20]_i_1_n_4 ,\current_factor_2_reg[20]_i_1_n_5 ,\current_factor_2_reg[20]_i_1_n_6 ,\current_factor_2_reg[20]_i_1_n_7 }),
        .S(current_factor_2_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[20]_i_1_n_6 ),
        .Q(current_factor_2_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[20]_i_1_n_5 ),
        .Q(current_factor_2_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[20]_i_1_n_4 ),
        .Q(current_factor_2_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[24]_i_1_n_7 ),
        .Q(current_factor_2_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[24]_i_1 
       (.CI(\current_factor_2_reg[20]_i_1_n_0 ),
        .CO({\current_factor_2_reg[24]_i_1_n_0 ,\current_factor_2_reg[24]_i_1_n_1 ,\current_factor_2_reg[24]_i_1_n_2 ,\current_factor_2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[24]_i_1_n_4 ,\current_factor_2_reg[24]_i_1_n_5 ,\current_factor_2_reg[24]_i_1_n_6 ,\current_factor_2_reg[24]_i_1_n_7 }),
        .S(current_factor_2_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[24]_i_1_n_6 ),
        .Q(current_factor_2_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[24]_i_1_n_5 ),
        .Q(current_factor_2_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[24]_i_1_n_4 ),
        .Q(current_factor_2_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[28]_i_1_n_7 ),
        .Q(current_factor_2_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[28]_i_1 
       (.CI(\current_factor_2_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_2_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_2_reg[28]_i_1_n_1 ,\current_factor_2_reg[28]_i_1_n_2 ,\current_factor_2_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[28]_i_1_n_4 ,\current_factor_2_reg[28]_i_1_n_5 ,\current_factor_2_reg[28]_i_1_n_6 ,\current_factor_2_reg[28]_i_1_n_7 }),
        .S(current_factor_2_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[28]_i_1_n_6 ),
        .Q(current_factor_2_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[0]_i_1_n_5 ),
        .Q(current_factor_2_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[28]_i_1_n_5 ),
        .Q(current_factor_2_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[28]_i_1_n_4 ),
        .Q(current_factor_2_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[0]_i_1_n_4 ),
        .Q(current_factor_2_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[4]_i_1_n_7 ),
        .Q(current_factor_2_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[4]_i_1 
       (.CI(\current_factor_2_reg[0]_i_1_n_0 ),
        .CO({\current_factor_2_reg[4]_i_1_n_0 ,\current_factor_2_reg[4]_i_1_n_1 ,\current_factor_2_reg[4]_i_1_n_2 ,\current_factor_2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[4]_i_1_n_4 ,\current_factor_2_reg[4]_i_1_n_5 ,\current_factor_2_reg[4]_i_1_n_6 ,\current_factor_2_reg[4]_i_1_n_7 }),
        .S(current_factor_2_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[4]_i_1_n_6 ),
        .Q(current_factor_2_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[4]_i_1_n_5 ),
        .Q(current_factor_2_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[4]_i_1_n_4 ),
        .Q(current_factor_2_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[8]_i_1_n_7 ),
        .Q(current_factor_2_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[8]_i_1 
       (.CI(\current_factor_2_reg[4]_i_1_n_0 ),
        .CO({\current_factor_2_reg[8]_i_1_n_0 ,\current_factor_2_reg[8]_i_1_n_1 ,\current_factor_2_reg[8]_i_1_n_2 ,\current_factor_2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[8]_i_1_n_4 ,\current_factor_2_reg[8]_i_1_n_5 ,\current_factor_2_reg[8]_i_1_n_6 ,\current_factor_2_reg[8]_i_1_n_7 }),
        .S(current_factor_2_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_2),
        .D(\current_factor_2_reg[8]_i_1_n_6 ),
        .Q(current_factor_2_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_3[0]_i_2 
       (.I0(current_factor_3_reg[0]),
        .O(\current_factor_3[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[0]_i_1_n_7 ),
        .Q(current_factor_3_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_3_reg[0]_i_1_n_0 ,\current_factor_3_reg[0]_i_1_n_1 ,\current_factor_3_reg[0]_i_1_n_2 ,\current_factor_3_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_3_reg[0]_i_1_n_4 ,\current_factor_3_reg[0]_i_1_n_5 ,\current_factor_3_reg[0]_i_1_n_6 ,\current_factor_3_reg[0]_i_1_n_7 }),
        .S({current_factor_3_reg[3:1],\current_factor_3[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[8]_i_1_n_5 ),
        .Q(current_factor_3_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[8]_i_1_n_4 ),
        .Q(current_factor_3_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[12]_i_1_n_7 ),
        .Q(current_factor_3_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[12]_i_1 
       (.CI(\current_factor_3_reg[8]_i_1_n_0 ),
        .CO({\current_factor_3_reg[12]_i_1_n_0 ,\current_factor_3_reg[12]_i_1_n_1 ,\current_factor_3_reg[12]_i_1_n_2 ,\current_factor_3_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[12]_i_1_n_4 ,\current_factor_3_reg[12]_i_1_n_5 ,\current_factor_3_reg[12]_i_1_n_6 ,\current_factor_3_reg[12]_i_1_n_7 }),
        .S(current_factor_3_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[12]_i_1_n_6 ),
        .Q(current_factor_3_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[12]_i_1_n_5 ),
        .Q(current_factor_3_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[12]_i_1_n_4 ),
        .Q(current_factor_3_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[16]_i_1_n_7 ),
        .Q(current_factor_3_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[16]_i_1 
       (.CI(\current_factor_3_reg[12]_i_1_n_0 ),
        .CO({\current_factor_3_reg[16]_i_1_n_0 ,\current_factor_3_reg[16]_i_1_n_1 ,\current_factor_3_reg[16]_i_1_n_2 ,\current_factor_3_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[16]_i_1_n_4 ,\current_factor_3_reg[16]_i_1_n_5 ,\current_factor_3_reg[16]_i_1_n_6 ,\current_factor_3_reg[16]_i_1_n_7 }),
        .S(current_factor_3_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[16]_i_1_n_6 ),
        .Q(current_factor_3_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[16]_i_1_n_5 ),
        .Q(current_factor_3_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[16]_i_1_n_4 ),
        .Q(current_factor_3_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[0]_i_1_n_6 ),
        .Q(current_factor_3_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[20]_i_1_n_7 ),
        .Q(current_factor_3_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[20]_i_1 
       (.CI(\current_factor_3_reg[16]_i_1_n_0 ),
        .CO({\current_factor_3_reg[20]_i_1_n_0 ,\current_factor_3_reg[20]_i_1_n_1 ,\current_factor_3_reg[20]_i_1_n_2 ,\current_factor_3_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[20]_i_1_n_4 ,\current_factor_3_reg[20]_i_1_n_5 ,\current_factor_3_reg[20]_i_1_n_6 ,\current_factor_3_reg[20]_i_1_n_7 }),
        .S(current_factor_3_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[20]_i_1_n_6 ),
        .Q(current_factor_3_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[20]_i_1_n_5 ),
        .Q(current_factor_3_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[20]_i_1_n_4 ),
        .Q(current_factor_3_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[24]_i_1_n_7 ),
        .Q(current_factor_3_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[24]_i_1 
       (.CI(\current_factor_3_reg[20]_i_1_n_0 ),
        .CO({\current_factor_3_reg[24]_i_1_n_0 ,\current_factor_3_reg[24]_i_1_n_1 ,\current_factor_3_reg[24]_i_1_n_2 ,\current_factor_3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[24]_i_1_n_4 ,\current_factor_3_reg[24]_i_1_n_5 ,\current_factor_3_reg[24]_i_1_n_6 ,\current_factor_3_reg[24]_i_1_n_7 }),
        .S(current_factor_3_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[24]_i_1_n_6 ),
        .Q(current_factor_3_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[24]_i_1_n_5 ),
        .Q(current_factor_3_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[24]_i_1_n_4 ),
        .Q(current_factor_3_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[28]_i_1_n_7 ),
        .Q(current_factor_3_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[28]_i_1 
       (.CI(\current_factor_3_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_3_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_3_reg[28]_i_1_n_1 ,\current_factor_3_reg[28]_i_1_n_2 ,\current_factor_3_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[28]_i_1_n_4 ,\current_factor_3_reg[28]_i_1_n_5 ,\current_factor_3_reg[28]_i_1_n_6 ,\current_factor_3_reg[28]_i_1_n_7 }),
        .S(current_factor_3_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[28]_i_1_n_6 ),
        .Q(current_factor_3_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[0]_i_1_n_5 ),
        .Q(current_factor_3_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[28]_i_1_n_5 ),
        .Q(current_factor_3_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[28]_i_1_n_4 ),
        .Q(current_factor_3_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[0]_i_1_n_4 ),
        .Q(current_factor_3_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[4]_i_1_n_7 ),
        .Q(current_factor_3_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[4]_i_1 
       (.CI(\current_factor_3_reg[0]_i_1_n_0 ),
        .CO({\current_factor_3_reg[4]_i_1_n_0 ,\current_factor_3_reg[4]_i_1_n_1 ,\current_factor_3_reg[4]_i_1_n_2 ,\current_factor_3_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[4]_i_1_n_4 ,\current_factor_3_reg[4]_i_1_n_5 ,\current_factor_3_reg[4]_i_1_n_6 ,\current_factor_3_reg[4]_i_1_n_7 }),
        .S(current_factor_3_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[4]_i_1_n_6 ),
        .Q(current_factor_3_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[4]_i_1_n_5 ),
        .Q(current_factor_3_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[4]_i_1_n_4 ),
        .Q(current_factor_3_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[8]_i_1_n_7 ),
        .Q(current_factor_3_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[8]_i_1 
       (.CI(\current_factor_3_reg[4]_i_1_n_0 ),
        .CO({\current_factor_3_reg[8]_i_1_n_0 ,\current_factor_3_reg[8]_i_1_n_1 ,\current_factor_3_reg[8]_i_1_n_2 ,\current_factor_3_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[8]_i_1_n_4 ,\current_factor_3_reg[8]_i_1_n_5 ,\current_factor_3_reg[8]_i_1_n_6 ,\current_factor_3_reg[8]_i_1_n_7 }),
        .S(current_factor_3_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_3),
        .D(\current_factor_3_reg[8]_i_1_n_6 ),
        .Q(current_factor_3_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_4[0]_i_2 
       (.I0(current_factor_4_reg[0]),
        .O(\current_factor_4[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[0]_i_1_n_7 ),
        .Q(current_factor_4_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_4_reg[0]_i_1_n_0 ,\current_factor_4_reg[0]_i_1_n_1 ,\current_factor_4_reg[0]_i_1_n_2 ,\current_factor_4_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_4_reg[0]_i_1_n_4 ,\current_factor_4_reg[0]_i_1_n_5 ,\current_factor_4_reg[0]_i_1_n_6 ,\current_factor_4_reg[0]_i_1_n_7 }),
        .S({current_factor_4_reg[3:1],\current_factor_4[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[8]_i_1_n_5 ),
        .Q(current_factor_4_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[8]_i_1_n_4 ),
        .Q(current_factor_4_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[12]_i_1_n_7 ),
        .Q(current_factor_4_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[12]_i_1 
       (.CI(\current_factor_4_reg[8]_i_1_n_0 ),
        .CO({\current_factor_4_reg[12]_i_1_n_0 ,\current_factor_4_reg[12]_i_1_n_1 ,\current_factor_4_reg[12]_i_1_n_2 ,\current_factor_4_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[12]_i_1_n_4 ,\current_factor_4_reg[12]_i_1_n_5 ,\current_factor_4_reg[12]_i_1_n_6 ,\current_factor_4_reg[12]_i_1_n_7 }),
        .S(current_factor_4_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[12]_i_1_n_6 ),
        .Q(current_factor_4_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[12]_i_1_n_5 ),
        .Q(current_factor_4_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[12]_i_1_n_4 ),
        .Q(current_factor_4_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[16]_i_1_n_7 ),
        .Q(current_factor_4_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[16]_i_1 
       (.CI(\current_factor_4_reg[12]_i_1_n_0 ),
        .CO({\current_factor_4_reg[16]_i_1_n_0 ,\current_factor_4_reg[16]_i_1_n_1 ,\current_factor_4_reg[16]_i_1_n_2 ,\current_factor_4_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[16]_i_1_n_4 ,\current_factor_4_reg[16]_i_1_n_5 ,\current_factor_4_reg[16]_i_1_n_6 ,\current_factor_4_reg[16]_i_1_n_7 }),
        .S(current_factor_4_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[16]_i_1_n_6 ),
        .Q(current_factor_4_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[16]_i_1_n_5 ),
        .Q(current_factor_4_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[16]_i_1_n_4 ),
        .Q(current_factor_4_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[0]_i_1_n_6 ),
        .Q(current_factor_4_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[20]_i_1_n_7 ),
        .Q(current_factor_4_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[20]_i_1 
       (.CI(\current_factor_4_reg[16]_i_1_n_0 ),
        .CO({\current_factor_4_reg[20]_i_1_n_0 ,\current_factor_4_reg[20]_i_1_n_1 ,\current_factor_4_reg[20]_i_1_n_2 ,\current_factor_4_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[20]_i_1_n_4 ,\current_factor_4_reg[20]_i_1_n_5 ,\current_factor_4_reg[20]_i_1_n_6 ,\current_factor_4_reg[20]_i_1_n_7 }),
        .S(current_factor_4_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[20]_i_1_n_6 ),
        .Q(current_factor_4_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[20]_i_1_n_5 ),
        .Q(current_factor_4_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[20]_i_1_n_4 ),
        .Q(current_factor_4_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[24]_i_1_n_7 ),
        .Q(current_factor_4_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[24]_i_1 
       (.CI(\current_factor_4_reg[20]_i_1_n_0 ),
        .CO({\current_factor_4_reg[24]_i_1_n_0 ,\current_factor_4_reg[24]_i_1_n_1 ,\current_factor_4_reg[24]_i_1_n_2 ,\current_factor_4_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[24]_i_1_n_4 ,\current_factor_4_reg[24]_i_1_n_5 ,\current_factor_4_reg[24]_i_1_n_6 ,\current_factor_4_reg[24]_i_1_n_7 }),
        .S(current_factor_4_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[24]_i_1_n_6 ),
        .Q(current_factor_4_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[24]_i_1_n_5 ),
        .Q(current_factor_4_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[24]_i_1_n_4 ),
        .Q(current_factor_4_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[28]_i_1_n_7 ),
        .Q(current_factor_4_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[28]_i_1 
       (.CI(\current_factor_4_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_4_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_4_reg[28]_i_1_n_1 ,\current_factor_4_reg[28]_i_1_n_2 ,\current_factor_4_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[28]_i_1_n_4 ,\current_factor_4_reg[28]_i_1_n_5 ,\current_factor_4_reg[28]_i_1_n_6 ,\current_factor_4_reg[28]_i_1_n_7 }),
        .S(current_factor_4_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[28]_i_1_n_6 ),
        .Q(current_factor_4_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[0]_i_1_n_5 ),
        .Q(current_factor_4_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[28]_i_1_n_5 ),
        .Q(current_factor_4_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[28]_i_1_n_4 ),
        .Q(current_factor_4_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[0]_i_1_n_4 ),
        .Q(current_factor_4_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[4]_i_1_n_7 ),
        .Q(current_factor_4_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[4]_i_1 
       (.CI(\current_factor_4_reg[0]_i_1_n_0 ),
        .CO({\current_factor_4_reg[4]_i_1_n_0 ,\current_factor_4_reg[4]_i_1_n_1 ,\current_factor_4_reg[4]_i_1_n_2 ,\current_factor_4_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[4]_i_1_n_4 ,\current_factor_4_reg[4]_i_1_n_5 ,\current_factor_4_reg[4]_i_1_n_6 ,\current_factor_4_reg[4]_i_1_n_7 }),
        .S(current_factor_4_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[4]_i_1_n_6 ),
        .Q(current_factor_4_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[4]_i_1_n_5 ),
        .Q(current_factor_4_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[4]_i_1_n_4 ),
        .Q(current_factor_4_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[8]_i_1_n_7 ),
        .Q(current_factor_4_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[8]_i_1 
       (.CI(\current_factor_4_reg[4]_i_1_n_0 ),
        .CO({\current_factor_4_reg[8]_i_1_n_0 ,\current_factor_4_reg[8]_i_1_n_1 ,\current_factor_4_reg[8]_i_1_n_2 ,\current_factor_4_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[8]_i_1_n_4 ,\current_factor_4_reg[8]_i_1_n_5 ,\current_factor_4_reg[8]_i_1_n_6 ,\current_factor_4_reg[8]_i_1_n_7 }),
        .S(current_factor_4_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_4),
        .D(\current_factor_4_reg[8]_i_1_n_6 ),
        .Q(current_factor_4_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_5[0]_i_2 
       (.I0(current_factor_5_reg[0]),
        .O(\current_factor_5[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[0]_i_1_n_7 ),
        .Q(current_factor_5_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_5_reg[0]_i_1_n_0 ,\current_factor_5_reg[0]_i_1_n_1 ,\current_factor_5_reg[0]_i_1_n_2 ,\current_factor_5_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_5_reg[0]_i_1_n_4 ,\current_factor_5_reg[0]_i_1_n_5 ,\current_factor_5_reg[0]_i_1_n_6 ,\current_factor_5_reg[0]_i_1_n_7 }),
        .S({current_factor_5_reg[3:1],\current_factor_5[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[8]_i_1_n_5 ),
        .Q(current_factor_5_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[8]_i_1_n_4 ),
        .Q(current_factor_5_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[12]_i_1_n_7 ),
        .Q(current_factor_5_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[12]_i_1 
       (.CI(\current_factor_5_reg[8]_i_1_n_0 ),
        .CO({\current_factor_5_reg[12]_i_1_n_0 ,\current_factor_5_reg[12]_i_1_n_1 ,\current_factor_5_reg[12]_i_1_n_2 ,\current_factor_5_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[12]_i_1_n_4 ,\current_factor_5_reg[12]_i_1_n_5 ,\current_factor_5_reg[12]_i_1_n_6 ,\current_factor_5_reg[12]_i_1_n_7 }),
        .S(current_factor_5_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[12]_i_1_n_6 ),
        .Q(current_factor_5_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[12]_i_1_n_5 ),
        .Q(current_factor_5_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[12]_i_1_n_4 ),
        .Q(current_factor_5_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[16]_i_1_n_7 ),
        .Q(current_factor_5_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[16]_i_1 
       (.CI(\current_factor_5_reg[12]_i_1_n_0 ),
        .CO({\current_factor_5_reg[16]_i_1_n_0 ,\current_factor_5_reg[16]_i_1_n_1 ,\current_factor_5_reg[16]_i_1_n_2 ,\current_factor_5_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[16]_i_1_n_4 ,\current_factor_5_reg[16]_i_1_n_5 ,\current_factor_5_reg[16]_i_1_n_6 ,\current_factor_5_reg[16]_i_1_n_7 }),
        .S(current_factor_5_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[16]_i_1_n_6 ),
        .Q(current_factor_5_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[16]_i_1_n_5 ),
        .Q(current_factor_5_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[16]_i_1_n_4 ),
        .Q(current_factor_5_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[0]_i_1_n_6 ),
        .Q(current_factor_5_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[20]_i_1_n_7 ),
        .Q(current_factor_5_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[20]_i_1 
       (.CI(\current_factor_5_reg[16]_i_1_n_0 ),
        .CO({\current_factor_5_reg[20]_i_1_n_0 ,\current_factor_5_reg[20]_i_1_n_1 ,\current_factor_5_reg[20]_i_1_n_2 ,\current_factor_5_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[20]_i_1_n_4 ,\current_factor_5_reg[20]_i_1_n_5 ,\current_factor_5_reg[20]_i_1_n_6 ,\current_factor_5_reg[20]_i_1_n_7 }),
        .S(current_factor_5_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[20]_i_1_n_6 ),
        .Q(current_factor_5_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[20]_i_1_n_5 ),
        .Q(current_factor_5_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[20]_i_1_n_4 ),
        .Q(current_factor_5_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[24]_i_1_n_7 ),
        .Q(current_factor_5_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[24]_i_1 
       (.CI(\current_factor_5_reg[20]_i_1_n_0 ),
        .CO({\current_factor_5_reg[24]_i_1_n_0 ,\current_factor_5_reg[24]_i_1_n_1 ,\current_factor_5_reg[24]_i_1_n_2 ,\current_factor_5_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[24]_i_1_n_4 ,\current_factor_5_reg[24]_i_1_n_5 ,\current_factor_5_reg[24]_i_1_n_6 ,\current_factor_5_reg[24]_i_1_n_7 }),
        .S(current_factor_5_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[24]_i_1_n_6 ),
        .Q(current_factor_5_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[24]_i_1_n_5 ),
        .Q(current_factor_5_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[24]_i_1_n_4 ),
        .Q(current_factor_5_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[28]_i_1_n_7 ),
        .Q(current_factor_5_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[28]_i_1 
       (.CI(\current_factor_5_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_5_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_5_reg[28]_i_1_n_1 ,\current_factor_5_reg[28]_i_1_n_2 ,\current_factor_5_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[28]_i_1_n_4 ,\current_factor_5_reg[28]_i_1_n_5 ,\current_factor_5_reg[28]_i_1_n_6 ,\current_factor_5_reg[28]_i_1_n_7 }),
        .S(current_factor_5_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[28]_i_1_n_6 ),
        .Q(current_factor_5_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[0]_i_1_n_5 ),
        .Q(current_factor_5_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[28]_i_1_n_5 ),
        .Q(current_factor_5_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[28]_i_1_n_4 ),
        .Q(current_factor_5_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[0]_i_1_n_4 ),
        .Q(current_factor_5_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[4]_i_1_n_7 ),
        .Q(current_factor_5_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[4]_i_1 
       (.CI(\current_factor_5_reg[0]_i_1_n_0 ),
        .CO({\current_factor_5_reg[4]_i_1_n_0 ,\current_factor_5_reg[4]_i_1_n_1 ,\current_factor_5_reg[4]_i_1_n_2 ,\current_factor_5_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[4]_i_1_n_4 ,\current_factor_5_reg[4]_i_1_n_5 ,\current_factor_5_reg[4]_i_1_n_6 ,\current_factor_5_reg[4]_i_1_n_7 }),
        .S(current_factor_5_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[4]_i_1_n_6 ),
        .Q(current_factor_5_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[4]_i_1_n_5 ),
        .Q(current_factor_5_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[4]_i_1_n_4 ),
        .Q(current_factor_5_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[8]_i_1_n_7 ),
        .Q(current_factor_5_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[8]_i_1 
       (.CI(\current_factor_5_reg[4]_i_1_n_0 ),
        .CO({\current_factor_5_reg[8]_i_1_n_0 ,\current_factor_5_reg[8]_i_1_n_1 ,\current_factor_5_reg[8]_i_1_n_2 ,\current_factor_5_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[8]_i_1_n_4 ,\current_factor_5_reg[8]_i_1_n_5 ,\current_factor_5_reg[8]_i_1_n_6 ,\current_factor_5_reg[8]_i_1_n_7 }),
        .S(current_factor_5_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_5),
        .D(\current_factor_5_reg[8]_i_1_n_6 ),
        .Q(current_factor_5_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_6[0]_i_2 
       (.I0(current_factor_6_reg[0]),
        .O(\current_factor_6[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[0]_i_1_n_7 ),
        .Q(current_factor_6_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_6_reg[0]_i_1_n_0 ,\current_factor_6_reg[0]_i_1_n_1 ,\current_factor_6_reg[0]_i_1_n_2 ,\current_factor_6_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_6_reg[0]_i_1_n_4 ,\current_factor_6_reg[0]_i_1_n_5 ,\current_factor_6_reg[0]_i_1_n_6 ,\current_factor_6_reg[0]_i_1_n_7 }),
        .S({current_factor_6_reg[3:1],\current_factor_6[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[8]_i_1_n_5 ),
        .Q(current_factor_6_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[8]_i_1_n_4 ),
        .Q(current_factor_6_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[12]_i_1_n_7 ),
        .Q(current_factor_6_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[12]_i_1 
       (.CI(\current_factor_6_reg[8]_i_1_n_0 ),
        .CO({\current_factor_6_reg[12]_i_1_n_0 ,\current_factor_6_reg[12]_i_1_n_1 ,\current_factor_6_reg[12]_i_1_n_2 ,\current_factor_6_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[12]_i_1_n_4 ,\current_factor_6_reg[12]_i_1_n_5 ,\current_factor_6_reg[12]_i_1_n_6 ,\current_factor_6_reg[12]_i_1_n_7 }),
        .S(current_factor_6_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[12]_i_1_n_6 ),
        .Q(current_factor_6_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[12]_i_1_n_5 ),
        .Q(current_factor_6_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[12]_i_1_n_4 ),
        .Q(current_factor_6_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[16]_i_1_n_7 ),
        .Q(current_factor_6_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[16]_i_1 
       (.CI(\current_factor_6_reg[12]_i_1_n_0 ),
        .CO({\current_factor_6_reg[16]_i_1_n_0 ,\current_factor_6_reg[16]_i_1_n_1 ,\current_factor_6_reg[16]_i_1_n_2 ,\current_factor_6_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[16]_i_1_n_4 ,\current_factor_6_reg[16]_i_1_n_5 ,\current_factor_6_reg[16]_i_1_n_6 ,\current_factor_6_reg[16]_i_1_n_7 }),
        .S(current_factor_6_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[16]_i_1_n_6 ),
        .Q(current_factor_6_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[16]_i_1_n_5 ),
        .Q(current_factor_6_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[16]_i_1_n_4 ),
        .Q(current_factor_6_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[0]_i_1_n_6 ),
        .Q(current_factor_6_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[20]_i_1_n_7 ),
        .Q(current_factor_6_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[20]_i_1 
       (.CI(\current_factor_6_reg[16]_i_1_n_0 ),
        .CO({\current_factor_6_reg[20]_i_1_n_0 ,\current_factor_6_reg[20]_i_1_n_1 ,\current_factor_6_reg[20]_i_1_n_2 ,\current_factor_6_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[20]_i_1_n_4 ,\current_factor_6_reg[20]_i_1_n_5 ,\current_factor_6_reg[20]_i_1_n_6 ,\current_factor_6_reg[20]_i_1_n_7 }),
        .S(current_factor_6_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[20]_i_1_n_6 ),
        .Q(current_factor_6_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[20]_i_1_n_5 ),
        .Q(current_factor_6_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[20]_i_1_n_4 ),
        .Q(current_factor_6_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[24]_i_1_n_7 ),
        .Q(current_factor_6_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[24]_i_1 
       (.CI(\current_factor_6_reg[20]_i_1_n_0 ),
        .CO({\current_factor_6_reg[24]_i_1_n_0 ,\current_factor_6_reg[24]_i_1_n_1 ,\current_factor_6_reg[24]_i_1_n_2 ,\current_factor_6_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[24]_i_1_n_4 ,\current_factor_6_reg[24]_i_1_n_5 ,\current_factor_6_reg[24]_i_1_n_6 ,\current_factor_6_reg[24]_i_1_n_7 }),
        .S(current_factor_6_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[24]_i_1_n_6 ),
        .Q(current_factor_6_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[24]_i_1_n_5 ),
        .Q(current_factor_6_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[24]_i_1_n_4 ),
        .Q(current_factor_6_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[28]_i_1_n_7 ),
        .Q(current_factor_6_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[28]_i_1 
       (.CI(\current_factor_6_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_6_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_6_reg[28]_i_1_n_1 ,\current_factor_6_reg[28]_i_1_n_2 ,\current_factor_6_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[28]_i_1_n_4 ,\current_factor_6_reg[28]_i_1_n_5 ,\current_factor_6_reg[28]_i_1_n_6 ,\current_factor_6_reg[28]_i_1_n_7 }),
        .S(current_factor_6_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[28]_i_1_n_6 ),
        .Q(current_factor_6_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[0]_i_1_n_5 ),
        .Q(current_factor_6_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[28]_i_1_n_5 ),
        .Q(current_factor_6_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[28]_i_1_n_4 ),
        .Q(current_factor_6_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[0]_i_1_n_4 ),
        .Q(current_factor_6_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[4]_i_1_n_7 ),
        .Q(current_factor_6_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[4]_i_1 
       (.CI(\current_factor_6_reg[0]_i_1_n_0 ),
        .CO({\current_factor_6_reg[4]_i_1_n_0 ,\current_factor_6_reg[4]_i_1_n_1 ,\current_factor_6_reg[4]_i_1_n_2 ,\current_factor_6_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[4]_i_1_n_4 ,\current_factor_6_reg[4]_i_1_n_5 ,\current_factor_6_reg[4]_i_1_n_6 ,\current_factor_6_reg[4]_i_1_n_7 }),
        .S(current_factor_6_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[4]_i_1_n_6 ),
        .Q(current_factor_6_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[4]_i_1_n_5 ),
        .Q(current_factor_6_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[4]_i_1_n_4 ),
        .Q(current_factor_6_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[8]_i_1_n_7 ),
        .Q(current_factor_6_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[8]_i_1 
       (.CI(\current_factor_6_reg[4]_i_1_n_0 ),
        .CO({\current_factor_6_reg[8]_i_1_n_0 ,\current_factor_6_reg[8]_i_1_n_1 ,\current_factor_6_reg[8]_i_1_n_2 ,\current_factor_6_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[8]_i_1_n_4 ,\current_factor_6_reg[8]_i_1_n_5 ,\current_factor_6_reg[8]_i_1_n_6 ,\current_factor_6_reg[8]_i_1_n_7 }),
        .S(current_factor_6_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_6),
        .D(\current_factor_6_reg[8]_i_1_n_6 ),
        .Q(current_factor_6_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_7[0]_i_2 
       (.I0(current_factor_7_reg[0]),
        .O(\current_factor_7[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[0]_i_1_n_7 ),
        .Q(current_factor_7_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_7_reg[0]_i_1_n_0 ,\current_factor_7_reg[0]_i_1_n_1 ,\current_factor_7_reg[0]_i_1_n_2 ,\current_factor_7_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_7_reg[0]_i_1_n_4 ,\current_factor_7_reg[0]_i_1_n_5 ,\current_factor_7_reg[0]_i_1_n_6 ,\current_factor_7_reg[0]_i_1_n_7 }),
        .S({current_factor_7_reg[3:1],\current_factor_7[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[8]_i_1_n_5 ),
        .Q(current_factor_7_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[8]_i_1_n_4 ),
        .Q(current_factor_7_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[12]_i_1_n_7 ),
        .Q(current_factor_7_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[12]_i_1 
       (.CI(\current_factor_7_reg[8]_i_1_n_0 ),
        .CO({\current_factor_7_reg[12]_i_1_n_0 ,\current_factor_7_reg[12]_i_1_n_1 ,\current_factor_7_reg[12]_i_1_n_2 ,\current_factor_7_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[12]_i_1_n_4 ,\current_factor_7_reg[12]_i_1_n_5 ,\current_factor_7_reg[12]_i_1_n_6 ,\current_factor_7_reg[12]_i_1_n_7 }),
        .S(current_factor_7_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[12]_i_1_n_6 ),
        .Q(current_factor_7_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[12]_i_1_n_5 ),
        .Q(current_factor_7_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[12]_i_1_n_4 ),
        .Q(current_factor_7_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[16]_i_1_n_7 ),
        .Q(current_factor_7_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[16]_i_1 
       (.CI(\current_factor_7_reg[12]_i_1_n_0 ),
        .CO({\current_factor_7_reg[16]_i_1_n_0 ,\current_factor_7_reg[16]_i_1_n_1 ,\current_factor_7_reg[16]_i_1_n_2 ,\current_factor_7_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[16]_i_1_n_4 ,\current_factor_7_reg[16]_i_1_n_5 ,\current_factor_7_reg[16]_i_1_n_6 ,\current_factor_7_reg[16]_i_1_n_7 }),
        .S(current_factor_7_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[16]_i_1_n_6 ),
        .Q(current_factor_7_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[16]_i_1_n_5 ),
        .Q(current_factor_7_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[16]_i_1_n_4 ),
        .Q(current_factor_7_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[0]_i_1_n_6 ),
        .Q(current_factor_7_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[20]_i_1_n_7 ),
        .Q(current_factor_7_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[20]_i_1 
       (.CI(\current_factor_7_reg[16]_i_1_n_0 ),
        .CO({\current_factor_7_reg[20]_i_1_n_0 ,\current_factor_7_reg[20]_i_1_n_1 ,\current_factor_7_reg[20]_i_1_n_2 ,\current_factor_7_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[20]_i_1_n_4 ,\current_factor_7_reg[20]_i_1_n_5 ,\current_factor_7_reg[20]_i_1_n_6 ,\current_factor_7_reg[20]_i_1_n_7 }),
        .S(current_factor_7_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[20]_i_1_n_6 ),
        .Q(current_factor_7_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[20]_i_1_n_5 ),
        .Q(current_factor_7_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[20]_i_1_n_4 ),
        .Q(current_factor_7_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[24]_i_1_n_7 ),
        .Q(current_factor_7_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[24]_i_1 
       (.CI(\current_factor_7_reg[20]_i_1_n_0 ),
        .CO({\current_factor_7_reg[24]_i_1_n_0 ,\current_factor_7_reg[24]_i_1_n_1 ,\current_factor_7_reg[24]_i_1_n_2 ,\current_factor_7_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[24]_i_1_n_4 ,\current_factor_7_reg[24]_i_1_n_5 ,\current_factor_7_reg[24]_i_1_n_6 ,\current_factor_7_reg[24]_i_1_n_7 }),
        .S(current_factor_7_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[24]_i_1_n_6 ),
        .Q(current_factor_7_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[24]_i_1_n_5 ),
        .Q(current_factor_7_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[24]_i_1_n_4 ),
        .Q(current_factor_7_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[28]_i_1_n_7 ),
        .Q(current_factor_7_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[28]_i_1 
       (.CI(\current_factor_7_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_7_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_7_reg[28]_i_1_n_1 ,\current_factor_7_reg[28]_i_1_n_2 ,\current_factor_7_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[28]_i_1_n_4 ,\current_factor_7_reg[28]_i_1_n_5 ,\current_factor_7_reg[28]_i_1_n_6 ,\current_factor_7_reg[28]_i_1_n_7 }),
        .S(current_factor_7_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[28]_i_1_n_6 ),
        .Q(current_factor_7_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[0]_i_1_n_5 ),
        .Q(current_factor_7_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[28]_i_1_n_5 ),
        .Q(current_factor_7_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[28]_i_1_n_4 ),
        .Q(current_factor_7_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[0]_i_1_n_4 ),
        .Q(current_factor_7_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[4]_i_1_n_7 ),
        .Q(current_factor_7_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[4]_i_1 
       (.CI(\current_factor_7_reg[0]_i_1_n_0 ),
        .CO({\current_factor_7_reg[4]_i_1_n_0 ,\current_factor_7_reg[4]_i_1_n_1 ,\current_factor_7_reg[4]_i_1_n_2 ,\current_factor_7_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[4]_i_1_n_4 ,\current_factor_7_reg[4]_i_1_n_5 ,\current_factor_7_reg[4]_i_1_n_6 ,\current_factor_7_reg[4]_i_1_n_7 }),
        .S(current_factor_7_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[4]_i_1_n_6 ),
        .Q(current_factor_7_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[4]_i_1_n_5 ),
        .Q(current_factor_7_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[4]_i_1_n_4 ),
        .Q(current_factor_7_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[8]_i_1_n_7 ),
        .Q(current_factor_7_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[8]_i_1 
       (.CI(\current_factor_7_reg[4]_i_1_n_0 ),
        .CO({\current_factor_7_reg[8]_i_1_n_0 ,\current_factor_7_reg[8]_i_1_n_1 ,\current_factor_7_reg[8]_i_1_n_2 ,\current_factor_7_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[8]_i_1_n_4 ,\current_factor_7_reg[8]_i_1_n_5 ,\current_factor_7_reg[8]_i_1_n_6 ,\current_factor_7_reg[8]_i_1_n_7 }),
        .S(current_factor_7_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_7),
        .D(\current_factor_7_reg[8]_i_1_n_6 ),
        .Q(current_factor_7_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_8[0]_i_2 
       (.I0(current_factor_8_reg[0]),
        .O(\current_factor_8[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[0]_i_1_n_7 ),
        .Q(current_factor_8_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_8_reg[0]_i_1_n_0 ,\current_factor_8_reg[0]_i_1_n_1 ,\current_factor_8_reg[0]_i_1_n_2 ,\current_factor_8_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_8_reg[0]_i_1_n_4 ,\current_factor_8_reg[0]_i_1_n_5 ,\current_factor_8_reg[0]_i_1_n_6 ,\current_factor_8_reg[0]_i_1_n_7 }),
        .S({current_factor_8_reg[3:1],\current_factor_8[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[8]_i_1_n_5 ),
        .Q(current_factor_8_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[8]_i_1_n_4 ),
        .Q(current_factor_8_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[12]_i_1_n_7 ),
        .Q(current_factor_8_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[12]_i_1 
       (.CI(\current_factor_8_reg[8]_i_1_n_0 ),
        .CO({\current_factor_8_reg[12]_i_1_n_0 ,\current_factor_8_reg[12]_i_1_n_1 ,\current_factor_8_reg[12]_i_1_n_2 ,\current_factor_8_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[12]_i_1_n_4 ,\current_factor_8_reg[12]_i_1_n_5 ,\current_factor_8_reg[12]_i_1_n_6 ,\current_factor_8_reg[12]_i_1_n_7 }),
        .S(current_factor_8_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[12]_i_1_n_6 ),
        .Q(current_factor_8_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[12]_i_1_n_5 ),
        .Q(current_factor_8_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[12]_i_1_n_4 ),
        .Q(current_factor_8_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[16]_i_1_n_7 ),
        .Q(current_factor_8_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[16]_i_1 
       (.CI(\current_factor_8_reg[12]_i_1_n_0 ),
        .CO({\current_factor_8_reg[16]_i_1_n_0 ,\current_factor_8_reg[16]_i_1_n_1 ,\current_factor_8_reg[16]_i_1_n_2 ,\current_factor_8_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[16]_i_1_n_4 ,\current_factor_8_reg[16]_i_1_n_5 ,\current_factor_8_reg[16]_i_1_n_6 ,\current_factor_8_reg[16]_i_1_n_7 }),
        .S(current_factor_8_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[16]_i_1_n_6 ),
        .Q(current_factor_8_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[16]_i_1_n_5 ),
        .Q(current_factor_8_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[16]_i_1_n_4 ),
        .Q(current_factor_8_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[0]_i_1_n_6 ),
        .Q(current_factor_8_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[20]_i_1_n_7 ),
        .Q(current_factor_8_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[20]_i_1 
       (.CI(\current_factor_8_reg[16]_i_1_n_0 ),
        .CO({\current_factor_8_reg[20]_i_1_n_0 ,\current_factor_8_reg[20]_i_1_n_1 ,\current_factor_8_reg[20]_i_1_n_2 ,\current_factor_8_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[20]_i_1_n_4 ,\current_factor_8_reg[20]_i_1_n_5 ,\current_factor_8_reg[20]_i_1_n_6 ,\current_factor_8_reg[20]_i_1_n_7 }),
        .S(current_factor_8_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[20]_i_1_n_6 ),
        .Q(current_factor_8_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[20]_i_1_n_5 ),
        .Q(current_factor_8_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[20]_i_1_n_4 ),
        .Q(current_factor_8_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[24]_i_1_n_7 ),
        .Q(current_factor_8_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[24]_i_1 
       (.CI(\current_factor_8_reg[20]_i_1_n_0 ),
        .CO({\current_factor_8_reg[24]_i_1_n_0 ,\current_factor_8_reg[24]_i_1_n_1 ,\current_factor_8_reg[24]_i_1_n_2 ,\current_factor_8_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[24]_i_1_n_4 ,\current_factor_8_reg[24]_i_1_n_5 ,\current_factor_8_reg[24]_i_1_n_6 ,\current_factor_8_reg[24]_i_1_n_7 }),
        .S(current_factor_8_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[24]_i_1_n_6 ),
        .Q(current_factor_8_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[24]_i_1_n_5 ),
        .Q(current_factor_8_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[24]_i_1_n_4 ),
        .Q(current_factor_8_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[28]_i_1_n_7 ),
        .Q(current_factor_8_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[28]_i_1 
       (.CI(\current_factor_8_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_8_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_8_reg[28]_i_1_n_1 ,\current_factor_8_reg[28]_i_1_n_2 ,\current_factor_8_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[28]_i_1_n_4 ,\current_factor_8_reg[28]_i_1_n_5 ,\current_factor_8_reg[28]_i_1_n_6 ,\current_factor_8_reg[28]_i_1_n_7 }),
        .S(current_factor_8_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[28]_i_1_n_6 ),
        .Q(current_factor_8_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[0]_i_1_n_5 ),
        .Q(current_factor_8_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[28]_i_1_n_5 ),
        .Q(current_factor_8_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[28]_i_1_n_4 ),
        .Q(current_factor_8_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[0]_i_1_n_4 ),
        .Q(current_factor_8_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[4]_i_1_n_7 ),
        .Q(current_factor_8_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[4]_i_1 
       (.CI(\current_factor_8_reg[0]_i_1_n_0 ),
        .CO({\current_factor_8_reg[4]_i_1_n_0 ,\current_factor_8_reg[4]_i_1_n_1 ,\current_factor_8_reg[4]_i_1_n_2 ,\current_factor_8_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[4]_i_1_n_4 ,\current_factor_8_reg[4]_i_1_n_5 ,\current_factor_8_reg[4]_i_1_n_6 ,\current_factor_8_reg[4]_i_1_n_7 }),
        .S(current_factor_8_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[4]_i_1_n_6 ),
        .Q(current_factor_8_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[4]_i_1_n_5 ),
        .Q(current_factor_8_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[4]_i_1_n_4 ),
        .Q(current_factor_8_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[8]_i_1_n_7 ),
        .Q(current_factor_8_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[8]_i_1 
       (.CI(\current_factor_8_reg[4]_i_1_n_0 ),
        .CO({\current_factor_8_reg[8]_i_1_n_0 ,\current_factor_8_reg[8]_i_1_n_1 ,\current_factor_8_reg[8]_i_1_n_2 ,\current_factor_8_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[8]_i_1_n_4 ,\current_factor_8_reg[8]_i_1_n_5 ,\current_factor_8_reg[8]_i_1_n_6 ,\current_factor_8_reg[8]_i_1_n_7 }),
        .S(current_factor_8_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_8),
        .D(\current_factor_8_reg[8]_i_1_n_6 ),
        .Q(current_factor_8_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_9[0]_i_2 
       (.I0(current_factor_9_reg[0]),
        .O(\current_factor_9[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[0] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[0]_i_1_n_7 ),
        .Q(current_factor_9_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_9_reg[0]_i_1_n_0 ,\current_factor_9_reg[0]_i_1_n_1 ,\current_factor_9_reg[0]_i_1_n_2 ,\current_factor_9_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_9_reg[0]_i_1_n_4 ,\current_factor_9_reg[0]_i_1_n_5 ,\current_factor_9_reg[0]_i_1_n_6 ,\current_factor_9_reg[0]_i_1_n_7 }),
        .S({current_factor_9_reg[3:1],\current_factor_9[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[10] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[8]_i_1_n_5 ),
        .Q(current_factor_9_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[11] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[8]_i_1_n_4 ),
        .Q(current_factor_9_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[12] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[12]_i_1_n_7 ),
        .Q(current_factor_9_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[12]_i_1 
       (.CI(\current_factor_9_reg[8]_i_1_n_0 ),
        .CO({\current_factor_9_reg[12]_i_1_n_0 ,\current_factor_9_reg[12]_i_1_n_1 ,\current_factor_9_reg[12]_i_1_n_2 ,\current_factor_9_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[12]_i_1_n_4 ,\current_factor_9_reg[12]_i_1_n_5 ,\current_factor_9_reg[12]_i_1_n_6 ,\current_factor_9_reg[12]_i_1_n_7 }),
        .S(current_factor_9_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[13] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[12]_i_1_n_6 ),
        .Q(current_factor_9_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[14] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[12]_i_1_n_5 ),
        .Q(current_factor_9_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[15] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[12]_i_1_n_4 ),
        .Q(current_factor_9_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[16] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[16]_i_1_n_7 ),
        .Q(current_factor_9_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[16]_i_1 
       (.CI(\current_factor_9_reg[12]_i_1_n_0 ),
        .CO({\current_factor_9_reg[16]_i_1_n_0 ,\current_factor_9_reg[16]_i_1_n_1 ,\current_factor_9_reg[16]_i_1_n_2 ,\current_factor_9_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[16]_i_1_n_4 ,\current_factor_9_reg[16]_i_1_n_5 ,\current_factor_9_reg[16]_i_1_n_6 ,\current_factor_9_reg[16]_i_1_n_7 }),
        .S(current_factor_9_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[17] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[16]_i_1_n_6 ),
        .Q(current_factor_9_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[18] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[16]_i_1_n_5 ),
        .Q(current_factor_9_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[19] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[16]_i_1_n_4 ),
        .Q(current_factor_9_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[1] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[0]_i_1_n_6 ),
        .Q(current_factor_9_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[20] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[20]_i_1_n_7 ),
        .Q(current_factor_9_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[20]_i_1 
       (.CI(\current_factor_9_reg[16]_i_1_n_0 ),
        .CO({\current_factor_9_reg[20]_i_1_n_0 ,\current_factor_9_reg[20]_i_1_n_1 ,\current_factor_9_reg[20]_i_1_n_2 ,\current_factor_9_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[20]_i_1_n_4 ,\current_factor_9_reg[20]_i_1_n_5 ,\current_factor_9_reg[20]_i_1_n_6 ,\current_factor_9_reg[20]_i_1_n_7 }),
        .S(current_factor_9_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[21] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[20]_i_1_n_6 ),
        .Q(current_factor_9_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[22] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[20]_i_1_n_5 ),
        .Q(current_factor_9_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[23] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[20]_i_1_n_4 ),
        .Q(current_factor_9_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[24] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[24]_i_1_n_7 ),
        .Q(current_factor_9_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[24]_i_1 
       (.CI(\current_factor_9_reg[20]_i_1_n_0 ),
        .CO({\current_factor_9_reg[24]_i_1_n_0 ,\current_factor_9_reg[24]_i_1_n_1 ,\current_factor_9_reg[24]_i_1_n_2 ,\current_factor_9_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[24]_i_1_n_4 ,\current_factor_9_reg[24]_i_1_n_5 ,\current_factor_9_reg[24]_i_1_n_6 ,\current_factor_9_reg[24]_i_1_n_7 }),
        .S(current_factor_9_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[25] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[24]_i_1_n_6 ),
        .Q(current_factor_9_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[26] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[24]_i_1_n_5 ),
        .Q(current_factor_9_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[27] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[24]_i_1_n_4 ),
        .Q(current_factor_9_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[28] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[28]_i_1_n_7 ),
        .Q(current_factor_9_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[28]_i_1 
       (.CI(\current_factor_9_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_9_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_9_reg[28]_i_1_n_1 ,\current_factor_9_reg[28]_i_1_n_2 ,\current_factor_9_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[28]_i_1_n_4 ,\current_factor_9_reg[28]_i_1_n_5 ,\current_factor_9_reg[28]_i_1_n_6 ,\current_factor_9_reg[28]_i_1_n_7 }),
        .S(current_factor_9_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[29] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[28]_i_1_n_6 ),
        .Q(current_factor_9_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[2] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[0]_i_1_n_5 ),
        .Q(current_factor_9_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[30] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[28]_i_1_n_5 ),
        .Q(current_factor_9_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[31] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[28]_i_1_n_4 ),
        .Q(current_factor_9_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[3] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[0]_i_1_n_4 ),
        .Q(current_factor_9_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[4] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[4]_i_1_n_7 ),
        .Q(current_factor_9_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[4]_i_1 
       (.CI(\current_factor_9_reg[0]_i_1_n_0 ),
        .CO({\current_factor_9_reg[4]_i_1_n_0 ,\current_factor_9_reg[4]_i_1_n_1 ,\current_factor_9_reg[4]_i_1_n_2 ,\current_factor_9_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[4]_i_1_n_4 ,\current_factor_9_reg[4]_i_1_n_5 ,\current_factor_9_reg[4]_i_1_n_6 ,\current_factor_9_reg[4]_i_1_n_7 }),
        .S(current_factor_9_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[5] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[4]_i_1_n_6 ),
        .Q(current_factor_9_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[6] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[4]_i_1_n_5 ),
        .Q(current_factor_9_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[7] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[4]_i_1_n_4 ),
        .Q(current_factor_9_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[8] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[8]_i_1_n_7 ),
        .Q(current_factor_9_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[8]_i_1 
       (.CI(\current_factor_9_reg[4]_i_1_n_0 ),
        .CO({\current_factor_9_reg[8]_i_1_n_0 ,\current_factor_9_reg[8]_i_1_n_1 ,\current_factor_9_reg[8]_i_1_n_2 ,\current_factor_9_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[8]_i_1_n_4 ,\current_factor_9_reg[8]_i_1_n_5 ,\current_factor_9_reg[8]_i_1_n_6 ,\current_factor_9_reg[8]_i_1_n_7 }),
        .S(current_factor_9_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[9] 
       (.C(ap_clk),
        .CE(current_rate_9),
        .D(\current_factor_9_reg[8]_i_1_n_6 ),
        .Q(current_factor_9_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[0] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[0]_i_1_n_7 ),
        .Q(current_factor_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\current_factor_reg[0]_i_1_n_0 ,\current_factor_reg[0]_i_1_n_1 ,\current_factor_reg[0]_i_1_n_2 ,\current_factor_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_reg[0]_i_1_n_4 ,\current_factor_reg[0]_i_1_n_5 ,\current_factor_reg[0]_i_1_n_6 ,\current_factor_reg[0]_i_1_n_7 }),
        .S({current_factor_reg[3:1],\current_factor[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[10] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[8]_i_1_n_5 ),
        .Q(current_factor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[11] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[8]_i_1_n_4 ),
        .Q(current_factor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[12] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[12]_i_1_n_7 ),
        .Q(current_factor_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[12]_i_1 
       (.CI(\current_factor_reg[8]_i_1_n_0 ),
        .CO({\current_factor_reg[12]_i_1_n_0 ,\current_factor_reg[12]_i_1_n_1 ,\current_factor_reg[12]_i_1_n_2 ,\current_factor_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[12]_i_1_n_4 ,\current_factor_reg[12]_i_1_n_5 ,\current_factor_reg[12]_i_1_n_6 ,\current_factor_reg[12]_i_1_n_7 }),
        .S(current_factor_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[13] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[12]_i_1_n_6 ),
        .Q(current_factor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[14] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[12]_i_1_n_5 ),
        .Q(current_factor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[15] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[12]_i_1_n_4 ),
        .Q(current_factor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[16] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[16]_i_1_n_7 ),
        .Q(current_factor_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[16]_i_1 
       (.CI(\current_factor_reg[12]_i_1_n_0 ),
        .CO({\current_factor_reg[16]_i_1_n_0 ,\current_factor_reg[16]_i_1_n_1 ,\current_factor_reg[16]_i_1_n_2 ,\current_factor_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[16]_i_1_n_4 ,\current_factor_reg[16]_i_1_n_5 ,\current_factor_reg[16]_i_1_n_6 ,\current_factor_reg[16]_i_1_n_7 }),
        .S(current_factor_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[17] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[16]_i_1_n_6 ),
        .Q(current_factor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[18] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[16]_i_1_n_5 ),
        .Q(current_factor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[19] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[16]_i_1_n_4 ),
        .Q(current_factor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[1] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[0]_i_1_n_6 ),
        .Q(current_factor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[20] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[20]_i_1_n_7 ),
        .Q(current_factor_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[20]_i_1 
       (.CI(\current_factor_reg[16]_i_1_n_0 ),
        .CO({\current_factor_reg[20]_i_1_n_0 ,\current_factor_reg[20]_i_1_n_1 ,\current_factor_reg[20]_i_1_n_2 ,\current_factor_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[20]_i_1_n_4 ,\current_factor_reg[20]_i_1_n_5 ,\current_factor_reg[20]_i_1_n_6 ,\current_factor_reg[20]_i_1_n_7 }),
        .S(current_factor_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[21] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[20]_i_1_n_6 ),
        .Q(current_factor_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[22] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[20]_i_1_n_5 ),
        .Q(current_factor_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[23] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[20]_i_1_n_4 ),
        .Q(current_factor_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[24] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[24]_i_1_n_7 ),
        .Q(current_factor_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[24]_i_1 
       (.CI(\current_factor_reg[20]_i_1_n_0 ),
        .CO({\current_factor_reg[24]_i_1_n_0 ,\current_factor_reg[24]_i_1_n_1 ,\current_factor_reg[24]_i_1_n_2 ,\current_factor_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[24]_i_1_n_4 ,\current_factor_reg[24]_i_1_n_5 ,\current_factor_reg[24]_i_1_n_6 ,\current_factor_reg[24]_i_1_n_7 }),
        .S(current_factor_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[25] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[24]_i_1_n_6 ),
        .Q(current_factor_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[26] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[24]_i_1_n_5 ),
        .Q(current_factor_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[27] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[24]_i_1_n_4 ),
        .Q(current_factor_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[28] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[28]_i_1_n_7 ),
        .Q(current_factor_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[28]_i_1 
       (.CI(\current_factor_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_reg[28]_i_1_n_1 ,\current_factor_reg[28]_i_1_n_2 ,\current_factor_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[28]_i_1_n_4 ,\current_factor_reg[28]_i_1_n_5 ,\current_factor_reg[28]_i_1_n_6 ,\current_factor_reg[28]_i_1_n_7 }),
        .S(current_factor_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[29] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[28]_i_1_n_6 ),
        .Q(current_factor_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[2] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[0]_i_1_n_5 ),
        .Q(current_factor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[30] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[28]_i_1_n_5 ),
        .Q(current_factor_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[31] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[28]_i_1_n_4 ),
        .Q(current_factor_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[3] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[0]_i_1_n_4 ),
        .Q(current_factor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[4] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[4]_i_1_n_7 ),
        .Q(current_factor_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[4]_i_1 
       (.CI(\current_factor_reg[0]_i_1_n_0 ),
        .CO({\current_factor_reg[4]_i_1_n_0 ,\current_factor_reg[4]_i_1_n_1 ,\current_factor_reg[4]_i_1_n_2 ,\current_factor_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[4]_i_1_n_4 ,\current_factor_reg[4]_i_1_n_5 ,\current_factor_reg[4]_i_1_n_6 ,\current_factor_reg[4]_i_1_n_7 }),
        .S(current_factor_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[5] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[4]_i_1_n_6 ),
        .Q(current_factor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[6] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[4]_i_1_n_5 ),
        .Q(current_factor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[7] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[4]_i_1_n_4 ),
        .Q(current_factor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[8] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[8]_i_1_n_7 ),
        .Q(current_factor_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[8]_i_1 
       (.CI(\current_factor_reg[4]_i_1_n_0 ),
        .CO({\current_factor_reg[8]_i_1_n_0 ,\current_factor_reg[8]_i_1_n_1 ,\current_factor_reg[8]_i_1_n_2 ,\current_factor_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[8]_i_1_n_4 ,\current_factor_reg[8]_i_1_n_5 ,\current_factor_reg[8]_i_1_n_6 ,\current_factor_reg[8]_i_1_n_7 }),
        .S(current_factor_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[9] 
       (.C(ap_clk),
        .CE(current_rate),
        .D(\current_factor_reg[8]_i_1_n_6 ),
        .Q(current_factor_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_10 
       (.I0(add_ln62_9_fu_1728_p2[29]),
        .I1(add_ln62_9_fu_1728_p2[28]),
        .O(\current_rate[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_11 
       (.I0(add_ln62_9_fu_1728_p2[27]),
        .I1(add_ln62_9_fu_1728_p2[26]),
        .O(\current_rate[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_12 
       (.I0(add_ln62_9_fu_1728_p2[25]),
        .I1(add_ln62_9_fu_1728_p2[24]),
        .O(\current_rate[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_13 
       (.I0(add_ln62_9_fu_1728_p2[23]),
        .I1(add_ln62_9_fu_1728_p2[22]),
        .O(\current_rate[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_14 
       (.I0(add_ln62_9_fu_1728_p2[28]),
        .I1(add_ln62_9_fu_1728_p2[29]),
        .O(\current_rate[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_15 
       (.I0(add_ln62_9_fu_1728_p2[26]),
        .I1(add_ln62_9_fu_1728_p2[27]),
        .O(\current_rate[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_16 
       (.I0(add_ln62_9_fu_1728_p2[24]),
        .I1(add_ln62_9_fu_1728_p2[25]),
        .O(\current_rate[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_17 
       (.I0(add_ln62_9_fu_1728_p2[22]),
        .I1(add_ln62_9_fu_1728_p2[23]),
        .O(\current_rate[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_19 
       (.I0(add_ln62_9_fu_1728_p2[21]),
        .I1(add_ln62_9_fu_1728_p2[20]),
        .O(\current_rate[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate[0]_i_21 
       (.I0(add_ln62_9_fu_1728_p2[17]),
        .I1(add_ln62_9_fu_1728_p2[16]),
        .O(\current_rate[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_22 
       (.I0(add_ln62_9_fu_1728_p2[15]),
        .I1(add_ln62_9_fu_1728_p2[14]),
        .O(\current_rate[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_23 
       (.I0(add_ln62_9_fu_1728_p2[20]),
        .I1(add_ln62_9_fu_1728_p2[21]),
        .O(\current_rate[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_24 
       (.I0(add_ln62_9_fu_1728_p2[18]),
        .I1(add_ln62_9_fu_1728_p2[19]),
        .O(\current_rate[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_25 
       (.I0(add_ln62_9_fu_1728_p2[17]),
        .I1(add_ln62_9_fu_1728_p2[16]),
        .O(\current_rate[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_26 
       (.I0(add_ln62_9_fu_1728_p2[14]),
        .I1(add_ln62_9_fu_1728_p2[15]),
        .O(\current_rate[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate[0]_i_5 
       (.I0(current_rate_reg[0]),
        .O(\current_rate[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_7 
       (.I0(add_ln62_9_fu_1728_p2[30]),
        .I1(add_ln62_9_fu_1728_p2[31]),
        .O(\current_rate[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_8 
       (.I0(add_ln62_9_fu_1728_p2[30]),
        .I1(add_ln62_9_fu_1728_p2[31]),
        .O(\current_rate[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_10 
       (.I0(add_ln62_fu_783_p2[29]),
        .I1(add_ln62_fu_783_p2[28]),
        .O(\current_rate_10[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_11 
       (.I0(add_ln62_fu_783_p2[27]),
        .I1(add_ln62_fu_783_p2[26]),
        .O(\current_rate_10[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_12 
       (.I0(add_ln62_fu_783_p2[25]),
        .I1(add_ln62_fu_783_p2[24]),
        .O(\current_rate_10[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_13 
       (.I0(add_ln62_fu_783_p2[23]),
        .I1(add_ln62_fu_783_p2[22]),
        .O(\current_rate_10[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_14 
       (.I0(add_ln62_fu_783_p2[28]),
        .I1(add_ln62_fu_783_p2[29]),
        .O(\current_rate_10[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_15 
       (.I0(add_ln62_fu_783_p2[26]),
        .I1(add_ln62_fu_783_p2[27]),
        .O(\current_rate_10[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_16 
       (.I0(add_ln62_fu_783_p2[24]),
        .I1(add_ln62_fu_783_p2[25]),
        .O(\current_rate_10[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_17 
       (.I0(add_ln62_fu_783_p2[22]),
        .I1(add_ln62_fu_783_p2[23]),
        .O(\current_rate_10[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_19 
       (.I0(add_ln62_fu_783_p2[21]),
        .I1(add_ln62_fu_783_p2[20]),
        .O(\current_rate_10[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_10[0]_i_21 
       (.I0(add_ln62_fu_783_p2[17]),
        .I1(add_ln62_fu_783_p2[16]),
        .O(\current_rate_10[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_22 
       (.I0(add_ln62_fu_783_p2[15]),
        .I1(add_ln62_fu_783_p2[14]),
        .O(\current_rate_10[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_23 
       (.I0(add_ln62_fu_783_p2[20]),
        .I1(add_ln62_fu_783_p2[21]),
        .O(\current_rate_10[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_24 
       (.I0(add_ln62_fu_783_p2[18]),
        .I1(add_ln62_fu_783_p2[19]),
        .O(\current_rate_10[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_25 
       (.I0(add_ln62_fu_783_p2[17]),
        .I1(add_ln62_fu_783_p2[16]),
        .O(\current_rate_10[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_26 
       (.I0(add_ln62_fu_783_p2[14]),
        .I1(add_ln62_fu_783_p2[15]),
        .O(\current_rate_10[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_10[0]_i_5 
       (.I0(current_rate_10_reg[0]),
        .O(\current_rate_10[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_7 
       (.I0(add_ln62_fu_783_p2[30]),
        .I1(add_ln62_fu_783_p2[31]),
        .O(\current_rate_10[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_8 
       (.I0(add_ln62_fu_783_p2[30]),
        .I1(add_ln62_fu_783_p2[31]),
        .O(\current_rate_10[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[0]_i_3_n_7 ),
        .Q(current_rate_10_reg[0]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_18 
       (.CI(\current_rate_10_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_10_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_10_reg[0]_i_18_n_2 ,\current_rate_10_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_10_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_fu_783_p2[31:29]}),
        .S({1'b0,current_rate_10_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_20 
       (.CI(\current_rate_10_reg[0]_i_29_n_0 ),
        .CO({\current_rate_10_reg[0]_i_20_n_0 ,\current_rate_10_reg[0]_i_20_n_1 ,\current_rate_10_reg[0]_i_20_n_2 ,\current_rate_10_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_783_p2[20:17]),
        .S(current_rate_10_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_27 
       (.CI(\current_rate_10_reg[0]_i_28_n_0 ),
        .CO({\current_rate_10_reg[0]_i_27_n_0 ,\current_rate_10_reg[0]_i_27_n_1 ,\current_rate_10_reg[0]_i_27_n_2 ,\current_rate_10_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_783_p2[28:25]),
        .S(current_rate_10_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_28 
       (.CI(\current_rate_10_reg[0]_i_20_n_0 ),
        .CO({\current_rate_10_reg[0]_i_28_n_0 ,\current_rate_10_reg[0]_i_28_n_1 ,\current_rate_10_reg[0]_i_28_n_2 ,\current_rate_10_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_783_p2[24:21]),
        .S(current_rate_10_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_29 
       (.CI(\current_rate_10_reg[0]_i_30_n_0 ),
        .CO({\current_rate_10_reg[0]_i_29_n_0 ,\current_rate_10_reg[0]_i_29_n_1 ,\current_rate_10_reg[0]_i_29_n_2 ,\current_rate_10_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_fu_783_p2[16:14],\NLW_current_rate_10_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_10_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_3_n_0 ,\current_rate_10_reg[0]_i_3_n_1 ,\current_rate_10_reg[0]_i_3_n_2 ,\current_rate_10_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_10_reg[0]_i_3_n_4 ,\current_rate_10_reg[0]_i_3_n_5 ,\current_rate_10_reg[0]_i_3_n_6 ,\current_rate_10_reg[0]_i_3_n_7 }),
        .S({current_rate_10_reg[3:1],\current_rate_10[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_30 
       (.CI(\current_rate_10_reg[0]_i_31_n_0 ),
        .CO({\current_rate_10_reg[0]_i_30_n_0 ,\current_rate_10_reg[0]_i_30_n_1 ,\current_rate_10_reg[0]_i_30_n_2 ,\current_rate_10_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_31 
       (.CI(\current_rate_10_reg[0]_i_32_n_0 ),
        .CO({\current_rate_10_reg[0]_i_31_n_0 ,\current_rate_10_reg[0]_i_31_n_1 ,\current_rate_10_reg[0]_i_31_n_2 ,\current_rate_10_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_32_n_0 ,\current_rate_10_reg[0]_i_32_n_1 ,\current_rate_10_reg[0]_i_32_n_2 ,\current_rate_10_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_10_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_4 
       (.CI(\current_rate_10_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_10_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_fu_795_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_10[0]_i_7_n_0 }),
        .O(\NLW_current_rate_10_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_10[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_6 
       (.CI(\current_rate_10_reg[0]_i_9_n_0 ),
        .CO({\current_rate_10_reg[0]_i_6_n_0 ,\current_rate_10_reg[0]_i_6_n_1 ,\current_rate_10_reg[0]_i_6_n_2 ,\current_rate_10_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_10[0]_i_10_n_0 ,\current_rate_10[0]_i_11_n_0 ,\current_rate_10[0]_i_12_n_0 ,\current_rate_10[0]_i_13_n_0 }),
        .O(\NLW_current_rate_10_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_10[0]_i_14_n_0 ,\current_rate_10[0]_i_15_n_0 ,\current_rate_10[0]_i_16_n_0 ,\current_rate_10[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_9_n_0 ,\current_rate_10_reg[0]_i_9_n_1 ,\current_rate_10_reg[0]_i_9_n_2 ,\current_rate_10_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_10[0]_i_19_n_0 ,add_ln62_fu_783_p2[19],\current_rate_10[0]_i_21_n_0 ,\current_rate_10[0]_i_22_n_0 }),
        .O(\NLW_current_rate_10_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_10[0]_i_23_n_0 ,\current_rate_10[0]_i_24_n_0 ,\current_rate_10[0]_i_25_n_0 ,\current_rate_10[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[8]_i_1_n_5 ),
        .Q(current_rate_10_reg[10]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[8]_i_1_n_4 ),
        .Q(current_rate_10_reg[11]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[12]_i_1_n_7 ),
        .Q(current_rate_10_reg[12]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[12]_i_1 
       (.CI(\current_rate_10_reg[8]_i_1_n_0 ),
        .CO({\current_rate_10_reg[12]_i_1_n_0 ,\current_rate_10_reg[12]_i_1_n_1 ,\current_rate_10_reg[12]_i_1_n_2 ,\current_rate_10_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[12]_i_1_n_4 ,\current_rate_10_reg[12]_i_1_n_5 ,\current_rate_10_reg[12]_i_1_n_6 ,\current_rate_10_reg[12]_i_1_n_7 }),
        .S(current_rate_10_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[12]_i_1_n_6 ),
        .Q(current_rate_10_reg[13]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[12]_i_1_n_5 ),
        .Q(current_rate_10_reg[14]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[12]_i_1_n_4 ),
        .Q(current_rate_10_reg[15]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[16]_i_1_n_7 ),
        .Q(current_rate_10_reg[16]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[16]_i_1 
       (.CI(\current_rate_10_reg[12]_i_1_n_0 ),
        .CO({\current_rate_10_reg[16]_i_1_n_0 ,\current_rate_10_reg[16]_i_1_n_1 ,\current_rate_10_reg[16]_i_1_n_2 ,\current_rate_10_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[16]_i_1_n_4 ,\current_rate_10_reg[16]_i_1_n_5 ,\current_rate_10_reg[16]_i_1_n_6 ,\current_rate_10_reg[16]_i_1_n_7 }),
        .S(current_rate_10_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[16]_i_1_n_6 ),
        .Q(current_rate_10_reg[17]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[16]_i_1_n_5 ),
        .Q(current_rate_10_reg[18]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[16]_i_1_n_4 ),
        .Q(current_rate_10_reg[19]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[0]_i_3_n_6 ),
        .Q(current_rate_10_reg[1]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[20]_i_1_n_7 ),
        .Q(current_rate_10_reg[20]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[20]_i_1 
       (.CI(\current_rate_10_reg[16]_i_1_n_0 ),
        .CO({\current_rate_10_reg[20]_i_1_n_0 ,\current_rate_10_reg[20]_i_1_n_1 ,\current_rate_10_reg[20]_i_1_n_2 ,\current_rate_10_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[20]_i_1_n_4 ,\current_rate_10_reg[20]_i_1_n_5 ,\current_rate_10_reg[20]_i_1_n_6 ,\current_rate_10_reg[20]_i_1_n_7 }),
        .S(current_rate_10_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[20]_i_1_n_6 ),
        .Q(current_rate_10_reg[21]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[20]_i_1_n_5 ),
        .Q(current_rate_10_reg[22]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[20]_i_1_n_4 ),
        .Q(current_rate_10_reg[23]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[24]_i_1_n_7 ),
        .Q(current_rate_10_reg[24]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[24]_i_1 
       (.CI(\current_rate_10_reg[20]_i_1_n_0 ),
        .CO({\current_rate_10_reg[24]_i_1_n_0 ,\current_rate_10_reg[24]_i_1_n_1 ,\current_rate_10_reg[24]_i_1_n_2 ,\current_rate_10_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[24]_i_1_n_4 ,\current_rate_10_reg[24]_i_1_n_5 ,\current_rate_10_reg[24]_i_1_n_6 ,\current_rate_10_reg[24]_i_1_n_7 }),
        .S(current_rate_10_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[24]_i_1_n_6 ),
        .Q(current_rate_10_reg[25]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[24]_i_1_n_5 ),
        .Q(current_rate_10_reg[26]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[24]_i_1_n_4 ),
        .Q(current_rate_10_reg[27]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[28]_i_1_n_7 ),
        .Q(current_rate_10_reg[28]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[28]_i_1 
       (.CI(\current_rate_10_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_10_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_10_reg[28]_i_1_n_1 ,\current_rate_10_reg[28]_i_1_n_2 ,\current_rate_10_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[28]_i_1_n_4 ,\current_rate_10_reg[28]_i_1_n_5 ,\current_rate_10_reg[28]_i_1_n_6 ,\current_rate_10_reg[28]_i_1_n_7 }),
        .S(current_rate_10_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[28]_i_1_n_6 ),
        .Q(current_rate_10_reg[29]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[0]_i_3_n_5 ),
        .Q(current_rate_10_reg[2]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[28]_i_1_n_5 ),
        .Q(current_rate_10_reg[30]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[28]_i_1_n_4 ),
        .Q(current_rate_10_reg[31]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[0]_i_3_n_4 ),
        .Q(current_rate_10_reg[3]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[4]_i_1_n_7 ),
        .Q(current_rate_10_reg[4]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[4]_i_1 
       (.CI(\current_rate_10_reg[0]_i_3_n_0 ),
        .CO({\current_rate_10_reg[4]_i_1_n_0 ,\current_rate_10_reg[4]_i_1_n_1 ,\current_rate_10_reg[4]_i_1_n_2 ,\current_rate_10_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[4]_i_1_n_4 ,\current_rate_10_reg[4]_i_1_n_5 ,\current_rate_10_reg[4]_i_1_n_6 ,\current_rate_10_reg[4]_i_1_n_7 }),
        .S(current_rate_10_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[4]_i_1_n_6 ),
        .Q(current_rate_10_reg[5]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[4]_i_1_n_5 ),
        .Q(current_rate_10_reg[6]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[4]_i_1_n_4 ),
        .Q(current_rate_10_reg[7]),
        .R(current_factor_100));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[8]_i_1_n_7 ),
        .Q(current_rate_10_reg[8]),
        .R(current_factor_100));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[8]_i_1 
       (.CI(\current_rate_10_reg[4]_i_1_n_0 ),
        .CO({\current_rate_10_reg[8]_i_1_n_0 ,\current_rate_10_reg[8]_i_1_n_1 ,\current_rate_10_reg[8]_i_1_n_2 ,\current_rate_10_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[8]_i_1_n_4 ,\current_rate_10_reg[8]_i_1_n_5 ,\current_rate_10_reg[8]_i_1_n_6 ,\current_rate_10_reg[8]_i_1_n_7 }),
        .S(current_rate_10_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_917),
        .D(\current_rate_10_reg[8]_i_1_n_6 ),
        .Q(current_rate_10_reg[9]),
        .R(current_factor_100));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_10 
       (.I0(add_ln62_7_fu_1518_p2[29]),
        .I1(add_ln62_7_fu_1518_p2[28]),
        .O(\current_rate_11[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_11 
       (.I0(add_ln62_7_fu_1518_p2[27]),
        .I1(add_ln62_7_fu_1518_p2[26]),
        .O(\current_rate_11[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_12 
       (.I0(add_ln62_7_fu_1518_p2[25]),
        .I1(add_ln62_7_fu_1518_p2[24]),
        .O(\current_rate_11[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_13 
       (.I0(add_ln62_7_fu_1518_p2[23]),
        .I1(add_ln62_7_fu_1518_p2[22]),
        .O(\current_rate_11[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_14 
       (.I0(add_ln62_7_fu_1518_p2[28]),
        .I1(add_ln62_7_fu_1518_p2[29]),
        .O(\current_rate_11[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_15 
       (.I0(add_ln62_7_fu_1518_p2[26]),
        .I1(add_ln62_7_fu_1518_p2[27]),
        .O(\current_rate_11[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_16 
       (.I0(add_ln62_7_fu_1518_p2[24]),
        .I1(add_ln62_7_fu_1518_p2[25]),
        .O(\current_rate_11[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_17 
       (.I0(add_ln62_7_fu_1518_p2[22]),
        .I1(add_ln62_7_fu_1518_p2[23]),
        .O(\current_rate_11[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_19 
       (.I0(add_ln62_7_fu_1518_p2[21]),
        .I1(add_ln62_7_fu_1518_p2[20]),
        .O(\current_rate_11[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_11[0]_i_21 
       (.I0(add_ln62_7_fu_1518_p2[17]),
        .I1(add_ln62_7_fu_1518_p2[16]),
        .O(\current_rate_11[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_22 
       (.I0(add_ln62_7_fu_1518_p2[15]),
        .I1(add_ln62_7_fu_1518_p2[14]),
        .O(\current_rate_11[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_23 
       (.I0(add_ln62_7_fu_1518_p2[20]),
        .I1(add_ln62_7_fu_1518_p2[21]),
        .O(\current_rate_11[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_24 
       (.I0(add_ln62_7_fu_1518_p2[18]),
        .I1(add_ln62_7_fu_1518_p2[19]),
        .O(\current_rate_11[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_25 
       (.I0(add_ln62_7_fu_1518_p2[17]),
        .I1(add_ln62_7_fu_1518_p2[16]),
        .O(\current_rate_11[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_26 
       (.I0(add_ln62_7_fu_1518_p2[14]),
        .I1(add_ln62_7_fu_1518_p2[15]),
        .O(\current_rate_11[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_11[0]_i_5 
       (.I0(current_rate_11_reg[0]),
        .O(\current_rate_11[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_7 
       (.I0(add_ln62_7_fu_1518_p2[30]),
        .I1(add_ln62_7_fu_1518_p2[31]),
        .O(\current_rate_11[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_8 
       (.I0(add_ln62_7_fu_1518_p2[30]),
        .I1(add_ln62_7_fu_1518_p2[31]),
        .O(\current_rate_11[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[0]_i_3_n_7 ),
        .Q(current_rate_11_reg[0]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_18 
       (.CI(\current_rate_11_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_11_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_11_reg[0]_i_18_n_2 ,\current_rate_11_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_11_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_7_fu_1518_p2[31:29]}),
        .S({1'b0,current_rate_11_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_20 
       (.CI(\current_rate_11_reg[0]_i_29_n_0 ),
        .CO({\current_rate_11_reg[0]_i_20_n_0 ,\current_rate_11_reg[0]_i_20_n_1 ,\current_rate_11_reg[0]_i_20_n_2 ,\current_rate_11_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1518_p2[20:17]),
        .S(current_rate_11_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_27 
       (.CI(\current_rate_11_reg[0]_i_28_n_0 ),
        .CO({\current_rate_11_reg[0]_i_27_n_0 ,\current_rate_11_reg[0]_i_27_n_1 ,\current_rate_11_reg[0]_i_27_n_2 ,\current_rate_11_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1518_p2[28:25]),
        .S(current_rate_11_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_28 
       (.CI(\current_rate_11_reg[0]_i_20_n_0 ),
        .CO({\current_rate_11_reg[0]_i_28_n_0 ,\current_rate_11_reg[0]_i_28_n_1 ,\current_rate_11_reg[0]_i_28_n_2 ,\current_rate_11_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1518_p2[24:21]),
        .S(current_rate_11_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_29 
       (.CI(\current_rate_11_reg[0]_i_30_n_0 ),
        .CO({\current_rate_11_reg[0]_i_29_n_0 ,\current_rate_11_reg[0]_i_29_n_1 ,\current_rate_11_reg[0]_i_29_n_2 ,\current_rate_11_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_7_fu_1518_p2[16:14],\NLW_current_rate_11_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_11_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_3_n_0 ,\current_rate_11_reg[0]_i_3_n_1 ,\current_rate_11_reg[0]_i_3_n_2 ,\current_rate_11_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_11_reg[0]_i_3_n_4 ,\current_rate_11_reg[0]_i_3_n_5 ,\current_rate_11_reg[0]_i_3_n_6 ,\current_rate_11_reg[0]_i_3_n_7 }),
        .S({current_rate_11_reg[3:1],\current_rate_11[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_30 
       (.CI(\current_rate_11_reg[0]_i_31_n_0 ),
        .CO({\current_rate_11_reg[0]_i_30_n_0 ,\current_rate_11_reg[0]_i_30_n_1 ,\current_rate_11_reg[0]_i_30_n_2 ,\current_rate_11_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_31 
       (.CI(\current_rate_11_reg[0]_i_32_n_0 ),
        .CO({\current_rate_11_reg[0]_i_31_n_0 ,\current_rate_11_reg[0]_i_31_n_1 ,\current_rate_11_reg[0]_i_31_n_2 ,\current_rate_11_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_32_n_0 ,\current_rate_11_reg[0]_i_32_n_1 ,\current_rate_11_reg[0]_i_32_n_2 ,\current_rate_11_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_11_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_4 
       (.CI(\current_rate_11_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_11_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_7_fu_1530_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_11[0]_i_7_n_0 }),
        .O(\NLW_current_rate_11_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_11[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_6 
       (.CI(\current_rate_11_reg[0]_i_9_n_0 ),
        .CO({\current_rate_11_reg[0]_i_6_n_0 ,\current_rate_11_reg[0]_i_6_n_1 ,\current_rate_11_reg[0]_i_6_n_2 ,\current_rate_11_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_11[0]_i_10_n_0 ,\current_rate_11[0]_i_11_n_0 ,\current_rate_11[0]_i_12_n_0 ,\current_rate_11[0]_i_13_n_0 }),
        .O(\NLW_current_rate_11_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_11[0]_i_14_n_0 ,\current_rate_11[0]_i_15_n_0 ,\current_rate_11[0]_i_16_n_0 ,\current_rate_11[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_9_n_0 ,\current_rate_11_reg[0]_i_9_n_1 ,\current_rate_11_reg[0]_i_9_n_2 ,\current_rate_11_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_11[0]_i_19_n_0 ,add_ln62_7_fu_1518_p2[19],\current_rate_11[0]_i_21_n_0 ,\current_rate_11[0]_i_22_n_0 }),
        .O(\NLW_current_rate_11_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_11[0]_i_23_n_0 ,\current_rate_11[0]_i_24_n_0 ,\current_rate_11[0]_i_25_n_0 ,\current_rate_11[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[8]_i_1_n_5 ),
        .Q(current_rate_11_reg[10]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[8]_i_1_n_4 ),
        .Q(current_rate_11_reg[11]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[12]_i_1_n_7 ),
        .Q(current_rate_11_reg[12]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[12]_i_1 
       (.CI(\current_rate_11_reg[8]_i_1_n_0 ),
        .CO({\current_rate_11_reg[12]_i_1_n_0 ,\current_rate_11_reg[12]_i_1_n_1 ,\current_rate_11_reg[12]_i_1_n_2 ,\current_rate_11_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[12]_i_1_n_4 ,\current_rate_11_reg[12]_i_1_n_5 ,\current_rate_11_reg[12]_i_1_n_6 ,\current_rate_11_reg[12]_i_1_n_7 }),
        .S(current_rate_11_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[12]_i_1_n_6 ),
        .Q(current_rate_11_reg[13]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[12]_i_1_n_5 ),
        .Q(current_rate_11_reg[14]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[12]_i_1_n_4 ),
        .Q(current_rate_11_reg[15]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[16]_i_1_n_7 ),
        .Q(current_rate_11_reg[16]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[16]_i_1 
       (.CI(\current_rate_11_reg[12]_i_1_n_0 ),
        .CO({\current_rate_11_reg[16]_i_1_n_0 ,\current_rate_11_reg[16]_i_1_n_1 ,\current_rate_11_reg[16]_i_1_n_2 ,\current_rate_11_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[16]_i_1_n_4 ,\current_rate_11_reg[16]_i_1_n_5 ,\current_rate_11_reg[16]_i_1_n_6 ,\current_rate_11_reg[16]_i_1_n_7 }),
        .S(current_rate_11_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[16]_i_1_n_6 ),
        .Q(current_rate_11_reg[17]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[16]_i_1_n_5 ),
        .Q(current_rate_11_reg[18]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[16]_i_1_n_4 ),
        .Q(current_rate_11_reg[19]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[0]_i_3_n_6 ),
        .Q(current_rate_11_reg[1]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[20]_i_1_n_7 ),
        .Q(current_rate_11_reg[20]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[20]_i_1 
       (.CI(\current_rate_11_reg[16]_i_1_n_0 ),
        .CO({\current_rate_11_reg[20]_i_1_n_0 ,\current_rate_11_reg[20]_i_1_n_1 ,\current_rate_11_reg[20]_i_1_n_2 ,\current_rate_11_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[20]_i_1_n_4 ,\current_rate_11_reg[20]_i_1_n_5 ,\current_rate_11_reg[20]_i_1_n_6 ,\current_rate_11_reg[20]_i_1_n_7 }),
        .S(current_rate_11_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[20]_i_1_n_6 ),
        .Q(current_rate_11_reg[21]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[20]_i_1_n_5 ),
        .Q(current_rate_11_reg[22]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[20]_i_1_n_4 ),
        .Q(current_rate_11_reg[23]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[24]_i_1_n_7 ),
        .Q(current_rate_11_reg[24]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[24]_i_1 
       (.CI(\current_rate_11_reg[20]_i_1_n_0 ),
        .CO({\current_rate_11_reg[24]_i_1_n_0 ,\current_rate_11_reg[24]_i_1_n_1 ,\current_rate_11_reg[24]_i_1_n_2 ,\current_rate_11_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[24]_i_1_n_4 ,\current_rate_11_reg[24]_i_1_n_5 ,\current_rate_11_reg[24]_i_1_n_6 ,\current_rate_11_reg[24]_i_1_n_7 }),
        .S(current_rate_11_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[24]_i_1_n_6 ),
        .Q(current_rate_11_reg[25]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[24]_i_1_n_5 ),
        .Q(current_rate_11_reg[26]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[24]_i_1_n_4 ),
        .Q(current_rate_11_reg[27]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[28]_i_1_n_7 ),
        .Q(current_rate_11_reg[28]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[28]_i_1 
       (.CI(\current_rate_11_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_11_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_11_reg[28]_i_1_n_1 ,\current_rate_11_reg[28]_i_1_n_2 ,\current_rate_11_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[28]_i_1_n_4 ,\current_rate_11_reg[28]_i_1_n_5 ,\current_rate_11_reg[28]_i_1_n_6 ,\current_rate_11_reg[28]_i_1_n_7 }),
        .S(current_rate_11_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[28]_i_1_n_6 ),
        .Q(current_rate_11_reg[29]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[0]_i_3_n_5 ),
        .Q(current_rate_11_reg[2]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[28]_i_1_n_5 ),
        .Q(current_rate_11_reg[30]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[28]_i_1_n_4 ),
        .Q(current_rate_11_reg[31]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[0]_i_3_n_4 ),
        .Q(current_rate_11_reg[3]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[4]_i_1_n_7 ),
        .Q(current_rate_11_reg[4]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[4]_i_1 
       (.CI(\current_rate_11_reg[0]_i_3_n_0 ),
        .CO({\current_rate_11_reg[4]_i_1_n_0 ,\current_rate_11_reg[4]_i_1_n_1 ,\current_rate_11_reg[4]_i_1_n_2 ,\current_rate_11_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[4]_i_1_n_4 ,\current_rate_11_reg[4]_i_1_n_5 ,\current_rate_11_reg[4]_i_1_n_6 ,\current_rate_11_reg[4]_i_1_n_7 }),
        .S(current_rate_11_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[4]_i_1_n_6 ),
        .Q(current_rate_11_reg[5]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[4]_i_1_n_5 ),
        .Q(current_rate_11_reg[6]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[4]_i_1_n_4 ),
        .Q(current_rate_11_reg[7]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[8]_i_1_n_7 ),
        .Q(current_rate_11_reg[8]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[8]_i_1 
       (.CI(\current_rate_11_reg[4]_i_1_n_0 ),
        .CO({\current_rate_11_reg[8]_i_1_n_0 ,\current_rate_11_reg[8]_i_1_n_1 ,\current_rate_11_reg[8]_i_1_n_2 ,\current_rate_11_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[8]_i_1_n_4 ,\current_rate_11_reg[8]_i_1_n_5 ,\current_rate_11_reg[8]_i_1_n_6 ,\current_rate_11_reg[8]_i_1_n_7 }),
        .S(current_rate_11_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_953),
        .D(\current_rate_11_reg[8]_i_1_n_6 ),
        .Q(current_rate_11_reg[9]),
        .R(current_rate_11));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_10 
       (.I0(add_ln62_6_fu_1413_p2[29]),
        .I1(add_ln62_6_fu_1413_p2[28]),
        .O(\current_rate_1[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_11 
       (.I0(add_ln62_6_fu_1413_p2[27]),
        .I1(add_ln62_6_fu_1413_p2[26]),
        .O(\current_rate_1[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_12 
       (.I0(add_ln62_6_fu_1413_p2[25]),
        .I1(add_ln62_6_fu_1413_p2[24]),
        .O(\current_rate_1[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_13 
       (.I0(add_ln62_6_fu_1413_p2[23]),
        .I1(add_ln62_6_fu_1413_p2[22]),
        .O(\current_rate_1[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_14 
       (.I0(add_ln62_6_fu_1413_p2[28]),
        .I1(add_ln62_6_fu_1413_p2[29]),
        .O(\current_rate_1[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_15 
       (.I0(add_ln62_6_fu_1413_p2[26]),
        .I1(add_ln62_6_fu_1413_p2[27]),
        .O(\current_rate_1[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_16 
       (.I0(add_ln62_6_fu_1413_p2[24]),
        .I1(add_ln62_6_fu_1413_p2[25]),
        .O(\current_rate_1[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_17 
       (.I0(add_ln62_6_fu_1413_p2[22]),
        .I1(add_ln62_6_fu_1413_p2[23]),
        .O(\current_rate_1[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_19 
       (.I0(add_ln62_6_fu_1413_p2[21]),
        .I1(add_ln62_6_fu_1413_p2[20]),
        .O(\current_rate_1[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_1[0]_i_21 
       (.I0(add_ln62_6_fu_1413_p2[17]),
        .I1(add_ln62_6_fu_1413_p2[16]),
        .O(\current_rate_1[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_22 
       (.I0(add_ln62_6_fu_1413_p2[15]),
        .I1(add_ln62_6_fu_1413_p2[14]),
        .O(\current_rate_1[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_23 
       (.I0(add_ln62_6_fu_1413_p2[20]),
        .I1(add_ln62_6_fu_1413_p2[21]),
        .O(\current_rate_1[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_24 
       (.I0(add_ln62_6_fu_1413_p2[18]),
        .I1(add_ln62_6_fu_1413_p2[19]),
        .O(\current_rate_1[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_25 
       (.I0(add_ln62_6_fu_1413_p2[17]),
        .I1(add_ln62_6_fu_1413_p2[16]),
        .O(\current_rate_1[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_26 
       (.I0(add_ln62_6_fu_1413_p2[14]),
        .I1(add_ln62_6_fu_1413_p2[15]),
        .O(\current_rate_1[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_1[0]_i_5 
       (.I0(current_rate_1_reg[0]),
        .O(\current_rate_1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_7 
       (.I0(add_ln62_6_fu_1413_p2[30]),
        .I1(add_ln62_6_fu_1413_p2[31]),
        .O(\current_rate_1[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_8 
       (.I0(add_ln62_6_fu_1413_p2[30]),
        .I1(add_ln62_6_fu_1413_p2[31]),
        .O(\current_rate_1[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[0]_i_3_n_7 ),
        .Q(current_rate_1_reg[0]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_18 
       (.CI(\current_rate_1_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_1_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_1_reg[0]_i_18_n_2 ,\current_rate_1_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_1_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_6_fu_1413_p2[31:29]}),
        .S({1'b0,current_rate_1_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_20 
       (.CI(\current_rate_1_reg[0]_i_29_n_0 ),
        .CO({\current_rate_1_reg[0]_i_20_n_0 ,\current_rate_1_reg[0]_i_20_n_1 ,\current_rate_1_reg[0]_i_20_n_2 ,\current_rate_1_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1413_p2[20:17]),
        .S(current_rate_1_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_27 
       (.CI(\current_rate_1_reg[0]_i_28_n_0 ),
        .CO({\current_rate_1_reg[0]_i_27_n_0 ,\current_rate_1_reg[0]_i_27_n_1 ,\current_rate_1_reg[0]_i_27_n_2 ,\current_rate_1_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1413_p2[28:25]),
        .S(current_rate_1_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_28 
       (.CI(\current_rate_1_reg[0]_i_20_n_0 ),
        .CO({\current_rate_1_reg[0]_i_28_n_0 ,\current_rate_1_reg[0]_i_28_n_1 ,\current_rate_1_reg[0]_i_28_n_2 ,\current_rate_1_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1413_p2[24:21]),
        .S(current_rate_1_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_29 
       (.CI(\current_rate_1_reg[0]_i_30_n_0 ),
        .CO({\current_rate_1_reg[0]_i_29_n_0 ,\current_rate_1_reg[0]_i_29_n_1 ,\current_rate_1_reg[0]_i_29_n_2 ,\current_rate_1_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_6_fu_1413_p2[16:14],\NLW_current_rate_1_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_1_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_3_n_0 ,\current_rate_1_reg[0]_i_3_n_1 ,\current_rate_1_reg[0]_i_3_n_2 ,\current_rate_1_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_1_reg[0]_i_3_n_4 ,\current_rate_1_reg[0]_i_3_n_5 ,\current_rate_1_reg[0]_i_3_n_6 ,\current_rate_1_reg[0]_i_3_n_7 }),
        .S({current_rate_1_reg[3:1],\current_rate_1[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_30 
       (.CI(\current_rate_1_reg[0]_i_31_n_0 ),
        .CO({\current_rate_1_reg[0]_i_30_n_0 ,\current_rate_1_reg[0]_i_30_n_1 ,\current_rate_1_reg[0]_i_30_n_2 ,\current_rate_1_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_31 
       (.CI(\current_rate_1_reg[0]_i_32_n_0 ),
        .CO({\current_rate_1_reg[0]_i_31_n_0 ,\current_rate_1_reg[0]_i_31_n_1 ,\current_rate_1_reg[0]_i_31_n_2 ,\current_rate_1_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_32_n_0 ,\current_rate_1_reg[0]_i_32_n_1 ,\current_rate_1_reg[0]_i_32_n_2 ,\current_rate_1_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_1_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_4 
       (.CI(\current_rate_1_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_1_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_6_fu_1425_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_1[0]_i_7_n_0 }),
        .O(\NLW_current_rate_1_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_1[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_6 
       (.CI(\current_rate_1_reg[0]_i_9_n_0 ),
        .CO({\current_rate_1_reg[0]_i_6_n_0 ,\current_rate_1_reg[0]_i_6_n_1 ,\current_rate_1_reg[0]_i_6_n_2 ,\current_rate_1_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_1[0]_i_10_n_0 ,\current_rate_1[0]_i_11_n_0 ,\current_rate_1[0]_i_12_n_0 ,\current_rate_1[0]_i_13_n_0 }),
        .O(\NLW_current_rate_1_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_1[0]_i_14_n_0 ,\current_rate_1[0]_i_15_n_0 ,\current_rate_1[0]_i_16_n_0 ,\current_rate_1[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_9_n_0 ,\current_rate_1_reg[0]_i_9_n_1 ,\current_rate_1_reg[0]_i_9_n_2 ,\current_rate_1_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_1[0]_i_19_n_0 ,add_ln62_6_fu_1413_p2[19],\current_rate_1[0]_i_21_n_0 ,\current_rate_1[0]_i_22_n_0 }),
        .O(\NLW_current_rate_1_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_1[0]_i_23_n_0 ,\current_rate_1[0]_i_24_n_0 ,\current_rate_1[0]_i_25_n_0 ,\current_rate_1[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[8]_i_1_n_5 ),
        .Q(current_rate_1_reg[10]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[8]_i_1_n_4 ),
        .Q(current_rate_1_reg[11]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[12]_i_1_n_7 ),
        .Q(current_rate_1_reg[12]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[12]_i_1 
       (.CI(\current_rate_1_reg[8]_i_1_n_0 ),
        .CO({\current_rate_1_reg[12]_i_1_n_0 ,\current_rate_1_reg[12]_i_1_n_1 ,\current_rate_1_reg[12]_i_1_n_2 ,\current_rate_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[12]_i_1_n_4 ,\current_rate_1_reg[12]_i_1_n_5 ,\current_rate_1_reg[12]_i_1_n_6 ,\current_rate_1_reg[12]_i_1_n_7 }),
        .S(current_rate_1_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[12]_i_1_n_6 ),
        .Q(current_rate_1_reg[13]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[12]_i_1_n_5 ),
        .Q(current_rate_1_reg[14]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[12]_i_1_n_4 ),
        .Q(current_rate_1_reg[15]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[16]_i_1_n_7 ),
        .Q(current_rate_1_reg[16]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[16]_i_1 
       (.CI(\current_rate_1_reg[12]_i_1_n_0 ),
        .CO({\current_rate_1_reg[16]_i_1_n_0 ,\current_rate_1_reg[16]_i_1_n_1 ,\current_rate_1_reg[16]_i_1_n_2 ,\current_rate_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[16]_i_1_n_4 ,\current_rate_1_reg[16]_i_1_n_5 ,\current_rate_1_reg[16]_i_1_n_6 ,\current_rate_1_reg[16]_i_1_n_7 }),
        .S(current_rate_1_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[16]_i_1_n_6 ),
        .Q(current_rate_1_reg[17]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[16]_i_1_n_5 ),
        .Q(current_rate_1_reg[18]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[16]_i_1_n_4 ),
        .Q(current_rate_1_reg[19]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[0]_i_3_n_6 ),
        .Q(current_rate_1_reg[1]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[20]_i_1_n_7 ),
        .Q(current_rate_1_reg[20]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[20]_i_1 
       (.CI(\current_rate_1_reg[16]_i_1_n_0 ),
        .CO({\current_rate_1_reg[20]_i_1_n_0 ,\current_rate_1_reg[20]_i_1_n_1 ,\current_rate_1_reg[20]_i_1_n_2 ,\current_rate_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[20]_i_1_n_4 ,\current_rate_1_reg[20]_i_1_n_5 ,\current_rate_1_reg[20]_i_1_n_6 ,\current_rate_1_reg[20]_i_1_n_7 }),
        .S(current_rate_1_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[20]_i_1_n_6 ),
        .Q(current_rate_1_reg[21]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[20]_i_1_n_5 ),
        .Q(current_rate_1_reg[22]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[20]_i_1_n_4 ),
        .Q(current_rate_1_reg[23]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[24]_i_1_n_7 ),
        .Q(current_rate_1_reg[24]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[24]_i_1 
       (.CI(\current_rate_1_reg[20]_i_1_n_0 ),
        .CO({\current_rate_1_reg[24]_i_1_n_0 ,\current_rate_1_reg[24]_i_1_n_1 ,\current_rate_1_reg[24]_i_1_n_2 ,\current_rate_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[24]_i_1_n_4 ,\current_rate_1_reg[24]_i_1_n_5 ,\current_rate_1_reg[24]_i_1_n_6 ,\current_rate_1_reg[24]_i_1_n_7 }),
        .S(current_rate_1_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[24]_i_1_n_6 ),
        .Q(current_rate_1_reg[25]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[24]_i_1_n_5 ),
        .Q(current_rate_1_reg[26]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[24]_i_1_n_4 ),
        .Q(current_rate_1_reg[27]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[28]_i_1_n_7 ),
        .Q(current_rate_1_reg[28]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[28]_i_1 
       (.CI(\current_rate_1_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_1_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_1_reg[28]_i_1_n_1 ,\current_rate_1_reg[28]_i_1_n_2 ,\current_rate_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[28]_i_1_n_4 ,\current_rate_1_reg[28]_i_1_n_5 ,\current_rate_1_reg[28]_i_1_n_6 ,\current_rate_1_reg[28]_i_1_n_7 }),
        .S(current_rate_1_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[28]_i_1_n_6 ),
        .Q(current_rate_1_reg[29]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[0]_i_3_n_5 ),
        .Q(current_rate_1_reg[2]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[28]_i_1_n_5 ),
        .Q(current_rate_1_reg[30]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[28]_i_1_n_4 ),
        .Q(current_rate_1_reg[31]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[0]_i_3_n_4 ),
        .Q(current_rate_1_reg[3]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[4]_i_1_n_7 ),
        .Q(current_rate_1_reg[4]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[4]_i_1 
       (.CI(\current_rate_1_reg[0]_i_3_n_0 ),
        .CO({\current_rate_1_reg[4]_i_1_n_0 ,\current_rate_1_reg[4]_i_1_n_1 ,\current_rate_1_reg[4]_i_1_n_2 ,\current_rate_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[4]_i_1_n_4 ,\current_rate_1_reg[4]_i_1_n_5 ,\current_rate_1_reg[4]_i_1_n_6 ,\current_rate_1_reg[4]_i_1_n_7 }),
        .S(current_rate_1_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[4]_i_1_n_6 ),
        .Q(current_rate_1_reg[5]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[4]_i_1_n_5 ),
        .Q(current_rate_1_reg[6]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[4]_i_1_n_4 ),
        .Q(current_rate_1_reg[7]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[8]_i_1_n_7 ),
        .Q(current_rate_1_reg[8]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[8]_i_1 
       (.CI(\current_rate_1_reg[4]_i_1_n_0 ),
        .CO({\current_rate_1_reg[8]_i_1_n_0 ,\current_rate_1_reg[8]_i_1_n_1 ,\current_rate_1_reg[8]_i_1_n_2 ,\current_rate_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[8]_i_1_n_4 ,\current_rate_1_reg[8]_i_1_n_5 ,\current_rate_1_reg[8]_i_1_n_6 ,\current_rate_1_reg[8]_i_1_n_7 }),
        .S(current_rate_1_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_948),
        .D(\current_rate_1_reg[8]_i_1_n_6 ),
        .Q(current_rate_1_reg[9]),
        .R(current_rate_1));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_10 
       (.I0(add_ln62_3_fu_1098_p2[29]),
        .I1(add_ln62_3_fu_1098_p2[28]),
        .O(\current_rate_2[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_11 
       (.I0(add_ln62_3_fu_1098_p2[27]),
        .I1(add_ln62_3_fu_1098_p2[26]),
        .O(\current_rate_2[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_12 
       (.I0(add_ln62_3_fu_1098_p2[25]),
        .I1(add_ln62_3_fu_1098_p2[24]),
        .O(\current_rate_2[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_13 
       (.I0(add_ln62_3_fu_1098_p2[23]),
        .I1(add_ln62_3_fu_1098_p2[22]),
        .O(\current_rate_2[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_14 
       (.I0(add_ln62_3_fu_1098_p2[28]),
        .I1(add_ln62_3_fu_1098_p2[29]),
        .O(\current_rate_2[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_15 
       (.I0(add_ln62_3_fu_1098_p2[26]),
        .I1(add_ln62_3_fu_1098_p2[27]),
        .O(\current_rate_2[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_16 
       (.I0(add_ln62_3_fu_1098_p2[24]),
        .I1(add_ln62_3_fu_1098_p2[25]),
        .O(\current_rate_2[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_17 
       (.I0(add_ln62_3_fu_1098_p2[22]),
        .I1(add_ln62_3_fu_1098_p2[23]),
        .O(\current_rate_2[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_19 
       (.I0(add_ln62_3_fu_1098_p2[21]),
        .I1(add_ln62_3_fu_1098_p2[20]),
        .O(\current_rate_2[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_2[0]_i_21 
       (.I0(add_ln62_3_fu_1098_p2[17]),
        .I1(add_ln62_3_fu_1098_p2[16]),
        .O(\current_rate_2[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_22 
       (.I0(add_ln62_3_fu_1098_p2[15]),
        .I1(add_ln62_3_fu_1098_p2[14]),
        .O(\current_rate_2[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_23 
       (.I0(add_ln62_3_fu_1098_p2[20]),
        .I1(add_ln62_3_fu_1098_p2[21]),
        .O(\current_rate_2[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_24 
       (.I0(add_ln62_3_fu_1098_p2[18]),
        .I1(add_ln62_3_fu_1098_p2[19]),
        .O(\current_rate_2[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_25 
       (.I0(add_ln62_3_fu_1098_p2[17]),
        .I1(add_ln62_3_fu_1098_p2[16]),
        .O(\current_rate_2[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_26 
       (.I0(add_ln62_3_fu_1098_p2[14]),
        .I1(add_ln62_3_fu_1098_p2[15]),
        .O(\current_rate_2[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_2[0]_i_5 
       (.I0(current_rate_2_reg[0]),
        .O(\current_rate_2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_7 
       (.I0(add_ln62_3_fu_1098_p2[30]),
        .I1(add_ln62_3_fu_1098_p2[31]),
        .O(\current_rate_2[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_8 
       (.I0(add_ln62_3_fu_1098_p2[30]),
        .I1(add_ln62_3_fu_1098_p2[31]),
        .O(\current_rate_2[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[0]_i_3_n_7 ),
        .Q(current_rate_2_reg[0]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_18 
       (.CI(\current_rate_2_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_2_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_2_reg[0]_i_18_n_2 ,\current_rate_2_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_2_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_3_fu_1098_p2[31:29]}),
        .S({1'b0,current_rate_2_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_20 
       (.CI(\current_rate_2_reg[0]_i_29_n_0 ),
        .CO({\current_rate_2_reg[0]_i_20_n_0 ,\current_rate_2_reg[0]_i_20_n_1 ,\current_rate_2_reg[0]_i_20_n_2 ,\current_rate_2_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1098_p2[20:17]),
        .S(current_rate_2_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_27 
       (.CI(\current_rate_2_reg[0]_i_28_n_0 ),
        .CO({\current_rate_2_reg[0]_i_27_n_0 ,\current_rate_2_reg[0]_i_27_n_1 ,\current_rate_2_reg[0]_i_27_n_2 ,\current_rate_2_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1098_p2[28:25]),
        .S(current_rate_2_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_28 
       (.CI(\current_rate_2_reg[0]_i_20_n_0 ),
        .CO({\current_rate_2_reg[0]_i_28_n_0 ,\current_rate_2_reg[0]_i_28_n_1 ,\current_rate_2_reg[0]_i_28_n_2 ,\current_rate_2_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1098_p2[24:21]),
        .S(current_rate_2_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_29 
       (.CI(\current_rate_2_reg[0]_i_30_n_0 ),
        .CO({\current_rate_2_reg[0]_i_29_n_0 ,\current_rate_2_reg[0]_i_29_n_1 ,\current_rate_2_reg[0]_i_29_n_2 ,\current_rate_2_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_3_fu_1098_p2[16:14],\NLW_current_rate_2_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_2_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_3_n_0 ,\current_rate_2_reg[0]_i_3_n_1 ,\current_rate_2_reg[0]_i_3_n_2 ,\current_rate_2_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_2_reg[0]_i_3_n_4 ,\current_rate_2_reg[0]_i_3_n_5 ,\current_rate_2_reg[0]_i_3_n_6 ,\current_rate_2_reg[0]_i_3_n_7 }),
        .S({current_rate_2_reg[3:1],\current_rate_2[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_30 
       (.CI(\current_rate_2_reg[0]_i_31_n_0 ),
        .CO({\current_rate_2_reg[0]_i_30_n_0 ,\current_rate_2_reg[0]_i_30_n_1 ,\current_rate_2_reg[0]_i_30_n_2 ,\current_rate_2_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_31 
       (.CI(\current_rate_2_reg[0]_i_32_n_0 ),
        .CO({\current_rate_2_reg[0]_i_31_n_0 ,\current_rate_2_reg[0]_i_31_n_1 ,\current_rate_2_reg[0]_i_31_n_2 ,\current_rate_2_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_32_n_0 ,\current_rate_2_reg[0]_i_32_n_1 ,\current_rate_2_reg[0]_i_32_n_2 ,\current_rate_2_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_2_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_4 
       (.CI(\current_rate_2_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_2_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_3_fu_1110_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_2[0]_i_7_n_0 }),
        .O(\NLW_current_rate_2_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_2[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_6 
       (.CI(\current_rate_2_reg[0]_i_9_n_0 ),
        .CO({\current_rate_2_reg[0]_i_6_n_0 ,\current_rate_2_reg[0]_i_6_n_1 ,\current_rate_2_reg[0]_i_6_n_2 ,\current_rate_2_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_2[0]_i_10_n_0 ,\current_rate_2[0]_i_11_n_0 ,\current_rate_2[0]_i_12_n_0 ,\current_rate_2[0]_i_13_n_0 }),
        .O(\NLW_current_rate_2_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_2[0]_i_14_n_0 ,\current_rate_2[0]_i_15_n_0 ,\current_rate_2[0]_i_16_n_0 ,\current_rate_2[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_9_n_0 ,\current_rate_2_reg[0]_i_9_n_1 ,\current_rate_2_reg[0]_i_9_n_2 ,\current_rate_2_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_2[0]_i_19_n_0 ,add_ln62_3_fu_1098_p2[19],\current_rate_2[0]_i_21_n_0 ,\current_rate_2[0]_i_22_n_0 }),
        .O(\NLW_current_rate_2_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_2[0]_i_23_n_0 ,\current_rate_2[0]_i_24_n_0 ,\current_rate_2[0]_i_25_n_0 ,\current_rate_2[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[8]_i_1_n_5 ),
        .Q(current_rate_2_reg[10]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[8]_i_1_n_4 ),
        .Q(current_rate_2_reg[11]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[12]_i_1_n_7 ),
        .Q(current_rate_2_reg[12]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[12]_i_1 
       (.CI(\current_rate_2_reg[8]_i_1_n_0 ),
        .CO({\current_rate_2_reg[12]_i_1_n_0 ,\current_rate_2_reg[12]_i_1_n_1 ,\current_rate_2_reg[12]_i_1_n_2 ,\current_rate_2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[12]_i_1_n_4 ,\current_rate_2_reg[12]_i_1_n_5 ,\current_rate_2_reg[12]_i_1_n_6 ,\current_rate_2_reg[12]_i_1_n_7 }),
        .S(current_rate_2_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[12]_i_1_n_6 ),
        .Q(current_rate_2_reg[13]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[12]_i_1_n_5 ),
        .Q(current_rate_2_reg[14]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[12]_i_1_n_4 ),
        .Q(current_rate_2_reg[15]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[16]_i_1_n_7 ),
        .Q(current_rate_2_reg[16]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[16]_i_1 
       (.CI(\current_rate_2_reg[12]_i_1_n_0 ),
        .CO({\current_rate_2_reg[16]_i_1_n_0 ,\current_rate_2_reg[16]_i_1_n_1 ,\current_rate_2_reg[16]_i_1_n_2 ,\current_rate_2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[16]_i_1_n_4 ,\current_rate_2_reg[16]_i_1_n_5 ,\current_rate_2_reg[16]_i_1_n_6 ,\current_rate_2_reg[16]_i_1_n_7 }),
        .S(current_rate_2_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[16]_i_1_n_6 ),
        .Q(current_rate_2_reg[17]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[16]_i_1_n_5 ),
        .Q(current_rate_2_reg[18]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[16]_i_1_n_4 ),
        .Q(current_rate_2_reg[19]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[0]_i_3_n_6 ),
        .Q(current_rate_2_reg[1]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[20]_i_1_n_7 ),
        .Q(current_rate_2_reg[20]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[20]_i_1 
       (.CI(\current_rate_2_reg[16]_i_1_n_0 ),
        .CO({\current_rate_2_reg[20]_i_1_n_0 ,\current_rate_2_reg[20]_i_1_n_1 ,\current_rate_2_reg[20]_i_1_n_2 ,\current_rate_2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[20]_i_1_n_4 ,\current_rate_2_reg[20]_i_1_n_5 ,\current_rate_2_reg[20]_i_1_n_6 ,\current_rate_2_reg[20]_i_1_n_7 }),
        .S(current_rate_2_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[20]_i_1_n_6 ),
        .Q(current_rate_2_reg[21]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[20]_i_1_n_5 ),
        .Q(current_rate_2_reg[22]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[20]_i_1_n_4 ),
        .Q(current_rate_2_reg[23]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[24]_i_1_n_7 ),
        .Q(current_rate_2_reg[24]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[24]_i_1 
       (.CI(\current_rate_2_reg[20]_i_1_n_0 ),
        .CO({\current_rate_2_reg[24]_i_1_n_0 ,\current_rate_2_reg[24]_i_1_n_1 ,\current_rate_2_reg[24]_i_1_n_2 ,\current_rate_2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[24]_i_1_n_4 ,\current_rate_2_reg[24]_i_1_n_5 ,\current_rate_2_reg[24]_i_1_n_6 ,\current_rate_2_reg[24]_i_1_n_7 }),
        .S(current_rate_2_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[24]_i_1_n_6 ),
        .Q(current_rate_2_reg[25]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[24]_i_1_n_5 ),
        .Q(current_rate_2_reg[26]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[24]_i_1_n_4 ),
        .Q(current_rate_2_reg[27]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[28]_i_1_n_7 ),
        .Q(current_rate_2_reg[28]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[28]_i_1 
       (.CI(\current_rate_2_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_2_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_2_reg[28]_i_1_n_1 ,\current_rate_2_reg[28]_i_1_n_2 ,\current_rate_2_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[28]_i_1_n_4 ,\current_rate_2_reg[28]_i_1_n_5 ,\current_rate_2_reg[28]_i_1_n_6 ,\current_rate_2_reg[28]_i_1_n_7 }),
        .S(current_rate_2_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[28]_i_1_n_6 ),
        .Q(current_rate_2_reg[29]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[0]_i_3_n_5 ),
        .Q(current_rate_2_reg[2]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[28]_i_1_n_5 ),
        .Q(current_rate_2_reg[30]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[28]_i_1_n_4 ),
        .Q(current_rate_2_reg[31]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[0]_i_3_n_4 ),
        .Q(current_rate_2_reg[3]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[4]_i_1_n_7 ),
        .Q(current_rate_2_reg[4]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[4]_i_1 
       (.CI(\current_rate_2_reg[0]_i_3_n_0 ),
        .CO({\current_rate_2_reg[4]_i_1_n_0 ,\current_rate_2_reg[4]_i_1_n_1 ,\current_rate_2_reg[4]_i_1_n_2 ,\current_rate_2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[4]_i_1_n_4 ,\current_rate_2_reg[4]_i_1_n_5 ,\current_rate_2_reg[4]_i_1_n_6 ,\current_rate_2_reg[4]_i_1_n_7 }),
        .S(current_rate_2_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[4]_i_1_n_6 ),
        .Q(current_rate_2_reg[5]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[4]_i_1_n_5 ),
        .Q(current_rate_2_reg[6]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[4]_i_1_n_4 ),
        .Q(current_rate_2_reg[7]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[8]_i_1_n_7 ),
        .Q(current_rate_2_reg[8]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[8]_i_1 
       (.CI(\current_rate_2_reg[4]_i_1_n_0 ),
        .CO({\current_rate_2_reg[8]_i_1_n_0 ,\current_rate_2_reg[8]_i_1_n_1 ,\current_rate_2_reg[8]_i_1_n_2 ,\current_rate_2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[8]_i_1_n_4 ,\current_rate_2_reg[8]_i_1_n_5 ,\current_rate_2_reg[8]_i_1_n_6 ,\current_rate_2_reg[8]_i_1_n_7 }),
        .S(current_rate_2_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_933),
        .D(\current_rate_2_reg[8]_i_1_n_6 ),
        .Q(current_rate_2_reg[9]),
        .R(current_rate_2));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_10 
       (.I0(add_ln62_5_fu_1308_p2[29]),
        .I1(add_ln62_5_fu_1308_p2[28]),
        .O(\current_rate_3[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_11 
       (.I0(add_ln62_5_fu_1308_p2[27]),
        .I1(add_ln62_5_fu_1308_p2[26]),
        .O(\current_rate_3[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_12 
       (.I0(add_ln62_5_fu_1308_p2[25]),
        .I1(add_ln62_5_fu_1308_p2[24]),
        .O(\current_rate_3[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_13 
       (.I0(add_ln62_5_fu_1308_p2[23]),
        .I1(add_ln62_5_fu_1308_p2[22]),
        .O(\current_rate_3[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_14 
       (.I0(add_ln62_5_fu_1308_p2[28]),
        .I1(add_ln62_5_fu_1308_p2[29]),
        .O(\current_rate_3[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_15 
       (.I0(add_ln62_5_fu_1308_p2[26]),
        .I1(add_ln62_5_fu_1308_p2[27]),
        .O(\current_rate_3[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_16 
       (.I0(add_ln62_5_fu_1308_p2[24]),
        .I1(add_ln62_5_fu_1308_p2[25]),
        .O(\current_rate_3[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_17 
       (.I0(add_ln62_5_fu_1308_p2[22]),
        .I1(add_ln62_5_fu_1308_p2[23]),
        .O(\current_rate_3[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_19 
       (.I0(add_ln62_5_fu_1308_p2[21]),
        .I1(add_ln62_5_fu_1308_p2[20]),
        .O(\current_rate_3[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_3[0]_i_21 
       (.I0(add_ln62_5_fu_1308_p2[17]),
        .I1(add_ln62_5_fu_1308_p2[16]),
        .O(\current_rate_3[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_22 
       (.I0(add_ln62_5_fu_1308_p2[15]),
        .I1(add_ln62_5_fu_1308_p2[14]),
        .O(\current_rate_3[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_23 
       (.I0(add_ln62_5_fu_1308_p2[20]),
        .I1(add_ln62_5_fu_1308_p2[21]),
        .O(\current_rate_3[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_24 
       (.I0(add_ln62_5_fu_1308_p2[18]),
        .I1(add_ln62_5_fu_1308_p2[19]),
        .O(\current_rate_3[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_25 
       (.I0(add_ln62_5_fu_1308_p2[17]),
        .I1(add_ln62_5_fu_1308_p2[16]),
        .O(\current_rate_3[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_26 
       (.I0(add_ln62_5_fu_1308_p2[14]),
        .I1(add_ln62_5_fu_1308_p2[15]),
        .O(\current_rate_3[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_3[0]_i_5 
       (.I0(current_rate_3_reg[0]),
        .O(\current_rate_3[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_7 
       (.I0(add_ln62_5_fu_1308_p2[30]),
        .I1(add_ln62_5_fu_1308_p2[31]),
        .O(\current_rate_3[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_8 
       (.I0(add_ln62_5_fu_1308_p2[30]),
        .I1(add_ln62_5_fu_1308_p2[31]),
        .O(\current_rate_3[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[0]_i_3_n_7 ),
        .Q(current_rate_3_reg[0]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_18 
       (.CI(\current_rate_3_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_3_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_3_reg[0]_i_18_n_2 ,\current_rate_3_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_3_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_5_fu_1308_p2[31:29]}),
        .S({1'b0,current_rate_3_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_20 
       (.CI(\current_rate_3_reg[0]_i_29_n_0 ),
        .CO({\current_rate_3_reg[0]_i_20_n_0 ,\current_rate_3_reg[0]_i_20_n_1 ,\current_rate_3_reg[0]_i_20_n_2 ,\current_rate_3_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1308_p2[20:17]),
        .S(current_rate_3_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_27 
       (.CI(\current_rate_3_reg[0]_i_28_n_0 ),
        .CO({\current_rate_3_reg[0]_i_27_n_0 ,\current_rate_3_reg[0]_i_27_n_1 ,\current_rate_3_reg[0]_i_27_n_2 ,\current_rate_3_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1308_p2[28:25]),
        .S(current_rate_3_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_28 
       (.CI(\current_rate_3_reg[0]_i_20_n_0 ),
        .CO({\current_rate_3_reg[0]_i_28_n_0 ,\current_rate_3_reg[0]_i_28_n_1 ,\current_rate_3_reg[0]_i_28_n_2 ,\current_rate_3_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1308_p2[24:21]),
        .S(current_rate_3_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_29 
       (.CI(\current_rate_3_reg[0]_i_30_n_0 ),
        .CO({\current_rate_3_reg[0]_i_29_n_0 ,\current_rate_3_reg[0]_i_29_n_1 ,\current_rate_3_reg[0]_i_29_n_2 ,\current_rate_3_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_5_fu_1308_p2[16:14],\NLW_current_rate_3_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_3_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_3_n_0 ,\current_rate_3_reg[0]_i_3_n_1 ,\current_rate_3_reg[0]_i_3_n_2 ,\current_rate_3_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_3_reg[0]_i_3_n_4 ,\current_rate_3_reg[0]_i_3_n_5 ,\current_rate_3_reg[0]_i_3_n_6 ,\current_rate_3_reg[0]_i_3_n_7 }),
        .S({current_rate_3_reg[3:1],\current_rate_3[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_30 
       (.CI(\current_rate_3_reg[0]_i_31_n_0 ),
        .CO({\current_rate_3_reg[0]_i_30_n_0 ,\current_rate_3_reg[0]_i_30_n_1 ,\current_rate_3_reg[0]_i_30_n_2 ,\current_rate_3_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_31 
       (.CI(\current_rate_3_reg[0]_i_32_n_0 ),
        .CO({\current_rate_3_reg[0]_i_31_n_0 ,\current_rate_3_reg[0]_i_31_n_1 ,\current_rate_3_reg[0]_i_31_n_2 ,\current_rate_3_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_32_n_0 ,\current_rate_3_reg[0]_i_32_n_1 ,\current_rate_3_reg[0]_i_32_n_2 ,\current_rate_3_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_3_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_4 
       (.CI(\current_rate_3_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_3_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_5_fu_1320_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_3[0]_i_7_n_0 }),
        .O(\NLW_current_rate_3_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_3[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_6 
       (.CI(\current_rate_3_reg[0]_i_9_n_0 ),
        .CO({\current_rate_3_reg[0]_i_6_n_0 ,\current_rate_3_reg[0]_i_6_n_1 ,\current_rate_3_reg[0]_i_6_n_2 ,\current_rate_3_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_3[0]_i_10_n_0 ,\current_rate_3[0]_i_11_n_0 ,\current_rate_3[0]_i_12_n_0 ,\current_rate_3[0]_i_13_n_0 }),
        .O(\NLW_current_rate_3_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_3[0]_i_14_n_0 ,\current_rate_3[0]_i_15_n_0 ,\current_rate_3[0]_i_16_n_0 ,\current_rate_3[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_9_n_0 ,\current_rate_3_reg[0]_i_9_n_1 ,\current_rate_3_reg[0]_i_9_n_2 ,\current_rate_3_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_3[0]_i_19_n_0 ,add_ln62_5_fu_1308_p2[19],\current_rate_3[0]_i_21_n_0 ,\current_rate_3[0]_i_22_n_0 }),
        .O(\NLW_current_rate_3_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_3[0]_i_23_n_0 ,\current_rate_3[0]_i_24_n_0 ,\current_rate_3[0]_i_25_n_0 ,\current_rate_3[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[8]_i_1_n_5 ),
        .Q(current_rate_3_reg[10]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[8]_i_1_n_4 ),
        .Q(current_rate_3_reg[11]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[12]_i_1_n_7 ),
        .Q(current_rate_3_reg[12]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[12]_i_1 
       (.CI(\current_rate_3_reg[8]_i_1_n_0 ),
        .CO({\current_rate_3_reg[12]_i_1_n_0 ,\current_rate_3_reg[12]_i_1_n_1 ,\current_rate_3_reg[12]_i_1_n_2 ,\current_rate_3_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[12]_i_1_n_4 ,\current_rate_3_reg[12]_i_1_n_5 ,\current_rate_3_reg[12]_i_1_n_6 ,\current_rate_3_reg[12]_i_1_n_7 }),
        .S(current_rate_3_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[12]_i_1_n_6 ),
        .Q(current_rate_3_reg[13]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[12]_i_1_n_5 ),
        .Q(current_rate_3_reg[14]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[12]_i_1_n_4 ),
        .Q(current_rate_3_reg[15]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[16]_i_1_n_7 ),
        .Q(current_rate_3_reg[16]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[16]_i_1 
       (.CI(\current_rate_3_reg[12]_i_1_n_0 ),
        .CO({\current_rate_3_reg[16]_i_1_n_0 ,\current_rate_3_reg[16]_i_1_n_1 ,\current_rate_3_reg[16]_i_1_n_2 ,\current_rate_3_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[16]_i_1_n_4 ,\current_rate_3_reg[16]_i_1_n_5 ,\current_rate_3_reg[16]_i_1_n_6 ,\current_rate_3_reg[16]_i_1_n_7 }),
        .S(current_rate_3_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[16]_i_1_n_6 ),
        .Q(current_rate_3_reg[17]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[16]_i_1_n_5 ),
        .Q(current_rate_3_reg[18]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[16]_i_1_n_4 ),
        .Q(current_rate_3_reg[19]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[0]_i_3_n_6 ),
        .Q(current_rate_3_reg[1]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[20]_i_1_n_7 ),
        .Q(current_rate_3_reg[20]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[20]_i_1 
       (.CI(\current_rate_3_reg[16]_i_1_n_0 ),
        .CO({\current_rate_3_reg[20]_i_1_n_0 ,\current_rate_3_reg[20]_i_1_n_1 ,\current_rate_3_reg[20]_i_1_n_2 ,\current_rate_3_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[20]_i_1_n_4 ,\current_rate_3_reg[20]_i_1_n_5 ,\current_rate_3_reg[20]_i_1_n_6 ,\current_rate_3_reg[20]_i_1_n_7 }),
        .S(current_rate_3_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[20]_i_1_n_6 ),
        .Q(current_rate_3_reg[21]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[20]_i_1_n_5 ),
        .Q(current_rate_3_reg[22]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[20]_i_1_n_4 ),
        .Q(current_rate_3_reg[23]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[24]_i_1_n_7 ),
        .Q(current_rate_3_reg[24]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[24]_i_1 
       (.CI(\current_rate_3_reg[20]_i_1_n_0 ),
        .CO({\current_rate_3_reg[24]_i_1_n_0 ,\current_rate_3_reg[24]_i_1_n_1 ,\current_rate_3_reg[24]_i_1_n_2 ,\current_rate_3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[24]_i_1_n_4 ,\current_rate_3_reg[24]_i_1_n_5 ,\current_rate_3_reg[24]_i_1_n_6 ,\current_rate_3_reg[24]_i_1_n_7 }),
        .S(current_rate_3_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[24]_i_1_n_6 ),
        .Q(current_rate_3_reg[25]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[24]_i_1_n_5 ),
        .Q(current_rate_3_reg[26]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[24]_i_1_n_4 ),
        .Q(current_rate_3_reg[27]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[28]_i_1_n_7 ),
        .Q(current_rate_3_reg[28]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[28]_i_1 
       (.CI(\current_rate_3_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_3_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_3_reg[28]_i_1_n_1 ,\current_rate_3_reg[28]_i_1_n_2 ,\current_rate_3_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[28]_i_1_n_4 ,\current_rate_3_reg[28]_i_1_n_5 ,\current_rate_3_reg[28]_i_1_n_6 ,\current_rate_3_reg[28]_i_1_n_7 }),
        .S(current_rate_3_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[28]_i_1_n_6 ),
        .Q(current_rate_3_reg[29]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[0]_i_3_n_5 ),
        .Q(current_rate_3_reg[2]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[28]_i_1_n_5 ),
        .Q(current_rate_3_reg[30]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[28]_i_1_n_4 ),
        .Q(current_rate_3_reg[31]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[0]_i_3_n_4 ),
        .Q(current_rate_3_reg[3]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[4]_i_1_n_7 ),
        .Q(current_rate_3_reg[4]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[4]_i_1 
       (.CI(\current_rate_3_reg[0]_i_3_n_0 ),
        .CO({\current_rate_3_reg[4]_i_1_n_0 ,\current_rate_3_reg[4]_i_1_n_1 ,\current_rate_3_reg[4]_i_1_n_2 ,\current_rate_3_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[4]_i_1_n_4 ,\current_rate_3_reg[4]_i_1_n_5 ,\current_rate_3_reg[4]_i_1_n_6 ,\current_rate_3_reg[4]_i_1_n_7 }),
        .S(current_rate_3_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[4]_i_1_n_6 ),
        .Q(current_rate_3_reg[5]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[4]_i_1_n_5 ),
        .Q(current_rate_3_reg[6]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[4]_i_1_n_4 ),
        .Q(current_rate_3_reg[7]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[8]_i_1_n_7 ),
        .Q(current_rate_3_reg[8]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[8]_i_1 
       (.CI(\current_rate_3_reg[4]_i_1_n_0 ),
        .CO({\current_rate_3_reg[8]_i_1_n_0 ,\current_rate_3_reg[8]_i_1_n_1 ,\current_rate_3_reg[8]_i_1_n_2 ,\current_rate_3_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[8]_i_1_n_4 ,\current_rate_3_reg[8]_i_1_n_5 ,\current_rate_3_reg[8]_i_1_n_6 ,\current_rate_3_reg[8]_i_1_n_7 }),
        .S(current_rate_3_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_943),
        .D(\current_rate_3_reg[8]_i_1_n_6 ),
        .Q(current_rate_3_reg[9]),
        .R(current_rate_3));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_10 
       (.I0(add_ln62_4_fu_1203_p2[29]),
        .I1(add_ln62_4_fu_1203_p2[28]),
        .O(\current_rate_4[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_11 
       (.I0(add_ln62_4_fu_1203_p2[27]),
        .I1(add_ln62_4_fu_1203_p2[26]),
        .O(\current_rate_4[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_12 
       (.I0(add_ln62_4_fu_1203_p2[25]),
        .I1(add_ln62_4_fu_1203_p2[24]),
        .O(\current_rate_4[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_13 
       (.I0(add_ln62_4_fu_1203_p2[23]),
        .I1(add_ln62_4_fu_1203_p2[22]),
        .O(\current_rate_4[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_14 
       (.I0(add_ln62_4_fu_1203_p2[28]),
        .I1(add_ln62_4_fu_1203_p2[29]),
        .O(\current_rate_4[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_15 
       (.I0(add_ln62_4_fu_1203_p2[26]),
        .I1(add_ln62_4_fu_1203_p2[27]),
        .O(\current_rate_4[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_16 
       (.I0(add_ln62_4_fu_1203_p2[24]),
        .I1(add_ln62_4_fu_1203_p2[25]),
        .O(\current_rate_4[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_17 
       (.I0(add_ln62_4_fu_1203_p2[22]),
        .I1(add_ln62_4_fu_1203_p2[23]),
        .O(\current_rate_4[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_19 
       (.I0(add_ln62_4_fu_1203_p2[21]),
        .I1(add_ln62_4_fu_1203_p2[20]),
        .O(\current_rate_4[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_4[0]_i_21 
       (.I0(add_ln62_4_fu_1203_p2[17]),
        .I1(add_ln62_4_fu_1203_p2[16]),
        .O(\current_rate_4[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_22 
       (.I0(add_ln62_4_fu_1203_p2[15]),
        .I1(add_ln62_4_fu_1203_p2[14]),
        .O(\current_rate_4[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_23 
       (.I0(add_ln62_4_fu_1203_p2[20]),
        .I1(add_ln62_4_fu_1203_p2[21]),
        .O(\current_rate_4[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_24 
       (.I0(add_ln62_4_fu_1203_p2[18]),
        .I1(add_ln62_4_fu_1203_p2[19]),
        .O(\current_rate_4[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_25 
       (.I0(add_ln62_4_fu_1203_p2[17]),
        .I1(add_ln62_4_fu_1203_p2[16]),
        .O(\current_rate_4[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_26 
       (.I0(add_ln62_4_fu_1203_p2[14]),
        .I1(add_ln62_4_fu_1203_p2[15]),
        .O(\current_rate_4[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_4[0]_i_5 
       (.I0(current_rate_4_reg[0]),
        .O(\current_rate_4[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_7 
       (.I0(add_ln62_4_fu_1203_p2[30]),
        .I1(add_ln62_4_fu_1203_p2[31]),
        .O(\current_rate_4[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_8 
       (.I0(add_ln62_4_fu_1203_p2[30]),
        .I1(add_ln62_4_fu_1203_p2[31]),
        .O(\current_rate_4[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[0]_i_3_n_7 ),
        .Q(current_rate_4_reg[0]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_18 
       (.CI(\current_rate_4_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_4_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_4_reg[0]_i_18_n_2 ,\current_rate_4_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_4_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_4_fu_1203_p2[31:29]}),
        .S({1'b0,current_rate_4_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_20 
       (.CI(\current_rate_4_reg[0]_i_29_n_0 ),
        .CO({\current_rate_4_reg[0]_i_20_n_0 ,\current_rate_4_reg[0]_i_20_n_1 ,\current_rate_4_reg[0]_i_20_n_2 ,\current_rate_4_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1203_p2[20:17]),
        .S(current_rate_4_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_27 
       (.CI(\current_rate_4_reg[0]_i_28_n_0 ),
        .CO({\current_rate_4_reg[0]_i_27_n_0 ,\current_rate_4_reg[0]_i_27_n_1 ,\current_rate_4_reg[0]_i_27_n_2 ,\current_rate_4_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1203_p2[28:25]),
        .S(current_rate_4_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_28 
       (.CI(\current_rate_4_reg[0]_i_20_n_0 ),
        .CO({\current_rate_4_reg[0]_i_28_n_0 ,\current_rate_4_reg[0]_i_28_n_1 ,\current_rate_4_reg[0]_i_28_n_2 ,\current_rate_4_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1203_p2[24:21]),
        .S(current_rate_4_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_29 
       (.CI(\current_rate_4_reg[0]_i_30_n_0 ),
        .CO({\current_rate_4_reg[0]_i_29_n_0 ,\current_rate_4_reg[0]_i_29_n_1 ,\current_rate_4_reg[0]_i_29_n_2 ,\current_rate_4_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_4_fu_1203_p2[16:14],\NLW_current_rate_4_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_4_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_3_n_0 ,\current_rate_4_reg[0]_i_3_n_1 ,\current_rate_4_reg[0]_i_3_n_2 ,\current_rate_4_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_4_reg[0]_i_3_n_4 ,\current_rate_4_reg[0]_i_3_n_5 ,\current_rate_4_reg[0]_i_3_n_6 ,\current_rate_4_reg[0]_i_3_n_7 }),
        .S({current_rate_4_reg[3:1],\current_rate_4[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_30 
       (.CI(\current_rate_4_reg[0]_i_31_n_0 ),
        .CO({\current_rate_4_reg[0]_i_30_n_0 ,\current_rate_4_reg[0]_i_30_n_1 ,\current_rate_4_reg[0]_i_30_n_2 ,\current_rate_4_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_31 
       (.CI(\current_rate_4_reg[0]_i_32_n_0 ),
        .CO({\current_rate_4_reg[0]_i_31_n_0 ,\current_rate_4_reg[0]_i_31_n_1 ,\current_rate_4_reg[0]_i_31_n_2 ,\current_rate_4_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_32_n_0 ,\current_rate_4_reg[0]_i_32_n_1 ,\current_rate_4_reg[0]_i_32_n_2 ,\current_rate_4_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_4_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_4 
       (.CI(\current_rate_4_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_4_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_4_fu_1215_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_4[0]_i_7_n_0 }),
        .O(\NLW_current_rate_4_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_4[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_6 
       (.CI(\current_rate_4_reg[0]_i_9_n_0 ),
        .CO({\current_rate_4_reg[0]_i_6_n_0 ,\current_rate_4_reg[0]_i_6_n_1 ,\current_rate_4_reg[0]_i_6_n_2 ,\current_rate_4_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_4[0]_i_10_n_0 ,\current_rate_4[0]_i_11_n_0 ,\current_rate_4[0]_i_12_n_0 ,\current_rate_4[0]_i_13_n_0 }),
        .O(\NLW_current_rate_4_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_4[0]_i_14_n_0 ,\current_rate_4[0]_i_15_n_0 ,\current_rate_4[0]_i_16_n_0 ,\current_rate_4[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_9_n_0 ,\current_rate_4_reg[0]_i_9_n_1 ,\current_rate_4_reg[0]_i_9_n_2 ,\current_rate_4_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_4[0]_i_19_n_0 ,add_ln62_4_fu_1203_p2[19],\current_rate_4[0]_i_21_n_0 ,\current_rate_4[0]_i_22_n_0 }),
        .O(\NLW_current_rate_4_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_4[0]_i_23_n_0 ,\current_rate_4[0]_i_24_n_0 ,\current_rate_4[0]_i_25_n_0 ,\current_rate_4[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[8]_i_1_n_5 ),
        .Q(current_rate_4_reg[10]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[8]_i_1_n_4 ),
        .Q(current_rate_4_reg[11]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[12]_i_1_n_7 ),
        .Q(current_rate_4_reg[12]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[12]_i_1 
       (.CI(\current_rate_4_reg[8]_i_1_n_0 ),
        .CO({\current_rate_4_reg[12]_i_1_n_0 ,\current_rate_4_reg[12]_i_1_n_1 ,\current_rate_4_reg[12]_i_1_n_2 ,\current_rate_4_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[12]_i_1_n_4 ,\current_rate_4_reg[12]_i_1_n_5 ,\current_rate_4_reg[12]_i_1_n_6 ,\current_rate_4_reg[12]_i_1_n_7 }),
        .S(current_rate_4_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[12]_i_1_n_6 ),
        .Q(current_rate_4_reg[13]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[12]_i_1_n_5 ),
        .Q(current_rate_4_reg[14]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[12]_i_1_n_4 ),
        .Q(current_rate_4_reg[15]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[16]_i_1_n_7 ),
        .Q(current_rate_4_reg[16]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[16]_i_1 
       (.CI(\current_rate_4_reg[12]_i_1_n_0 ),
        .CO({\current_rate_4_reg[16]_i_1_n_0 ,\current_rate_4_reg[16]_i_1_n_1 ,\current_rate_4_reg[16]_i_1_n_2 ,\current_rate_4_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[16]_i_1_n_4 ,\current_rate_4_reg[16]_i_1_n_5 ,\current_rate_4_reg[16]_i_1_n_6 ,\current_rate_4_reg[16]_i_1_n_7 }),
        .S(current_rate_4_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[16]_i_1_n_6 ),
        .Q(current_rate_4_reg[17]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[16]_i_1_n_5 ),
        .Q(current_rate_4_reg[18]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[16]_i_1_n_4 ),
        .Q(current_rate_4_reg[19]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[0]_i_3_n_6 ),
        .Q(current_rate_4_reg[1]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[20]_i_1_n_7 ),
        .Q(current_rate_4_reg[20]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[20]_i_1 
       (.CI(\current_rate_4_reg[16]_i_1_n_0 ),
        .CO({\current_rate_4_reg[20]_i_1_n_0 ,\current_rate_4_reg[20]_i_1_n_1 ,\current_rate_4_reg[20]_i_1_n_2 ,\current_rate_4_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[20]_i_1_n_4 ,\current_rate_4_reg[20]_i_1_n_5 ,\current_rate_4_reg[20]_i_1_n_6 ,\current_rate_4_reg[20]_i_1_n_7 }),
        .S(current_rate_4_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[20]_i_1_n_6 ),
        .Q(current_rate_4_reg[21]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[20]_i_1_n_5 ),
        .Q(current_rate_4_reg[22]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[20]_i_1_n_4 ),
        .Q(current_rate_4_reg[23]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[24]_i_1_n_7 ),
        .Q(current_rate_4_reg[24]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[24]_i_1 
       (.CI(\current_rate_4_reg[20]_i_1_n_0 ),
        .CO({\current_rate_4_reg[24]_i_1_n_0 ,\current_rate_4_reg[24]_i_1_n_1 ,\current_rate_4_reg[24]_i_1_n_2 ,\current_rate_4_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[24]_i_1_n_4 ,\current_rate_4_reg[24]_i_1_n_5 ,\current_rate_4_reg[24]_i_1_n_6 ,\current_rate_4_reg[24]_i_1_n_7 }),
        .S(current_rate_4_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[24]_i_1_n_6 ),
        .Q(current_rate_4_reg[25]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[24]_i_1_n_5 ),
        .Q(current_rate_4_reg[26]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[24]_i_1_n_4 ),
        .Q(current_rate_4_reg[27]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[28]_i_1_n_7 ),
        .Q(current_rate_4_reg[28]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[28]_i_1 
       (.CI(\current_rate_4_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_4_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_4_reg[28]_i_1_n_1 ,\current_rate_4_reg[28]_i_1_n_2 ,\current_rate_4_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[28]_i_1_n_4 ,\current_rate_4_reg[28]_i_1_n_5 ,\current_rate_4_reg[28]_i_1_n_6 ,\current_rate_4_reg[28]_i_1_n_7 }),
        .S(current_rate_4_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[28]_i_1_n_6 ),
        .Q(current_rate_4_reg[29]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[0]_i_3_n_5 ),
        .Q(current_rate_4_reg[2]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[28]_i_1_n_5 ),
        .Q(current_rate_4_reg[30]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[28]_i_1_n_4 ),
        .Q(current_rate_4_reg[31]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[0]_i_3_n_4 ),
        .Q(current_rate_4_reg[3]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[4]_i_1_n_7 ),
        .Q(current_rate_4_reg[4]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[4]_i_1 
       (.CI(\current_rate_4_reg[0]_i_3_n_0 ),
        .CO({\current_rate_4_reg[4]_i_1_n_0 ,\current_rate_4_reg[4]_i_1_n_1 ,\current_rate_4_reg[4]_i_1_n_2 ,\current_rate_4_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[4]_i_1_n_4 ,\current_rate_4_reg[4]_i_1_n_5 ,\current_rate_4_reg[4]_i_1_n_6 ,\current_rate_4_reg[4]_i_1_n_7 }),
        .S(current_rate_4_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[4]_i_1_n_6 ),
        .Q(current_rate_4_reg[5]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[4]_i_1_n_5 ),
        .Q(current_rate_4_reg[6]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[4]_i_1_n_4 ),
        .Q(current_rate_4_reg[7]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[8]_i_1_n_7 ),
        .Q(current_rate_4_reg[8]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[8]_i_1 
       (.CI(\current_rate_4_reg[4]_i_1_n_0 ),
        .CO({\current_rate_4_reg[8]_i_1_n_0 ,\current_rate_4_reg[8]_i_1_n_1 ,\current_rate_4_reg[8]_i_1_n_2 ,\current_rate_4_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[8]_i_1_n_4 ,\current_rate_4_reg[8]_i_1_n_5 ,\current_rate_4_reg[8]_i_1_n_6 ,\current_rate_4_reg[8]_i_1_n_7 }),
        .S(current_rate_4_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_938),
        .D(\current_rate_4_reg[8]_i_1_n_6 ),
        .Q(current_rate_4_reg[9]),
        .R(current_rate_4));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_10 
       (.I0(add_ln62_10_fu_1833_p2[29]),
        .I1(add_ln62_10_fu_1833_p2[28]),
        .O(\current_rate_5[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_11 
       (.I0(add_ln62_10_fu_1833_p2[27]),
        .I1(add_ln62_10_fu_1833_p2[26]),
        .O(\current_rate_5[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_12 
       (.I0(add_ln62_10_fu_1833_p2[25]),
        .I1(add_ln62_10_fu_1833_p2[24]),
        .O(\current_rate_5[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_13 
       (.I0(add_ln62_10_fu_1833_p2[23]),
        .I1(add_ln62_10_fu_1833_p2[22]),
        .O(\current_rate_5[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_14 
       (.I0(add_ln62_10_fu_1833_p2[28]),
        .I1(add_ln62_10_fu_1833_p2[29]),
        .O(\current_rate_5[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_15 
       (.I0(add_ln62_10_fu_1833_p2[26]),
        .I1(add_ln62_10_fu_1833_p2[27]),
        .O(\current_rate_5[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_16 
       (.I0(add_ln62_10_fu_1833_p2[24]),
        .I1(add_ln62_10_fu_1833_p2[25]),
        .O(\current_rate_5[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_17 
       (.I0(add_ln62_10_fu_1833_p2[22]),
        .I1(add_ln62_10_fu_1833_p2[23]),
        .O(\current_rate_5[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_19 
       (.I0(add_ln62_10_fu_1833_p2[21]),
        .I1(add_ln62_10_fu_1833_p2[20]),
        .O(\current_rate_5[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_5[0]_i_21 
       (.I0(add_ln62_10_fu_1833_p2[17]),
        .I1(add_ln62_10_fu_1833_p2[16]),
        .O(\current_rate_5[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_22 
       (.I0(add_ln62_10_fu_1833_p2[15]),
        .I1(add_ln62_10_fu_1833_p2[14]),
        .O(\current_rate_5[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_23 
       (.I0(add_ln62_10_fu_1833_p2[20]),
        .I1(add_ln62_10_fu_1833_p2[21]),
        .O(\current_rate_5[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_24 
       (.I0(add_ln62_10_fu_1833_p2[18]),
        .I1(add_ln62_10_fu_1833_p2[19]),
        .O(\current_rate_5[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_25 
       (.I0(add_ln62_10_fu_1833_p2[17]),
        .I1(add_ln62_10_fu_1833_p2[16]),
        .O(\current_rate_5[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_26 
       (.I0(add_ln62_10_fu_1833_p2[14]),
        .I1(add_ln62_10_fu_1833_p2[15]),
        .O(\current_rate_5[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_5[0]_i_5 
       (.I0(current_rate_5_reg[0]),
        .O(\current_rate_5[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_7 
       (.I0(add_ln62_10_fu_1833_p2[30]),
        .I1(add_ln62_10_fu_1833_p2[31]),
        .O(\current_rate_5[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_8 
       (.I0(add_ln62_10_fu_1833_p2[30]),
        .I1(add_ln62_10_fu_1833_p2[31]),
        .O(\current_rate_5[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[0]_i_3_n_7 ),
        .Q(current_rate_5_reg[0]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_18 
       (.CI(\current_rate_5_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_5_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_5_reg[0]_i_18_n_2 ,\current_rate_5_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_5_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_10_fu_1833_p2[31:29]}),
        .S({1'b0,current_rate_5_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_20 
       (.CI(\current_rate_5_reg[0]_i_29_n_0 ),
        .CO({\current_rate_5_reg[0]_i_20_n_0 ,\current_rate_5_reg[0]_i_20_n_1 ,\current_rate_5_reg[0]_i_20_n_2 ,\current_rate_5_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1833_p2[20:17]),
        .S(current_rate_5_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_27 
       (.CI(\current_rate_5_reg[0]_i_28_n_0 ),
        .CO({\current_rate_5_reg[0]_i_27_n_0 ,\current_rate_5_reg[0]_i_27_n_1 ,\current_rate_5_reg[0]_i_27_n_2 ,\current_rate_5_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1833_p2[28:25]),
        .S(current_rate_5_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_28 
       (.CI(\current_rate_5_reg[0]_i_20_n_0 ),
        .CO({\current_rate_5_reg[0]_i_28_n_0 ,\current_rate_5_reg[0]_i_28_n_1 ,\current_rate_5_reg[0]_i_28_n_2 ,\current_rate_5_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1833_p2[24:21]),
        .S(current_rate_5_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_29 
       (.CI(\current_rate_5_reg[0]_i_30_n_0 ),
        .CO({\current_rate_5_reg[0]_i_29_n_0 ,\current_rate_5_reg[0]_i_29_n_1 ,\current_rate_5_reg[0]_i_29_n_2 ,\current_rate_5_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_10_fu_1833_p2[16:14],\NLW_current_rate_5_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_5_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_3_n_0 ,\current_rate_5_reg[0]_i_3_n_1 ,\current_rate_5_reg[0]_i_3_n_2 ,\current_rate_5_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_5_reg[0]_i_3_n_4 ,\current_rate_5_reg[0]_i_3_n_5 ,\current_rate_5_reg[0]_i_3_n_6 ,\current_rate_5_reg[0]_i_3_n_7 }),
        .S({current_rate_5_reg[3:1],\current_rate_5[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_30 
       (.CI(\current_rate_5_reg[0]_i_31_n_0 ),
        .CO({\current_rate_5_reg[0]_i_30_n_0 ,\current_rate_5_reg[0]_i_30_n_1 ,\current_rate_5_reg[0]_i_30_n_2 ,\current_rate_5_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_31 
       (.CI(\current_rate_5_reg[0]_i_32_n_0 ),
        .CO({\current_rate_5_reg[0]_i_31_n_0 ,\current_rate_5_reg[0]_i_31_n_1 ,\current_rate_5_reg[0]_i_31_n_2 ,\current_rate_5_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_32_n_0 ,\current_rate_5_reg[0]_i_32_n_1 ,\current_rate_5_reg[0]_i_32_n_2 ,\current_rate_5_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_5_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_4 
       (.CI(\current_rate_5_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_5_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_10_fu_1845_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_5[0]_i_7_n_0 }),
        .O(\NLW_current_rate_5_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_5[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_6 
       (.CI(\current_rate_5_reg[0]_i_9_n_0 ),
        .CO({\current_rate_5_reg[0]_i_6_n_0 ,\current_rate_5_reg[0]_i_6_n_1 ,\current_rate_5_reg[0]_i_6_n_2 ,\current_rate_5_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_5[0]_i_10_n_0 ,\current_rate_5[0]_i_11_n_0 ,\current_rate_5[0]_i_12_n_0 ,\current_rate_5[0]_i_13_n_0 }),
        .O(\NLW_current_rate_5_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_5[0]_i_14_n_0 ,\current_rate_5[0]_i_15_n_0 ,\current_rate_5[0]_i_16_n_0 ,\current_rate_5[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_9_n_0 ,\current_rate_5_reg[0]_i_9_n_1 ,\current_rate_5_reg[0]_i_9_n_2 ,\current_rate_5_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_5[0]_i_19_n_0 ,add_ln62_10_fu_1833_p2[19],\current_rate_5[0]_i_21_n_0 ,\current_rate_5[0]_i_22_n_0 }),
        .O(\NLW_current_rate_5_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_5[0]_i_23_n_0 ,\current_rate_5[0]_i_24_n_0 ,\current_rate_5[0]_i_25_n_0 ,\current_rate_5[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[8]_i_1_n_5 ),
        .Q(current_rate_5_reg[10]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[8]_i_1_n_4 ),
        .Q(current_rate_5_reg[11]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[12]_i_1_n_7 ),
        .Q(current_rate_5_reg[12]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[12]_i_1 
       (.CI(\current_rate_5_reg[8]_i_1_n_0 ),
        .CO({\current_rate_5_reg[12]_i_1_n_0 ,\current_rate_5_reg[12]_i_1_n_1 ,\current_rate_5_reg[12]_i_1_n_2 ,\current_rate_5_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[12]_i_1_n_4 ,\current_rate_5_reg[12]_i_1_n_5 ,\current_rate_5_reg[12]_i_1_n_6 ,\current_rate_5_reg[12]_i_1_n_7 }),
        .S(current_rate_5_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[12]_i_1_n_6 ),
        .Q(current_rate_5_reg[13]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[12]_i_1_n_5 ),
        .Q(current_rate_5_reg[14]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[12]_i_1_n_4 ),
        .Q(current_rate_5_reg[15]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[16]_i_1_n_7 ),
        .Q(current_rate_5_reg[16]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[16]_i_1 
       (.CI(\current_rate_5_reg[12]_i_1_n_0 ),
        .CO({\current_rate_5_reg[16]_i_1_n_0 ,\current_rate_5_reg[16]_i_1_n_1 ,\current_rate_5_reg[16]_i_1_n_2 ,\current_rate_5_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[16]_i_1_n_4 ,\current_rate_5_reg[16]_i_1_n_5 ,\current_rate_5_reg[16]_i_1_n_6 ,\current_rate_5_reg[16]_i_1_n_7 }),
        .S(current_rate_5_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[16]_i_1_n_6 ),
        .Q(current_rate_5_reg[17]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[16]_i_1_n_5 ),
        .Q(current_rate_5_reg[18]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[16]_i_1_n_4 ),
        .Q(current_rate_5_reg[19]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[0]_i_3_n_6 ),
        .Q(current_rate_5_reg[1]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[20]_i_1_n_7 ),
        .Q(current_rate_5_reg[20]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[20]_i_1 
       (.CI(\current_rate_5_reg[16]_i_1_n_0 ),
        .CO({\current_rate_5_reg[20]_i_1_n_0 ,\current_rate_5_reg[20]_i_1_n_1 ,\current_rate_5_reg[20]_i_1_n_2 ,\current_rate_5_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[20]_i_1_n_4 ,\current_rate_5_reg[20]_i_1_n_5 ,\current_rate_5_reg[20]_i_1_n_6 ,\current_rate_5_reg[20]_i_1_n_7 }),
        .S(current_rate_5_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[20]_i_1_n_6 ),
        .Q(current_rate_5_reg[21]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[20]_i_1_n_5 ),
        .Q(current_rate_5_reg[22]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[20]_i_1_n_4 ),
        .Q(current_rate_5_reg[23]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[24]_i_1_n_7 ),
        .Q(current_rate_5_reg[24]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[24]_i_1 
       (.CI(\current_rate_5_reg[20]_i_1_n_0 ),
        .CO({\current_rate_5_reg[24]_i_1_n_0 ,\current_rate_5_reg[24]_i_1_n_1 ,\current_rate_5_reg[24]_i_1_n_2 ,\current_rate_5_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[24]_i_1_n_4 ,\current_rate_5_reg[24]_i_1_n_5 ,\current_rate_5_reg[24]_i_1_n_6 ,\current_rate_5_reg[24]_i_1_n_7 }),
        .S(current_rate_5_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[24]_i_1_n_6 ),
        .Q(current_rate_5_reg[25]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[24]_i_1_n_5 ),
        .Q(current_rate_5_reg[26]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[24]_i_1_n_4 ),
        .Q(current_rate_5_reg[27]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[28]_i_1_n_7 ),
        .Q(current_rate_5_reg[28]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[28]_i_1 
       (.CI(\current_rate_5_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_5_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_5_reg[28]_i_1_n_1 ,\current_rate_5_reg[28]_i_1_n_2 ,\current_rate_5_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[28]_i_1_n_4 ,\current_rate_5_reg[28]_i_1_n_5 ,\current_rate_5_reg[28]_i_1_n_6 ,\current_rate_5_reg[28]_i_1_n_7 }),
        .S(current_rate_5_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[28]_i_1_n_6 ),
        .Q(current_rate_5_reg[29]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[0]_i_3_n_5 ),
        .Q(current_rate_5_reg[2]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[28]_i_1_n_5 ),
        .Q(current_rate_5_reg[30]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[28]_i_1_n_4 ),
        .Q(current_rate_5_reg[31]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[0]_i_3_n_4 ),
        .Q(current_rate_5_reg[3]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[4]_i_1_n_7 ),
        .Q(current_rate_5_reg[4]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[4]_i_1 
       (.CI(\current_rate_5_reg[0]_i_3_n_0 ),
        .CO({\current_rate_5_reg[4]_i_1_n_0 ,\current_rate_5_reg[4]_i_1_n_1 ,\current_rate_5_reg[4]_i_1_n_2 ,\current_rate_5_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[4]_i_1_n_4 ,\current_rate_5_reg[4]_i_1_n_5 ,\current_rate_5_reg[4]_i_1_n_6 ,\current_rate_5_reg[4]_i_1_n_7 }),
        .S(current_rate_5_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[4]_i_1_n_6 ),
        .Q(current_rate_5_reg[5]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[4]_i_1_n_5 ),
        .Q(current_rate_5_reg[6]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[4]_i_1_n_4 ),
        .Q(current_rate_5_reg[7]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[8]_i_1_n_7 ),
        .Q(current_rate_5_reg[8]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[8]_i_1 
       (.CI(\current_rate_5_reg[4]_i_1_n_0 ),
        .CO({\current_rate_5_reg[8]_i_1_n_0 ,\current_rate_5_reg[8]_i_1_n_1 ,\current_rate_5_reg[8]_i_1_n_2 ,\current_rate_5_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[8]_i_1_n_4 ,\current_rate_5_reg[8]_i_1_n_5 ,\current_rate_5_reg[8]_i_1_n_6 ,\current_rate_5_reg[8]_i_1_n_7 }),
        .S(current_rate_5_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_968),
        .D(\current_rate_5_reg[8]_i_1_n_6 ),
        .Q(current_rate_5_reg[9]),
        .R(current_rate_5));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_10 
       (.I0(add_ln62_2_fu_993_p2[29]),
        .I1(add_ln62_2_fu_993_p2[28]),
        .O(\current_rate_6[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_11 
       (.I0(add_ln62_2_fu_993_p2[27]),
        .I1(add_ln62_2_fu_993_p2[26]),
        .O(\current_rate_6[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_12 
       (.I0(add_ln62_2_fu_993_p2[25]),
        .I1(add_ln62_2_fu_993_p2[24]),
        .O(\current_rate_6[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_13 
       (.I0(add_ln62_2_fu_993_p2[23]),
        .I1(add_ln62_2_fu_993_p2[22]),
        .O(\current_rate_6[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_14 
       (.I0(add_ln62_2_fu_993_p2[28]),
        .I1(add_ln62_2_fu_993_p2[29]),
        .O(\current_rate_6[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_15 
       (.I0(add_ln62_2_fu_993_p2[26]),
        .I1(add_ln62_2_fu_993_p2[27]),
        .O(\current_rate_6[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_16 
       (.I0(add_ln62_2_fu_993_p2[24]),
        .I1(add_ln62_2_fu_993_p2[25]),
        .O(\current_rate_6[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_17 
       (.I0(add_ln62_2_fu_993_p2[22]),
        .I1(add_ln62_2_fu_993_p2[23]),
        .O(\current_rate_6[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_19 
       (.I0(add_ln62_2_fu_993_p2[21]),
        .I1(add_ln62_2_fu_993_p2[20]),
        .O(\current_rate_6[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_6[0]_i_21 
       (.I0(add_ln62_2_fu_993_p2[17]),
        .I1(add_ln62_2_fu_993_p2[16]),
        .O(\current_rate_6[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_22 
       (.I0(add_ln62_2_fu_993_p2[15]),
        .I1(add_ln62_2_fu_993_p2[14]),
        .O(\current_rate_6[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_23 
       (.I0(add_ln62_2_fu_993_p2[20]),
        .I1(add_ln62_2_fu_993_p2[21]),
        .O(\current_rate_6[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_24 
       (.I0(add_ln62_2_fu_993_p2[18]),
        .I1(add_ln62_2_fu_993_p2[19]),
        .O(\current_rate_6[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_25 
       (.I0(add_ln62_2_fu_993_p2[17]),
        .I1(add_ln62_2_fu_993_p2[16]),
        .O(\current_rate_6[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_26 
       (.I0(add_ln62_2_fu_993_p2[14]),
        .I1(add_ln62_2_fu_993_p2[15]),
        .O(\current_rate_6[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_6[0]_i_5 
       (.I0(current_rate_6_reg[0]),
        .O(\current_rate_6[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_7 
       (.I0(add_ln62_2_fu_993_p2[30]),
        .I1(add_ln62_2_fu_993_p2[31]),
        .O(\current_rate_6[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_8 
       (.I0(add_ln62_2_fu_993_p2[30]),
        .I1(add_ln62_2_fu_993_p2[31]),
        .O(\current_rate_6[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[0]_i_3_n_7 ),
        .Q(current_rate_6_reg[0]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_18 
       (.CI(\current_rate_6_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_6_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_6_reg[0]_i_18_n_2 ,\current_rate_6_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_6_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_2_fu_993_p2[31:29]}),
        .S({1'b0,current_rate_6_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_20 
       (.CI(\current_rate_6_reg[0]_i_29_n_0 ),
        .CO({\current_rate_6_reg[0]_i_20_n_0 ,\current_rate_6_reg[0]_i_20_n_1 ,\current_rate_6_reg[0]_i_20_n_2 ,\current_rate_6_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_993_p2[20:17]),
        .S(current_rate_6_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_27 
       (.CI(\current_rate_6_reg[0]_i_28_n_0 ),
        .CO({\current_rate_6_reg[0]_i_27_n_0 ,\current_rate_6_reg[0]_i_27_n_1 ,\current_rate_6_reg[0]_i_27_n_2 ,\current_rate_6_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_993_p2[28:25]),
        .S(current_rate_6_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_28 
       (.CI(\current_rate_6_reg[0]_i_20_n_0 ),
        .CO({\current_rate_6_reg[0]_i_28_n_0 ,\current_rate_6_reg[0]_i_28_n_1 ,\current_rate_6_reg[0]_i_28_n_2 ,\current_rate_6_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_993_p2[24:21]),
        .S(current_rate_6_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_29 
       (.CI(\current_rate_6_reg[0]_i_30_n_0 ),
        .CO({\current_rate_6_reg[0]_i_29_n_0 ,\current_rate_6_reg[0]_i_29_n_1 ,\current_rate_6_reg[0]_i_29_n_2 ,\current_rate_6_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_2_fu_993_p2[16:14],\NLW_current_rate_6_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_6_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_3_n_0 ,\current_rate_6_reg[0]_i_3_n_1 ,\current_rate_6_reg[0]_i_3_n_2 ,\current_rate_6_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_6_reg[0]_i_3_n_4 ,\current_rate_6_reg[0]_i_3_n_5 ,\current_rate_6_reg[0]_i_3_n_6 ,\current_rate_6_reg[0]_i_3_n_7 }),
        .S({current_rate_6_reg[3:1],\current_rate_6[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_30 
       (.CI(\current_rate_6_reg[0]_i_31_n_0 ),
        .CO({\current_rate_6_reg[0]_i_30_n_0 ,\current_rate_6_reg[0]_i_30_n_1 ,\current_rate_6_reg[0]_i_30_n_2 ,\current_rate_6_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_31 
       (.CI(\current_rate_6_reg[0]_i_32_n_0 ),
        .CO({\current_rate_6_reg[0]_i_31_n_0 ,\current_rate_6_reg[0]_i_31_n_1 ,\current_rate_6_reg[0]_i_31_n_2 ,\current_rate_6_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_32_n_0 ,\current_rate_6_reg[0]_i_32_n_1 ,\current_rate_6_reg[0]_i_32_n_2 ,\current_rate_6_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_6_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_4 
       (.CI(\current_rate_6_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_6_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_2_fu_1005_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_6[0]_i_7_n_0 }),
        .O(\NLW_current_rate_6_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_6[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_6 
       (.CI(\current_rate_6_reg[0]_i_9_n_0 ),
        .CO({\current_rate_6_reg[0]_i_6_n_0 ,\current_rate_6_reg[0]_i_6_n_1 ,\current_rate_6_reg[0]_i_6_n_2 ,\current_rate_6_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_6[0]_i_10_n_0 ,\current_rate_6[0]_i_11_n_0 ,\current_rate_6[0]_i_12_n_0 ,\current_rate_6[0]_i_13_n_0 }),
        .O(\NLW_current_rate_6_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_6[0]_i_14_n_0 ,\current_rate_6[0]_i_15_n_0 ,\current_rate_6[0]_i_16_n_0 ,\current_rate_6[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_9_n_0 ,\current_rate_6_reg[0]_i_9_n_1 ,\current_rate_6_reg[0]_i_9_n_2 ,\current_rate_6_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_6[0]_i_19_n_0 ,add_ln62_2_fu_993_p2[19],\current_rate_6[0]_i_21_n_0 ,\current_rate_6[0]_i_22_n_0 }),
        .O(\NLW_current_rate_6_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_6[0]_i_23_n_0 ,\current_rate_6[0]_i_24_n_0 ,\current_rate_6[0]_i_25_n_0 ,\current_rate_6[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[8]_i_1_n_5 ),
        .Q(current_rate_6_reg[10]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[8]_i_1_n_4 ),
        .Q(current_rate_6_reg[11]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[12]_i_1_n_7 ),
        .Q(current_rate_6_reg[12]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[12]_i_1 
       (.CI(\current_rate_6_reg[8]_i_1_n_0 ),
        .CO({\current_rate_6_reg[12]_i_1_n_0 ,\current_rate_6_reg[12]_i_1_n_1 ,\current_rate_6_reg[12]_i_1_n_2 ,\current_rate_6_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[12]_i_1_n_4 ,\current_rate_6_reg[12]_i_1_n_5 ,\current_rate_6_reg[12]_i_1_n_6 ,\current_rate_6_reg[12]_i_1_n_7 }),
        .S(current_rate_6_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[12]_i_1_n_6 ),
        .Q(current_rate_6_reg[13]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[12]_i_1_n_5 ),
        .Q(current_rate_6_reg[14]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[12]_i_1_n_4 ),
        .Q(current_rate_6_reg[15]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[16]_i_1_n_7 ),
        .Q(current_rate_6_reg[16]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[16]_i_1 
       (.CI(\current_rate_6_reg[12]_i_1_n_0 ),
        .CO({\current_rate_6_reg[16]_i_1_n_0 ,\current_rate_6_reg[16]_i_1_n_1 ,\current_rate_6_reg[16]_i_1_n_2 ,\current_rate_6_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[16]_i_1_n_4 ,\current_rate_6_reg[16]_i_1_n_5 ,\current_rate_6_reg[16]_i_1_n_6 ,\current_rate_6_reg[16]_i_1_n_7 }),
        .S(current_rate_6_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[16]_i_1_n_6 ),
        .Q(current_rate_6_reg[17]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[16]_i_1_n_5 ),
        .Q(current_rate_6_reg[18]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[16]_i_1_n_4 ),
        .Q(current_rate_6_reg[19]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[0]_i_3_n_6 ),
        .Q(current_rate_6_reg[1]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[20]_i_1_n_7 ),
        .Q(current_rate_6_reg[20]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[20]_i_1 
       (.CI(\current_rate_6_reg[16]_i_1_n_0 ),
        .CO({\current_rate_6_reg[20]_i_1_n_0 ,\current_rate_6_reg[20]_i_1_n_1 ,\current_rate_6_reg[20]_i_1_n_2 ,\current_rate_6_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[20]_i_1_n_4 ,\current_rate_6_reg[20]_i_1_n_5 ,\current_rate_6_reg[20]_i_1_n_6 ,\current_rate_6_reg[20]_i_1_n_7 }),
        .S(current_rate_6_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[20]_i_1_n_6 ),
        .Q(current_rate_6_reg[21]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[20]_i_1_n_5 ),
        .Q(current_rate_6_reg[22]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[20]_i_1_n_4 ),
        .Q(current_rate_6_reg[23]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[24]_i_1_n_7 ),
        .Q(current_rate_6_reg[24]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[24]_i_1 
       (.CI(\current_rate_6_reg[20]_i_1_n_0 ),
        .CO({\current_rate_6_reg[24]_i_1_n_0 ,\current_rate_6_reg[24]_i_1_n_1 ,\current_rate_6_reg[24]_i_1_n_2 ,\current_rate_6_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[24]_i_1_n_4 ,\current_rate_6_reg[24]_i_1_n_5 ,\current_rate_6_reg[24]_i_1_n_6 ,\current_rate_6_reg[24]_i_1_n_7 }),
        .S(current_rate_6_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[24]_i_1_n_6 ),
        .Q(current_rate_6_reg[25]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[24]_i_1_n_5 ),
        .Q(current_rate_6_reg[26]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[24]_i_1_n_4 ),
        .Q(current_rate_6_reg[27]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[28]_i_1_n_7 ),
        .Q(current_rate_6_reg[28]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[28]_i_1 
       (.CI(\current_rate_6_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_6_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_6_reg[28]_i_1_n_1 ,\current_rate_6_reg[28]_i_1_n_2 ,\current_rate_6_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[28]_i_1_n_4 ,\current_rate_6_reg[28]_i_1_n_5 ,\current_rate_6_reg[28]_i_1_n_6 ,\current_rate_6_reg[28]_i_1_n_7 }),
        .S(current_rate_6_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[28]_i_1_n_6 ),
        .Q(current_rate_6_reg[29]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[0]_i_3_n_5 ),
        .Q(current_rate_6_reg[2]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[28]_i_1_n_5 ),
        .Q(current_rate_6_reg[30]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[28]_i_1_n_4 ),
        .Q(current_rate_6_reg[31]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[0]_i_3_n_4 ),
        .Q(current_rate_6_reg[3]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[4]_i_1_n_7 ),
        .Q(current_rate_6_reg[4]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[4]_i_1 
       (.CI(\current_rate_6_reg[0]_i_3_n_0 ),
        .CO({\current_rate_6_reg[4]_i_1_n_0 ,\current_rate_6_reg[4]_i_1_n_1 ,\current_rate_6_reg[4]_i_1_n_2 ,\current_rate_6_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[4]_i_1_n_4 ,\current_rate_6_reg[4]_i_1_n_5 ,\current_rate_6_reg[4]_i_1_n_6 ,\current_rate_6_reg[4]_i_1_n_7 }),
        .S(current_rate_6_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[4]_i_1_n_6 ),
        .Q(current_rate_6_reg[5]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[4]_i_1_n_5 ),
        .Q(current_rate_6_reg[6]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[4]_i_1_n_4 ),
        .Q(current_rate_6_reg[7]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[8]_i_1_n_7 ),
        .Q(current_rate_6_reg[8]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[8]_i_1 
       (.CI(\current_rate_6_reg[4]_i_1_n_0 ),
        .CO({\current_rate_6_reg[8]_i_1_n_0 ,\current_rate_6_reg[8]_i_1_n_1 ,\current_rate_6_reg[8]_i_1_n_2 ,\current_rate_6_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[8]_i_1_n_4 ,\current_rate_6_reg[8]_i_1_n_5 ,\current_rate_6_reg[8]_i_1_n_6 ,\current_rate_6_reg[8]_i_1_n_7 }),
        .S(current_rate_6_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_928),
        .D(\current_rate_6_reg[8]_i_1_n_6 ),
        .Q(current_rate_6_reg[9]),
        .R(current_rate_6));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_10 
       (.I0(add_ln62_11_fu_1938_p2[29]),
        .I1(add_ln62_11_fu_1938_p2[28]),
        .O(\current_rate_7[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_11 
       (.I0(add_ln62_11_fu_1938_p2[27]),
        .I1(add_ln62_11_fu_1938_p2[26]),
        .O(\current_rate_7[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_12 
       (.I0(add_ln62_11_fu_1938_p2[25]),
        .I1(add_ln62_11_fu_1938_p2[24]),
        .O(\current_rate_7[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_13 
       (.I0(add_ln62_11_fu_1938_p2[23]),
        .I1(add_ln62_11_fu_1938_p2[22]),
        .O(\current_rate_7[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_14 
       (.I0(add_ln62_11_fu_1938_p2[28]),
        .I1(add_ln62_11_fu_1938_p2[29]),
        .O(\current_rate_7[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_15 
       (.I0(add_ln62_11_fu_1938_p2[26]),
        .I1(add_ln62_11_fu_1938_p2[27]),
        .O(\current_rate_7[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_16 
       (.I0(add_ln62_11_fu_1938_p2[24]),
        .I1(add_ln62_11_fu_1938_p2[25]),
        .O(\current_rate_7[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_17 
       (.I0(add_ln62_11_fu_1938_p2[22]),
        .I1(add_ln62_11_fu_1938_p2[23]),
        .O(\current_rate_7[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_19 
       (.I0(add_ln62_11_fu_1938_p2[21]),
        .I1(add_ln62_11_fu_1938_p2[20]),
        .O(\current_rate_7[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_7[0]_i_21 
       (.I0(add_ln62_11_fu_1938_p2[17]),
        .I1(add_ln62_11_fu_1938_p2[16]),
        .O(\current_rate_7[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_7[0]_i_22 
       (.I0(add_ln62_11_fu_1938_p2[15]),
        .I1(add_ln62_11_fu_1938_p2[14]),
        .O(\current_rate_7[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_23 
       (.I0(add_ln62_11_fu_1938_p2[20]),
        .I1(add_ln62_11_fu_1938_p2[21]),
        .O(\current_rate_7[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_7[0]_i_24 
       (.I0(add_ln62_11_fu_1938_p2[18]),
        .I1(add_ln62_11_fu_1938_p2[19]),
        .O(\current_rate_7[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_7[0]_i_25 
       (.I0(add_ln62_11_fu_1938_p2[17]),
        .I1(add_ln62_11_fu_1938_p2[16]),
        .O(\current_rate_7[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_26 
       (.I0(add_ln62_11_fu_1938_p2[14]),
        .I1(add_ln62_11_fu_1938_p2[15]),
        .O(\current_rate_7[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_7[0]_i_5 
       (.I0(current_rate_7_reg[0]),
        .O(\current_rate_7[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_7[0]_i_7 
       (.I0(add_ln62_11_fu_1938_p2[30]),
        .I1(add_ln62_11_fu_1938_p2[31]),
        .O(\current_rate_7[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_7[0]_i_8 
       (.I0(add_ln62_11_fu_1938_p2[30]),
        .I1(add_ln62_11_fu_1938_p2[31]),
        .O(\current_rate_7[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[0]_i_3_n_7 ),
        .Q(current_rate_7_reg[0]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_18 
       (.CI(\current_rate_7_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_7_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_7_reg[0]_i_18_n_2 ,\current_rate_7_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_7_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_11_fu_1938_p2[31:29]}),
        .S({1'b0,current_rate_7_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_20 
       (.CI(\current_rate_7_reg[0]_i_29_n_0 ),
        .CO({\current_rate_7_reg[0]_i_20_n_0 ,\current_rate_7_reg[0]_i_20_n_1 ,\current_rate_7_reg[0]_i_20_n_2 ,\current_rate_7_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1938_p2[20:17]),
        .S(current_rate_7_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_27 
       (.CI(\current_rate_7_reg[0]_i_28_n_0 ),
        .CO({\current_rate_7_reg[0]_i_27_n_0 ,\current_rate_7_reg[0]_i_27_n_1 ,\current_rate_7_reg[0]_i_27_n_2 ,\current_rate_7_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1938_p2[28:25]),
        .S(current_rate_7_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_28 
       (.CI(\current_rate_7_reg[0]_i_20_n_0 ),
        .CO({\current_rate_7_reg[0]_i_28_n_0 ,\current_rate_7_reg[0]_i_28_n_1 ,\current_rate_7_reg[0]_i_28_n_2 ,\current_rate_7_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1938_p2[24:21]),
        .S(current_rate_7_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_29 
       (.CI(\current_rate_7_reg[0]_i_30_n_0 ),
        .CO({\current_rate_7_reg[0]_i_29_n_0 ,\current_rate_7_reg[0]_i_29_n_1 ,\current_rate_7_reg[0]_i_29_n_2 ,\current_rate_7_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_11_fu_1938_p2[16:14],\NLW_current_rate_7_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_7_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_7_reg[0]_i_3_n_0 ,\current_rate_7_reg[0]_i_3_n_1 ,\current_rate_7_reg[0]_i_3_n_2 ,\current_rate_7_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_7_reg[0]_i_3_n_4 ,\current_rate_7_reg[0]_i_3_n_5 ,\current_rate_7_reg[0]_i_3_n_6 ,\current_rate_7_reg[0]_i_3_n_7 }),
        .S({current_rate_7_reg[3:1],\current_rate_7[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_30 
       (.CI(\current_rate_7_reg[0]_i_31_n_0 ),
        .CO({\current_rate_7_reg[0]_i_30_n_0 ,\current_rate_7_reg[0]_i_30_n_1 ,\current_rate_7_reg[0]_i_30_n_2 ,\current_rate_7_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_7_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_31 
       (.CI(\current_rate_7_reg[0]_i_32_n_0 ),
        .CO({\current_rate_7_reg[0]_i_31_n_0 ,\current_rate_7_reg[0]_i_31_n_1 ,\current_rate_7_reg[0]_i_31_n_2 ,\current_rate_7_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_7_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_7_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_7_reg[0]_i_32_n_0 ,\current_rate_7_reg[0]_i_32_n_1 ,\current_rate_7_reg[0]_i_32_n_2 ,\current_rate_7_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_7_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_7_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[0]_i_4 
       (.CI(\current_rate_7_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_7_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_11_fu_1950_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_7[0]_i_7_n_0 }),
        .O(\NLW_current_rate_7_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_7[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[0]_i_6 
       (.CI(\current_rate_7_reg[0]_i_9_n_0 ),
        .CO({\current_rate_7_reg[0]_i_6_n_0 ,\current_rate_7_reg[0]_i_6_n_1 ,\current_rate_7_reg[0]_i_6_n_2 ,\current_rate_7_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_7[0]_i_10_n_0 ,\current_rate_7[0]_i_11_n_0 ,\current_rate_7[0]_i_12_n_0 ,\current_rate_7[0]_i_13_n_0 }),
        .O(\NLW_current_rate_7_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_7[0]_i_14_n_0 ,\current_rate_7[0]_i_15_n_0 ,\current_rate_7[0]_i_16_n_0 ,\current_rate_7[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_7_reg[0]_i_9_n_0 ,\current_rate_7_reg[0]_i_9_n_1 ,\current_rate_7_reg[0]_i_9_n_2 ,\current_rate_7_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_7[0]_i_19_n_0 ,add_ln62_11_fu_1938_p2[19],\current_rate_7[0]_i_21_n_0 ,\current_rate_7[0]_i_22_n_0 }),
        .O(\NLW_current_rate_7_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_7[0]_i_23_n_0 ,\current_rate_7[0]_i_24_n_0 ,\current_rate_7[0]_i_25_n_0 ,\current_rate_7[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[8]_i_1_n_5 ),
        .Q(current_rate_7_reg[10]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[8]_i_1_n_4 ),
        .Q(current_rate_7_reg[11]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[12]_i_1_n_7 ),
        .Q(current_rate_7_reg[12]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[12]_i_1 
       (.CI(\current_rate_7_reg[8]_i_1_n_0 ),
        .CO({\current_rate_7_reg[12]_i_1_n_0 ,\current_rate_7_reg[12]_i_1_n_1 ,\current_rate_7_reg[12]_i_1_n_2 ,\current_rate_7_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[12]_i_1_n_4 ,\current_rate_7_reg[12]_i_1_n_5 ,\current_rate_7_reg[12]_i_1_n_6 ,\current_rate_7_reg[12]_i_1_n_7 }),
        .S(current_rate_7_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[12]_i_1_n_6 ),
        .Q(current_rate_7_reg[13]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[12]_i_1_n_5 ),
        .Q(current_rate_7_reg[14]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[12]_i_1_n_4 ),
        .Q(current_rate_7_reg[15]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[16]_i_1_n_7 ),
        .Q(current_rate_7_reg[16]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[16]_i_1 
       (.CI(\current_rate_7_reg[12]_i_1_n_0 ),
        .CO({\current_rate_7_reg[16]_i_1_n_0 ,\current_rate_7_reg[16]_i_1_n_1 ,\current_rate_7_reg[16]_i_1_n_2 ,\current_rate_7_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[16]_i_1_n_4 ,\current_rate_7_reg[16]_i_1_n_5 ,\current_rate_7_reg[16]_i_1_n_6 ,\current_rate_7_reg[16]_i_1_n_7 }),
        .S(current_rate_7_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[16]_i_1_n_6 ),
        .Q(current_rate_7_reg[17]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[16]_i_1_n_5 ),
        .Q(current_rate_7_reg[18]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[16]_i_1_n_4 ),
        .Q(current_rate_7_reg[19]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[0]_i_3_n_6 ),
        .Q(current_rate_7_reg[1]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[20]_i_1_n_7 ),
        .Q(current_rate_7_reg[20]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[20]_i_1 
       (.CI(\current_rate_7_reg[16]_i_1_n_0 ),
        .CO({\current_rate_7_reg[20]_i_1_n_0 ,\current_rate_7_reg[20]_i_1_n_1 ,\current_rate_7_reg[20]_i_1_n_2 ,\current_rate_7_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[20]_i_1_n_4 ,\current_rate_7_reg[20]_i_1_n_5 ,\current_rate_7_reg[20]_i_1_n_6 ,\current_rate_7_reg[20]_i_1_n_7 }),
        .S(current_rate_7_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[20]_i_1_n_6 ),
        .Q(current_rate_7_reg[21]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[20]_i_1_n_5 ),
        .Q(current_rate_7_reg[22]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[20]_i_1_n_4 ),
        .Q(current_rate_7_reg[23]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[24]_i_1_n_7 ),
        .Q(current_rate_7_reg[24]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[24]_i_1 
       (.CI(\current_rate_7_reg[20]_i_1_n_0 ),
        .CO({\current_rate_7_reg[24]_i_1_n_0 ,\current_rate_7_reg[24]_i_1_n_1 ,\current_rate_7_reg[24]_i_1_n_2 ,\current_rate_7_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[24]_i_1_n_4 ,\current_rate_7_reg[24]_i_1_n_5 ,\current_rate_7_reg[24]_i_1_n_6 ,\current_rate_7_reg[24]_i_1_n_7 }),
        .S(current_rate_7_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[24]_i_1_n_6 ),
        .Q(current_rate_7_reg[25]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[24]_i_1_n_5 ),
        .Q(current_rate_7_reg[26]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[24]_i_1_n_4 ),
        .Q(current_rate_7_reg[27]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[28]_i_1_n_7 ),
        .Q(current_rate_7_reg[28]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[28]_i_1 
       (.CI(\current_rate_7_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_7_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_7_reg[28]_i_1_n_1 ,\current_rate_7_reg[28]_i_1_n_2 ,\current_rate_7_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[28]_i_1_n_4 ,\current_rate_7_reg[28]_i_1_n_5 ,\current_rate_7_reg[28]_i_1_n_6 ,\current_rate_7_reg[28]_i_1_n_7 }),
        .S(current_rate_7_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[28]_i_1_n_6 ),
        .Q(current_rate_7_reg[29]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[0]_i_3_n_5 ),
        .Q(current_rate_7_reg[2]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[28]_i_1_n_5 ),
        .Q(current_rate_7_reg[30]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[28]_i_1_n_4 ),
        .Q(current_rate_7_reg[31]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[0]_i_3_n_4 ),
        .Q(current_rate_7_reg[3]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[4]_i_1_n_7 ),
        .Q(current_rate_7_reg[4]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[4]_i_1 
       (.CI(\current_rate_7_reg[0]_i_3_n_0 ),
        .CO({\current_rate_7_reg[4]_i_1_n_0 ,\current_rate_7_reg[4]_i_1_n_1 ,\current_rate_7_reg[4]_i_1_n_2 ,\current_rate_7_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[4]_i_1_n_4 ,\current_rate_7_reg[4]_i_1_n_5 ,\current_rate_7_reg[4]_i_1_n_6 ,\current_rate_7_reg[4]_i_1_n_7 }),
        .S(current_rate_7_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[4]_i_1_n_6 ),
        .Q(current_rate_7_reg[5]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[4]_i_1_n_5 ),
        .Q(current_rate_7_reg[6]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[4]_i_1_n_4 ),
        .Q(current_rate_7_reg[7]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[8]_i_1_n_7 ),
        .Q(current_rate_7_reg[8]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[8]_i_1 
       (.CI(\current_rate_7_reg[4]_i_1_n_0 ),
        .CO({\current_rate_7_reg[8]_i_1_n_0 ,\current_rate_7_reg[8]_i_1_n_1 ,\current_rate_7_reg[8]_i_1_n_2 ,\current_rate_7_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[8]_i_1_n_4 ,\current_rate_7_reg[8]_i_1_n_5 ,\current_rate_7_reg[8]_i_1_n_6 ,\current_rate_7_reg[8]_i_1_n_7 }),
        .S(current_rate_7_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_973),
        .D(\current_rate_7_reg[8]_i_1_n_6 ),
        .Q(current_rate_7_reg[9]),
        .R(current_rate_7));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_10 
       (.I0(add_ln62_8_fu_1623_p2[29]),
        .I1(add_ln62_8_fu_1623_p2[28]),
        .O(\current_rate_8[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_11 
       (.I0(add_ln62_8_fu_1623_p2[27]),
        .I1(add_ln62_8_fu_1623_p2[26]),
        .O(\current_rate_8[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_12 
       (.I0(add_ln62_8_fu_1623_p2[25]),
        .I1(add_ln62_8_fu_1623_p2[24]),
        .O(\current_rate_8[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_13 
       (.I0(add_ln62_8_fu_1623_p2[23]),
        .I1(add_ln62_8_fu_1623_p2[22]),
        .O(\current_rate_8[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_14 
       (.I0(add_ln62_8_fu_1623_p2[28]),
        .I1(add_ln62_8_fu_1623_p2[29]),
        .O(\current_rate_8[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_15 
       (.I0(add_ln62_8_fu_1623_p2[26]),
        .I1(add_ln62_8_fu_1623_p2[27]),
        .O(\current_rate_8[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_16 
       (.I0(add_ln62_8_fu_1623_p2[24]),
        .I1(add_ln62_8_fu_1623_p2[25]),
        .O(\current_rate_8[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_17 
       (.I0(add_ln62_8_fu_1623_p2[22]),
        .I1(add_ln62_8_fu_1623_p2[23]),
        .O(\current_rate_8[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_19 
       (.I0(add_ln62_8_fu_1623_p2[21]),
        .I1(add_ln62_8_fu_1623_p2[20]),
        .O(\current_rate_8[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_8[0]_i_21 
       (.I0(add_ln62_8_fu_1623_p2[17]),
        .I1(add_ln62_8_fu_1623_p2[16]),
        .O(\current_rate_8[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_22 
       (.I0(add_ln62_8_fu_1623_p2[15]),
        .I1(add_ln62_8_fu_1623_p2[14]),
        .O(\current_rate_8[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_23 
       (.I0(add_ln62_8_fu_1623_p2[20]),
        .I1(add_ln62_8_fu_1623_p2[21]),
        .O(\current_rate_8[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_24 
       (.I0(add_ln62_8_fu_1623_p2[18]),
        .I1(add_ln62_8_fu_1623_p2[19]),
        .O(\current_rate_8[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_25 
       (.I0(add_ln62_8_fu_1623_p2[17]),
        .I1(add_ln62_8_fu_1623_p2[16]),
        .O(\current_rate_8[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_26 
       (.I0(add_ln62_8_fu_1623_p2[14]),
        .I1(add_ln62_8_fu_1623_p2[15]),
        .O(\current_rate_8[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_8[0]_i_5 
       (.I0(current_rate_8_reg[0]),
        .O(\current_rate_8[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_7 
       (.I0(add_ln62_8_fu_1623_p2[30]),
        .I1(add_ln62_8_fu_1623_p2[31]),
        .O(\current_rate_8[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_8 
       (.I0(add_ln62_8_fu_1623_p2[30]),
        .I1(add_ln62_8_fu_1623_p2[31]),
        .O(\current_rate_8[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[0]_i_3_n_7 ),
        .Q(current_rate_8_reg[0]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_18 
       (.CI(\current_rate_8_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_8_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_8_reg[0]_i_18_n_2 ,\current_rate_8_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_8_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_8_fu_1623_p2[31:29]}),
        .S({1'b0,current_rate_8_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_20 
       (.CI(\current_rate_8_reg[0]_i_29_n_0 ),
        .CO({\current_rate_8_reg[0]_i_20_n_0 ,\current_rate_8_reg[0]_i_20_n_1 ,\current_rate_8_reg[0]_i_20_n_2 ,\current_rate_8_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1623_p2[20:17]),
        .S(current_rate_8_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_27 
       (.CI(\current_rate_8_reg[0]_i_28_n_0 ),
        .CO({\current_rate_8_reg[0]_i_27_n_0 ,\current_rate_8_reg[0]_i_27_n_1 ,\current_rate_8_reg[0]_i_27_n_2 ,\current_rate_8_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1623_p2[28:25]),
        .S(current_rate_8_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_28 
       (.CI(\current_rate_8_reg[0]_i_20_n_0 ),
        .CO({\current_rate_8_reg[0]_i_28_n_0 ,\current_rate_8_reg[0]_i_28_n_1 ,\current_rate_8_reg[0]_i_28_n_2 ,\current_rate_8_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1623_p2[24:21]),
        .S(current_rate_8_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_29 
       (.CI(\current_rate_8_reg[0]_i_30_n_0 ),
        .CO({\current_rate_8_reg[0]_i_29_n_0 ,\current_rate_8_reg[0]_i_29_n_1 ,\current_rate_8_reg[0]_i_29_n_2 ,\current_rate_8_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_8_fu_1623_p2[16:14],\NLW_current_rate_8_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_8_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_3_n_0 ,\current_rate_8_reg[0]_i_3_n_1 ,\current_rate_8_reg[0]_i_3_n_2 ,\current_rate_8_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_8_reg[0]_i_3_n_4 ,\current_rate_8_reg[0]_i_3_n_5 ,\current_rate_8_reg[0]_i_3_n_6 ,\current_rate_8_reg[0]_i_3_n_7 }),
        .S({current_rate_8_reg[3:1],\current_rate_8[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_30 
       (.CI(\current_rate_8_reg[0]_i_31_n_0 ),
        .CO({\current_rate_8_reg[0]_i_30_n_0 ,\current_rate_8_reg[0]_i_30_n_1 ,\current_rate_8_reg[0]_i_30_n_2 ,\current_rate_8_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_31 
       (.CI(\current_rate_8_reg[0]_i_32_n_0 ),
        .CO({\current_rate_8_reg[0]_i_31_n_0 ,\current_rate_8_reg[0]_i_31_n_1 ,\current_rate_8_reg[0]_i_31_n_2 ,\current_rate_8_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_32_n_0 ,\current_rate_8_reg[0]_i_32_n_1 ,\current_rate_8_reg[0]_i_32_n_2 ,\current_rate_8_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_8_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_4 
       (.CI(\current_rate_8_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_8_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_8_fu_1635_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_8[0]_i_7_n_0 }),
        .O(\NLW_current_rate_8_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_8[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_6 
       (.CI(\current_rate_8_reg[0]_i_9_n_0 ),
        .CO({\current_rate_8_reg[0]_i_6_n_0 ,\current_rate_8_reg[0]_i_6_n_1 ,\current_rate_8_reg[0]_i_6_n_2 ,\current_rate_8_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_8[0]_i_10_n_0 ,\current_rate_8[0]_i_11_n_0 ,\current_rate_8[0]_i_12_n_0 ,\current_rate_8[0]_i_13_n_0 }),
        .O(\NLW_current_rate_8_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_8[0]_i_14_n_0 ,\current_rate_8[0]_i_15_n_0 ,\current_rate_8[0]_i_16_n_0 ,\current_rate_8[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_9_n_0 ,\current_rate_8_reg[0]_i_9_n_1 ,\current_rate_8_reg[0]_i_9_n_2 ,\current_rate_8_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_8[0]_i_19_n_0 ,add_ln62_8_fu_1623_p2[19],\current_rate_8[0]_i_21_n_0 ,\current_rate_8[0]_i_22_n_0 }),
        .O(\NLW_current_rate_8_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_8[0]_i_23_n_0 ,\current_rate_8[0]_i_24_n_0 ,\current_rate_8[0]_i_25_n_0 ,\current_rate_8[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[8]_i_1_n_5 ),
        .Q(current_rate_8_reg[10]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[8]_i_1_n_4 ),
        .Q(current_rate_8_reg[11]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[12]_i_1_n_7 ),
        .Q(current_rate_8_reg[12]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[12]_i_1 
       (.CI(\current_rate_8_reg[8]_i_1_n_0 ),
        .CO({\current_rate_8_reg[12]_i_1_n_0 ,\current_rate_8_reg[12]_i_1_n_1 ,\current_rate_8_reg[12]_i_1_n_2 ,\current_rate_8_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[12]_i_1_n_4 ,\current_rate_8_reg[12]_i_1_n_5 ,\current_rate_8_reg[12]_i_1_n_6 ,\current_rate_8_reg[12]_i_1_n_7 }),
        .S(current_rate_8_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[12]_i_1_n_6 ),
        .Q(current_rate_8_reg[13]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[12]_i_1_n_5 ),
        .Q(current_rate_8_reg[14]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[12]_i_1_n_4 ),
        .Q(current_rate_8_reg[15]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[16]_i_1_n_7 ),
        .Q(current_rate_8_reg[16]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[16]_i_1 
       (.CI(\current_rate_8_reg[12]_i_1_n_0 ),
        .CO({\current_rate_8_reg[16]_i_1_n_0 ,\current_rate_8_reg[16]_i_1_n_1 ,\current_rate_8_reg[16]_i_1_n_2 ,\current_rate_8_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[16]_i_1_n_4 ,\current_rate_8_reg[16]_i_1_n_5 ,\current_rate_8_reg[16]_i_1_n_6 ,\current_rate_8_reg[16]_i_1_n_7 }),
        .S(current_rate_8_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[16]_i_1_n_6 ),
        .Q(current_rate_8_reg[17]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[16]_i_1_n_5 ),
        .Q(current_rate_8_reg[18]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[16]_i_1_n_4 ),
        .Q(current_rate_8_reg[19]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[0]_i_3_n_6 ),
        .Q(current_rate_8_reg[1]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[20]_i_1_n_7 ),
        .Q(current_rate_8_reg[20]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[20]_i_1 
       (.CI(\current_rate_8_reg[16]_i_1_n_0 ),
        .CO({\current_rate_8_reg[20]_i_1_n_0 ,\current_rate_8_reg[20]_i_1_n_1 ,\current_rate_8_reg[20]_i_1_n_2 ,\current_rate_8_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[20]_i_1_n_4 ,\current_rate_8_reg[20]_i_1_n_5 ,\current_rate_8_reg[20]_i_1_n_6 ,\current_rate_8_reg[20]_i_1_n_7 }),
        .S(current_rate_8_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[20]_i_1_n_6 ),
        .Q(current_rate_8_reg[21]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[20]_i_1_n_5 ),
        .Q(current_rate_8_reg[22]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[20]_i_1_n_4 ),
        .Q(current_rate_8_reg[23]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[24]_i_1_n_7 ),
        .Q(current_rate_8_reg[24]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[24]_i_1 
       (.CI(\current_rate_8_reg[20]_i_1_n_0 ),
        .CO({\current_rate_8_reg[24]_i_1_n_0 ,\current_rate_8_reg[24]_i_1_n_1 ,\current_rate_8_reg[24]_i_1_n_2 ,\current_rate_8_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[24]_i_1_n_4 ,\current_rate_8_reg[24]_i_1_n_5 ,\current_rate_8_reg[24]_i_1_n_6 ,\current_rate_8_reg[24]_i_1_n_7 }),
        .S(current_rate_8_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[24]_i_1_n_6 ),
        .Q(current_rate_8_reg[25]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[24]_i_1_n_5 ),
        .Q(current_rate_8_reg[26]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[24]_i_1_n_4 ),
        .Q(current_rate_8_reg[27]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[28]_i_1_n_7 ),
        .Q(current_rate_8_reg[28]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[28]_i_1 
       (.CI(\current_rate_8_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_8_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_8_reg[28]_i_1_n_1 ,\current_rate_8_reg[28]_i_1_n_2 ,\current_rate_8_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[28]_i_1_n_4 ,\current_rate_8_reg[28]_i_1_n_5 ,\current_rate_8_reg[28]_i_1_n_6 ,\current_rate_8_reg[28]_i_1_n_7 }),
        .S(current_rate_8_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[28]_i_1_n_6 ),
        .Q(current_rate_8_reg[29]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[0]_i_3_n_5 ),
        .Q(current_rate_8_reg[2]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[28]_i_1_n_5 ),
        .Q(current_rate_8_reg[30]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[28]_i_1_n_4 ),
        .Q(current_rate_8_reg[31]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[0]_i_3_n_4 ),
        .Q(current_rate_8_reg[3]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[4]_i_1_n_7 ),
        .Q(current_rate_8_reg[4]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[4]_i_1 
       (.CI(\current_rate_8_reg[0]_i_3_n_0 ),
        .CO({\current_rate_8_reg[4]_i_1_n_0 ,\current_rate_8_reg[4]_i_1_n_1 ,\current_rate_8_reg[4]_i_1_n_2 ,\current_rate_8_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[4]_i_1_n_4 ,\current_rate_8_reg[4]_i_1_n_5 ,\current_rate_8_reg[4]_i_1_n_6 ,\current_rate_8_reg[4]_i_1_n_7 }),
        .S(current_rate_8_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[4]_i_1_n_6 ),
        .Q(current_rate_8_reg[5]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[4]_i_1_n_5 ),
        .Q(current_rate_8_reg[6]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[4]_i_1_n_4 ),
        .Q(current_rate_8_reg[7]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[8]_i_1_n_7 ),
        .Q(current_rate_8_reg[8]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[8]_i_1 
       (.CI(\current_rate_8_reg[4]_i_1_n_0 ),
        .CO({\current_rate_8_reg[8]_i_1_n_0 ,\current_rate_8_reg[8]_i_1_n_1 ,\current_rate_8_reg[8]_i_1_n_2 ,\current_rate_8_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[8]_i_1_n_4 ,\current_rate_8_reg[8]_i_1_n_5 ,\current_rate_8_reg[8]_i_1_n_6 ,\current_rate_8_reg[8]_i_1_n_7 }),
        .S(current_rate_8_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_958),
        .D(\current_rate_8_reg[8]_i_1_n_6 ),
        .Q(current_rate_8_reg[9]),
        .R(current_rate_8));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_10 
       (.I0(add_ln62_1_fu_888_p2[29]),
        .I1(add_ln62_1_fu_888_p2[28]),
        .O(\current_rate_9[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_11 
       (.I0(add_ln62_1_fu_888_p2[27]),
        .I1(add_ln62_1_fu_888_p2[26]),
        .O(\current_rate_9[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_12 
       (.I0(add_ln62_1_fu_888_p2[25]),
        .I1(add_ln62_1_fu_888_p2[24]),
        .O(\current_rate_9[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_13 
       (.I0(add_ln62_1_fu_888_p2[23]),
        .I1(add_ln62_1_fu_888_p2[22]),
        .O(\current_rate_9[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_14 
       (.I0(add_ln62_1_fu_888_p2[28]),
        .I1(add_ln62_1_fu_888_p2[29]),
        .O(\current_rate_9[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_15 
       (.I0(add_ln62_1_fu_888_p2[26]),
        .I1(add_ln62_1_fu_888_p2[27]),
        .O(\current_rate_9[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_16 
       (.I0(add_ln62_1_fu_888_p2[24]),
        .I1(add_ln62_1_fu_888_p2[25]),
        .O(\current_rate_9[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_17 
       (.I0(add_ln62_1_fu_888_p2[22]),
        .I1(add_ln62_1_fu_888_p2[23]),
        .O(\current_rate_9[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_19 
       (.I0(add_ln62_1_fu_888_p2[21]),
        .I1(add_ln62_1_fu_888_p2[20]),
        .O(\current_rate_9[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_9[0]_i_21 
       (.I0(add_ln62_1_fu_888_p2[17]),
        .I1(add_ln62_1_fu_888_p2[16]),
        .O(\current_rate_9[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_22 
       (.I0(add_ln62_1_fu_888_p2[15]),
        .I1(add_ln62_1_fu_888_p2[14]),
        .O(\current_rate_9[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_23 
       (.I0(add_ln62_1_fu_888_p2[20]),
        .I1(add_ln62_1_fu_888_p2[21]),
        .O(\current_rate_9[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_24 
       (.I0(add_ln62_1_fu_888_p2[18]),
        .I1(add_ln62_1_fu_888_p2[19]),
        .O(\current_rate_9[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_25 
       (.I0(add_ln62_1_fu_888_p2[17]),
        .I1(add_ln62_1_fu_888_p2[16]),
        .O(\current_rate_9[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_26 
       (.I0(add_ln62_1_fu_888_p2[14]),
        .I1(add_ln62_1_fu_888_p2[15]),
        .O(\current_rate_9[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_9[0]_i_5 
       (.I0(current_rate_9_reg[0]),
        .O(\current_rate_9[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_7 
       (.I0(add_ln62_1_fu_888_p2[30]),
        .I1(add_ln62_1_fu_888_p2[31]),
        .O(\current_rate_9[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_8 
       (.I0(add_ln62_1_fu_888_p2[30]),
        .I1(add_ln62_1_fu_888_p2[31]),
        .O(\current_rate_9[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[0]_i_3_n_7 ),
        .Q(current_rate_9_reg[0]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_18 
       (.CI(\current_rate_9_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_9_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_9_reg[0]_i_18_n_2 ,\current_rate_9_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_9_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_1_fu_888_p2[31:29]}),
        .S({1'b0,current_rate_9_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_20 
       (.CI(\current_rate_9_reg[0]_i_29_n_0 ),
        .CO({\current_rate_9_reg[0]_i_20_n_0 ,\current_rate_9_reg[0]_i_20_n_1 ,\current_rate_9_reg[0]_i_20_n_2 ,\current_rate_9_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_888_p2[20:17]),
        .S(current_rate_9_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_27 
       (.CI(\current_rate_9_reg[0]_i_28_n_0 ),
        .CO({\current_rate_9_reg[0]_i_27_n_0 ,\current_rate_9_reg[0]_i_27_n_1 ,\current_rate_9_reg[0]_i_27_n_2 ,\current_rate_9_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_888_p2[28:25]),
        .S(current_rate_9_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_28 
       (.CI(\current_rate_9_reg[0]_i_20_n_0 ),
        .CO({\current_rate_9_reg[0]_i_28_n_0 ,\current_rate_9_reg[0]_i_28_n_1 ,\current_rate_9_reg[0]_i_28_n_2 ,\current_rate_9_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_888_p2[24:21]),
        .S(current_rate_9_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_29 
       (.CI(\current_rate_9_reg[0]_i_30_n_0 ),
        .CO({\current_rate_9_reg[0]_i_29_n_0 ,\current_rate_9_reg[0]_i_29_n_1 ,\current_rate_9_reg[0]_i_29_n_2 ,\current_rate_9_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_1_fu_888_p2[16:14],\NLW_current_rate_9_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_9_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_3_n_0 ,\current_rate_9_reg[0]_i_3_n_1 ,\current_rate_9_reg[0]_i_3_n_2 ,\current_rate_9_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_9_reg[0]_i_3_n_4 ,\current_rate_9_reg[0]_i_3_n_5 ,\current_rate_9_reg[0]_i_3_n_6 ,\current_rate_9_reg[0]_i_3_n_7 }),
        .S({current_rate_9_reg[3:1],\current_rate_9[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_30 
       (.CI(\current_rate_9_reg[0]_i_31_n_0 ),
        .CO({\current_rate_9_reg[0]_i_30_n_0 ,\current_rate_9_reg[0]_i_30_n_1 ,\current_rate_9_reg[0]_i_30_n_2 ,\current_rate_9_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_31 
       (.CI(\current_rate_9_reg[0]_i_32_n_0 ),
        .CO({\current_rate_9_reg[0]_i_31_n_0 ,\current_rate_9_reg[0]_i_31_n_1 ,\current_rate_9_reg[0]_i_31_n_2 ,\current_rate_9_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_32_n_0 ,\current_rate_9_reg[0]_i_32_n_1 ,\current_rate_9_reg[0]_i_32_n_2 ,\current_rate_9_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_9_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_4 
       (.CI(\current_rate_9_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_9_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_1_fu_900_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate_9[0]_i_7_n_0 }),
        .O(\NLW_current_rate_9_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate_9[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_6 
       (.CI(\current_rate_9_reg[0]_i_9_n_0 ),
        .CO({\current_rate_9_reg[0]_i_6_n_0 ,\current_rate_9_reg[0]_i_6_n_1 ,\current_rate_9_reg[0]_i_6_n_2 ,\current_rate_9_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_9[0]_i_10_n_0 ,\current_rate_9[0]_i_11_n_0 ,\current_rate_9[0]_i_12_n_0 ,\current_rate_9[0]_i_13_n_0 }),
        .O(\NLW_current_rate_9_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_9[0]_i_14_n_0 ,\current_rate_9[0]_i_15_n_0 ,\current_rate_9[0]_i_16_n_0 ,\current_rate_9[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_9_n_0 ,\current_rate_9_reg[0]_i_9_n_1 ,\current_rate_9_reg[0]_i_9_n_2 ,\current_rate_9_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_9[0]_i_19_n_0 ,add_ln62_1_fu_888_p2[19],\current_rate_9[0]_i_21_n_0 ,\current_rate_9[0]_i_22_n_0 }),
        .O(\NLW_current_rate_9_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate_9[0]_i_23_n_0 ,\current_rate_9[0]_i_24_n_0 ,\current_rate_9[0]_i_25_n_0 ,\current_rate_9[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[8]_i_1_n_5 ),
        .Q(current_rate_9_reg[10]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[8]_i_1_n_4 ),
        .Q(current_rate_9_reg[11]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[12]_i_1_n_7 ),
        .Q(current_rate_9_reg[12]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[12]_i_1 
       (.CI(\current_rate_9_reg[8]_i_1_n_0 ),
        .CO({\current_rate_9_reg[12]_i_1_n_0 ,\current_rate_9_reg[12]_i_1_n_1 ,\current_rate_9_reg[12]_i_1_n_2 ,\current_rate_9_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[12]_i_1_n_4 ,\current_rate_9_reg[12]_i_1_n_5 ,\current_rate_9_reg[12]_i_1_n_6 ,\current_rate_9_reg[12]_i_1_n_7 }),
        .S(current_rate_9_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[12]_i_1_n_6 ),
        .Q(current_rate_9_reg[13]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[12]_i_1_n_5 ),
        .Q(current_rate_9_reg[14]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[12]_i_1_n_4 ),
        .Q(current_rate_9_reg[15]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[16]_i_1_n_7 ),
        .Q(current_rate_9_reg[16]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[16]_i_1 
       (.CI(\current_rate_9_reg[12]_i_1_n_0 ),
        .CO({\current_rate_9_reg[16]_i_1_n_0 ,\current_rate_9_reg[16]_i_1_n_1 ,\current_rate_9_reg[16]_i_1_n_2 ,\current_rate_9_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[16]_i_1_n_4 ,\current_rate_9_reg[16]_i_1_n_5 ,\current_rate_9_reg[16]_i_1_n_6 ,\current_rate_9_reg[16]_i_1_n_7 }),
        .S(current_rate_9_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[16]_i_1_n_6 ),
        .Q(current_rate_9_reg[17]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[16]_i_1_n_5 ),
        .Q(current_rate_9_reg[18]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[16]_i_1_n_4 ),
        .Q(current_rate_9_reg[19]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[0]_i_3_n_6 ),
        .Q(current_rate_9_reg[1]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[20]_i_1_n_7 ),
        .Q(current_rate_9_reg[20]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[20]_i_1 
       (.CI(\current_rate_9_reg[16]_i_1_n_0 ),
        .CO({\current_rate_9_reg[20]_i_1_n_0 ,\current_rate_9_reg[20]_i_1_n_1 ,\current_rate_9_reg[20]_i_1_n_2 ,\current_rate_9_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[20]_i_1_n_4 ,\current_rate_9_reg[20]_i_1_n_5 ,\current_rate_9_reg[20]_i_1_n_6 ,\current_rate_9_reg[20]_i_1_n_7 }),
        .S(current_rate_9_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[20]_i_1_n_6 ),
        .Q(current_rate_9_reg[21]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[20]_i_1_n_5 ),
        .Q(current_rate_9_reg[22]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[20]_i_1_n_4 ),
        .Q(current_rate_9_reg[23]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[24]_i_1_n_7 ),
        .Q(current_rate_9_reg[24]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[24]_i_1 
       (.CI(\current_rate_9_reg[20]_i_1_n_0 ),
        .CO({\current_rate_9_reg[24]_i_1_n_0 ,\current_rate_9_reg[24]_i_1_n_1 ,\current_rate_9_reg[24]_i_1_n_2 ,\current_rate_9_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[24]_i_1_n_4 ,\current_rate_9_reg[24]_i_1_n_5 ,\current_rate_9_reg[24]_i_1_n_6 ,\current_rate_9_reg[24]_i_1_n_7 }),
        .S(current_rate_9_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[24]_i_1_n_6 ),
        .Q(current_rate_9_reg[25]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[24]_i_1_n_5 ),
        .Q(current_rate_9_reg[26]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[24]_i_1_n_4 ),
        .Q(current_rate_9_reg[27]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[28]_i_1_n_7 ),
        .Q(current_rate_9_reg[28]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[28]_i_1 
       (.CI(\current_rate_9_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_9_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_9_reg[28]_i_1_n_1 ,\current_rate_9_reg[28]_i_1_n_2 ,\current_rate_9_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[28]_i_1_n_4 ,\current_rate_9_reg[28]_i_1_n_5 ,\current_rate_9_reg[28]_i_1_n_6 ,\current_rate_9_reg[28]_i_1_n_7 }),
        .S(current_rate_9_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[28]_i_1_n_6 ),
        .Q(current_rate_9_reg[29]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[0]_i_3_n_5 ),
        .Q(current_rate_9_reg[2]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[28]_i_1_n_5 ),
        .Q(current_rate_9_reg[30]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[28]_i_1_n_4 ),
        .Q(current_rate_9_reg[31]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[0]_i_3_n_4 ),
        .Q(current_rate_9_reg[3]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[4]_i_1_n_7 ),
        .Q(current_rate_9_reg[4]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[4]_i_1 
       (.CI(\current_rate_9_reg[0]_i_3_n_0 ),
        .CO({\current_rate_9_reg[4]_i_1_n_0 ,\current_rate_9_reg[4]_i_1_n_1 ,\current_rate_9_reg[4]_i_1_n_2 ,\current_rate_9_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[4]_i_1_n_4 ,\current_rate_9_reg[4]_i_1_n_5 ,\current_rate_9_reg[4]_i_1_n_6 ,\current_rate_9_reg[4]_i_1_n_7 }),
        .S(current_rate_9_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[4]_i_1_n_6 ),
        .Q(current_rate_9_reg[5]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[4]_i_1_n_5 ),
        .Q(current_rate_9_reg[6]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[4]_i_1_n_4 ),
        .Q(current_rate_9_reg[7]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[8]_i_1_n_7 ),
        .Q(current_rate_9_reg[8]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[8]_i_1 
       (.CI(\current_rate_9_reg[4]_i_1_n_0 ),
        .CO({\current_rate_9_reg[8]_i_1_n_0 ,\current_rate_9_reg[8]_i_1_n_1 ,\current_rate_9_reg[8]_i_1_n_2 ,\current_rate_9_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[8]_i_1_n_4 ,\current_rate_9_reg[8]_i_1_n_5 ,\current_rate_9_reg[8]_i_1_n_6 ,\current_rate_9_reg[8]_i_1_n_7 }),
        .S(current_rate_9_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_923),
        .D(\current_rate_9_reg[8]_i_1_n_6 ),
        .Q(current_rate_9_reg[9]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[0]_i_3_n_7 ),
        .Q(current_rate_reg[0]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_18 
       (.CI(\current_rate_reg[0]_i_27_n_0 ),
        .CO({\NLW_current_rate_reg[0]_i_18_CO_UNCONNECTED [3:2],\current_rate_reg[0]_i_18_n_2 ,\current_rate_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_reg[0]_i_18_O_UNCONNECTED [3],add_ln62_9_fu_1728_p2[31:29]}),
        .S({1'b0,current_rate_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_20 
       (.CI(\current_rate_reg[0]_i_29_n_0 ),
        .CO({\current_rate_reg[0]_i_20_n_0 ,\current_rate_reg[0]_i_20_n_1 ,\current_rate_reg[0]_i_20_n_2 ,\current_rate_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1728_p2[20:17]),
        .S(current_rate_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_27 
       (.CI(\current_rate_reg[0]_i_28_n_0 ),
        .CO({\current_rate_reg[0]_i_27_n_0 ,\current_rate_reg[0]_i_27_n_1 ,\current_rate_reg[0]_i_27_n_2 ,\current_rate_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1728_p2[28:25]),
        .S(current_rate_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_28 
       (.CI(\current_rate_reg[0]_i_20_n_0 ),
        .CO({\current_rate_reg[0]_i_28_n_0 ,\current_rate_reg[0]_i_28_n_1 ,\current_rate_reg[0]_i_28_n_2 ,\current_rate_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1728_p2[24:21]),
        .S(current_rate_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_29 
       (.CI(\current_rate_reg[0]_i_30_n_0 ),
        .CO({\current_rate_reg[0]_i_29_n_0 ,\current_rate_reg[0]_i_29_n_1 ,\current_rate_reg[0]_i_29_n_2 ,\current_rate_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_9_fu_1728_p2[16:14],\NLW_current_rate_reg[0]_i_29_O_UNCONNECTED [0]}),
        .S(current_rate_reg[16:13]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_3_n_0 ,\current_rate_reg[0]_i_3_n_1 ,\current_rate_reg[0]_i_3_n_2 ,\current_rate_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_reg[0]_i_3_n_4 ,\current_rate_reg[0]_i_3_n_5 ,\current_rate_reg[0]_i_3_n_6 ,\current_rate_reg[0]_i_3_n_7 }),
        .S({current_rate_reg[3:1],\current_rate[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_30 
       (.CI(\current_rate_reg[0]_i_31_n_0 ),
        .CO({\current_rate_reg[0]_i_30_n_0 ,\current_rate_reg[0]_i_30_n_1 ,\current_rate_reg[0]_i_30_n_2 ,\current_rate_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_31 
       (.CI(\current_rate_reg[0]_i_32_n_0 ),
        .CO({\current_rate_reg[0]_i_31_n_0 ,\current_rate_reg[0]_i_31_n_1 ,\current_rate_reg[0]_i_31_n_2 ,\current_rate_reg[0]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_31_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_32_n_0 ,\current_rate_reg[0]_i_32_n_1 ,\current_rate_reg[0]_i_32_n_2 ,\current_rate_reg[0]_i_32_n_3 }),
        .CYINIT(current_rate_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_4 
       (.CI(\current_rate_reg[0]_i_6_n_0 ),
        .CO({\NLW_current_rate_reg[0]_i_4_CO_UNCONNECTED [3:1],icmp_ln71_9_fu_1740_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\current_rate[0]_i_7_n_0 }),
        .O(\NLW_current_rate_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\current_rate[0]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_6 
       (.CI(\current_rate_reg[0]_i_9_n_0 ),
        .CO({\current_rate_reg[0]_i_6_n_0 ,\current_rate_reg[0]_i_6_n_1 ,\current_rate_reg[0]_i_6_n_2 ,\current_rate_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate[0]_i_10_n_0 ,\current_rate[0]_i_11_n_0 ,\current_rate[0]_i_12_n_0 ,\current_rate[0]_i_13_n_0 }),
        .O(\NLW_current_rate_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate[0]_i_14_n_0 ,\current_rate[0]_i_15_n_0 ,\current_rate[0]_i_16_n_0 ,\current_rate[0]_i_17_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_9_n_0 ,\current_rate_reg[0]_i_9_n_1 ,\current_rate_reg[0]_i_9_n_2 ,\current_rate_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate[0]_i_19_n_0 ,add_ln62_9_fu_1728_p2[19],\current_rate[0]_i_21_n_0 ,\current_rate[0]_i_22_n_0 }),
        .O(\NLW_current_rate_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\current_rate[0]_i_23_n_0 ,\current_rate[0]_i_24_n_0 ,\current_rate[0]_i_25_n_0 ,\current_rate[0]_i_26_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[8]_i_1_n_5 ),
        .Q(current_rate_reg[10]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[8]_i_1_n_4 ),
        .Q(current_rate_reg[11]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[12]_i_1_n_7 ),
        .Q(current_rate_reg[12]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[12]_i_1 
       (.CI(\current_rate_reg[8]_i_1_n_0 ),
        .CO({\current_rate_reg[12]_i_1_n_0 ,\current_rate_reg[12]_i_1_n_1 ,\current_rate_reg[12]_i_1_n_2 ,\current_rate_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[12]_i_1_n_4 ,\current_rate_reg[12]_i_1_n_5 ,\current_rate_reg[12]_i_1_n_6 ,\current_rate_reg[12]_i_1_n_7 }),
        .S(current_rate_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[12]_i_1_n_6 ),
        .Q(current_rate_reg[13]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[12]_i_1_n_5 ),
        .Q(current_rate_reg[14]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[12]_i_1_n_4 ),
        .Q(current_rate_reg[15]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[16]_i_1_n_7 ),
        .Q(current_rate_reg[16]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[16]_i_1 
       (.CI(\current_rate_reg[12]_i_1_n_0 ),
        .CO({\current_rate_reg[16]_i_1_n_0 ,\current_rate_reg[16]_i_1_n_1 ,\current_rate_reg[16]_i_1_n_2 ,\current_rate_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[16]_i_1_n_4 ,\current_rate_reg[16]_i_1_n_5 ,\current_rate_reg[16]_i_1_n_6 ,\current_rate_reg[16]_i_1_n_7 }),
        .S(current_rate_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[16]_i_1_n_6 ),
        .Q(current_rate_reg[17]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[16]_i_1_n_5 ),
        .Q(current_rate_reg[18]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[16]_i_1_n_4 ),
        .Q(current_rate_reg[19]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[0]_i_3_n_6 ),
        .Q(current_rate_reg[1]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[20]_i_1_n_7 ),
        .Q(current_rate_reg[20]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[20]_i_1 
       (.CI(\current_rate_reg[16]_i_1_n_0 ),
        .CO({\current_rate_reg[20]_i_1_n_0 ,\current_rate_reg[20]_i_1_n_1 ,\current_rate_reg[20]_i_1_n_2 ,\current_rate_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[20]_i_1_n_4 ,\current_rate_reg[20]_i_1_n_5 ,\current_rate_reg[20]_i_1_n_6 ,\current_rate_reg[20]_i_1_n_7 }),
        .S(current_rate_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[20]_i_1_n_6 ),
        .Q(current_rate_reg[21]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[20]_i_1_n_5 ),
        .Q(current_rate_reg[22]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[20]_i_1_n_4 ),
        .Q(current_rate_reg[23]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[24]_i_1_n_7 ),
        .Q(current_rate_reg[24]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[24]_i_1 
       (.CI(\current_rate_reg[20]_i_1_n_0 ),
        .CO({\current_rate_reg[24]_i_1_n_0 ,\current_rate_reg[24]_i_1_n_1 ,\current_rate_reg[24]_i_1_n_2 ,\current_rate_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[24]_i_1_n_4 ,\current_rate_reg[24]_i_1_n_5 ,\current_rate_reg[24]_i_1_n_6 ,\current_rate_reg[24]_i_1_n_7 }),
        .S(current_rate_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[24]_i_1_n_6 ),
        .Q(current_rate_reg[25]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[24]_i_1_n_5 ),
        .Q(current_rate_reg[26]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[24]_i_1_n_4 ),
        .Q(current_rate_reg[27]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[28]_i_1_n_7 ),
        .Q(current_rate_reg[28]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[28]_i_1 
       (.CI(\current_rate_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_reg[28]_i_1_n_1 ,\current_rate_reg[28]_i_1_n_2 ,\current_rate_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[28]_i_1_n_4 ,\current_rate_reg[28]_i_1_n_5 ,\current_rate_reg[28]_i_1_n_6 ,\current_rate_reg[28]_i_1_n_7 }),
        .S(current_rate_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[28]_i_1_n_6 ),
        .Q(current_rate_reg[29]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[0]_i_3_n_5 ),
        .Q(current_rate_reg[2]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[28]_i_1_n_5 ),
        .Q(current_rate_reg[30]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[28]_i_1_n_4 ),
        .Q(current_rate_reg[31]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[0]_i_3_n_4 ),
        .Q(current_rate_reg[3]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[4]_i_1_n_7 ),
        .Q(current_rate_reg[4]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[4]_i_1 
       (.CI(\current_rate_reg[0]_i_3_n_0 ),
        .CO({\current_rate_reg[4]_i_1_n_0 ,\current_rate_reg[4]_i_1_n_1 ,\current_rate_reg[4]_i_1_n_2 ,\current_rate_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[4]_i_1_n_4 ,\current_rate_reg[4]_i_1_n_5 ,\current_rate_reg[4]_i_1_n_6 ,\current_rate_reg[4]_i_1_n_7 }),
        .S(current_rate_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[4]_i_1_n_6 ),
        .Q(current_rate_reg[5]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[4]_i_1_n_5 ),
        .Q(current_rate_reg[6]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[4]_i_1_n_4 ),
        .Q(current_rate_reg[7]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[8]_i_1_n_7 ),
        .Q(current_rate_reg[8]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[8]_i_1 
       (.CI(\current_rate_reg[4]_i_1_n_0 ),
        .CO({\current_rate_reg[8]_i_1_n_0 ,\current_rate_reg[8]_i_1_n_1 ,\current_rate_reg[8]_i_1_n_2 ,\current_rate_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[8]_i_1_n_4 ,\current_rate_reg[8]_i_1_n_5 ,\current_rate_reg[8]_i_1_n_6 ,\current_rate_reg[8]_i_1_n_7 }),
        .S(current_rate_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_963),
        .D(\current_rate_reg[8]_i_1_n_6 ),
        .Q(current_rate_reg[9]),
        .R(current_rate));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[0]),
        .Q(filtered_im_0_o_mem_read_reg_2055[0]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[10]),
        .Q(filtered_im_0_o_mem_read_reg_2055[10]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[11]),
        .Q(filtered_im_0_o_mem_read_reg_2055[11]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[12]),
        .Q(filtered_im_0_o_mem_read_reg_2055[12]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[13]),
        .Q(filtered_im_0_o_mem_read_reg_2055[13]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[14]),
        .Q(filtered_im_0_o_mem_read_reg_2055[14]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[15]),
        .Q(filtered_im_0_o_mem_read_reg_2055[15]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[16]),
        .Q(filtered_im_0_o_mem_read_reg_2055[16]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[17]),
        .Q(filtered_im_0_o_mem_read_reg_2055[17]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[18]),
        .Q(filtered_im_0_o_mem_read_reg_2055[18]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[19]),
        .Q(filtered_im_0_o_mem_read_reg_2055[19]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[1]),
        .Q(filtered_im_0_o_mem_read_reg_2055[1]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[20]),
        .Q(filtered_im_0_o_mem_read_reg_2055[20]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[21]),
        .Q(filtered_im_0_o_mem_read_reg_2055[21]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[22]),
        .Q(filtered_im_0_o_mem_read_reg_2055[22]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[23]),
        .Q(filtered_im_0_o_mem_read_reg_2055[23]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[24]),
        .Q(filtered_im_0_o_mem_read_reg_2055[24]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[25]),
        .Q(filtered_im_0_o_mem_read_reg_2055[25]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[26]),
        .Q(filtered_im_0_o_mem_read_reg_2055[26]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[27]),
        .Q(filtered_im_0_o_mem_read_reg_2055[27]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[28]),
        .Q(filtered_im_0_o_mem_read_reg_2055[28]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[29]),
        .Q(filtered_im_0_o_mem_read_reg_2055[29]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[2]),
        .Q(filtered_im_0_o_mem_read_reg_2055[2]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[30]),
        .Q(filtered_im_0_o_mem_read_reg_2055[30]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[31]),
        .Q(filtered_im_0_o_mem_read_reg_2055[31]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[32]),
        .Q(filtered_im_0_o_mem_read_reg_2055[32]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[33]),
        .Q(filtered_im_0_o_mem_read_reg_2055[33]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[34]),
        .Q(filtered_im_0_o_mem_read_reg_2055[34]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[35]),
        .Q(filtered_im_0_o_mem_read_reg_2055[35]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[36]),
        .Q(filtered_im_0_o_mem_read_reg_2055[36]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[37]),
        .Q(filtered_im_0_o_mem_read_reg_2055[37]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[38]),
        .Q(filtered_im_0_o_mem_read_reg_2055[38]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[39]),
        .Q(filtered_im_0_o_mem_read_reg_2055[39]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[3]),
        .Q(filtered_im_0_o_mem_read_reg_2055[3]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[40]),
        .Q(filtered_im_0_o_mem_read_reg_2055[40]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[41]),
        .Q(filtered_im_0_o_mem_read_reg_2055[41]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[42]),
        .Q(filtered_im_0_o_mem_read_reg_2055[42]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[43]),
        .Q(filtered_im_0_o_mem_read_reg_2055[43]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[44]),
        .Q(filtered_im_0_o_mem_read_reg_2055[44]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[45]),
        .Q(filtered_im_0_o_mem_read_reg_2055[45]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[46]),
        .Q(filtered_im_0_o_mem_read_reg_2055[46]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[47]),
        .Q(filtered_im_0_o_mem_read_reg_2055[47]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[48]),
        .Q(filtered_im_0_o_mem_read_reg_2055[48]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[49]),
        .Q(filtered_im_0_o_mem_read_reg_2055[49]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[4]),
        .Q(filtered_im_0_o_mem_read_reg_2055[4]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[50]),
        .Q(filtered_im_0_o_mem_read_reg_2055[50]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[51]),
        .Q(filtered_im_0_o_mem_read_reg_2055[51]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[52]),
        .Q(filtered_im_0_o_mem_read_reg_2055[52]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[53]),
        .Q(filtered_im_0_o_mem_read_reg_2055[53]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[54]),
        .Q(filtered_im_0_o_mem_read_reg_2055[54]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[55]),
        .Q(filtered_im_0_o_mem_read_reg_2055[55]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[56]),
        .Q(filtered_im_0_o_mem_read_reg_2055[56]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[57]),
        .Q(filtered_im_0_o_mem_read_reg_2055[57]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[58]),
        .Q(filtered_im_0_o_mem_read_reg_2055[58]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[59]),
        .Q(filtered_im_0_o_mem_read_reg_2055[59]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[5]),
        .Q(filtered_im_0_o_mem_read_reg_2055[5]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[60]),
        .Q(filtered_im_0_o_mem_read_reg_2055[60]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[61]),
        .Q(filtered_im_0_o_mem_read_reg_2055[61]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[62]),
        .Q(filtered_im_0_o_mem_read_reg_2055[62]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[63]),
        .Q(filtered_im_0_o_mem_read_reg_2055[63]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[6]),
        .Q(filtered_im_0_o_mem_read_reg_2055[6]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[7]),
        .Q(filtered_im_0_o_mem_read_reg_2055[7]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[8]),
        .Q(filtered_im_0_o_mem_read_reg_2055[8]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2055_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[9]),
        .Q(filtered_im_0_o_mem_read_reg_2055[9]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[0]),
        .Q(filtered_im_1_o_mem_read_reg_2045[0]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[10]),
        .Q(filtered_im_1_o_mem_read_reg_2045[10]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[11]),
        .Q(filtered_im_1_o_mem_read_reg_2045[11]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[12]),
        .Q(filtered_im_1_o_mem_read_reg_2045[12]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[13]),
        .Q(filtered_im_1_o_mem_read_reg_2045[13]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[14]),
        .Q(filtered_im_1_o_mem_read_reg_2045[14]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[15]),
        .Q(filtered_im_1_o_mem_read_reg_2045[15]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[16]),
        .Q(filtered_im_1_o_mem_read_reg_2045[16]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[17]),
        .Q(filtered_im_1_o_mem_read_reg_2045[17]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[18]),
        .Q(filtered_im_1_o_mem_read_reg_2045[18]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[19]),
        .Q(filtered_im_1_o_mem_read_reg_2045[19]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[1]),
        .Q(filtered_im_1_o_mem_read_reg_2045[1]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[20]),
        .Q(filtered_im_1_o_mem_read_reg_2045[20]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[21]),
        .Q(filtered_im_1_o_mem_read_reg_2045[21]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[22]),
        .Q(filtered_im_1_o_mem_read_reg_2045[22]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[23]),
        .Q(filtered_im_1_o_mem_read_reg_2045[23]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[24]),
        .Q(filtered_im_1_o_mem_read_reg_2045[24]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[25]),
        .Q(filtered_im_1_o_mem_read_reg_2045[25]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[26]),
        .Q(filtered_im_1_o_mem_read_reg_2045[26]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[27]),
        .Q(filtered_im_1_o_mem_read_reg_2045[27]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[28]),
        .Q(filtered_im_1_o_mem_read_reg_2045[28]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[29]),
        .Q(filtered_im_1_o_mem_read_reg_2045[29]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[2]),
        .Q(filtered_im_1_o_mem_read_reg_2045[2]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[30]),
        .Q(filtered_im_1_o_mem_read_reg_2045[30]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[31]),
        .Q(filtered_im_1_o_mem_read_reg_2045[31]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[32]),
        .Q(filtered_im_1_o_mem_read_reg_2045[32]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[33]),
        .Q(filtered_im_1_o_mem_read_reg_2045[33]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[34]),
        .Q(filtered_im_1_o_mem_read_reg_2045[34]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[35]),
        .Q(filtered_im_1_o_mem_read_reg_2045[35]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[36]),
        .Q(filtered_im_1_o_mem_read_reg_2045[36]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[37]),
        .Q(filtered_im_1_o_mem_read_reg_2045[37]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[38]),
        .Q(filtered_im_1_o_mem_read_reg_2045[38]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[39]),
        .Q(filtered_im_1_o_mem_read_reg_2045[39]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[3]),
        .Q(filtered_im_1_o_mem_read_reg_2045[3]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[40]),
        .Q(filtered_im_1_o_mem_read_reg_2045[40]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[41]),
        .Q(filtered_im_1_o_mem_read_reg_2045[41]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[42]),
        .Q(filtered_im_1_o_mem_read_reg_2045[42]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[43]),
        .Q(filtered_im_1_o_mem_read_reg_2045[43]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[44]),
        .Q(filtered_im_1_o_mem_read_reg_2045[44]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[45]),
        .Q(filtered_im_1_o_mem_read_reg_2045[45]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[46]),
        .Q(filtered_im_1_o_mem_read_reg_2045[46]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[47]),
        .Q(filtered_im_1_o_mem_read_reg_2045[47]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[48]),
        .Q(filtered_im_1_o_mem_read_reg_2045[48]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[49]),
        .Q(filtered_im_1_o_mem_read_reg_2045[49]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[4]),
        .Q(filtered_im_1_o_mem_read_reg_2045[4]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[50]),
        .Q(filtered_im_1_o_mem_read_reg_2045[50]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[51]),
        .Q(filtered_im_1_o_mem_read_reg_2045[51]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[52]),
        .Q(filtered_im_1_o_mem_read_reg_2045[52]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[53]),
        .Q(filtered_im_1_o_mem_read_reg_2045[53]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[54]),
        .Q(filtered_im_1_o_mem_read_reg_2045[54]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[55]),
        .Q(filtered_im_1_o_mem_read_reg_2045[55]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[56]),
        .Q(filtered_im_1_o_mem_read_reg_2045[56]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[57]),
        .Q(filtered_im_1_o_mem_read_reg_2045[57]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[58]),
        .Q(filtered_im_1_o_mem_read_reg_2045[58]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[59]),
        .Q(filtered_im_1_o_mem_read_reg_2045[59]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[5]),
        .Q(filtered_im_1_o_mem_read_reg_2045[5]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[60]),
        .Q(filtered_im_1_o_mem_read_reg_2045[60]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[61]),
        .Q(filtered_im_1_o_mem_read_reg_2045[61]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[62]),
        .Q(filtered_im_1_o_mem_read_reg_2045[62]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[63]),
        .Q(filtered_im_1_o_mem_read_reg_2045[63]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[6]),
        .Q(filtered_im_1_o_mem_read_reg_2045[6]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[7]),
        .Q(filtered_im_1_o_mem_read_reg_2045[7]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[8]),
        .Q(filtered_im_1_o_mem_read_reg_2045[8]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2045_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[9]),
        .Q(filtered_im_1_o_mem_read_reg_2045[9]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[0]),
        .Q(filtered_real_0_o_mem_read_reg_2050[0]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[10]),
        .Q(filtered_real_0_o_mem_read_reg_2050[10]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[11]),
        .Q(filtered_real_0_o_mem_read_reg_2050[11]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[12]),
        .Q(filtered_real_0_o_mem_read_reg_2050[12]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[13]),
        .Q(filtered_real_0_o_mem_read_reg_2050[13]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[14]),
        .Q(filtered_real_0_o_mem_read_reg_2050[14]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[15]),
        .Q(filtered_real_0_o_mem_read_reg_2050[15]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[16]),
        .Q(filtered_real_0_o_mem_read_reg_2050[16]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[17]),
        .Q(filtered_real_0_o_mem_read_reg_2050[17]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[18]),
        .Q(filtered_real_0_o_mem_read_reg_2050[18]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[19]),
        .Q(filtered_real_0_o_mem_read_reg_2050[19]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[1]),
        .Q(filtered_real_0_o_mem_read_reg_2050[1]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[20]),
        .Q(filtered_real_0_o_mem_read_reg_2050[20]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[21]),
        .Q(filtered_real_0_o_mem_read_reg_2050[21]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[22]),
        .Q(filtered_real_0_o_mem_read_reg_2050[22]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[23]),
        .Q(filtered_real_0_o_mem_read_reg_2050[23]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[24]),
        .Q(filtered_real_0_o_mem_read_reg_2050[24]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[25]),
        .Q(filtered_real_0_o_mem_read_reg_2050[25]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[26]),
        .Q(filtered_real_0_o_mem_read_reg_2050[26]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[27]),
        .Q(filtered_real_0_o_mem_read_reg_2050[27]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[28]),
        .Q(filtered_real_0_o_mem_read_reg_2050[28]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[29]),
        .Q(filtered_real_0_o_mem_read_reg_2050[29]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[2]),
        .Q(filtered_real_0_o_mem_read_reg_2050[2]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[30]),
        .Q(filtered_real_0_o_mem_read_reg_2050[30]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[31]),
        .Q(filtered_real_0_o_mem_read_reg_2050[31]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[32]),
        .Q(filtered_real_0_o_mem_read_reg_2050[32]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[33]),
        .Q(filtered_real_0_o_mem_read_reg_2050[33]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[34]),
        .Q(filtered_real_0_o_mem_read_reg_2050[34]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[35]),
        .Q(filtered_real_0_o_mem_read_reg_2050[35]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[36]),
        .Q(filtered_real_0_o_mem_read_reg_2050[36]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[37]),
        .Q(filtered_real_0_o_mem_read_reg_2050[37]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[38]),
        .Q(filtered_real_0_o_mem_read_reg_2050[38]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[39]),
        .Q(filtered_real_0_o_mem_read_reg_2050[39]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[3]),
        .Q(filtered_real_0_o_mem_read_reg_2050[3]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[40]),
        .Q(filtered_real_0_o_mem_read_reg_2050[40]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[41]),
        .Q(filtered_real_0_o_mem_read_reg_2050[41]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[42]),
        .Q(filtered_real_0_o_mem_read_reg_2050[42]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[43]),
        .Q(filtered_real_0_o_mem_read_reg_2050[43]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[44]),
        .Q(filtered_real_0_o_mem_read_reg_2050[44]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[45]),
        .Q(filtered_real_0_o_mem_read_reg_2050[45]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[46]),
        .Q(filtered_real_0_o_mem_read_reg_2050[46]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[47]),
        .Q(filtered_real_0_o_mem_read_reg_2050[47]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[48]),
        .Q(filtered_real_0_o_mem_read_reg_2050[48]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[49]),
        .Q(filtered_real_0_o_mem_read_reg_2050[49]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[4]),
        .Q(filtered_real_0_o_mem_read_reg_2050[4]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[50]),
        .Q(filtered_real_0_o_mem_read_reg_2050[50]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[51]),
        .Q(filtered_real_0_o_mem_read_reg_2050[51]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[52]),
        .Q(filtered_real_0_o_mem_read_reg_2050[52]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[53]),
        .Q(filtered_real_0_o_mem_read_reg_2050[53]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[54]),
        .Q(filtered_real_0_o_mem_read_reg_2050[54]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[55]),
        .Q(filtered_real_0_o_mem_read_reg_2050[55]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[56]),
        .Q(filtered_real_0_o_mem_read_reg_2050[56]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[57]),
        .Q(filtered_real_0_o_mem_read_reg_2050[57]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[58]),
        .Q(filtered_real_0_o_mem_read_reg_2050[58]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[59]),
        .Q(filtered_real_0_o_mem_read_reg_2050[59]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[5]),
        .Q(filtered_real_0_o_mem_read_reg_2050[5]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[60]),
        .Q(filtered_real_0_o_mem_read_reg_2050[60]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[61]),
        .Q(filtered_real_0_o_mem_read_reg_2050[61]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[62]),
        .Q(filtered_real_0_o_mem_read_reg_2050[62]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[63]),
        .Q(filtered_real_0_o_mem_read_reg_2050[63]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[6]),
        .Q(filtered_real_0_o_mem_read_reg_2050[6]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[7]),
        .Q(filtered_real_0_o_mem_read_reg_2050[7]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[8]),
        .Q(filtered_real_0_o_mem_read_reg_2050[8]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2050_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[9]),
        .Q(filtered_real_0_o_mem_read_reg_2050[9]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[0]),
        .Q(filtered_real_1_o_mem_read_reg_2040[0]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[10]),
        .Q(filtered_real_1_o_mem_read_reg_2040[10]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[11]),
        .Q(filtered_real_1_o_mem_read_reg_2040[11]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[12]),
        .Q(filtered_real_1_o_mem_read_reg_2040[12]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[13]),
        .Q(filtered_real_1_o_mem_read_reg_2040[13]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[14]),
        .Q(filtered_real_1_o_mem_read_reg_2040[14]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[15]),
        .Q(filtered_real_1_o_mem_read_reg_2040[15]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[16]),
        .Q(filtered_real_1_o_mem_read_reg_2040[16]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[17]),
        .Q(filtered_real_1_o_mem_read_reg_2040[17]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[18]),
        .Q(filtered_real_1_o_mem_read_reg_2040[18]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[19]),
        .Q(filtered_real_1_o_mem_read_reg_2040[19]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[1]),
        .Q(filtered_real_1_o_mem_read_reg_2040[1]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[20]),
        .Q(filtered_real_1_o_mem_read_reg_2040[20]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[21]),
        .Q(filtered_real_1_o_mem_read_reg_2040[21]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[22]),
        .Q(filtered_real_1_o_mem_read_reg_2040[22]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[23]),
        .Q(filtered_real_1_o_mem_read_reg_2040[23]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[24]),
        .Q(filtered_real_1_o_mem_read_reg_2040[24]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[25]),
        .Q(filtered_real_1_o_mem_read_reg_2040[25]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[26]),
        .Q(filtered_real_1_o_mem_read_reg_2040[26]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[27]),
        .Q(filtered_real_1_o_mem_read_reg_2040[27]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[28]),
        .Q(filtered_real_1_o_mem_read_reg_2040[28]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[29]),
        .Q(filtered_real_1_o_mem_read_reg_2040[29]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[2]),
        .Q(filtered_real_1_o_mem_read_reg_2040[2]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[30]),
        .Q(filtered_real_1_o_mem_read_reg_2040[30]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[31]),
        .Q(filtered_real_1_o_mem_read_reg_2040[31]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[32]),
        .Q(filtered_real_1_o_mem_read_reg_2040[32]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[33]),
        .Q(filtered_real_1_o_mem_read_reg_2040[33]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[34]),
        .Q(filtered_real_1_o_mem_read_reg_2040[34]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[35]),
        .Q(filtered_real_1_o_mem_read_reg_2040[35]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[36]),
        .Q(filtered_real_1_o_mem_read_reg_2040[36]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[37]),
        .Q(filtered_real_1_o_mem_read_reg_2040[37]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[38]),
        .Q(filtered_real_1_o_mem_read_reg_2040[38]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[39]),
        .Q(filtered_real_1_o_mem_read_reg_2040[39]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[3]),
        .Q(filtered_real_1_o_mem_read_reg_2040[3]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[40]),
        .Q(filtered_real_1_o_mem_read_reg_2040[40]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[41]),
        .Q(filtered_real_1_o_mem_read_reg_2040[41]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[42]),
        .Q(filtered_real_1_o_mem_read_reg_2040[42]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[43]),
        .Q(filtered_real_1_o_mem_read_reg_2040[43]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[44]),
        .Q(filtered_real_1_o_mem_read_reg_2040[44]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[45]),
        .Q(filtered_real_1_o_mem_read_reg_2040[45]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[46]),
        .Q(filtered_real_1_o_mem_read_reg_2040[46]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[47]),
        .Q(filtered_real_1_o_mem_read_reg_2040[47]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[48]),
        .Q(filtered_real_1_o_mem_read_reg_2040[48]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[49]),
        .Q(filtered_real_1_o_mem_read_reg_2040[49]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[4]),
        .Q(filtered_real_1_o_mem_read_reg_2040[4]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[50]),
        .Q(filtered_real_1_o_mem_read_reg_2040[50]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[51]),
        .Q(filtered_real_1_o_mem_read_reg_2040[51]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[52]),
        .Q(filtered_real_1_o_mem_read_reg_2040[52]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[53]),
        .Q(filtered_real_1_o_mem_read_reg_2040[53]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[54]),
        .Q(filtered_real_1_o_mem_read_reg_2040[54]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[55]),
        .Q(filtered_real_1_o_mem_read_reg_2040[55]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[56]),
        .Q(filtered_real_1_o_mem_read_reg_2040[56]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[57]),
        .Q(filtered_real_1_o_mem_read_reg_2040[57]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[58]),
        .Q(filtered_real_1_o_mem_read_reg_2040[58]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[59]),
        .Q(filtered_real_1_o_mem_read_reg_2040[59]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[5]),
        .Q(filtered_real_1_o_mem_read_reg_2040[5]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[60]),
        .Q(filtered_real_1_o_mem_read_reg_2040[60]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[61]),
        .Q(filtered_real_1_o_mem_read_reg_2040[61]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[62]),
        .Q(filtered_real_1_o_mem_read_reg_2040[62]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[63]),
        .Q(filtered_real_1_o_mem_read_reg_2040[63]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[6]),
        .Q(filtered_real_1_o_mem_read_reg_2040[6]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[7]),
        .Q(filtered_real_1_o_mem_read_reg_2040[7]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[8]),
        .Q(filtered_real_1_o_mem_read_reg_2040[8]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2040_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[9]),
        .Q(filtered_real_1_o_mem_read_reg_2040[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[10]_i_2 
       (.I0(current_rate_5_reg[10]),
        .I1(filtered_im_1_o_mem_read_reg_2045[11]),
        .O(\gmem_addr_10_reg_2278[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[10]_i_3 
       (.I0(current_rate_5_reg[9]),
        .I1(filtered_im_1_o_mem_read_reg_2045[10]),
        .O(\gmem_addr_10_reg_2278[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[10]_i_4 
       (.I0(current_rate_5_reg[8]),
        .I1(filtered_im_1_o_mem_read_reg_2045[9]),
        .O(\gmem_addr_10_reg_2278[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[10]_i_5 
       (.I0(current_rate_5_reg[7]),
        .I1(filtered_im_1_o_mem_read_reg_2045[8]),
        .O(\gmem_addr_10_reg_2278[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[14]_i_2 
       (.I0(current_rate_5_reg[14]),
        .I1(filtered_im_1_o_mem_read_reg_2045[15]),
        .O(\gmem_addr_10_reg_2278[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[14]_i_3 
       (.I0(current_rate_5_reg[13]),
        .I1(filtered_im_1_o_mem_read_reg_2045[14]),
        .O(\gmem_addr_10_reg_2278[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[14]_i_4 
       (.I0(current_rate_5_reg[12]),
        .I1(filtered_im_1_o_mem_read_reg_2045[13]),
        .O(\gmem_addr_10_reg_2278[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[14]_i_5 
       (.I0(current_rate_5_reg[11]),
        .I1(filtered_im_1_o_mem_read_reg_2045[12]),
        .O(\gmem_addr_10_reg_2278[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[18]_i_2 
       (.I0(current_rate_5_reg[18]),
        .I1(filtered_im_1_o_mem_read_reg_2045[19]),
        .O(\gmem_addr_10_reg_2278[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[18]_i_3 
       (.I0(current_rate_5_reg[17]),
        .I1(filtered_im_1_o_mem_read_reg_2045[18]),
        .O(\gmem_addr_10_reg_2278[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[18]_i_4 
       (.I0(current_rate_5_reg[16]),
        .I1(filtered_im_1_o_mem_read_reg_2045[17]),
        .O(\gmem_addr_10_reg_2278[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[18]_i_5 
       (.I0(current_rate_5_reg[15]),
        .I1(filtered_im_1_o_mem_read_reg_2045[16]),
        .O(\gmem_addr_10_reg_2278[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[22]_i_2 
       (.I0(current_rate_5_reg[22]),
        .I1(filtered_im_1_o_mem_read_reg_2045[23]),
        .O(\gmem_addr_10_reg_2278[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[22]_i_3 
       (.I0(current_rate_5_reg[21]),
        .I1(filtered_im_1_o_mem_read_reg_2045[22]),
        .O(\gmem_addr_10_reg_2278[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[22]_i_4 
       (.I0(current_rate_5_reg[20]),
        .I1(filtered_im_1_o_mem_read_reg_2045[21]),
        .O(\gmem_addr_10_reg_2278[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[22]_i_5 
       (.I0(current_rate_5_reg[19]),
        .I1(filtered_im_1_o_mem_read_reg_2045[20]),
        .O(\gmem_addr_10_reg_2278[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[26]_i_2 
       (.I0(current_rate_5_reg[26]),
        .I1(filtered_im_1_o_mem_read_reg_2045[27]),
        .O(\gmem_addr_10_reg_2278[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[26]_i_3 
       (.I0(current_rate_5_reg[25]),
        .I1(filtered_im_1_o_mem_read_reg_2045[26]),
        .O(\gmem_addr_10_reg_2278[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[26]_i_4 
       (.I0(current_rate_5_reg[24]),
        .I1(filtered_im_1_o_mem_read_reg_2045[25]),
        .O(\gmem_addr_10_reg_2278[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[26]_i_5 
       (.I0(current_rate_5_reg[23]),
        .I1(filtered_im_1_o_mem_read_reg_2045[24]),
        .O(\gmem_addr_10_reg_2278[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[2]_i_2 
       (.I0(current_rate_5_reg[2]),
        .I1(filtered_im_1_o_mem_read_reg_2045[3]),
        .O(\gmem_addr_10_reg_2278[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[2]_i_3 
       (.I0(current_rate_5_reg[1]),
        .I1(filtered_im_1_o_mem_read_reg_2045[2]),
        .O(\gmem_addr_10_reg_2278[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[2]_i_4 
       (.I0(current_rate_5_reg[0]),
        .I1(filtered_im_1_o_mem_read_reg_2045[1]),
        .O(\gmem_addr_10_reg_2278[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[30]_i_2 
       (.I0(current_rate_5_reg[30]),
        .I1(filtered_im_1_o_mem_read_reg_2045[31]),
        .O(\gmem_addr_10_reg_2278[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[30]_i_3 
       (.I0(current_rate_5_reg[29]),
        .I1(filtered_im_1_o_mem_read_reg_2045[30]),
        .O(\gmem_addr_10_reg_2278[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[30]_i_4 
       (.I0(current_rate_5_reg[28]),
        .I1(filtered_im_1_o_mem_read_reg_2045[29]),
        .O(\gmem_addr_10_reg_2278[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[30]_i_5 
       (.I0(current_rate_5_reg[27]),
        .I1(filtered_im_1_o_mem_read_reg_2045[28]),
        .O(\gmem_addr_10_reg_2278[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_10_reg_2278[34]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[32]),
        .O(\gmem_addr_10_reg_2278[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[34]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[34]),
        .I1(filtered_im_1_o_mem_read_reg_2045[35]),
        .O(\gmem_addr_10_reg_2278[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[34]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[33]),
        .I1(filtered_im_1_o_mem_read_reg_2045[34]),
        .O(\gmem_addr_10_reg_2278[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[34]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[32]),
        .I1(filtered_im_1_o_mem_read_reg_2045[33]),
        .O(\gmem_addr_10_reg_2278[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[34]_i_6 
       (.I0(filtered_im_1_o_mem_read_reg_2045[32]),
        .I1(current_rate_5_reg[31]),
        .O(\gmem_addr_10_reg_2278[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[38]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[38]),
        .I1(filtered_im_1_o_mem_read_reg_2045[39]),
        .O(\gmem_addr_10_reg_2278[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[38]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[37]),
        .I1(filtered_im_1_o_mem_read_reg_2045[38]),
        .O(\gmem_addr_10_reg_2278[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[38]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[36]),
        .I1(filtered_im_1_o_mem_read_reg_2045[37]),
        .O(\gmem_addr_10_reg_2278[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[38]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[35]),
        .I1(filtered_im_1_o_mem_read_reg_2045[36]),
        .O(\gmem_addr_10_reg_2278[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[42]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[42]),
        .I1(filtered_im_1_o_mem_read_reg_2045[43]),
        .O(\gmem_addr_10_reg_2278[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[42]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[41]),
        .I1(filtered_im_1_o_mem_read_reg_2045[42]),
        .O(\gmem_addr_10_reg_2278[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[42]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[40]),
        .I1(filtered_im_1_o_mem_read_reg_2045[41]),
        .O(\gmem_addr_10_reg_2278[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[42]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[39]),
        .I1(filtered_im_1_o_mem_read_reg_2045[40]),
        .O(\gmem_addr_10_reg_2278[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[46]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[46]),
        .I1(filtered_im_1_o_mem_read_reg_2045[47]),
        .O(\gmem_addr_10_reg_2278[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[46]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[45]),
        .I1(filtered_im_1_o_mem_read_reg_2045[46]),
        .O(\gmem_addr_10_reg_2278[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[46]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[44]),
        .I1(filtered_im_1_o_mem_read_reg_2045[45]),
        .O(\gmem_addr_10_reg_2278[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[46]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[43]),
        .I1(filtered_im_1_o_mem_read_reg_2045[44]),
        .O(\gmem_addr_10_reg_2278[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[50]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[50]),
        .I1(filtered_im_1_o_mem_read_reg_2045[51]),
        .O(\gmem_addr_10_reg_2278[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[50]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[49]),
        .I1(filtered_im_1_o_mem_read_reg_2045[50]),
        .O(\gmem_addr_10_reg_2278[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[50]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[48]),
        .I1(filtered_im_1_o_mem_read_reg_2045[49]),
        .O(\gmem_addr_10_reg_2278[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[50]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[47]),
        .I1(filtered_im_1_o_mem_read_reg_2045[48]),
        .O(\gmem_addr_10_reg_2278[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[54]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[54]),
        .I1(filtered_im_1_o_mem_read_reg_2045[55]),
        .O(\gmem_addr_10_reg_2278[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[54]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[53]),
        .I1(filtered_im_1_o_mem_read_reg_2045[54]),
        .O(\gmem_addr_10_reg_2278[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[54]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[52]),
        .I1(filtered_im_1_o_mem_read_reg_2045[53]),
        .O(\gmem_addr_10_reg_2278[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[54]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[51]),
        .I1(filtered_im_1_o_mem_read_reg_2045[52]),
        .O(\gmem_addr_10_reg_2278[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[58]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2045[58]),
        .I1(filtered_im_1_o_mem_read_reg_2045[59]),
        .O(\gmem_addr_10_reg_2278[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[58]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2045[57]),
        .I1(filtered_im_1_o_mem_read_reg_2045[58]),
        .O(\gmem_addr_10_reg_2278[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[58]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[56]),
        .I1(filtered_im_1_o_mem_read_reg_2045[57]),
        .O(\gmem_addr_10_reg_2278[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[58]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[55]),
        .I1(filtered_im_1_o_mem_read_reg_2045[56]),
        .O(\gmem_addr_10_reg_2278[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_10 
       (.I0(current_factor_5_reg[8]),
        .I1(current_factor_5_reg[9]),
        .I2(current_factor_5_reg[10]),
        .I3(current_factor_5_reg[11]),
        .O(\gmem_addr_10_reg_2278[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_11 
       (.I0(\gmem_addr_10_reg_2278[62]_i_13_n_0 ),
        .I1(current_factor_5_reg[7]),
        .I2(current_factor_5_reg[6]),
        .I3(current_factor_5_reg[28]),
        .I4(current_factor_5_reg[29]),
        .I5(\gmem_addr_10_reg_2278[62]_i_14_n_0 ),
        .O(\gmem_addr_10_reg_2278[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_12 
       (.I0(current_factor_5_reg[1]),
        .I1(current_factor_5_reg[0]),
        .I2(current_factor_5_reg[2]),
        .I3(current_factor_5_reg[3]),
        .O(\gmem_addr_10_reg_2278[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_13 
       (.I0(current_factor_5_reg[16]),
        .I1(current_factor_5_reg[17]),
        .I2(current_factor_5_reg[19]),
        .I3(current_factor_5_reg[18]),
        .O(\gmem_addr_10_reg_2278[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_14 
       (.I0(current_factor_5_reg[24]),
        .I1(current_factor_5_reg[25]),
        .I2(current_factor_5_reg[12]),
        .I3(current_factor_5_reg[13]),
        .I4(\gmem_addr_10_reg_2278[62]_i_15_n_0 ),
        .O(\gmem_addr_10_reg_2278[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_15 
       (.I0(current_factor_5_reg[4]),
        .I1(current_factor_5_reg[5]),
        .I2(current_factor_5_reg[20]),
        .I3(current_factor_5_reg[21]),
        .O(\gmem_addr_10_reg_2278[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_10_reg_2278[62]_i_3 
       (.I0(\gmem_addr_10_reg_2278[62]_i_8_n_0 ),
        .I1(\gmem_addr_10_reg_2278[62]_i_9_n_0 ),
        .I2(current_factor_5_reg[15]),
        .I3(current_factor_5_reg[14]),
        .I4(\gmem_addr_10_reg_2278[62]_i_10_n_0 ),
        .I5(\gmem_addr_10_reg_2278[62]_i_11_n_0 ),
        .O(icmp_ln59_10_fu_1790_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[62]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2045[62]),
        .I1(filtered_im_1_o_mem_read_reg_2045[63]),
        .O(\gmem_addr_10_reg_2278[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[62]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2045[61]),
        .I1(filtered_im_1_o_mem_read_reg_2045[62]),
        .O(\gmem_addr_10_reg_2278[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[62]_i_6 
       (.I0(filtered_im_1_o_mem_read_reg_2045[60]),
        .I1(filtered_im_1_o_mem_read_reg_2045[61]),
        .O(\gmem_addr_10_reg_2278[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_10_reg_2278[62]_i_7 
       (.I0(filtered_im_1_o_mem_read_reg_2045[59]),
        .I1(filtered_im_1_o_mem_read_reg_2045[60]),
        .O(\gmem_addr_10_reg_2278[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_10_reg_2278[62]_i_8 
       (.I0(current_factor_5_reg[31]),
        .I1(current_factor_5_reg[30]),
        .I2(current_factor_5_reg[23]),
        .I3(current_factor_5_reg[22]),
        .I4(\gmem_addr_10_reg_2278[62]_i_12_n_0 ),
        .O(\gmem_addr_10_reg_2278[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_10_reg_2278[62]_i_9 
       (.I0(current_factor_5_reg[27]),
        .I1(current_factor_5_reg[26]),
        .O(\gmem_addr_10_reg_2278[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[6]_i_2 
       (.I0(current_rate_5_reg[6]),
        .I1(filtered_im_1_o_mem_read_reg_2045[7]),
        .O(\gmem_addr_10_reg_2278[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[6]_i_3 
       (.I0(current_rate_5_reg[5]),
        .I1(filtered_im_1_o_mem_read_reg_2045[6]),
        .O(\gmem_addr_10_reg_2278[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[6]_i_4 
       (.I0(current_rate_5_reg[4]),
        .I1(filtered_im_1_o_mem_read_reg_2045[5]),
        .O(\gmem_addr_10_reg_2278[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_2278[6]_i_5 
       (.I0(current_rate_5_reg[3]),
        .I1(filtered_im_1_o_mem_read_reg_2045[4]),
        .O(\gmem_addr_10_reg_2278[6]_i_5_n_0 ));
  FDRE \gmem_addr_10_reg_2278_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[1]),
        .Q(gmem_addr_10_reg_2278[0]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[11]),
        .Q(gmem_addr_10_reg_2278[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[10]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[10]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[10]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[10]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[10:7]),
        .O(add_ln61_10_fu_1808_p2[11:8]),
        .S({\gmem_addr_10_reg_2278[10]_i_2_n_0 ,\gmem_addr_10_reg_2278[10]_i_3_n_0 ,\gmem_addr_10_reg_2278[10]_i_4_n_0 ,\gmem_addr_10_reg_2278[10]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[12]),
        .Q(gmem_addr_10_reg_2278[11]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[13]),
        .Q(gmem_addr_10_reg_2278[12]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[14]),
        .Q(gmem_addr_10_reg_2278[13]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[15]),
        .Q(gmem_addr_10_reg_2278[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[14]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[14]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[14]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[14]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[14:11]),
        .O(add_ln61_10_fu_1808_p2[15:12]),
        .S({\gmem_addr_10_reg_2278[14]_i_2_n_0 ,\gmem_addr_10_reg_2278[14]_i_3_n_0 ,\gmem_addr_10_reg_2278[14]_i_4_n_0 ,\gmem_addr_10_reg_2278[14]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[16]),
        .Q(gmem_addr_10_reg_2278[15]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[17]),
        .Q(gmem_addr_10_reg_2278[16]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[18]),
        .Q(gmem_addr_10_reg_2278[17]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[19]),
        .Q(gmem_addr_10_reg_2278[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[18]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[18]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[18]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[18]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[18:15]),
        .O(add_ln61_10_fu_1808_p2[19:16]),
        .S({\gmem_addr_10_reg_2278[18]_i_2_n_0 ,\gmem_addr_10_reg_2278[18]_i_3_n_0 ,\gmem_addr_10_reg_2278[18]_i_4_n_0 ,\gmem_addr_10_reg_2278[18]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[20]),
        .Q(gmem_addr_10_reg_2278[19]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[2]),
        .Q(gmem_addr_10_reg_2278[1]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[21]),
        .Q(gmem_addr_10_reg_2278[20]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[22]),
        .Q(gmem_addr_10_reg_2278[21]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[23]),
        .Q(gmem_addr_10_reg_2278[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[22]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[22]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[22]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[22]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[22:19]),
        .O(add_ln61_10_fu_1808_p2[23:20]),
        .S({\gmem_addr_10_reg_2278[22]_i_2_n_0 ,\gmem_addr_10_reg_2278[22]_i_3_n_0 ,\gmem_addr_10_reg_2278[22]_i_4_n_0 ,\gmem_addr_10_reg_2278[22]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[24]),
        .Q(gmem_addr_10_reg_2278[23]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[25]),
        .Q(gmem_addr_10_reg_2278[24]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[26]),
        .Q(gmem_addr_10_reg_2278[25]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[27]),
        .Q(gmem_addr_10_reg_2278[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[26]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[26]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[26]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[26]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[26:23]),
        .O(add_ln61_10_fu_1808_p2[27:24]),
        .S({\gmem_addr_10_reg_2278[26]_i_2_n_0 ,\gmem_addr_10_reg_2278[26]_i_3_n_0 ,\gmem_addr_10_reg_2278[26]_i_4_n_0 ,\gmem_addr_10_reg_2278[26]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[28]),
        .Q(gmem_addr_10_reg_2278[27]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[29]),
        .Q(gmem_addr_10_reg_2278[28]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[30]),
        .Q(gmem_addr_10_reg_2278[29]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[3]),
        .Q(gmem_addr_10_reg_2278[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_10_reg_2278_reg[2]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[2]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[2]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_5_reg[2:0],1'b0}),
        .O({add_ln61_10_fu_1808_p2[3:1],\NLW_gmem_addr_10_reg_2278_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_10_reg_2278[2]_i_2_n_0 ,\gmem_addr_10_reg_2278[2]_i_3_n_0 ,\gmem_addr_10_reg_2278[2]_i_4_n_0 ,filtered_im_1_o_mem_read_reg_2045[0]}));
  FDRE \gmem_addr_10_reg_2278_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[31]),
        .Q(gmem_addr_10_reg_2278[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[30]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[30]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[30]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[30]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[30:27]),
        .O(add_ln61_10_fu_1808_p2[31:28]),
        .S({\gmem_addr_10_reg_2278[30]_i_2_n_0 ,\gmem_addr_10_reg_2278[30]_i_3_n_0 ,\gmem_addr_10_reg_2278[30]_i_4_n_0 ,\gmem_addr_10_reg_2278[30]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[32]),
        .Q(gmem_addr_10_reg_2278[31]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[33]),
        .Q(gmem_addr_10_reg_2278[32]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[34]),
        .Q(gmem_addr_10_reg_2278[33]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[35]),
        .Q(gmem_addr_10_reg_2278[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[34]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[34]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[34]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[34]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_im_1_o_mem_read_reg_2045[34:32],\gmem_addr_10_reg_2278[34]_i_2_n_0 }),
        .O(add_ln61_10_fu_1808_p2[35:32]),
        .S({\gmem_addr_10_reg_2278[34]_i_3_n_0 ,\gmem_addr_10_reg_2278[34]_i_4_n_0 ,\gmem_addr_10_reg_2278[34]_i_5_n_0 ,\gmem_addr_10_reg_2278[34]_i_6_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[36]),
        .Q(gmem_addr_10_reg_2278[35]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[37]),
        .Q(gmem_addr_10_reg_2278[36]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[38]),
        .Q(gmem_addr_10_reg_2278[37]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[39]),
        .Q(gmem_addr_10_reg_2278[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[38]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[38]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[38]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[38]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[38:35]),
        .O(add_ln61_10_fu_1808_p2[39:36]),
        .S({\gmem_addr_10_reg_2278[38]_i_2_n_0 ,\gmem_addr_10_reg_2278[38]_i_3_n_0 ,\gmem_addr_10_reg_2278[38]_i_4_n_0 ,\gmem_addr_10_reg_2278[38]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[40]),
        .Q(gmem_addr_10_reg_2278[39]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[4]),
        .Q(gmem_addr_10_reg_2278[3]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[41]),
        .Q(gmem_addr_10_reg_2278[40]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[42]),
        .Q(gmem_addr_10_reg_2278[41]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[43]),
        .Q(gmem_addr_10_reg_2278[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[42]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[42]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[42]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[42]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[42:39]),
        .O(add_ln61_10_fu_1808_p2[43:40]),
        .S({\gmem_addr_10_reg_2278[42]_i_2_n_0 ,\gmem_addr_10_reg_2278[42]_i_3_n_0 ,\gmem_addr_10_reg_2278[42]_i_4_n_0 ,\gmem_addr_10_reg_2278[42]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[44]),
        .Q(gmem_addr_10_reg_2278[43]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[45]),
        .Q(gmem_addr_10_reg_2278[44]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[46]),
        .Q(gmem_addr_10_reg_2278[45]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[47]),
        .Q(gmem_addr_10_reg_2278[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[46]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[46]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[46]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[46]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[46:43]),
        .O(add_ln61_10_fu_1808_p2[47:44]),
        .S({\gmem_addr_10_reg_2278[46]_i_2_n_0 ,\gmem_addr_10_reg_2278[46]_i_3_n_0 ,\gmem_addr_10_reg_2278[46]_i_4_n_0 ,\gmem_addr_10_reg_2278[46]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[48]),
        .Q(gmem_addr_10_reg_2278[47]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[49]),
        .Q(gmem_addr_10_reg_2278[48]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[50]),
        .Q(gmem_addr_10_reg_2278[49]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[5]),
        .Q(gmem_addr_10_reg_2278[4]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[51]),
        .Q(gmem_addr_10_reg_2278[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[50]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[50]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[50]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[50]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[50:47]),
        .O(add_ln61_10_fu_1808_p2[51:48]),
        .S({\gmem_addr_10_reg_2278[50]_i_2_n_0 ,\gmem_addr_10_reg_2278[50]_i_3_n_0 ,\gmem_addr_10_reg_2278[50]_i_4_n_0 ,\gmem_addr_10_reg_2278[50]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[52]),
        .Q(gmem_addr_10_reg_2278[51]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[53]),
        .Q(gmem_addr_10_reg_2278[52]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[54]),
        .Q(gmem_addr_10_reg_2278[53]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[55]),
        .Q(gmem_addr_10_reg_2278[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[54]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[54]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[54]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[54]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[54:51]),
        .O(add_ln61_10_fu_1808_p2[55:52]),
        .S({\gmem_addr_10_reg_2278[54]_i_2_n_0 ,\gmem_addr_10_reg_2278[54]_i_3_n_0 ,\gmem_addr_10_reg_2278[54]_i_4_n_0 ,\gmem_addr_10_reg_2278[54]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[56]),
        .Q(gmem_addr_10_reg_2278[55]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[57]),
        .Q(gmem_addr_10_reg_2278[56]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[58]),
        .Q(gmem_addr_10_reg_2278[57]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[59]),
        .Q(gmem_addr_10_reg_2278[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[58]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[58]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[58]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[58]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2045[58:55]),
        .O(add_ln61_10_fu_1808_p2[59:56]),
        .S({\gmem_addr_10_reg_2278[58]_i_2_n_0 ,\gmem_addr_10_reg_2278[58]_i_3_n_0 ,\gmem_addr_10_reg_2278[58]_i_4_n_0 ,\gmem_addr_10_reg_2278[58]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[60]),
        .Q(gmem_addr_10_reg_2278[59]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[6]),
        .Q(gmem_addr_10_reg_2278[5]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[61]),
        .Q(gmem_addr_10_reg_2278[60]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[62]),
        .Q(gmem_addr_10_reg_2278[61]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[63]),
        .Q(gmem_addr_10_reg_2278[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[62]_i_2 
       (.CI(\gmem_addr_10_reg_2278_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_10_reg_2278_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_10_reg_2278_reg[62]_i_2_n_1 ,\gmem_addr_10_reg_2278_reg[62]_i_2_n_2 ,\gmem_addr_10_reg_2278_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,filtered_im_1_o_mem_read_reg_2045[61:59]}),
        .O(add_ln61_10_fu_1808_p2[63:60]),
        .S({\gmem_addr_10_reg_2278[62]_i_4_n_0 ,\gmem_addr_10_reg_2278[62]_i_5_n_0 ,\gmem_addr_10_reg_2278[62]_i_6_n_0 ,\gmem_addr_10_reg_2278[62]_i_7_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[7]),
        .Q(gmem_addr_10_reg_2278[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_2278_reg[6]_i_1 
       (.CI(\gmem_addr_10_reg_2278_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_2278_reg[6]_i_1_n_0 ,\gmem_addr_10_reg_2278_reg[6]_i_1_n_1 ,\gmem_addr_10_reg_2278_reg[6]_i_1_n_2 ,\gmem_addr_10_reg_2278_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[6:3]),
        .O(add_ln61_10_fu_1808_p2[7:4]),
        .S({\gmem_addr_10_reg_2278[6]_i_2_n_0 ,\gmem_addr_10_reg_2278[6]_i_3_n_0 ,\gmem_addr_10_reg_2278[6]_i_4_n_0 ,\gmem_addr_10_reg_2278[6]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_2278_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[8]),
        .Q(gmem_addr_10_reg_2278[7]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[9]),
        .Q(gmem_addr_10_reg_2278[8]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_2278_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_10_reg_22780),
        .D(add_ln61_10_fu_1808_p2[10]),
        .Q(gmem_addr_10_reg_2278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[10]_i_2 
       (.I0(current_rate_7_reg[10]),
        .I1(filtered_real_1_o_mem_read_reg_2040[11]),
        .O(\gmem_addr_11_reg_2295[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[10]_i_3 
       (.I0(current_rate_7_reg[9]),
        .I1(filtered_real_1_o_mem_read_reg_2040[10]),
        .O(\gmem_addr_11_reg_2295[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[10]_i_4 
       (.I0(current_rate_7_reg[8]),
        .I1(filtered_real_1_o_mem_read_reg_2040[9]),
        .O(\gmem_addr_11_reg_2295[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[10]_i_5 
       (.I0(current_rate_7_reg[7]),
        .I1(filtered_real_1_o_mem_read_reg_2040[8]),
        .O(\gmem_addr_11_reg_2295[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[14]_i_2 
       (.I0(current_rate_7_reg[14]),
        .I1(filtered_real_1_o_mem_read_reg_2040[15]),
        .O(\gmem_addr_11_reg_2295[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[14]_i_3 
       (.I0(current_rate_7_reg[13]),
        .I1(filtered_real_1_o_mem_read_reg_2040[14]),
        .O(\gmem_addr_11_reg_2295[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[14]_i_4 
       (.I0(current_rate_7_reg[12]),
        .I1(filtered_real_1_o_mem_read_reg_2040[13]),
        .O(\gmem_addr_11_reg_2295[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[14]_i_5 
       (.I0(current_rate_7_reg[11]),
        .I1(filtered_real_1_o_mem_read_reg_2040[12]),
        .O(\gmem_addr_11_reg_2295[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[18]_i_2 
       (.I0(current_rate_7_reg[18]),
        .I1(filtered_real_1_o_mem_read_reg_2040[19]),
        .O(\gmem_addr_11_reg_2295[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[18]_i_3 
       (.I0(current_rate_7_reg[17]),
        .I1(filtered_real_1_o_mem_read_reg_2040[18]),
        .O(\gmem_addr_11_reg_2295[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[18]_i_4 
       (.I0(current_rate_7_reg[16]),
        .I1(filtered_real_1_o_mem_read_reg_2040[17]),
        .O(\gmem_addr_11_reg_2295[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[18]_i_5 
       (.I0(current_rate_7_reg[15]),
        .I1(filtered_real_1_o_mem_read_reg_2040[16]),
        .O(\gmem_addr_11_reg_2295[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[22]_i_2 
       (.I0(current_rate_7_reg[22]),
        .I1(filtered_real_1_o_mem_read_reg_2040[23]),
        .O(\gmem_addr_11_reg_2295[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[22]_i_3 
       (.I0(current_rate_7_reg[21]),
        .I1(filtered_real_1_o_mem_read_reg_2040[22]),
        .O(\gmem_addr_11_reg_2295[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[22]_i_4 
       (.I0(current_rate_7_reg[20]),
        .I1(filtered_real_1_o_mem_read_reg_2040[21]),
        .O(\gmem_addr_11_reg_2295[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[22]_i_5 
       (.I0(current_rate_7_reg[19]),
        .I1(filtered_real_1_o_mem_read_reg_2040[20]),
        .O(\gmem_addr_11_reg_2295[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[26]_i_2 
       (.I0(current_rate_7_reg[26]),
        .I1(filtered_real_1_o_mem_read_reg_2040[27]),
        .O(\gmem_addr_11_reg_2295[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[26]_i_3 
       (.I0(current_rate_7_reg[25]),
        .I1(filtered_real_1_o_mem_read_reg_2040[26]),
        .O(\gmem_addr_11_reg_2295[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[26]_i_4 
       (.I0(current_rate_7_reg[24]),
        .I1(filtered_real_1_o_mem_read_reg_2040[25]),
        .O(\gmem_addr_11_reg_2295[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[26]_i_5 
       (.I0(current_rate_7_reg[23]),
        .I1(filtered_real_1_o_mem_read_reg_2040[24]),
        .O(\gmem_addr_11_reg_2295[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[2]_i_2 
       (.I0(current_rate_7_reg[2]),
        .I1(filtered_real_1_o_mem_read_reg_2040[3]),
        .O(\gmem_addr_11_reg_2295[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[2]_i_3 
       (.I0(current_rate_7_reg[1]),
        .I1(filtered_real_1_o_mem_read_reg_2040[2]),
        .O(\gmem_addr_11_reg_2295[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[2]_i_4 
       (.I0(current_rate_7_reg[0]),
        .I1(filtered_real_1_o_mem_read_reg_2040[1]),
        .O(\gmem_addr_11_reg_2295[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[30]_i_2 
       (.I0(current_rate_7_reg[30]),
        .I1(filtered_real_1_o_mem_read_reg_2040[31]),
        .O(\gmem_addr_11_reg_2295[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[30]_i_3 
       (.I0(current_rate_7_reg[29]),
        .I1(filtered_real_1_o_mem_read_reg_2040[30]),
        .O(\gmem_addr_11_reg_2295[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[30]_i_4 
       (.I0(current_rate_7_reg[28]),
        .I1(filtered_real_1_o_mem_read_reg_2040[29]),
        .O(\gmem_addr_11_reg_2295[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[30]_i_5 
       (.I0(current_rate_7_reg[27]),
        .I1(filtered_real_1_o_mem_read_reg_2040[28]),
        .O(\gmem_addr_11_reg_2295[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_11_reg_2295[34]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[32]),
        .O(\gmem_addr_11_reg_2295[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[34]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[34]),
        .I1(filtered_real_1_o_mem_read_reg_2040[35]),
        .O(\gmem_addr_11_reg_2295[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[34]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[33]),
        .I1(filtered_real_1_o_mem_read_reg_2040[34]),
        .O(\gmem_addr_11_reg_2295[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[34]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[32]),
        .I1(filtered_real_1_o_mem_read_reg_2040[33]),
        .O(\gmem_addr_11_reg_2295[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[34]_i_6 
       (.I0(filtered_real_1_o_mem_read_reg_2040[32]),
        .I1(current_rate_7_reg[31]),
        .O(\gmem_addr_11_reg_2295[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[38]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[38]),
        .I1(filtered_real_1_o_mem_read_reg_2040[39]),
        .O(\gmem_addr_11_reg_2295[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[38]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[37]),
        .I1(filtered_real_1_o_mem_read_reg_2040[38]),
        .O(\gmem_addr_11_reg_2295[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[38]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[36]),
        .I1(filtered_real_1_o_mem_read_reg_2040[37]),
        .O(\gmem_addr_11_reg_2295[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[38]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[35]),
        .I1(filtered_real_1_o_mem_read_reg_2040[36]),
        .O(\gmem_addr_11_reg_2295[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[42]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[42]),
        .I1(filtered_real_1_o_mem_read_reg_2040[43]),
        .O(\gmem_addr_11_reg_2295[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[42]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[41]),
        .I1(filtered_real_1_o_mem_read_reg_2040[42]),
        .O(\gmem_addr_11_reg_2295[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[42]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[40]),
        .I1(filtered_real_1_o_mem_read_reg_2040[41]),
        .O(\gmem_addr_11_reg_2295[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[42]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[39]),
        .I1(filtered_real_1_o_mem_read_reg_2040[40]),
        .O(\gmem_addr_11_reg_2295[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[46]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[46]),
        .I1(filtered_real_1_o_mem_read_reg_2040[47]),
        .O(\gmem_addr_11_reg_2295[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[46]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[45]),
        .I1(filtered_real_1_o_mem_read_reg_2040[46]),
        .O(\gmem_addr_11_reg_2295[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[46]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[44]),
        .I1(filtered_real_1_o_mem_read_reg_2040[45]),
        .O(\gmem_addr_11_reg_2295[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[46]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[43]),
        .I1(filtered_real_1_o_mem_read_reg_2040[44]),
        .O(\gmem_addr_11_reg_2295[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[50]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[50]),
        .I1(filtered_real_1_o_mem_read_reg_2040[51]),
        .O(\gmem_addr_11_reg_2295[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[50]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[49]),
        .I1(filtered_real_1_o_mem_read_reg_2040[50]),
        .O(\gmem_addr_11_reg_2295[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[50]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[48]),
        .I1(filtered_real_1_o_mem_read_reg_2040[49]),
        .O(\gmem_addr_11_reg_2295[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[50]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[47]),
        .I1(filtered_real_1_o_mem_read_reg_2040[48]),
        .O(\gmem_addr_11_reg_2295[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[54]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[54]),
        .I1(filtered_real_1_o_mem_read_reg_2040[55]),
        .O(\gmem_addr_11_reg_2295[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[54]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[53]),
        .I1(filtered_real_1_o_mem_read_reg_2040[54]),
        .O(\gmem_addr_11_reg_2295[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[54]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[52]),
        .I1(filtered_real_1_o_mem_read_reg_2040[53]),
        .O(\gmem_addr_11_reg_2295[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[54]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[51]),
        .I1(filtered_real_1_o_mem_read_reg_2040[52]),
        .O(\gmem_addr_11_reg_2295[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[58]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2040[58]),
        .I1(filtered_real_1_o_mem_read_reg_2040[59]),
        .O(\gmem_addr_11_reg_2295[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[58]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2040[57]),
        .I1(filtered_real_1_o_mem_read_reg_2040[58]),
        .O(\gmem_addr_11_reg_2295[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[58]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[56]),
        .I1(filtered_real_1_o_mem_read_reg_2040[57]),
        .O(\gmem_addr_11_reg_2295[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[58]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[55]),
        .I1(filtered_real_1_o_mem_read_reg_2040[56]),
        .O(\gmem_addr_11_reg_2295[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_10 
       (.I0(current_factor_7_reg[8]),
        .I1(current_factor_7_reg[9]),
        .I2(current_factor_7_reg[10]),
        .I3(current_factor_7_reg[11]),
        .O(\gmem_addr_11_reg_2295[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_11 
       (.I0(\gmem_addr_11_reg_2295[62]_i_13_n_0 ),
        .I1(current_factor_7_reg[7]),
        .I2(current_factor_7_reg[6]),
        .I3(current_factor_7_reg[28]),
        .I4(current_factor_7_reg[29]),
        .I5(\gmem_addr_11_reg_2295[62]_i_14_n_0 ),
        .O(\gmem_addr_11_reg_2295[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_12 
       (.I0(current_factor_7_reg[1]),
        .I1(current_factor_7_reg[0]),
        .I2(current_factor_7_reg[2]),
        .I3(current_factor_7_reg[3]),
        .O(\gmem_addr_11_reg_2295[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_13 
       (.I0(current_factor_7_reg[16]),
        .I1(current_factor_7_reg[17]),
        .I2(current_factor_7_reg[19]),
        .I3(current_factor_7_reg[18]),
        .O(\gmem_addr_11_reg_2295[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_14 
       (.I0(current_factor_7_reg[24]),
        .I1(current_factor_7_reg[25]),
        .I2(current_factor_7_reg[12]),
        .I3(current_factor_7_reg[13]),
        .I4(\gmem_addr_11_reg_2295[62]_i_15_n_0 ),
        .O(\gmem_addr_11_reg_2295[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_15 
       (.I0(current_factor_7_reg[4]),
        .I1(current_factor_7_reg[5]),
        .I2(current_factor_7_reg[20]),
        .I3(current_factor_7_reg[21]),
        .O(\gmem_addr_11_reg_2295[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_11_reg_2295[62]_i_3 
       (.I0(\gmem_addr_11_reg_2295[62]_i_8_n_0 ),
        .I1(\gmem_addr_11_reg_2295[62]_i_9_n_0 ),
        .I2(current_factor_7_reg[15]),
        .I3(current_factor_7_reg[14]),
        .I4(\gmem_addr_11_reg_2295[62]_i_10_n_0 ),
        .I5(\gmem_addr_11_reg_2295[62]_i_11_n_0 ),
        .O(icmp_ln59_11_fu_1895_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[62]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2040[62]),
        .I1(filtered_real_1_o_mem_read_reg_2040[63]),
        .O(\gmem_addr_11_reg_2295[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[62]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2040[61]),
        .I1(filtered_real_1_o_mem_read_reg_2040[62]),
        .O(\gmem_addr_11_reg_2295[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[62]_i_6 
       (.I0(filtered_real_1_o_mem_read_reg_2040[60]),
        .I1(filtered_real_1_o_mem_read_reg_2040[61]),
        .O(\gmem_addr_11_reg_2295[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_11_reg_2295[62]_i_7 
       (.I0(filtered_real_1_o_mem_read_reg_2040[59]),
        .I1(filtered_real_1_o_mem_read_reg_2040[60]),
        .O(\gmem_addr_11_reg_2295[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_11_reg_2295[62]_i_8 
       (.I0(current_factor_7_reg[31]),
        .I1(current_factor_7_reg[30]),
        .I2(current_factor_7_reg[23]),
        .I3(current_factor_7_reg[22]),
        .I4(\gmem_addr_11_reg_2295[62]_i_12_n_0 ),
        .O(\gmem_addr_11_reg_2295[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_11_reg_2295[62]_i_9 
       (.I0(current_factor_7_reg[27]),
        .I1(current_factor_7_reg[26]),
        .O(\gmem_addr_11_reg_2295[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[6]_i_2 
       (.I0(current_rate_7_reg[6]),
        .I1(filtered_real_1_o_mem_read_reg_2040[7]),
        .O(\gmem_addr_11_reg_2295[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[6]_i_3 
       (.I0(current_rate_7_reg[5]),
        .I1(filtered_real_1_o_mem_read_reg_2040[6]),
        .O(\gmem_addr_11_reg_2295[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[6]_i_4 
       (.I0(current_rate_7_reg[4]),
        .I1(filtered_real_1_o_mem_read_reg_2040[5]),
        .O(\gmem_addr_11_reg_2295[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_2295[6]_i_5 
       (.I0(current_rate_7_reg[3]),
        .I1(filtered_real_1_o_mem_read_reg_2040[4]),
        .O(\gmem_addr_11_reg_2295[6]_i_5_n_0 ));
  FDRE \gmem_addr_11_reg_2295_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[1]),
        .Q(gmem_addr_11_reg_2295[0]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[11]),
        .Q(gmem_addr_11_reg_2295[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[10]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[10]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[10]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[10]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[10:7]),
        .O(add_ln61_11_fu_1913_p2[11:8]),
        .S({\gmem_addr_11_reg_2295[10]_i_2_n_0 ,\gmem_addr_11_reg_2295[10]_i_3_n_0 ,\gmem_addr_11_reg_2295[10]_i_4_n_0 ,\gmem_addr_11_reg_2295[10]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[12]),
        .Q(gmem_addr_11_reg_2295[11]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[13]),
        .Q(gmem_addr_11_reg_2295[12]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[14]),
        .Q(gmem_addr_11_reg_2295[13]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[15]),
        .Q(gmem_addr_11_reg_2295[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[14]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[14]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[14]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[14]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[14:11]),
        .O(add_ln61_11_fu_1913_p2[15:12]),
        .S({\gmem_addr_11_reg_2295[14]_i_2_n_0 ,\gmem_addr_11_reg_2295[14]_i_3_n_0 ,\gmem_addr_11_reg_2295[14]_i_4_n_0 ,\gmem_addr_11_reg_2295[14]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[16]),
        .Q(gmem_addr_11_reg_2295[15]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[17]),
        .Q(gmem_addr_11_reg_2295[16]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[18]),
        .Q(gmem_addr_11_reg_2295[17]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[19]),
        .Q(gmem_addr_11_reg_2295[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[18]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[18]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[18]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[18]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[18:15]),
        .O(add_ln61_11_fu_1913_p2[19:16]),
        .S({\gmem_addr_11_reg_2295[18]_i_2_n_0 ,\gmem_addr_11_reg_2295[18]_i_3_n_0 ,\gmem_addr_11_reg_2295[18]_i_4_n_0 ,\gmem_addr_11_reg_2295[18]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[20]),
        .Q(gmem_addr_11_reg_2295[19]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[2]),
        .Q(gmem_addr_11_reg_2295[1]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[21]),
        .Q(gmem_addr_11_reg_2295[20]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[22]),
        .Q(gmem_addr_11_reg_2295[21]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[23]),
        .Q(gmem_addr_11_reg_2295[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[22]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[22]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[22]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[22]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[22:19]),
        .O(add_ln61_11_fu_1913_p2[23:20]),
        .S({\gmem_addr_11_reg_2295[22]_i_2_n_0 ,\gmem_addr_11_reg_2295[22]_i_3_n_0 ,\gmem_addr_11_reg_2295[22]_i_4_n_0 ,\gmem_addr_11_reg_2295[22]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[24]),
        .Q(gmem_addr_11_reg_2295[23]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[25]),
        .Q(gmem_addr_11_reg_2295[24]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[26]),
        .Q(gmem_addr_11_reg_2295[25]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[27]),
        .Q(gmem_addr_11_reg_2295[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[26]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[26]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[26]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[26]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[26:23]),
        .O(add_ln61_11_fu_1913_p2[27:24]),
        .S({\gmem_addr_11_reg_2295[26]_i_2_n_0 ,\gmem_addr_11_reg_2295[26]_i_3_n_0 ,\gmem_addr_11_reg_2295[26]_i_4_n_0 ,\gmem_addr_11_reg_2295[26]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[28]),
        .Q(gmem_addr_11_reg_2295[27]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[29]),
        .Q(gmem_addr_11_reg_2295[28]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[30]),
        .Q(gmem_addr_11_reg_2295[29]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[3]),
        .Q(gmem_addr_11_reg_2295[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_11_reg_2295_reg[2]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[2]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[2]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_7_reg[2:0],1'b0}),
        .O({add_ln61_11_fu_1913_p2[3:1],\NLW_gmem_addr_11_reg_2295_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_11_reg_2295[2]_i_2_n_0 ,\gmem_addr_11_reg_2295[2]_i_3_n_0 ,\gmem_addr_11_reg_2295[2]_i_4_n_0 ,filtered_real_1_o_mem_read_reg_2040[0]}));
  FDRE \gmem_addr_11_reg_2295_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[31]),
        .Q(gmem_addr_11_reg_2295[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[30]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[30]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[30]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[30]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[30:27]),
        .O(add_ln61_11_fu_1913_p2[31:28]),
        .S({\gmem_addr_11_reg_2295[30]_i_2_n_0 ,\gmem_addr_11_reg_2295[30]_i_3_n_0 ,\gmem_addr_11_reg_2295[30]_i_4_n_0 ,\gmem_addr_11_reg_2295[30]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[32]),
        .Q(gmem_addr_11_reg_2295[31]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[33]),
        .Q(gmem_addr_11_reg_2295[32]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[34]),
        .Q(gmem_addr_11_reg_2295[33]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[35]),
        .Q(gmem_addr_11_reg_2295[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[34]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[34]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[34]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[34]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_real_1_o_mem_read_reg_2040[34:32],\gmem_addr_11_reg_2295[34]_i_2_n_0 }),
        .O(add_ln61_11_fu_1913_p2[35:32]),
        .S({\gmem_addr_11_reg_2295[34]_i_3_n_0 ,\gmem_addr_11_reg_2295[34]_i_4_n_0 ,\gmem_addr_11_reg_2295[34]_i_5_n_0 ,\gmem_addr_11_reg_2295[34]_i_6_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[36]),
        .Q(gmem_addr_11_reg_2295[35]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[37]),
        .Q(gmem_addr_11_reg_2295[36]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[38]),
        .Q(gmem_addr_11_reg_2295[37]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[39]),
        .Q(gmem_addr_11_reg_2295[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[38]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[38]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[38]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[38]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[38:35]),
        .O(add_ln61_11_fu_1913_p2[39:36]),
        .S({\gmem_addr_11_reg_2295[38]_i_2_n_0 ,\gmem_addr_11_reg_2295[38]_i_3_n_0 ,\gmem_addr_11_reg_2295[38]_i_4_n_0 ,\gmem_addr_11_reg_2295[38]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[40]),
        .Q(gmem_addr_11_reg_2295[39]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[4]),
        .Q(gmem_addr_11_reg_2295[3]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[41]),
        .Q(gmem_addr_11_reg_2295[40]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[42]),
        .Q(gmem_addr_11_reg_2295[41]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[43]),
        .Q(gmem_addr_11_reg_2295[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[42]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[42]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[42]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[42]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[42:39]),
        .O(add_ln61_11_fu_1913_p2[43:40]),
        .S({\gmem_addr_11_reg_2295[42]_i_2_n_0 ,\gmem_addr_11_reg_2295[42]_i_3_n_0 ,\gmem_addr_11_reg_2295[42]_i_4_n_0 ,\gmem_addr_11_reg_2295[42]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[44]),
        .Q(gmem_addr_11_reg_2295[43]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[45]),
        .Q(gmem_addr_11_reg_2295[44]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[46]),
        .Q(gmem_addr_11_reg_2295[45]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[47]),
        .Q(gmem_addr_11_reg_2295[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[46]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[46]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[46]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[46]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[46:43]),
        .O(add_ln61_11_fu_1913_p2[47:44]),
        .S({\gmem_addr_11_reg_2295[46]_i_2_n_0 ,\gmem_addr_11_reg_2295[46]_i_3_n_0 ,\gmem_addr_11_reg_2295[46]_i_4_n_0 ,\gmem_addr_11_reg_2295[46]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[48]),
        .Q(gmem_addr_11_reg_2295[47]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[49]),
        .Q(gmem_addr_11_reg_2295[48]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[50]),
        .Q(gmem_addr_11_reg_2295[49]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[5]),
        .Q(gmem_addr_11_reg_2295[4]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[51]),
        .Q(gmem_addr_11_reg_2295[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[50]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[50]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[50]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[50]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[50:47]),
        .O(add_ln61_11_fu_1913_p2[51:48]),
        .S({\gmem_addr_11_reg_2295[50]_i_2_n_0 ,\gmem_addr_11_reg_2295[50]_i_3_n_0 ,\gmem_addr_11_reg_2295[50]_i_4_n_0 ,\gmem_addr_11_reg_2295[50]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[52]),
        .Q(gmem_addr_11_reg_2295[51]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[53]),
        .Q(gmem_addr_11_reg_2295[52]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[54]),
        .Q(gmem_addr_11_reg_2295[53]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[55]),
        .Q(gmem_addr_11_reg_2295[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[54]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[54]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[54]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[54]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[54:51]),
        .O(add_ln61_11_fu_1913_p2[55:52]),
        .S({\gmem_addr_11_reg_2295[54]_i_2_n_0 ,\gmem_addr_11_reg_2295[54]_i_3_n_0 ,\gmem_addr_11_reg_2295[54]_i_4_n_0 ,\gmem_addr_11_reg_2295[54]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[56]),
        .Q(gmem_addr_11_reg_2295[55]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[57]),
        .Q(gmem_addr_11_reg_2295[56]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[58]),
        .Q(gmem_addr_11_reg_2295[57]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[59]),
        .Q(gmem_addr_11_reg_2295[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[58]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[58]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[58]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[58]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2040[58:55]),
        .O(add_ln61_11_fu_1913_p2[59:56]),
        .S({\gmem_addr_11_reg_2295[58]_i_2_n_0 ,\gmem_addr_11_reg_2295[58]_i_3_n_0 ,\gmem_addr_11_reg_2295[58]_i_4_n_0 ,\gmem_addr_11_reg_2295[58]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[60]),
        .Q(gmem_addr_11_reg_2295[59]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[6]),
        .Q(gmem_addr_11_reg_2295[5]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[61]),
        .Q(gmem_addr_11_reg_2295[60]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[62]),
        .Q(gmem_addr_11_reg_2295[61]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[63]),
        .Q(gmem_addr_11_reg_2295[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[62]_i_2 
       (.CI(\gmem_addr_11_reg_2295_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_11_reg_2295_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_11_reg_2295_reg[62]_i_2_n_1 ,\gmem_addr_11_reg_2295_reg[62]_i_2_n_2 ,\gmem_addr_11_reg_2295_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,filtered_real_1_o_mem_read_reg_2040[61:59]}),
        .O(add_ln61_11_fu_1913_p2[63:60]),
        .S({\gmem_addr_11_reg_2295[62]_i_4_n_0 ,\gmem_addr_11_reg_2295[62]_i_5_n_0 ,\gmem_addr_11_reg_2295[62]_i_6_n_0 ,\gmem_addr_11_reg_2295[62]_i_7_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[7]),
        .Q(gmem_addr_11_reg_2295[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_2295_reg[6]_i_1 
       (.CI(\gmem_addr_11_reg_2295_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_2295_reg[6]_i_1_n_0 ,\gmem_addr_11_reg_2295_reg[6]_i_1_n_1 ,\gmem_addr_11_reg_2295_reg[6]_i_1_n_2 ,\gmem_addr_11_reg_2295_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[6:3]),
        .O(add_ln61_11_fu_1913_p2[7:4]),
        .S({\gmem_addr_11_reg_2295[6]_i_2_n_0 ,\gmem_addr_11_reg_2295[6]_i_3_n_0 ,\gmem_addr_11_reg_2295[6]_i_4_n_0 ,\gmem_addr_11_reg_2295[6]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_2295_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[8]),
        .Q(gmem_addr_11_reg_2295[7]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[9]),
        .Q(gmem_addr_11_reg_2295[8]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_2295_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_11_reg_22950),
        .D(add_ln61_11_fu_1913_p2[10]),
        .Q(gmem_addr_11_reg_2295[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[10]_i_2 
       (.I0(current_rate_9_reg[10]),
        .I1(raw_data_real_o_mem_read_reg_2090[11]),
        .O(\gmem_addr_1_reg_2125[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[10]_i_3 
       (.I0(current_rate_9_reg[9]),
        .I1(raw_data_real_o_mem_read_reg_2090[10]),
        .O(\gmem_addr_1_reg_2125[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[10]_i_4 
       (.I0(current_rate_9_reg[8]),
        .I1(raw_data_real_o_mem_read_reg_2090[9]),
        .O(\gmem_addr_1_reg_2125[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[10]_i_5 
       (.I0(current_rate_9_reg[7]),
        .I1(raw_data_real_o_mem_read_reg_2090[8]),
        .O(\gmem_addr_1_reg_2125[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[14]_i_2 
       (.I0(current_rate_9_reg[14]),
        .I1(raw_data_real_o_mem_read_reg_2090[15]),
        .O(\gmem_addr_1_reg_2125[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[14]_i_3 
       (.I0(current_rate_9_reg[13]),
        .I1(raw_data_real_o_mem_read_reg_2090[14]),
        .O(\gmem_addr_1_reg_2125[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[14]_i_4 
       (.I0(current_rate_9_reg[12]),
        .I1(raw_data_real_o_mem_read_reg_2090[13]),
        .O(\gmem_addr_1_reg_2125[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[14]_i_5 
       (.I0(current_rate_9_reg[11]),
        .I1(raw_data_real_o_mem_read_reg_2090[12]),
        .O(\gmem_addr_1_reg_2125[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[18]_i_2 
       (.I0(current_rate_9_reg[18]),
        .I1(raw_data_real_o_mem_read_reg_2090[19]),
        .O(\gmem_addr_1_reg_2125[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[18]_i_3 
       (.I0(current_rate_9_reg[17]),
        .I1(raw_data_real_o_mem_read_reg_2090[18]),
        .O(\gmem_addr_1_reg_2125[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[18]_i_4 
       (.I0(current_rate_9_reg[16]),
        .I1(raw_data_real_o_mem_read_reg_2090[17]),
        .O(\gmem_addr_1_reg_2125[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[18]_i_5 
       (.I0(current_rate_9_reg[15]),
        .I1(raw_data_real_o_mem_read_reg_2090[16]),
        .O(\gmem_addr_1_reg_2125[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[22]_i_2 
       (.I0(current_rate_9_reg[22]),
        .I1(raw_data_real_o_mem_read_reg_2090[23]),
        .O(\gmem_addr_1_reg_2125[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[22]_i_3 
       (.I0(current_rate_9_reg[21]),
        .I1(raw_data_real_o_mem_read_reg_2090[22]),
        .O(\gmem_addr_1_reg_2125[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[22]_i_4 
       (.I0(current_rate_9_reg[20]),
        .I1(raw_data_real_o_mem_read_reg_2090[21]),
        .O(\gmem_addr_1_reg_2125[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[22]_i_5 
       (.I0(current_rate_9_reg[19]),
        .I1(raw_data_real_o_mem_read_reg_2090[20]),
        .O(\gmem_addr_1_reg_2125[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[26]_i_2 
       (.I0(current_rate_9_reg[26]),
        .I1(raw_data_real_o_mem_read_reg_2090[27]),
        .O(\gmem_addr_1_reg_2125[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[26]_i_3 
       (.I0(current_rate_9_reg[25]),
        .I1(raw_data_real_o_mem_read_reg_2090[26]),
        .O(\gmem_addr_1_reg_2125[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[26]_i_4 
       (.I0(current_rate_9_reg[24]),
        .I1(raw_data_real_o_mem_read_reg_2090[25]),
        .O(\gmem_addr_1_reg_2125[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[26]_i_5 
       (.I0(current_rate_9_reg[23]),
        .I1(raw_data_real_o_mem_read_reg_2090[24]),
        .O(\gmem_addr_1_reg_2125[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[2]_i_2 
       (.I0(current_rate_9_reg[2]),
        .I1(raw_data_real_o_mem_read_reg_2090[3]),
        .O(\gmem_addr_1_reg_2125[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[2]_i_3 
       (.I0(current_rate_9_reg[1]),
        .I1(raw_data_real_o_mem_read_reg_2090[2]),
        .O(\gmem_addr_1_reg_2125[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[2]_i_4 
       (.I0(current_rate_9_reg[0]),
        .I1(raw_data_real_o_mem_read_reg_2090[1]),
        .O(\gmem_addr_1_reg_2125[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[30]_i_2 
       (.I0(current_rate_9_reg[30]),
        .I1(raw_data_real_o_mem_read_reg_2090[31]),
        .O(\gmem_addr_1_reg_2125[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[30]_i_3 
       (.I0(current_rate_9_reg[29]),
        .I1(raw_data_real_o_mem_read_reg_2090[30]),
        .O(\gmem_addr_1_reg_2125[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[30]_i_4 
       (.I0(current_rate_9_reg[28]),
        .I1(raw_data_real_o_mem_read_reg_2090[29]),
        .O(\gmem_addr_1_reg_2125[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[30]_i_5 
       (.I0(current_rate_9_reg[27]),
        .I1(raw_data_real_o_mem_read_reg_2090[28]),
        .O(\gmem_addr_1_reg_2125[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_2125[34]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[32]),
        .O(\gmem_addr_1_reg_2125[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[34]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[34]),
        .I1(raw_data_real_o_mem_read_reg_2090[35]),
        .O(\gmem_addr_1_reg_2125[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[34]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[33]),
        .I1(raw_data_real_o_mem_read_reg_2090[34]),
        .O(\gmem_addr_1_reg_2125[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[34]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[32]),
        .I1(raw_data_real_o_mem_read_reg_2090[33]),
        .O(\gmem_addr_1_reg_2125[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[34]_i_6 
       (.I0(raw_data_real_o_mem_read_reg_2090[32]),
        .I1(current_rate_9_reg[31]),
        .O(\gmem_addr_1_reg_2125[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[38]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[38]),
        .I1(raw_data_real_o_mem_read_reg_2090[39]),
        .O(\gmem_addr_1_reg_2125[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[38]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[37]),
        .I1(raw_data_real_o_mem_read_reg_2090[38]),
        .O(\gmem_addr_1_reg_2125[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[38]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[36]),
        .I1(raw_data_real_o_mem_read_reg_2090[37]),
        .O(\gmem_addr_1_reg_2125[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[38]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[35]),
        .I1(raw_data_real_o_mem_read_reg_2090[36]),
        .O(\gmem_addr_1_reg_2125[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[42]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[42]),
        .I1(raw_data_real_o_mem_read_reg_2090[43]),
        .O(\gmem_addr_1_reg_2125[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[42]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[41]),
        .I1(raw_data_real_o_mem_read_reg_2090[42]),
        .O(\gmem_addr_1_reg_2125[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[42]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[40]),
        .I1(raw_data_real_o_mem_read_reg_2090[41]),
        .O(\gmem_addr_1_reg_2125[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[42]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[39]),
        .I1(raw_data_real_o_mem_read_reg_2090[40]),
        .O(\gmem_addr_1_reg_2125[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[46]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[46]),
        .I1(raw_data_real_o_mem_read_reg_2090[47]),
        .O(\gmem_addr_1_reg_2125[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[46]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[45]),
        .I1(raw_data_real_o_mem_read_reg_2090[46]),
        .O(\gmem_addr_1_reg_2125[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[46]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[44]),
        .I1(raw_data_real_o_mem_read_reg_2090[45]),
        .O(\gmem_addr_1_reg_2125[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[46]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[43]),
        .I1(raw_data_real_o_mem_read_reg_2090[44]),
        .O(\gmem_addr_1_reg_2125[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[50]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[50]),
        .I1(raw_data_real_o_mem_read_reg_2090[51]),
        .O(\gmem_addr_1_reg_2125[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[50]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[49]),
        .I1(raw_data_real_o_mem_read_reg_2090[50]),
        .O(\gmem_addr_1_reg_2125[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[50]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[48]),
        .I1(raw_data_real_o_mem_read_reg_2090[49]),
        .O(\gmem_addr_1_reg_2125[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[50]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[47]),
        .I1(raw_data_real_o_mem_read_reg_2090[48]),
        .O(\gmem_addr_1_reg_2125[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[54]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[54]),
        .I1(raw_data_real_o_mem_read_reg_2090[55]),
        .O(\gmem_addr_1_reg_2125[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[54]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[53]),
        .I1(raw_data_real_o_mem_read_reg_2090[54]),
        .O(\gmem_addr_1_reg_2125[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[54]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[52]),
        .I1(raw_data_real_o_mem_read_reg_2090[53]),
        .O(\gmem_addr_1_reg_2125[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[54]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[51]),
        .I1(raw_data_real_o_mem_read_reg_2090[52]),
        .O(\gmem_addr_1_reg_2125[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[58]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2090[58]),
        .I1(raw_data_real_o_mem_read_reg_2090[59]),
        .O(\gmem_addr_1_reg_2125[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[58]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2090[57]),
        .I1(raw_data_real_o_mem_read_reg_2090[58]),
        .O(\gmem_addr_1_reg_2125[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[58]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[56]),
        .I1(raw_data_real_o_mem_read_reg_2090[57]),
        .O(\gmem_addr_1_reg_2125[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[58]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[55]),
        .I1(raw_data_real_o_mem_read_reg_2090[56]),
        .O(\gmem_addr_1_reg_2125[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_10 
       (.I0(current_factor_9_reg[8]),
        .I1(current_factor_9_reg[9]),
        .I2(current_factor_9_reg[10]),
        .I3(current_factor_9_reg[11]),
        .O(\gmem_addr_1_reg_2125[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_11 
       (.I0(\gmem_addr_1_reg_2125[62]_i_13_n_0 ),
        .I1(current_factor_9_reg[7]),
        .I2(current_factor_9_reg[6]),
        .I3(current_factor_9_reg[28]),
        .I4(current_factor_9_reg[29]),
        .I5(\gmem_addr_1_reg_2125[62]_i_14_n_0 ),
        .O(\gmem_addr_1_reg_2125[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_12 
       (.I0(current_factor_9_reg[1]),
        .I1(current_factor_9_reg[0]),
        .I2(current_factor_9_reg[2]),
        .I3(current_factor_9_reg[3]),
        .O(\gmem_addr_1_reg_2125[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_13 
       (.I0(current_factor_9_reg[16]),
        .I1(current_factor_9_reg[17]),
        .I2(current_factor_9_reg[19]),
        .I3(current_factor_9_reg[18]),
        .O(\gmem_addr_1_reg_2125[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_14 
       (.I0(current_factor_9_reg[24]),
        .I1(current_factor_9_reg[25]),
        .I2(current_factor_9_reg[12]),
        .I3(current_factor_9_reg[13]),
        .I4(\gmem_addr_1_reg_2125[62]_i_15_n_0 ),
        .O(\gmem_addr_1_reg_2125[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_15 
       (.I0(current_factor_9_reg[4]),
        .I1(current_factor_9_reg[5]),
        .I2(current_factor_9_reg[20]),
        .I3(current_factor_9_reg[21]),
        .O(\gmem_addr_1_reg_2125[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_1_reg_2125[62]_i_3 
       (.I0(\gmem_addr_1_reg_2125[62]_i_8_n_0 ),
        .I1(\gmem_addr_1_reg_2125[62]_i_9_n_0 ),
        .I2(current_factor_9_reg[15]),
        .I3(current_factor_9_reg[14]),
        .I4(\gmem_addr_1_reg_2125[62]_i_10_n_0 ),
        .I5(\gmem_addr_1_reg_2125[62]_i_11_n_0 ),
        .O(icmp_ln59_1_fu_845_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[62]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2090[62]),
        .I1(raw_data_real_o_mem_read_reg_2090[63]),
        .O(\gmem_addr_1_reg_2125[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[62]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2090[61]),
        .I1(raw_data_real_o_mem_read_reg_2090[62]),
        .O(\gmem_addr_1_reg_2125[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[62]_i_6 
       (.I0(raw_data_real_o_mem_read_reg_2090[60]),
        .I1(raw_data_real_o_mem_read_reg_2090[61]),
        .O(\gmem_addr_1_reg_2125[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_2125[62]_i_7 
       (.I0(raw_data_real_o_mem_read_reg_2090[59]),
        .I1(raw_data_real_o_mem_read_reg_2090[60]),
        .O(\gmem_addr_1_reg_2125[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_1_reg_2125[62]_i_8 
       (.I0(current_factor_9_reg[31]),
        .I1(current_factor_9_reg[30]),
        .I2(current_factor_9_reg[23]),
        .I3(current_factor_9_reg[22]),
        .I4(\gmem_addr_1_reg_2125[62]_i_12_n_0 ),
        .O(\gmem_addr_1_reg_2125[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_1_reg_2125[62]_i_9 
       (.I0(current_factor_9_reg[27]),
        .I1(current_factor_9_reg[26]),
        .O(\gmem_addr_1_reg_2125[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[6]_i_2 
       (.I0(current_rate_9_reg[6]),
        .I1(raw_data_real_o_mem_read_reg_2090[7]),
        .O(\gmem_addr_1_reg_2125[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[6]_i_3 
       (.I0(current_rate_9_reg[5]),
        .I1(raw_data_real_o_mem_read_reg_2090[6]),
        .O(\gmem_addr_1_reg_2125[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[6]_i_4 
       (.I0(current_rate_9_reg[4]),
        .I1(raw_data_real_o_mem_read_reg_2090[5]),
        .O(\gmem_addr_1_reg_2125[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_2125[6]_i_5 
       (.I0(current_rate_9_reg[3]),
        .I1(raw_data_real_o_mem_read_reg_2090[4]),
        .O(\gmem_addr_1_reg_2125[6]_i_5_n_0 ));
  FDRE \gmem_addr_1_reg_2125_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[1]),
        .Q(gmem_addr_1_reg_2125[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[11]),
        .Q(gmem_addr_1_reg_2125[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[10]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[10]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[10]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[10]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[10:7]),
        .O(add_ln61_1_fu_863_p2[11:8]),
        .S({\gmem_addr_1_reg_2125[10]_i_2_n_0 ,\gmem_addr_1_reg_2125[10]_i_3_n_0 ,\gmem_addr_1_reg_2125[10]_i_4_n_0 ,\gmem_addr_1_reg_2125[10]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[12]),
        .Q(gmem_addr_1_reg_2125[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[13]),
        .Q(gmem_addr_1_reg_2125[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[14]),
        .Q(gmem_addr_1_reg_2125[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[15]),
        .Q(gmem_addr_1_reg_2125[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[14]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[14]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[14]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[14]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[14:11]),
        .O(add_ln61_1_fu_863_p2[15:12]),
        .S({\gmem_addr_1_reg_2125[14]_i_2_n_0 ,\gmem_addr_1_reg_2125[14]_i_3_n_0 ,\gmem_addr_1_reg_2125[14]_i_4_n_0 ,\gmem_addr_1_reg_2125[14]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[16]),
        .Q(gmem_addr_1_reg_2125[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[17]),
        .Q(gmem_addr_1_reg_2125[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[18]),
        .Q(gmem_addr_1_reg_2125[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[19]),
        .Q(gmem_addr_1_reg_2125[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[18]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[18]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[18]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[18]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[18:15]),
        .O(add_ln61_1_fu_863_p2[19:16]),
        .S({\gmem_addr_1_reg_2125[18]_i_2_n_0 ,\gmem_addr_1_reg_2125[18]_i_3_n_0 ,\gmem_addr_1_reg_2125[18]_i_4_n_0 ,\gmem_addr_1_reg_2125[18]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[20]),
        .Q(gmem_addr_1_reg_2125[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[2]),
        .Q(gmem_addr_1_reg_2125[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[21]),
        .Q(gmem_addr_1_reg_2125[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[22]),
        .Q(gmem_addr_1_reg_2125[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[23]),
        .Q(gmem_addr_1_reg_2125[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[22]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[22]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[22]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[22]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[22:19]),
        .O(add_ln61_1_fu_863_p2[23:20]),
        .S({\gmem_addr_1_reg_2125[22]_i_2_n_0 ,\gmem_addr_1_reg_2125[22]_i_3_n_0 ,\gmem_addr_1_reg_2125[22]_i_4_n_0 ,\gmem_addr_1_reg_2125[22]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[24]),
        .Q(gmem_addr_1_reg_2125[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[25]),
        .Q(gmem_addr_1_reg_2125[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[26]),
        .Q(gmem_addr_1_reg_2125[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[27]),
        .Q(gmem_addr_1_reg_2125[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[26]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[26]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[26]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[26]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[26:23]),
        .O(add_ln61_1_fu_863_p2[27:24]),
        .S({\gmem_addr_1_reg_2125[26]_i_2_n_0 ,\gmem_addr_1_reg_2125[26]_i_3_n_0 ,\gmem_addr_1_reg_2125[26]_i_4_n_0 ,\gmem_addr_1_reg_2125[26]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[28]),
        .Q(gmem_addr_1_reg_2125[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[29]),
        .Q(gmem_addr_1_reg_2125[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[30]),
        .Q(gmem_addr_1_reg_2125[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[3]),
        .Q(gmem_addr_1_reg_2125[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_2125_reg[2]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[2]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[2]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_9_reg[2:0],1'b0}),
        .O({add_ln61_1_fu_863_p2[3:1],\NLW_gmem_addr_1_reg_2125_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_2125[2]_i_2_n_0 ,\gmem_addr_1_reg_2125[2]_i_3_n_0 ,\gmem_addr_1_reg_2125[2]_i_4_n_0 ,raw_data_real_o_mem_read_reg_2090[0]}));
  FDRE \gmem_addr_1_reg_2125_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[31]),
        .Q(gmem_addr_1_reg_2125[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[30]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[30]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[30]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[30:27]),
        .O(add_ln61_1_fu_863_p2[31:28]),
        .S({\gmem_addr_1_reg_2125[30]_i_2_n_0 ,\gmem_addr_1_reg_2125[30]_i_3_n_0 ,\gmem_addr_1_reg_2125[30]_i_4_n_0 ,\gmem_addr_1_reg_2125[30]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[32]),
        .Q(gmem_addr_1_reg_2125[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[33]),
        .Q(gmem_addr_1_reg_2125[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[34]),
        .Q(gmem_addr_1_reg_2125[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[35]),
        .Q(gmem_addr_1_reg_2125[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[34]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[34]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[34]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[34]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_real_o_mem_read_reg_2090[34:32],\gmem_addr_1_reg_2125[34]_i_2_n_0 }),
        .O(add_ln61_1_fu_863_p2[35:32]),
        .S({\gmem_addr_1_reg_2125[34]_i_3_n_0 ,\gmem_addr_1_reg_2125[34]_i_4_n_0 ,\gmem_addr_1_reg_2125[34]_i_5_n_0 ,\gmem_addr_1_reg_2125[34]_i_6_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[36]),
        .Q(gmem_addr_1_reg_2125[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[37]),
        .Q(gmem_addr_1_reg_2125[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[38]),
        .Q(gmem_addr_1_reg_2125[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[39]),
        .Q(gmem_addr_1_reg_2125[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[38]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[38]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[38]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[38]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[38:35]),
        .O(add_ln61_1_fu_863_p2[39:36]),
        .S({\gmem_addr_1_reg_2125[38]_i_2_n_0 ,\gmem_addr_1_reg_2125[38]_i_3_n_0 ,\gmem_addr_1_reg_2125[38]_i_4_n_0 ,\gmem_addr_1_reg_2125[38]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[40]),
        .Q(gmem_addr_1_reg_2125[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[4]),
        .Q(gmem_addr_1_reg_2125[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[41]),
        .Q(gmem_addr_1_reg_2125[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[42]),
        .Q(gmem_addr_1_reg_2125[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[43]),
        .Q(gmem_addr_1_reg_2125[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[42]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[42]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[42]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[42]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[42:39]),
        .O(add_ln61_1_fu_863_p2[43:40]),
        .S({\gmem_addr_1_reg_2125[42]_i_2_n_0 ,\gmem_addr_1_reg_2125[42]_i_3_n_0 ,\gmem_addr_1_reg_2125[42]_i_4_n_0 ,\gmem_addr_1_reg_2125[42]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[44]),
        .Q(gmem_addr_1_reg_2125[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[45]),
        .Q(gmem_addr_1_reg_2125[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[46]),
        .Q(gmem_addr_1_reg_2125[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[47]),
        .Q(gmem_addr_1_reg_2125[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[46]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[46]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[46]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[46]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[46:43]),
        .O(add_ln61_1_fu_863_p2[47:44]),
        .S({\gmem_addr_1_reg_2125[46]_i_2_n_0 ,\gmem_addr_1_reg_2125[46]_i_3_n_0 ,\gmem_addr_1_reg_2125[46]_i_4_n_0 ,\gmem_addr_1_reg_2125[46]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[48]),
        .Q(gmem_addr_1_reg_2125[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[49]),
        .Q(gmem_addr_1_reg_2125[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[50]),
        .Q(gmem_addr_1_reg_2125[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[5]),
        .Q(gmem_addr_1_reg_2125[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[51]),
        .Q(gmem_addr_1_reg_2125[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[50]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[50]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[50]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[50]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[50:47]),
        .O(add_ln61_1_fu_863_p2[51:48]),
        .S({\gmem_addr_1_reg_2125[50]_i_2_n_0 ,\gmem_addr_1_reg_2125[50]_i_3_n_0 ,\gmem_addr_1_reg_2125[50]_i_4_n_0 ,\gmem_addr_1_reg_2125[50]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[52]),
        .Q(gmem_addr_1_reg_2125[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[53]),
        .Q(gmem_addr_1_reg_2125[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[54]),
        .Q(gmem_addr_1_reg_2125[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[55]),
        .Q(gmem_addr_1_reg_2125[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[54]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[54]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[54]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[54]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[54:51]),
        .O(add_ln61_1_fu_863_p2[55:52]),
        .S({\gmem_addr_1_reg_2125[54]_i_2_n_0 ,\gmem_addr_1_reg_2125[54]_i_3_n_0 ,\gmem_addr_1_reg_2125[54]_i_4_n_0 ,\gmem_addr_1_reg_2125[54]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[56]),
        .Q(gmem_addr_1_reg_2125[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[57]),
        .Q(gmem_addr_1_reg_2125[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[58]),
        .Q(gmem_addr_1_reg_2125[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[59]),
        .Q(gmem_addr_1_reg_2125[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[58]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[58]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[58]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[58]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2090[58:55]),
        .O(add_ln61_1_fu_863_p2[59:56]),
        .S({\gmem_addr_1_reg_2125[58]_i_2_n_0 ,\gmem_addr_1_reg_2125[58]_i_3_n_0 ,\gmem_addr_1_reg_2125[58]_i_4_n_0 ,\gmem_addr_1_reg_2125[58]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[60]),
        .Q(gmem_addr_1_reg_2125[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[6]),
        .Q(gmem_addr_1_reg_2125[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[61]),
        .Q(gmem_addr_1_reg_2125[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[62]),
        .Q(gmem_addr_1_reg_2125[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[63]),
        .Q(gmem_addr_1_reg_2125[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[62]_i_2 
       (.CI(\gmem_addr_1_reg_2125_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_2125_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_1_reg_2125_reg[62]_i_2_n_1 ,\gmem_addr_1_reg_2125_reg[62]_i_2_n_2 ,\gmem_addr_1_reg_2125_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,raw_data_real_o_mem_read_reg_2090[61:59]}),
        .O(add_ln61_1_fu_863_p2[63:60]),
        .S({\gmem_addr_1_reg_2125[62]_i_4_n_0 ,\gmem_addr_1_reg_2125[62]_i_5_n_0 ,\gmem_addr_1_reg_2125[62]_i_6_n_0 ,\gmem_addr_1_reg_2125[62]_i_7_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[7]),
        .Q(gmem_addr_1_reg_2125[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_2125_reg[6]_i_1 
       (.CI(\gmem_addr_1_reg_2125_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_2125_reg[6]_i_1_n_0 ,\gmem_addr_1_reg_2125_reg[6]_i_1_n_1 ,\gmem_addr_1_reg_2125_reg[6]_i_1_n_2 ,\gmem_addr_1_reg_2125_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[6:3]),
        .O(add_ln61_1_fu_863_p2[7:4]),
        .S({\gmem_addr_1_reg_2125[6]_i_2_n_0 ,\gmem_addr_1_reg_2125[6]_i_3_n_0 ,\gmem_addr_1_reg_2125[6]_i_4_n_0 ,\gmem_addr_1_reg_2125[6]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_2125_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[8]),
        .Q(gmem_addr_1_reg_2125[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[9]),
        .Q(gmem_addr_1_reg_2125[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_2125_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_21250),
        .D(add_ln61_1_fu_863_p2[10]),
        .Q(gmem_addr_1_reg_2125[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[10]_i_2 
       (.I0(current_rate_6_reg[10]),
        .I1(mad_R_o_mem_read_reg_2085[11]),
        .O(\gmem_addr_2_reg_2142[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[10]_i_3 
       (.I0(current_rate_6_reg[9]),
        .I1(mad_R_o_mem_read_reg_2085[10]),
        .O(\gmem_addr_2_reg_2142[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[10]_i_4 
       (.I0(current_rate_6_reg[8]),
        .I1(mad_R_o_mem_read_reg_2085[9]),
        .O(\gmem_addr_2_reg_2142[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[10]_i_5 
       (.I0(current_rate_6_reg[7]),
        .I1(mad_R_o_mem_read_reg_2085[8]),
        .O(\gmem_addr_2_reg_2142[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[14]_i_2 
       (.I0(current_rate_6_reg[14]),
        .I1(mad_R_o_mem_read_reg_2085[15]),
        .O(\gmem_addr_2_reg_2142[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[14]_i_3 
       (.I0(current_rate_6_reg[13]),
        .I1(mad_R_o_mem_read_reg_2085[14]),
        .O(\gmem_addr_2_reg_2142[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[14]_i_4 
       (.I0(current_rate_6_reg[12]),
        .I1(mad_R_o_mem_read_reg_2085[13]),
        .O(\gmem_addr_2_reg_2142[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[14]_i_5 
       (.I0(current_rate_6_reg[11]),
        .I1(mad_R_o_mem_read_reg_2085[12]),
        .O(\gmem_addr_2_reg_2142[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[18]_i_2 
       (.I0(current_rate_6_reg[18]),
        .I1(mad_R_o_mem_read_reg_2085[19]),
        .O(\gmem_addr_2_reg_2142[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[18]_i_3 
       (.I0(current_rate_6_reg[17]),
        .I1(mad_R_o_mem_read_reg_2085[18]),
        .O(\gmem_addr_2_reg_2142[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[18]_i_4 
       (.I0(current_rate_6_reg[16]),
        .I1(mad_R_o_mem_read_reg_2085[17]),
        .O(\gmem_addr_2_reg_2142[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[18]_i_5 
       (.I0(current_rate_6_reg[15]),
        .I1(mad_R_o_mem_read_reg_2085[16]),
        .O(\gmem_addr_2_reg_2142[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[22]_i_2 
       (.I0(current_rate_6_reg[22]),
        .I1(mad_R_o_mem_read_reg_2085[23]),
        .O(\gmem_addr_2_reg_2142[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[22]_i_3 
       (.I0(current_rate_6_reg[21]),
        .I1(mad_R_o_mem_read_reg_2085[22]),
        .O(\gmem_addr_2_reg_2142[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[22]_i_4 
       (.I0(current_rate_6_reg[20]),
        .I1(mad_R_o_mem_read_reg_2085[21]),
        .O(\gmem_addr_2_reg_2142[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[22]_i_5 
       (.I0(current_rate_6_reg[19]),
        .I1(mad_R_o_mem_read_reg_2085[20]),
        .O(\gmem_addr_2_reg_2142[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[26]_i_2 
       (.I0(current_rate_6_reg[26]),
        .I1(mad_R_o_mem_read_reg_2085[27]),
        .O(\gmem_addr_2_reg_2142[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[26]_i_3 
       (.I0(current_rate_6_reg[25]),
        .I1(mad_R_o_mem_read_reg_2085[26]),
        .O(\gmem_addr_2_reg_2142[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[26]_i_4 
       (.I0(current_rate_6_reg[24]),
        .I1(mad_R_o_mem_read_reg_2085[25]),
        .O(\gmem_addr_2_reg_2142[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[26]_i_5 
       (.I0(current_rate_6_reg[23]),
        .I1(mad_R_o_mem_read_reg_2085[24]),
        .O(\gmem_addr_2_reg_2142[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[2]_i_2 
       (.I0(current_rate_6_reg[2]),
        .I1(mad_R_o_mem_read_reg_2085[3]),
        .O(\gmem_addr_2_reg_2142[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[2]_i_3 
       (.I0(current_rate_6_reg[1]),
        .I1(mad_R_o_mem_read_reg_2085[2]),
        .O(\gmem_addr_2_reg_2142[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[2]_i_4 
       (.I0(current_rate_6_reg[0]),
        .I1(mad_R_o_mem_read_reg_2085[1]),
        .O(\gmem_addr_2_reg_2142[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[30]_i_2 
       (.I0(current_rate_6_reg[30]),
        .I1(mad_R_o_mem_read_reg_2085[31]),
        .O(\gmem_addr_2_reg_2142[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[30]_i_3 
       (.I0(current_rate_6_reg[29]),
        .I1(mad_R_o_mem_read_reg_2085[30]),
        .O(\gmem_addr_2_reg_2142[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[30]_i_4 
       (.I0(current_rate_6_reg[28]),
        .I1(mad_R_o_mem_read_reg_2085[29]),
        .O(\gmem_addr_2_reg_2142[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[30]_i_5 
       (.I0(current_rate_6_reg[27]),
        .I1(mad_R_o_mem_read_reg_2085[28]),
        .O(\gmem_addr_2_reg_2142[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_2142[34]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[32]),
        .O(\gmem_addr_2_reg_2142[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[34]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[34]),
        .I1(mad_R_o_mem_read_reg_2085[35]),
        .O(\gmem_addr_2_reg_2142[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[34]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[33]),
        .I1(mad_R_o_mem_read_reg_2085[34]),
        .O(\gmem_addr_2_reg_2142[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[34]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[32]),
        .I1(mad_R_o_mem_read_reg_2085[33]),
        .O(\gmem_addr_2_reg_2142[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[34]_i_6 
       (.I0(mad_R_o_mem_read_reg_2085[32]),
        .I1(current_rate_6_reg[31]),
        .O(\gmem_addr_2_reg_2142[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[38]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[38]),
        .I1(mad_R_o_mem_read_reg_2085[39]),
        .O(\gmem_addr_2_reg_2142[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[38]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[37]),
        .I1(mad_R_o_mem_read_reg_2085[38]),
        .O(\gmem_addr_2_reg_2142[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[38]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[36]),
        .I1(mad_R_o_mem_read_reg_2085[37]),
        .O(\gmem_addr_2_reg_2142[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[38]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[35]),
        .I1(mad_R_o_mem_read_reg_2085[36]),
        .O(\gmem_addr_2_reg_2142[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[42]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[42]),
        .I1(mad_R_o_mem_read_reg_2085[43]),
        .O(\gmem_addr_2_reg_2142[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[42]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[41]),
        .I1(mad_R_o_mem_read_reg_2085[42]),
        .O(\gmem_addr_2_reg_2142[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[42]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[40]),
        .I1(mad_R_o_mem_read_reg_2085[41]),
        .O(\gmem_addr_2_reg_2142[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[42]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[39]),
        .I1(mad_R_o_mem_read_reg_2085[40]),
        .O(\gmem_addr_2_reg_2142[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[46]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[46]),
        .I1(mad_R_o_mem_read_reg_2085[47]),
        .O(\gmem_addr_2_reg_2142[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[46]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[45]),
        .I1(mad_R_o_mem_read_reg_2085[46]),
        .O(\gmem_addr_2_reg_2142[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[46]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[44]),
        .I1(mad_R_o_mem_read_reg_2085[45]),
        .O(\gmem_addr_2_reg_2142[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[46]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[43]),
        .I1(mad_R_o_mem_read_reg_2085[44]),
        .O(\gmem_addr_2_reg_2142[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[50]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[50]),
        .I1(mad_R_o_mem_read_reg_2085[51]),
        .O(\gmem_addr_2_reg_2142[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[50]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[49]),
        .I1(mad_R_o_mem_read_reg_2085[50]),
        .O(\gmem_addr_2_reg_2142[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[50]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[48]),
        .I1(mad_R_o_mem_read_reg_2085[49]),
        .O(\gmem_addr_2_reg_2142[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[50]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[47]),
        .I1(mad_R_o_mem_read_reg_2085[48]),
        .O(\gmem_addr_2_reg_2142[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[54]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[54]),
        .I1(mad_R_o_mem_read_reg_2085[55]),
        .O(\gmem_addr_2_reg_2142[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[54]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[53]),
        .I1(mad_R_o_mem_read_reg_2085[54]),
        .O(\gmem_addr_2_reg_2142[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[54]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[52]),
        .I1(mad_R_o_mem_read_reg_2085[53]),
        .O(\gmem_addr_2_reg_2142[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[54]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[51]),
        .I1(mad_R_o_mem_read_reg_2085[52]),
        .O(\gmem_addr_2_reg_2142[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[58]_i_2 
       (.I0(mad_R_o_mem_read_reg_2085[58]),
        .I1(mad_R_o_mem_read_reg_2085[59]),
        .O(\gmem_addr_2_reg_2142[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[58]_i_3 
       (.I0(mad_R_o_mem_read_reg_2085[57]),
        .I1(mad_R_o_mem_read_reg_2085[58]),
        .O(\gmem_addr_2_reg_2142[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[58]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[56]),
        .I1(mad_R_o_mem_read_reg_2085[57]),
        .O(\gmem_addr_2_reg_2142[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[58]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[55]),
        .I1(mad_R_o_mem_read_reg_2085[56]),
        .O(\gmem_addr_2_reg_2142[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_10 
       (.I0(current_factor_6_reg[8]),
        .I1(current_factor_6_reg[9]),
        .I2(current_factor_6_reg[10]),
        .I3(current_factor_6_reg[11]),
        .O(\gmem_addr_2_reg_2142[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_11 
       (.I0(\gmem_addr_2_reg_2142[62]_i_13_n_0 ),
        .I1(current_factor_6_reg[7]),
        .I2(current_factor_6_reg[6]),
        .I3(current_factor_6_reg[28]),
        .I4(current_factor_6_reg[29]),
        .I5(\gmem_addr_2_reg_2142[62]_i_14_n_0 ),
        .O(\gmem_addr_2_reg_2142[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_12 
       (.I0(current_factor_6_reg[1]),
        .I1(current_factor_6_reg[0]),
        .I2(current_factor_6_reg[2]),
        .I3(current_factor_6_reg[3]),
        .O(\gmem_addr_2_reg_2142[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_13 
       (.I0(current_factor_6_reg[16]),
        .I1(current_factor_6_reg[17]),
        .I2(current_factor_6_reg[19]),
        .I3(current_factor_6_reg[18]),
        .O(\gmem_addr_2_reg_2142[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_14 
       (.I0(current_factor_6_reg[24]),
        .I1(current_factor_6_reg[25]),
        .I2(current_factor_6_reg[12]),
        .I3(current_factor_6_reg[13]),
        .I4(\gmem_addr_2_reg_2142[62]_i_15_n_0 ),
        .O(\gmem_addr_2_reg_2142[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_15 
       (.I0(current_factor_6_reg[4]),
        .I1(current_factor_6_reg[5]),
        .I2(current_factor_6_reg[20]),
        .I3(current_factor_6_reg[21]),
        .O(\gmem_addr_2_reg_2142[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_2_reg_2142[62]_i_3 
       (.I0(\gmem_addr_2_reg_2142[62]_i_8_n_0 ),
        .I1(\gmem_addr_2_reg_2142[62]_i_9_n_0 ),
        .I2(current_factor_6_reg[15]),
        .I3(current_factor_6_reg[14]),
        .I4(\gmem_addr_2_reg_2142[62]_i_10_n_0 ),
        .I5(\gmem_addr_2_reg_2142[62]_i_11_n_0 ),
        .O(icmp_ln59_2_fu_950_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[62]_i_4 
       (.I0(mad_R_o_mem_read_reg_2085[62]),
        .I1(mad_R_o_mem_read_reg_2085[63]),
        .O(\gmem_addr_2_reg_2142[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[62]_i_5 
       (.I0(mad_R_o_mem_read_reg_2085[61]),
        .I1(mad_R_o_mem_read_reg_2085[62]),
        .O(\gmem_addr_2_reg_2142[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[62]_i_6 
       (.I0(mad_R_o_mem_read_reg_2085[60]),
        .I1(mad_R_o_mem_read_reg_2085[61]),
        .O(\gmem_addr_2_reg_2142[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_2142[62]_i_7 
       (.I0(mad_R_o_mem_read_reg_2085[59]),
        .I1(mad_R_o_mem_read_reg_2085[60]),
        .O(\gmem_addr_2_reg_2142[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_2_reg_2142[62]_i_8 
       (.I0(current_factor_6_reg[31]),
        .I1(current_factor_6_reg[30]),
        .I2(current_factor_6_reg[23]),
        .I3(current_factor_6_reg[22]),
        .I4(\gmem_addr_2_reg_2142[62]_i_12_n_0 ),
        .O(\gmem_addr_2_reg_2142[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_2_reg_2142[62]_i_9 
       (.I0(current_factor_6_reg[27]),
        .I1(current_factor_6_reg[26]),
        .O(\gmem_addr_2_reg_2142[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[6]_i_2 
       (.I0(current_rate_6_reg[6]),
        .I1(mad_R_o_mem_read_reg_2085[7]),
        .O(\gmem_addr_2_reg_2142[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[6]_i_3 
       (.I0(current_rate_6_reg[5]),
        .I1(mad_R_o_mem_read_reg_2085[6]),
        .O(\gmem_addr_2_reg_2142[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[6]_i_4 
       (.I0(current_rate_6_reg[4]),
        .I1(mad_R_o_mem_read_reg_2085[5]),
        .O(\gmem_addr_2_reg_2142[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_2142[6]_i_5 
       (.I0(current_rate_6_reg[3]),
        .I1(mad_R_o_mem_read_reg_2085[4]),
        .O(\gmem_addr_2_reg_2142[6]_i_5_n_0 ));
  FDRE \gmem_addr_2_reg_2142_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[1]),
        .Q(gmem_addr_2_reg_2142[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[11]),
        .Q(gmem_addr_2_reg_2142[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[10]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[10]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[10]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[10]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[10:7]),
        .O(add_ln61_2_fu_968_p2[11:8]),
        .S({\gmem_addr_2_reg_2142[10]_i_2_n_0 ,\gmem_addr_2_reg_2142[10]_i_3_n_0 ,\gmem_addr_2_reg_2142[10]_i_4_n_0 ,\gmem_addr_2_reg_2142[10]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[12]),
        .Q(gmem_addr_2_reg_2142[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[13]),
        .Q(gmem_addr_2_reg_2142[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[14]),
        .Q(gmem_addr_2_reg_2142[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[15]),
        .Q(gmem_addr_2_reg_2142[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[14]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[14]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[14]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[14]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[14:11]),
        .O(add_ln61_2_fu_968_p2[15:12]),
        .S({\gmem_addr_2_reg_2142[14]_i_2_n_0 ,\gmem_addr_2_reg_2142[14]_i_3_n_0 ,\gmem_addr_2_reg_2142[14]_i_4_n_0 ,\gmem_addr_2_reg_2142[14]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[16]),
        .Q(gmem_addr_2_reg_2142[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[17]),
        .Q(gmem_addr_2_reg_2142[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[18]),
        .Q(gmem_addr_2_reg_2142[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[19]),
        .Q(gmem_addr_2_reg_2142[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[18]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[18]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[18]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[18]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[18:15]),
        .O(add_ln61_2_fu_968_p2[19:16]),
        .S({\gmem_addr_2_reg_2142[18]_i_2_n_0 ,\gmem_addr_2_reg_2142[18]_i_3_n_0 ,\gmem_addr_2_reg_2142[18]_i_4_n_0 ,\gmem_addr_2_reg_2142[18]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[20]),
        .Q(gmem_addr_2_reg_2142[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[2]),
        .Q(gmem_addr_2_reg_2142[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[21]),
        .Q(gmem_addr_2_reg_2142[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[22]),
        .Q(gmem_addr_2_reg_2142[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[23]),
        .Q(gmem_addr_2_reg_2142[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[22]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[22]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[22]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[22]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[22:19]),
        .O(add_ln61_2_fu_968_p2[23:20]),
        .S({\gmem_addr_2_reg_2142[22]_i_2_n_0 ,\gmem_addr_2_reg_2142[22]_i_3_n_0 ,\gmem_addr_2_reg_2142[22]_i_4_n_0 ,\gmem_addr_2_reg_2142[22]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[24]),
        .Q(gmem_addr_2_reg_2142[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[25]),
        .Q(gmem_addr_2_reg_2142[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[26]),
        .Q(gmem_addr_2_reg_2142[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[27]),
        .Q(gmem_addr_2_reg_2142[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[26]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[26]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[26]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[26]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[26:23]),
        .O(add_ln61_2_fu_968_p2[27:24]),
        .S({\gmem_addr_2_reg_2142[26]_i_2_n_0 ,\gmem_addr_2_reg_2142[26]_i_3_n_0 ,\gmem_addr_2_reg_2142[26]_i_4_n_0 ,\gmem_addr_2_reg_2142[26]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[28]),
        .Q(gmem_addr_2_reg_2142[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[29]),
        .Q(gmem_addr_2_reg_2142[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[30]),
        .Q(gmem_addr_2_reg_2142[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[3]),
        .Q(gmem_addr_2_reg_2142[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_2142_reg[2]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[2]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[2]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_6_reg[2:0],1'b0}),
        .O({add_ln61_2_fu_968_p2[3:1],\NLW_gmem_addr_2_reg_2142_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_2_reg_2142[2]_i_2_n_0 ,\gmem_addr_2_reg_2142[2]_i_3_n_0 ,\gmem_addr_2_reg_2142[2]_i_4_n_0 ,mad_R_o_mem_read_reg_2085[0]}));
  FDRE \gmem_addr_2_reg_2142_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[31]),
        .Q(gmem_addr_2_reg_2142[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[30]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[30]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[30]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[30]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[30:27]),
        .O(add_ln61_2_fu_968_p2[31:28]),
        .S({\gmem_addr_2_reg_2142[30]_i_2_n_0 ,\gmem_addr_2_reg_2142[30]_i_3_n_0 ,\gmem_addr_2_reg_2142[30]_i_4_n_0 ,\gmem_addr_2_reg_2142[30]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[32]),
        .Q(gmem_addr_2_reg_2142[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[33]),
        .Q(gmem_addr_2_reg_2142[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[34]),
        .Q(gmem_addr_2_reg_2142[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[35]),
        .Q(gmem_addr_2_reg_2142[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[34]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[34]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[34]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[34]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mad_R_o_mem_read_reg_2085[34:32],\gmem_addr_2_reg_2142[34]_i_2_n_0 }),
        .O(add_ln61_2_fu_968_p2[35:32]),
        .S({\gmem_addr_2_reg_2142[34]_i_3_n_0 ,\gmem_addr_2_reg_2142[34]_i_4_n_0 ,\gmem_addr_2_reg_2142[34]_i_5_n_0 ,\gmem_addr_2_reg_2142[34]_i_6_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[36]),
        .Q(gmem_addr_2_reg_2142[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[37]),
        .Q(gmem_addr_2_reg_2142[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[38]),
        .Q(gmem_addr_2_reg_2142[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[39]),
        .Q(gmem_addr_2_reg_2142[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[38]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[38]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[38]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[38]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[38:35]),
        .O(add_ln61_2_fu_968_p2[39:36]),
        .S({\gmem_addr_2_reg_2142[38]_i_2_n_0 ,\gmem_addr_2_reg_2142[38]_i_3_n_0 ,\gmem_addr_2_reg_2142[38]_i_4_n_0 ,\gmem_addr_2_reg_2142[38]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[40]),
        .Q(gmem_addr_2_reg_2142[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[4]),
        .Q(gmem_addr_2_reg_2142[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[41]),
        .Q(gmem_addr_2_reg_2142[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[42]),
        .Q(gmem_addr_2_reg_2142[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[43]),
        .Q(gmem_addr_2_reg_2142[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[42]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[42]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[42]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[42]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[42:39]),
        .O(add_ln61_2_fu_968_p2[43:40]),
        .S({\gmem_addr_2_reg_2142[42]_i_2_n_0 ,\gmem_addr_2_reg_2142[42]_i_3_n_0 ,\gmem_addr_2_reg_2142[42]_i_4_n_0 ,\gmem_addr_2_reg_2142[42]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[44]),
        .Q(gmem_addr_2_reg_2142[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[45]),
        .Q(gmem_addr_2_reg_2142[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[46]),
        .Q(gmem_addr_2_reg_2142[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[47]),
        .Q(gmem_addr_2_reg_2142[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[46]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[46]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[46]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[46]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[46:43]),
        .O(add_ln61_2_fu_968_p2[47:44]),
        .S({\gmem_addr_2_reg_2142[46]_i_2_n_0 ,\gmem_addr_2_reg_2142[46]_i_3_n_0 ,\gmem_addr_2_reg_2142[46]_i_4_n_0 ,\gmem_addr_2_reg_2142[46]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[48]),
        .Q(gmem_addr_2_reg_2142[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[49]),
        .Q(gmem_addr_2_reg_2142[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[50]),
        .Q(gmem_addr_2_reg_2142[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[5]),
        .Q(gmem_addr_2_reg_2142[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[51]),
        .Q(gmem_addr_2_reg_2142[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[50]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[50]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[50]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[50]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[50:47]),
        .O(add_ln61_2_fu_968_p2[51:48]),
        .S({\gmem_addr_2_reg_2142[50]_i_2_n_0 ,\gmem_addr_2_reg_2142[50]_i_3_n_0 ,\gmem_addr_2_reg_2142[50]_i_4_n_0 ,\gmem_addr_2_reg_2142[50]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[52]),
        .Q(gmem_addr_2_reg_2142[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[53]),
        .Q(gmem_addr_2_reg_2142[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[54]),
        .Q(gmem_addr_2_reg_2142[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[55]),
        .Q(gmem_addr_2_reg_2142[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[54]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[54]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[54]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[54]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[54:51]),
        .O(add_ln61_2_fu_968_p2[55:52]),
        .S({\gmem_addr_2_reg_2142[54]_i_2_n_0 ,\gmem_addr_2_reg_2142[54]_i_3_n_0 ,\gmem_addr_2_reg_2142[54]_i_4_n_0 ,\gmem_addr_2_reg_2142[54]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[56]),
        .Q(gmem_addr_2_reg_2142[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[57]),
        .Q(gmem_addr_2_reg_2142[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[58]),
        .Q(gmem_addr_2_reg_2142[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[59]),
        .Q(gmem_addr_2_reg_2142[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[58]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[58]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[58]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[58]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2085[58:55]),
        .O(add_ln61_2_fu_968_p2[59:56]),
        .S({\gmem_addr_2_reg_2142[58]_i_2_n_0 ,\gmem_addr_2_reg_2142[58]_i_3_n_0 ,\gmem_addr_2_reg_2142[58]_i_4_n_0 ,\gmem_addr_2_reg_2142[58]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[60]),
        .Q(gmem_addr_2_reg_2142[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[6]),
        .Q(gmem_addr_2_reg_2142[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[61]),
        .Q(gmem_addr_2_reg_2142[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[62]),
        .Q(gmem_addr_2_reg_2142[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[63]),
        .Q(gmem_addr_2_reg_2142[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[62]_i_2 
       (.CI(\gmem_addr_2_reg_2142_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_2142_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_2_reg_2142_reg[62]_i_2_n_1 ,\gmem_addr_2_reg_2142_reg[62]_i_2_n_2 ,\gmem_addr_2_reg_2142_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mad_R_o_mem_read_reg_2085[61:59]}),
        .O(add_ln61_2_fu_968_p2[63:60]),
        .S({\gmem_addr_2_reg_2142[62]_i_4_n_0 ,\gmem_addr_2_reg_2142[62]_i_5_n_0 ,\gmem_addr_2_reg_2142[62]_i_6_n_0 ,\gmem_addr_2_reg_2142[62]_i_7_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[7]),
        .Q(gmem_addr_2_reg_2142[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_2142_reg[6]_i_1 
       (.CI(\gmem_addr_2_reg_2142_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_2142_reg[6]_i_1_n_0 ,\gmem_addr_2_reg_2142_reg[6]_i_1_n_1 ,\gmem_addr_2_reg_2142_reg[6]_i_1_n_2 ,\gmem_addr_2_reg_2142_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[6:3]),
        .O(add_ln61_2_fu_968_p2[7:4]),
        .S({\gmem_addr_2_reg_2142[6]_i_2_n_0 ,\gmem_addr_2_reg_2142[6]_i_3_n_0 ,\gmem_addr_2_reg_2142[6]_i_4_n_0 ,\gmem_addr_2_reg_2142[6]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_2142_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[8]),
        .Q(gmem_addr_2_reg_2142[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[9]),
        .Q(gmem_addr_2_reg_2142[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_2142_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_2_reg_21420),
        .D(add_ln61_2_fu_968_p2[10]),
        .Q(gmem_addr_2_reg_2142[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[10]_i_2 
       (.I0(current_rate_2_reg[10]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[11]),
        .O(\gmem_addr_3_reg_2159[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[10]_i_3 
       (.I0(current_rate_2_reg[9]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[10]),
        .O(\gmem_addr_3_reg_2159[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[10]_i_4 
       (.I0(current_rate_2_reg[8]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[9]),
        .O(\gmem_addr_3_reg_2159[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[10]_i_5 
       (.I0(current_rate_2_reg[7]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[8]),
        .O(\gmem_addr_3_reg_2159[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[14]_i_2 
       (.I0(current_rate_2_reg[14]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[15]),
        .O(\gmem_addr_3_reg_2159[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[14]_i_3 
       (.I0(current_rate_2_reg[13]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[14]),
        .O(\gmem_addr_3_reg_2159[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[14]_i_4 
       (.I0(current_rate_2_reg[12]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[13]),
        .O(\gmem_addr_3_reg_2159[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[14]_i_5 
       (.I0(current_rate_2_reg[11]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[12]),
        .O(\gmem_addr_3_reg_2159[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[18]_i_2 
       (.I0(current_rate_2_reg[18]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[19]),
        .O(\gmem_addr_3_reg_2159[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[18]_i_3 
       (.I0(current_rate_2_reg[17]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[18]),
        .O(\gmem_addr_3_reg_2159[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[18]_i_4 
       (.I0(current_rate_2_reg[16]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[17]),
        .O(\gmem_addr_3_reg_2159[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[18]_i_5 
       (.I0(current_rate_2_reg[15]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[16]),
        .O(\gmem_addr_3_reg_2159[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[22]_i_2 
       (.I0(current_rate_2_reg[22]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[23]),
        .O(\gmem_addr_3_reg_2159[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[22]_i_3 
       (.I0(current_rate_2_reg[21]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[22]),
        .O(\gmem_addr_3_reg_2159[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[22]_i_4 
       (.I0(current_rate_2_reg[20]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[21]),
        .O(\gmem_addr_3_reg_2159[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[22]_i_5 
       (.I0(current_rate_2_reg[19]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[20]),
        .O(\gmem_addr_3_reg_2159[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[26]_i_2 
       (.I0(current_rate_2_reg[26]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[27]),
        .O(\gmem_addr_3_reg_2159[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[26]_i_3 
       (.I0(current_rate_2_reg[25]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[26]),
        .O(\gmem_addr_3_reg_2159[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[26]_i_4 
       (.I0(current_rate_2_reg[24]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[25]),
        .O(\gmem_addr_3_reg_2159[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[26]_i_5 
       (.I0(current_rate_2_reg[23]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[24]),
        .O(\gmem_addr_3_reg_2159[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[2]_i_2 
       (.I0(current_rate_2_reg[2]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[3]),
        .O(\gmem_addr_3_reg_2159[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[2]_i_3 
       (.I0(current_rate_2_reg[1]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[2]),
        .O(\gmem_addr_3_reg_2159[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[2]_i_4 
       (.I0(current_rate_2_reg[0]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[1]),
        .O(\gmem_addr_3_reg_2159[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[30]_i_2 
       (.I0(current_rate_2_reg[30]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[31]),
        .O(\gmem_addr_3_reg_2159[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[30]_i_3 
       (.I0(current_rate_2_reg[29]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[30]),
        .O(\gmem_addr_3_reg_2159[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[30]_i_4 
       (.I0(current_rate_2_reg[28]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[29]),
        .O(\gmem_addr_3_reg_2159[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[30]_i_5 
       (.I0(current_rate_2_reg[27]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[28]),
        .O(\gmem_addr_3_reg_2159[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_2159[34]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[32]),
        .O(\gmem_addr_3_reg_2159[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[34]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[34]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[35]),
        .O(\gmem_addr_3_reg_2159[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[34]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[33]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[34]),
        .O(\gmem_addr_3_reg_2159[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[34]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[32]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[33]),
        .O(\gmem_addr_3_reg_2159[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[34]_i_6 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[32]),
        .I1(current_rate_2_reg[31]),
        .O(\gmem_addr_3_reg_2159[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[38]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[38]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[39]),
        .O(\gmem_addr_3_reg_2159[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[38]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[37]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[38]),
        .O(\gmem_addr_3_reg_2159[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[38]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[36]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[37]),
        .O(\gmem_addr_3_reg_2159[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[38]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[35]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[36]),
        .O(\gmem_addr_3_reg_2159[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[42]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[42]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[43]),
        .O(\gmem_addr_3_reg_2159[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[42]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[41]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[42]),
        .O(\gmem_addr_3_reg_2159[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[42]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[40]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[41]),
        .O(\gmem_addr_3_reg_2159[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[42]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[39]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[40]),
        .O(\gmem_addr_3_reg_2159[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[46]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[46]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[47]),
        .O(\gmem_addr_3_reg_2159[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[46]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[45]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[46]),
        .O(\gmem_addr_3_reg_2159[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[46]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[44]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[45]),
        .O(\gmem_addr_3_reg_2159[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[46]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[43]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[44]),
        .O(\gmem_addr_3_reg_2159[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[50]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[50]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[51]),
        .O(\gmem_addr_3_reg_2159[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[50]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[49]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[50]),
        .O(\gmem_addr_3_reg_2159[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[50]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[48]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[49]),
        .O(\gmem_addr_3_reg_2159[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[50]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[47]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[48]),
        .O(\gmem_addr_3_reg_2159[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[54]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[54]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[55]),
        .O(\gmem_addr_3_reg_2159[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[54]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[53]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[54]),
        .O(\gmem_addr_3_reg_2159[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[54]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[52]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[53]),
        .O(\gmem_addr_3_reg_2159[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[54]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[51]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[52]),
        .O(\gmem_addr_3_reg_2159[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[58]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[58]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[59]),
        .O(\gmem_addr_3_reg_2159[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[58]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[57]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[58]),
        .O(\gmem_addr_3_reg_2159[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[58]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[56]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[57]),
        .O(\gmem_addr_3_reg_2159[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[58]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[55]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[56]),
        .O(\gmem_addr_3_reg_2159[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_10 
       (.I0(current_factor_2_reg[8]),
        .I1(current_factor_2_reg[9]),
        .I2(current_factor_2_reg[10]),
        .I3(current_factor_2_reg[11]),
        .O(\gmem_addr_3_reg_2159[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_11 
       (.I0(\gmem_addr_3_reg_2159[62]_i_13_n_0 ),
        .I1(current_factor_2_reg[7]),
        .I2(current_factor_2_reg[6]),
        .I3(current_factor_2_reg[28]),
        .I4(current_factor_2_reg[29]),
        .I5(\gmem_addr_3_reg_2159[62]_i_14_n_0 ),
        .O(\gmem_addr_3_reg_2159[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_12 
       (.I0(current_factor_2_reg[1]),
        .I1(current_factor_2_reg[0]),
        .I2(current_factor_2_reg[2]),
        .I3(current_factor_2_reg[3]),
        .O(\gmem_addr_3_reg_2159[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_13 
       (.I0(current_factor_2_reg[16]),
        .I1(current_factor_2_reg[17]),
        .I2(current_factor_2_reg[19]),
        .I3(current_factor_2_reg[18]),
        .O(\gmem_addr_3_reg_2159[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_14 
       (.I0(current_factor_2_reg[24]),
        .I1(current_factor_2_reg[25]),
        .I2(current_factor_2_reg[12]),
        .I3(current_factor_2_reg[13]),
        .I4(\gmem_addr_3_reg_2159[62]_i_15_n_0 ),
        .O(\gmem_addr_3_reg_2159[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_15 
       (.I0(current_factor_2_reg[4]),
        .I1(current_factor_2_reg[5]),
        .I2(current_factor_2_reg[20]),
        .I3(current_factor_2_reg[21]),
        .O(\gmem_addr_3_reg_2159[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_3_reg_2159[62]_i_3 
       (.I0(\gmem_addr_3_reg_2159[62]_i_8_n_0 ),
        .I1(\gmem_addr_3_reg_2159[62]_i_9_n_0 ),
        .I2(current_factor_2_reg[15]),
        .I3(current_factor_2_reg[14]),
        .I4(\gmem_addr_3_reg_2159[62]_i_10_n_0 ),
        .I5(\gmem_addr_3_reg_2159[62]_i_11_n_0 ),
        .O(icmp_ln59_3_fu_1055_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[62]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[62]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[63]),
        .O(\gmem_addr_3_reg_2159[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[62]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[61]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[62]),
        .O(\gmem_addr_3_reg_2159[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[62]_i_6 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[60]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[61]),
        .O(\gmem_addr_3_reg_2159[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_2159[62]_i_7 
       (.I0(raw_data_real_1_o_mem_read_reg_2080[59]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[60]),
        .O(\gmem_addr_3_reg_2159[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_3_reg_2159[62]_i_8 
       (.I0(current_factor_2_reg[31]),
        .I1(current_factor_2_reg[30]),
        .I2(current_factor_2_reg[23]),
        .I3(current_factor_2_reg[22]),
        .I4(\gmem_addr_3_reg_2159[62]_i_12_n_0 ),
        .O(\gmem_addr_3_reg_2159[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_3_reg_2159[62]_i_9 
       (.I0(current_factor_2_reg[27]),
        .I1(current_factor_2_reg[26]),
        .O(\gmem_addr_3_reg_2159[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[6]_i_2 
       (.I0(current_rate_2_reg[6]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[7]),
        .O(\gmem_addr_3_reg_2159[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[6]_i_3 
       (.I0(current_rate_2_reg[5]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[6]),
        .O(\gmem_addr_3_reg_2159[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[6]_i_4 
       (.I0(current_rate_2_reg[4]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[5]),
        .O(\gmem_addr_3_reg_2159[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_2159[6]_i_5 
       (.I0(current_rate_2_reg[3]),
        .I1(raw_data_real_1_o_mem_read_reg_2080[4]),
        .O(\gmem_addr_3_reg_2159[6]_i_5_n_0 ));
  FDRE \gmem_addr_3_reg_2159_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[1]),
        .Q(gmem_addr_3_reg_2159[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[11]),
        .Q(gmem_addr_3_reg_2159[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[10]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[10]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[10]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[10]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[10:7]),
        .O(add_ln61_3_fu_1073_p2[11:8]),
        .S({\gmem_addr_3_reg_2159[10]_i_2_n_0 ,\gmem_addr_3_reg_2159[10]_i_3_n_0 ,\gmem_addr_3_reg_2159[10]_i_4_n_0 ,\gmem_addr_3_reg_2159[10]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[12]),
        .Q(gmem_addr_3_reg_2159[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[13]),
        .Q(gmem_addr_3_reg_2159[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[14]),
        .Q(gmem_addr_3_reg_2159[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[15]),
        .Q(gmem_addr_3_reg_2159[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[14]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[14]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[14]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[14]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[14:11]),
        .O(add_ln61_3_fu_1073_p2[15:12]),
        .S({\gmem_addr_3_reg_2159[14]_i_2_n_0 ,\gmem_addr_3_reg_2159[14]_i_3_n_0 ,\gmem_addr_3_reg_2159[14]_i_4_n_0 ,\gmem_addr_3_reg_2159[14]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[16]),
        .Q(gmem_addr_3_reg_2159[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[17]),
        .Q(gmem_addr_3_reg_2159[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[18]),
        .Q(gmem_addr_3_reg_2159[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[19]),
        .Q(gmem_addr_3_reg_2159[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[18]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[18]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[18]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[18]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[18:15]),
        .O(add_ln61_3_fu_1073_p2[19:16]),
        .S({\gmem_addr_3_reg_2159[18]_i_2_n_0 ,\gmem_addr_3_reg_2159[18]_i_3_n_0 ,\gmem_addr_3_reg_2159[18]_i_4_n_0 ,\gmem_addr_3_reg_2159[18]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[20]),
        .Q(gmem_addr_3_reg_2159[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[2]),
        .Q(gmem_addr_3_reg_2159[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[21]),
        .Q(gmem_addr_3_reg_2159[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[22]),
        .Q(gmem_addr_3_reg_2159[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[23]),
        .Q(gmem_addr_3_reg_2159[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[22]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[22]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[22]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[22]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[22:19]),
        .O(add_ln61_3_fu_1073_p2[23:20]),
        .S({\gmem_addr_3_reg_2159[22]_i_2_n_0 ,\gmem_addr_3_reg_2159[22]_i_3_n_0 ,\gmem_addr_3_reg_2159[22]_i_4_n_0 ,\gmem_addr_3_reg_2159[22]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[24]),
        .Q(gmem_addr_3_reg_2159[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[25]),
        .Q(gmem_addr_3_reg_2159[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[26]),
        .Q(gmem_addr_3_reg_2159[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[27]),
        .Q(gmem_addr_3_reg_2159[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[26]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[26]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[26]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[26]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[26:23]),
        .O(add_ln61_3_fu_1073_p2[27:24]),
        .S({\gmem_addr_3_reg_2159[26]_i_2_n_0 ,\gmem_addr_3_reg_2159[26]_i_3_n_0 ,\gmem_addr_3_reg_2159[26]_i_4_n_0 ,\gmem_addr_3_reg_2159[26]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[28]),
        .Q(gmem_addr_3_reg_2159[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[29]),
        .Q(gmem_addr_3_reg_2159[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[30]),
        .Q(gmem_addr_3_reg_2159[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[3]),
        .Q(gmem_addr_3_reg_2159[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_2159_reg[2]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[2]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[2]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_2_reg[2:0],1'b0}),
        .O({add_ln61_3_fu_1073_p2[3:1],\NLW_gmem_addr_3_reg_2159_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_3_reg_2159[2]_i_2_n_0 ,\gmem_addr_3_reg_2159[2]_i_3_n_0 ,\gmem_addr_3_reg_2159[2]_i_4_n_0 ,raw_data_real_1_o_mem_read_reg_2080[0]}));
  FDRE \gmem_addr_3_reg_2159_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[31]),
        .Q(gmem_addr_3_reg_2159[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[30]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[30]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[30]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[30]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[30:27]),
        .O(add_ln61_3_fu_1073_p2[31:28]),
        .S({\gmem_addr_3_reg_2159[30]_i_2_n_0 ,\gmem_addr_3_reg_2159[30]_i_3_n_0 ,\gmem_addr_3_reg_2159[30]_i_4_n_0 ,\gmem_addr_3_reg_2159[30]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[32]),
        .Q(gmem_addr_3_reg_2159[31]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[33]),
        .Q(gmem_addr_3_reg_2159[32]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[34]),
        .Q(gmem_addr_3_reg_2159[33]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[35]),
        .Q(gmem_addr_3_reg_2159[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[34]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[34]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[34]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[34]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_real_1_o_mem_read_reg_2080[34:32],\gmem_addr_3_reg_2159[34]_i_2_n_0 }),
        .O(add_ln61_3_fu_1073_p2[35:32]),
        .S({\gmem_addr_3_reg_2159[34]_i_3_n_0 ,\gmem_addr_3_reg_2159[34]_i_4_n_0 ,\gmem_addr_3_reg_2159[34]_i_5_n_0 ,\gmem_addr_3_reg_2159[34]_i_6_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[36]),
        .Q(gmem_addr_3_reg_2159[35]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[37]),
        .Q(gmem_addr_3_reg_2159[36]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[38]),
        .Q(gmem_addr_3_reg_2159[37]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[39]),
        .Q(gmem_addr_3_reg_2159[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[38]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[38]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[38]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[38]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[38:35]),
        .O(add_ln61_3_fu_1073_p2[39:36]),
        .S({\gmem_addr_3_reg_2159[38]_i_2_n_0 ,\gmem_addr_3_reg_2159[38]_i_3_n_0 ,\gmem_addr_3_reg_2159[38]_i_4_n_0 ,\gmem_addr_3_reg_2159[38]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[40]),
        .Q(gmem_addr_3_reg_2159[39]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[4]),
        .Q(gmem_addr_3_reg_2159[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[41]),
        .Q(gmem_addr_3_reg_2159[40]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[42]),
        .Q(gmem_addr_3_reg_2159[41]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[43]),
        .Q(gmem_addr_3_reg_2159[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[42]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[42]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[42]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[42]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[42:39]),
        .O(add_ln61_3_fu_1073_p2[43:40]),
        .S({\gmem_addr_3_reg_2159[42]_i_2_n_0 ,\gmem_addr_3_reg_2159[42]_i_3_n_0 ,\gmem_addr_3_reg_2159[42]_i_4_n_0 ,\gmem_addr_3_reg_2159[42]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[44]),
        .Q(gmem_addr_3_reg_2159[43]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[45]),
        .Q(gmem_addr_3_reg_2159[44]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[46]),
        .Q(gmem_addr_3_reg_2159[45]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[47]),
        .Q(gmem_addr_3_reg_2159[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[46]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[46]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[46]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[46]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[46:43]),
        .O(add_ln61_3_fu_1073_p2[47:44]),
        .S({\gmem_addr_3_reg_2159[46]_i_2_n_0 ,\gmem_addr_3_reg_2159[46]_i_3_n_0 ,\gmem_addr_3_reg_2159[46]_i_4_n_0 ,\gmem_addr_3_reg_2159[46]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[48]),
        .Q(gmem_addr_3_reg_2159[47]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[49]),
        .Q(gmem_addr_3_reg_2159[48]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[50]),
        .Q(gmem_addr_3_reg_2159[49]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[5]),
        .Q(gmem_addr_3_reg_2159[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[51]),
        .Q(gmem_addr_3_reg_2159[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[50]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[50]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[50]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[50]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[50:47]),
        .O(add_ln61_3_fu_1073_p2[51:48]),
        .S({\gmem_addr_3_reg_2159[50]_i_2_n_0 ,\gmem_addr_3_reg_2159[50]_i_3_n_0 ,\gmem_addr_3_reg_2159[50]_i_4_n_0 ,\gmem_addr_3_reg_2159[50]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[52]),
        .Q(gmem_addr_3_reg_2159[51]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[53]),
        .Q(gmem_addr_3_reg_2159[52]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[54]),
        .Q(gmem_addr_3_reg_2159[53]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[55]),
        .Q(gmem_addr_3_reg_2159[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[54]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[54]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[54]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[54]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[54:51]),
        .O(add_ln61_3_fu_1073_p2[55:52]),
        .S({\gmem_addr_3_reg_2159[54]_i_2_n_0 ,\gmem_addr_3_reg_2159[54]_i_3_n_0 ,\gmem_addr_3_reg_2159[54]_i_4_n_0 ,\gmem_addr_3_reg_2159[54]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[56]),
        .Q(gmem_addr_3_reg_2159[55]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[57]),
        .Q(gmem_addr_3_reg_2159[56]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[58]),
        .Q(gmem_addr_3_reg_2159[57]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[59]),
        .Q(gmem_addr_3_reg_2159[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[58]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[58]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[58]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[58]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2080[58:55]),
        .O(add_ln61_3_fu_1073_p2[59:56]),
        .S({\gmem_addr_3_reg_2159[58]_i_2_n_0 ,\gmem_addr_3_reg_2159[58]_i_3_n_0 ,\gmem_addr_3_reg_2159[58]_i_4_n_0 ,\gmem_addr_3_reg_2159[58]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[60]),
        .Q(gmem_addr_3_reg_2159[59]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[6]),
        .Q(gmem_addr_3_reg_2159[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[61]),
        .Q(gmem_addr_3_reg_2159[60]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[62]),
        .Q(gmem_addr_3_reg_2159[61]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[63]),
        .Q(gmem_addr_3_reg_2159[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[62]_i_2 
       (.CI(\gmem_addr_3_reg_2159_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_2159_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_3_reg_2159_reg[62]_i_2_n_1 ,\gmem_addr_3_reg_2159_reg[62]_i_2_n_2 ,\gmem_addr_3_reg_2159_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,raw_data_real_1_o_mem_read_reg_2080[61:59]}),
        .O(add_ln61_3_fu_1073_p2[63:60]),
        .S({\gmem_addr_3_reg_2159[62]_i_4_n_0 ,\gmem_addr_3_reg_2159[62]_i_5_n_0 ,\gmem_addr_3_reg_2159[62]_i_6_n_0 ,\gmem_addr_3_reg_2159[62]_i_7_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[7]),
        .Q(gmem_addr_3_reg_2159[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_2159_reg[6]_i_1 
       (.CI(\gmem_addr_3_reg_2159_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_2159_reg[6]_i_1_n_0 ,\gmem_addr_3_reg_2159_reg[6]_i_1_n_1 ,\gmem_addr_3_reg_2159_reg[6]_i_1_n_2 ,\gmem_addr_3_reg_2159_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[6:3]),
        .O(add_ln61_3_fu_1073_p2[7:4]),
        .S({\gmem_addr_3_reg_2159[6]_i_2_n_0 ,\gmem_addr_3_reg_2159[6]_i_3_n_0 ,\gmem_addr_3_reg_2159[6]_i_4_n_0 ,\gmem_addr_3_reg_2159[6]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_2159_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[8]),
        .Q(gmem_addr_3_reg_2159[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[9]),
        .Q(gmem_addr_3_reg_2159[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_2159_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_3_reg_21590),
        .D(add_ln61_3_fu_1073_p2[10]),
        .Q(gmem_addr_3_reg_2159[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[10]_i_2 
       (.I0(current_rate_4_reg[10]),
        .I1(std_R_o_mem_read_reg_2075[11]),
        .O(\gmem_addr_4_reg_2176[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[10]_i_3 
       (.I0(current_rate_4_reg[9]),
        .I1(std_R_o_mem_read_reg_2075[10]),
        .O(\gmem_addr_4_reg_2176[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[10]_i_4 
       (.I0(current_rate_4_reg[8]),
        .I1(std_R_o_mem_read_reg_2075[9]),
        .O(\gmem_addr_4_reg_2176[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[10]_i_5 
       (.I0(current_rate_4_reg[7]),
        .I1(std_R_o_mem_read_reg_2075[8]),
        .O(\gmem_addr_4_reg_2176[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[14]_i_2 
       (.I0(current_rate_4_reg[14]),
        .I1(std_R_o_mem_read_reg_2075[15]),
        .O(\gmem_addr_4_reg_2176[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[14]_i_3 
       (.I0(current_rate_4_reg[13]),
        .I1(std_R_o_mem_read_reg_2075[14]),
        .O(\gmem_addr_4_reg_2176[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[14]_i_4 
       (.I0(current_rate_4_reg[12]),
        .I1(std_R_o_mem_read_reg_2075[13]),
        .O(\gmem_addr_4_reg_2176[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[14]_i_5 
       (.I0(current_rate_4_reg[11]),
        .I1(std_R_o_mem_read_reg_2075[12]),
        .O(\gmem_addr_4_reg_2176[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[18]_i_2 
       (.I0(current_rate_4_reg[18]),
        .I1(std_R_o_mem_read_reg_2075[19]),
        .O(\gmem_addr_4_reg_2176[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[18]_i_3 
       (.I0(current_rate_4_reg[17]),
        .I1(std_R_o_mem_read_reg_2075[18]),
        .O(\gmem_addr_4_reg_2176[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[18]_i_4 
       (.I0(current_rate_4_reg[16]),
        .I1(std_R_o_mem_read_reg_2075[17]),
        .O(\gmem_addr_4_reg_2176[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[18]_i_5 
       (.I0(current_rate_4_reg[15]),
        .I1(std_R_o_mem_read_reg_2075[16]),
        .O(\gmem_addr_4_reg_2176[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[22]_i_2 
       (.I0(current_rate_4_reg[22]),
        .I1(std_R_o_mem_read_reg_2075[23]),
        .O(\gmem_addr_4_reg_2176[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[22]_i_3 
       (.I0(current_rate_4_reg[21]),
        .I1(std_R_o_mem_read_reg_2075[22]),
        .O(\gmem_addr_4_reg_2176[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[22]_i_4 
       (.I0(current_rate_4_reg[20]),
        .I1(std_R_o_mem_read_reg_2075[21]),
        .O(\gmem_addr_4_reg_2176[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[22]_i_5 
       (.I0(current_rate_4_reg[19]),
        .I1(std_R_o_mem_read_reg_2075[20]),
        .O(\gmem_addr_4_reg_2176[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[26]_i_2 
       (.I0(current_rate_4_reg[26]),
        .I1(std_R_o_mem_read_reg_2075[27]),
        .O(\gmem_addr_4_reg_2176[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[26]_i_3 
       (.I0(current_rate_4_reg[25]),
        .I1(std_R_o_mem_read_reg_2075[26]),
        .O(\gmem_addr_4_reg_2176[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[26]_i_4 
       (.I0(current_rate_4_reg[24]),
        .I1(std_R_o_mem_read_reg_2075[25]),
        .O(\gmem_addr_4_reg_2176[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[26]_i_5 
       (.I0(current_rate_4_reg[23]),
        .I1(std_R_o_mem_read_reg_2075[24]),
        .O(\gmem_addr_4_reg_2176[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[2]_i_2 
       (.I0(current_rate_4_reg[2]),
        .I1(std_R_o_mem_read_reg_2075[3]),
        .O(\gmem_addr_4_reg_2176[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[2]_i_3 
       (.I0(current_rate_4_reg[1]),
        .I1(std_R_o_mem_read_reg_2075[2]),
        .O(\gmem_addr_4_reg_2176[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[2]_i_4 
       (.I0(current_rate_4_reg[0]),
        .I1(std_R_o_mem_read_reg_2075[1]),
        .O(\gmem_addr_4_reg_2176[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[30]_i_2 
       (.I0(current_rate_4_reg[30]),
        .I1(std_R_o_mem_read_reg_2075[31]),
        .O(\gmem_addr_4_reg_2176[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[30]_i_3 
       (.I0(current_rate_4_reg[29]),
        .I1(std_R_o_mem_read_reg_2075[30]),
        .O(\gmem_addr_4_reg_2176[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[30]_i_4 
       (.I0(current_rate_4_reg[28]),
        .I1(std_R_o_mem_read_reg_2075[29]),
        .O(\gmem_addr_4_reg_2176[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[30]_i_5 
       (.I0(current_rate_4_reg[27]),
        .I1(std_R_o_mem_read_reg_2075[28]),
        .O(\gmem_addr_4_reg_2176[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_2176[34]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[32]),
        .O(\gmem_addr_4_reg_2176[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[34]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[34]),
        .I1(std_R_o_mem_read_reg_2075[35]),
        .O(\gmem_addr_4_reg_2176[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[34]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[33]),
        .I1(std_R_o_mem_read_reg_2075[34]),
        .O(\gmem_addr_4_reg_2176[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[34]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[32]),
        .I1(std_R_o_mem_read_reg_2075[33]),
        .O(\gmem_addr_4_reg_2176[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[34]_i_6 
       (.I0(std_R_o_mem_read_reg_2075[32]),
        .I1(current_rate_4_reg[31]),
        .O(\gmem_addr_4_reg_2176[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[38]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[38]),
        .I1(std_R_o_mem_read_reg_2075[39]),
        .O(\gmem_addr_4_reg_2176[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[38]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[37]),
        .I1(std_R_o_mem_read_reg_2075[38]),
        .O(\gmem_addr_4_reg_2176[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[38]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[36]),
        .I1(std_R_o_mem_read_reg_2075[37]),
        .O(\gmem_addr_4_reg_2176[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[38]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[35]),
        .I1(std_R_o_mem_read_reg_2075[36]),
        .O(\gmem_addr_4_reg_2176[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[42]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[42]),
        .I1(std_R_o_mem_read_reg_2075[43]),
        .O(\gmem_addr_4_reg_2176[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[42]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[41]),
        .I1(std_R_o_mem_read_reg_2075[42]),
        .O(\gmem_addr_4_reg_2176[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[42]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[40]),
        .I1(std_R_o_mem_read_reg_2075[41]),
        .O(\gmem_addr_4_reg_2176[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[42]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[39]),
        .I1(std_R_o_mem_read_reg_2075[40]),
        .O(\gmem_addr_4_reg_2176[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[46]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[46]),
        .I1(std_R_o_mem_read_reg_2075[47]),
        .O(\gmem_addr_4_reg_2176[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[46]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[45]),
        .I1(std_R_o_mem_read_reg_2075[46]),
        .O(\gmem_addr_4_reg_2176[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[46]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[44]),
        .I1(std_R_o_mem_read_reg_2075[45]),
        .O(\gmem_addr_4_reg_2176[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[46]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[43]),
        .I1(std_R_o_mem_read_reg_2075[44]),
        .O(\gmem_addr_4_reg_2176[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[50]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[50]),
        .I1(std_R_o_mem_read_reg_2075[51]),
        .O(\gmem_addr_4_reg_2176[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[50]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[49]),
        .I1(std_R_o_mem_read_reg_2075[50]),
        .O(\gmem_addr_4_reg_2176[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[50]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[48]),
        .I1(std_R_o_mem_read_reg_2075[49]),
        .O(\gmem_addr_4_reg_2176[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[50]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[47]),
        .I1(std_R_o_mem_read_reg_2075[48]),
        .O(\gmem_addr_4_reg_2176[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[54]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[54]),
        .I1(std_R_o_mem_read_reg_2075[55]),
        .O(\gmem_addr_4_reg_2176[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[54]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[53]),
        .I1(std_R_o_mem_read_reg_2075[54]),
        .O(\gmem_addr_4_reg_2176[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[54]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[52]),
        .I1(std_R_o_mem_read_reg_2075[53]),
        .O(\gmem_addr_4_reg_2176[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[54]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[51]),
        .I1(std_R_o_mem_read_reg_2075[52]),
        .O(\gmem_addr_4_reg_2176[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[58]_i_2 
       (.I0(std_R_o_mem_read_reg_2075[58]),
        .I1(std_R_o_mem_read_reg_2075[59]),
        .O(\gmem_addr_4_reg_2176[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[58]_i_3 
       (.I0(std_R_o_mem_read_reg_2075[57]),
        .I1(std_R_o_mem_read_reg_2075[58]),
        .O(\gmem_addr_4_reg_2176[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[58]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[56]),
        .I1(std_R_o_mem_read_reg_2075[57]),
        .O(\gmem_addr_4_reg_2176[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[58]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[55]),
        .I1(std_R_o_mem_read_reg_2075[56]),
        .O(\gmem_addr_4_reg_2176[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_10 
       (.I0(current_factor_4_reg[8]),
        .I1(current_factor_4_reg[9]),
        .I2(current_factor_4_reg[10]),
        .I3(current_factor_4_reg[11]),
        .O(\gmem_addr_4_reg_2176[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_11 
       (.I0(\gmem_addr_4_reg_2176[62]_i_13_n_0 ),
        .I1(current_factor_4_reg[7]),
        .I2(current_factor_4_reg[6]),
        .I3(current_factor_4_reg[28]),
        .I4(current_factor_4_reg[29]),
        .I5(\gmem_addr_4_reg_2176[62]_i_14_n_0 ),
        .O(\gmem_addr_4_reg_2176[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_12 
       (.I0(current_factor_4_reg[1]),
        .I1(current_factor_4_reg[0]),
        .I2(current_factor_4_reg[2]),
        .I3(current_factor_4_reg[3]),
        .O(\gmem_addr_4_reg_2176[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_13 
       (.I0(current_factor_4_reg[16]),
        .I1(current_factor_4_reg[17]),
        .I2(current_factor_4_reg[19]),
        .I3(current_factor_4_reg[18]),
        .O(\gmem_addr_4_reg_2176[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_14 
       (.I0(current_factor_4_reg[24]),
        .I1(current_factor_4_reg[25]),
        .I2(current_factor_4_reg[12]),
        .I3(current_factor_4_reg[13]),
        .I4(\gmem_addr_4_reg_2176[62]_i_15_n_0 ),
        .O(\gmem_addr_4_reg_2176[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_15 
       (.I0(current_factor_4_reg[4]),
        .I1(current_factor_4_reg[5]),
        .I2(current_factor_4_reg[20]),
        .I3(current_factor_4_reg[21]),
        .O(\gmem_addr_4_reg_2176[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_4_reg_2176[62]_i_3 
       (.I0(\gmem_addr_4_reg_2176[62]_i_8_n_0 ),
        .I1(\gmem_addr_4_reg_2176[62]_i_9_n_0 ),
        .I2(current_factor_4_reg[15]),
        .I3(current_factor_4_reg[14]),
        .I4(\gmem_addr_4_reg_2176[62]_i_10_n_0 ),
        .I5(\gmem_addr_4_reg_2176[62]_i_11_n_0 ),
        .O(icmp_ln59_4_fu_1160_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[62]_i_4 
       (.I0(std_R_o_mem_read_reg_2075[62]),
        .I1(std_R_o_mem_read_reg_2075[63]),
        .O(\gmem_addr_4_reg_2176[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[62]_i_5 
       (.I0(std_R_o_mem_read_reg_2075[61]),
        .I1(std_R_o_mem_read_reg_2075[62]),
        .O(\gmem_addr_4_reg_2176[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[62]_i_6 
       (.I0(std_R_o_mem_read_reg_2075[60]),
        .I1(std_R_o_mem_read_reg_2075[61]),
        .O(\gmem_addr_4_reg_2176[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_2176[62]_i_7 
       (.I0(std_R_o_mem_read_reg_2075[59]),
        .I1(std_R_o_mem_read_reg_2075[60]),
        .O(\gmem_addr_4_reg_2176[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_4_reg_2176[62]_i_8 
       (.I0(current_factor_4_reg[31]),
        .I1(current_factor_4_reg[30]),
        .I2(current_factor_4_reg[23]),
        .I3(current_factor_4_reg[22]),
        .I4(\gmem_addr_4_reg_2176[62]_i_12_n_0 ),
        .O(\gmem_addr_4_reg_2176[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_4_reg_2176[62]_i_9 
       (.I0(current_factor_4_reg[27]),
        .I1(current_factor_4_reg[26]),
        .O(\gmem_addr_4_reg_2176[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[6]_i_2 
       (.I0(current_rate_4_reg[6]),
        .I1(std_R_o_mem_read_reg_2075[7]),
        .O(\gmem_addr_4_reg_2176[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[6]_i_3 
       (.I0(current_rate_4_reg[5]),
        .I1(std_R_o_mem_read_reg_2075[6]),
        .O(\gmem_addr_4_reg_2176[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[6]_i_4 
       (.I0(current_rate_4_reg[4]),
        .I1(std_R_o_mem_read_reg_2075[5]),
        .O(\gmem_addr_4_reg_2176[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_2176[6]_i_5 
       (.I0(current_rate_4_reg[3]),
        .I1(std_R_o_mem_read_reg_2075[4]),
        .O(\gmem_addr_4_reg_2176[6]_i_5_n_0 ));
  FDRE \gmem_addr_4_reg_2176_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[1]),
        .Q(gmem_addr_4_reg_2176[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[11]),
        .Q(gmem_addr_4_reg_2176[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[10]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[10]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[10]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[10]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[10:7]),
        .O(add_ln61_4_fu_1178_p2[11:8]),
        .S({\gmem_addr_4_reg_2176[10]_i_2_n_0 ,\gmem_addr_4_reg_2176[10]_i_3_n_0 ,\gmem_addr_4_reg_2176[10]_i_4_n_0 ,\gmem_addr_4_reg_2176[10]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[12]),
        .Q(gmem_addr_4_reg_2176[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[13]),
        .Q(gmem_addr_4_reg_2176[12]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[14]),
        .Q(gmem_addr_4_reg_2176[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[15]),
        .Q(gmem_addr_4_reg_2176[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[14]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[14]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[14]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[14]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[14:11]),
        .O(add_ln61_4_fu_1178_p2[15:12]),
        .S({\gmem_addr_4_reg_2176[14]_i_2_n_0 ,\gmem_addr_4_reg_2176[14]_i_3_n_0 ,\gmem_addr_4_reg_2176[14]_i_4_n_0 ,\gmem_addr_4_reg_2176[14]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[16]),
        .Q(gmem_addr_4_reg_2176[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[17]),
        .Q(gmem_addr_4_reg_2176[16]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[18]),
        .Q(gmem_addr_4_reg_2176[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[19]),
        .Q(gmem_addr_4_reg_2176[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[18]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[18]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[18]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[18]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[18:15]),
        .O(add_ln61_4_fu_1178_p2[19:16]),
        .S({\gmem_addr_4_reg_2176[18]_i_2_n_0 ,\gmem_addr_4_reg_2176[18]_i_3_n_0 ,\gmem_addr_4_reg_2176[18]_i_4_n_0 ,\gmem_addr_4_reg_2176[18]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[20]),
        .Q(gmem_addr_4_reg_2176[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[2]),
        .Q(gmem_addr_4_reg_2176[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[21]),
        .Q(gmem_addr_4_reg_2176[20]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[22]),
        .Q(gmem_addr_4_reg_2176[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[23]),
        .Q(gmem_addr_4_reg_2176[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[22]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[22]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[22]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[22]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[22:19]),
        .O(add_ln61_4_fu_1178_p2[23:20]),
        .S({\gmem_addr_4_reg_2176[22]_i_2_n_0 ,\gmem_addr_4_reg_2176[22]_i_3_n_0 ,\gmem_addr_4_reg_2176[22]_i_4_n_0 ,\gmem_addr_4_reg_2176[22]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[24]),
        .Q(gmem_addr_4_reg_2176[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[25]),
        .Q(gmem_addr_4_reg_2176[24]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[26]),
        .Q(gmem_addr_4_reg_2176[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[27]),
        .Q(gmem_addr_4_reg_2176[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[26]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[26]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[26]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[26]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[26:23]),
        .O(add_ln61_4_fu_1178_p2[27:24]),
        .S({\gmem_addr_4_reg_2176[26]_i_2_n_0 ,\gmem_addr_4_reg_2176[26]_i_3_n_0 ,\gmem_addr_4_reg_2176[26]_i_4_n_0 ,\gmem_addr_4_reg_2176[26]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[28]),
        .Q(gmem_addr_4_reg_2176[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[29]),
        .Q(gmem_addr_4_reg_2176[28]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[30]),
        .Q(gmem_addr_4_reg_2176[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[3]),
        .Q(gmem_addr_4_reg_2176[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_2176_reg[2]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[2]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[2]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_4_reg[2:0],1'b0}),
        .O({add_ln61_4_fu_1178_p2[3:1],\NLW_gmem_addr_4_reg_2176_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_4_reg_2176[2]_i_2_n_0 ,\gmem_addr_4_reg_2176[2]_i_3_n_0 ,\gmem_addr_4_reg_2176[2]_i_4_n_0 ,std_R_o_mem_read_reg_2075[0]}));
  FDRE \gmem_addr_4_reg_2176_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[31]),
        .Q(gmem_addr_4_reg_2176[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[30]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[30]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[30]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[30]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[30:27]),
        .O(add_ln61_4_fu_1178_p2[31:28]),
        .S({\gmem_addr_4_reg_2176[30]_i_2_n_0 ,\gmem_addr_4_reg_2176[30]_i_3_n_0 ,\gmem_addr_4_reg_2176[30]_i_4_n_0 ,\gmem_addr_4_reg_2176[30]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[32]),
        .Q(gmem_addr_4_reg_2176[31]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[33]),
        .Q(gmem_addr_4_reg_2176[32]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[34]),
        .Q(gmem_addr_4_reg_2176[33]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[35]),
        .Q(gmem_addr_4_reg_2176[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[34]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[34]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[34]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[34]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({std_R_o_mem_read_reg_2075[34:32],\gmem_addr_4_reg_2176[34]_i_2_n_0 }),
        .O(add_ln61_4_fu_1178_p2[35:32]),
        .S({\gmem_addr_4_reg_2176[34]_i_3_n_0 ,\gmem_addr_4_reg_2176[34]_i_4_n_0 ,\gmem_addr_4_reg_2176[34]_i_5_n_0 ,\gmem_addr_4_reg_2176[34]_i_6_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[36]),
        .Q(gmem_addr_4_reg_2176[35]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[37]),
        .Q(gmem_addr_4_reg_2176[36]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[38]),
        .Q(gmem_addr_4_reg_2176[37]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[39]),
        .Q(gmem_addr_4_reg_2176[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[38]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[38]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[38]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[38]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[38:35]),
        .O(add_ln61_4_fu_1178_p2[39:36]),
        .S({\gmem_addr_4_reg_2176[38]_i_2_n_0 ,\gmem_addr_4_reg_2176[38]_i_3_n_0 ,\gmem_addr_4_reg_2176[38]_i_4_n_0 ,\gmem_addr_4_reg_2176[38]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[40]),
        .Q(gmem_addr_4_reg_2176[39]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[4]),
        .Q(gmem_addr_4_reg_2176[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[41]),
        .Q(gmem_addr_4_reg_2176[40]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[42]),
        .Q(gmem_addr_4_reg_2176[41]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[43]),
        .Q(gmem_addr_4_reg_2176[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[42]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[42]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[42]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[42]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[42:39]),
        .O(add_ln61_4_fu_1178_p2[43:40]),
        .S({\gmem_addr_4_reg_2176[42]_i_2_n_0 ,\gmem_addr_4_reg_2176[42]_i_3_n_0 ,\gmem_addr_4_reg_2176[42]_i_4_n_0 ,\gmem_addr_4_reg_2176[42]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[44]),
        .Q(gmem_addr_4_reg_2176[43]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[45]),
        .Q(gmem_addr_4_reg_2176[44]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[46]),
        .Q(gmem_addr_4_reg_2176[45]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[47]),
        .Q(gmem_addr_4_reg_2176[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[46]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[46]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[46]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[46]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[46:43]),
        .O(add_ln61_4_fu_1178_p2[47:44]),
        .S({\gmem_addr_4_reg_2176[46]_i_2_n_0 ,\gmem_addr_4_reg_2176[46]_i_3_n_0 ,\gmem_addr_4_reg_2176[46]_i_4_n_0 ,\gmem_addr_4_reg_2176[46]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[48]),
        .Q(gmem_addr_4_reg_2176[47]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[49]),
        .Q(gmem_addr_4_reg_2176[48]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[50]),
        .Q(gmem_addr_4_reg_2176[49]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[5]),
        .Q(gmem_addr_4_reg_2176[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[51]),
        .Q(gmem_addr_4_reg_2176[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[50]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[50]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[50]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[50]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[50:47]),
        .O(add_ln61_4_fu_1178_p2[51:48]),
        .S({\gmem_addr_4_reg_2176[50]_i_2_n_0 ,\gmem_addr_4_reg_2176[50]_i_3_n_0 ,\gmem_addr_4_reg_2176[50]_i_4_n_0 ,\gmem_addr_4_reg_2176[50]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[52]),
        .Q(gmem_addr_4_reg_2176[51]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[53]),
        .Q(gmem_addr_4_reg_2176[52]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[54]),
        .Q(gmem_addr_4_reg_2176[53]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[55]),
        .Q(gmem_addr_4_reg_2176[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[54]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[54]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[54]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[54]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[54:51]),
        .O(add_ln61_4_fu_1178_p2[55:52]),
        .S({\gmem_addr_4_reg_2176[54]_i_2_n_0 ,\gmem_addr_4_reg_2176[54]_i_3_n_0 ,\gmem_addr_4_reg_2176[54]_i_4_n_0 ,\gmem_addr_4_reg_2176[54]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[56]),
        .Q(gmem_addr_4_reg_2176[55]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[57]),
        .Q(gmem_addr_4_reg_2176[56]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[58]),
        .Q(gmem_addr_4_reg_2176[57]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[59]),
        .Q(gmem_addr_4_reg_2176[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[58]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[58]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[58]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[58]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2075[58:55]),
        .O(add_ln61_4_fu_1178_p2[59:56]),
        .S({\gmem_addr_4_reg_2176[58]_i_2_n_0 ,\gmem_addr_4_reg_2176[58]_i_3_n_0 ,\gmem_addr_4_reg_2176[58]_i_4_n_0 ,\gmem_addr_4_reg_2176[58]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[60]),
        .Q(gmem_addr_4_reg_2176[59]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[6]),
        .Q(gmem_addr_4_reg_2176[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[61]),
        .Q(gmem_addr_4_reg_2176[60]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[62]),
        .Q(gmem_addr_4_reg_2176[61]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[63]),
        .Q(gmem_addr_4_reg_2176[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[62]_i_2 
       (.CI(\gmem_addr_4_reg_2176_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_4_reg_2176_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_4_reg_2176_reg[62]_i_2_n_1 ,\gmem_addr_4_reg_2176_reg[62]_i_2_n_2 ,\gmem_addr_4_reg_2176_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,std_R_o_mem_read_reg_2075[61:59]}),
        .O(add_ln61_4_fu_1178_p2[63:60]),
        .S({\gmem_addr_4_reg_2176[62]_i_4_n_0 ,\gmem_addr_4_reg_2176[62]_i_5_n_0 ,\gmem_addr_4_reg_2176[62]_i_6_n_0 ,\gmem_addr_4_reg_2176[62]_i_7_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[7]),
        .Q(gmem_addr_4_reg_2176[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_2176_reg[6]_i_1 
       (.CI(\gmem_addr_4_reg_2176_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_2176_reg[6]_i_1_n_0 ,\gmem_addr_4_reg_2176_reg[6]_i_1_n_1 ,\gmem_addr_4_reg_2176_reg[6]_i_1_n_2 ,\gmem_addr_4_reg_2176_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[6:3]),
        .O(add_ln61_4_fu_1178_p2[7:4]),
        .S({\gmem_addr_4_reg_2176[6]_i_2_n_0 ,\gmem_addr_4_reg_2176[6]_i_3_n_0 ,\gmem_addr_4_reg_2176[6]_i_4_n_0 ,\gmem_addr_4_reg_2176[6]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_2176_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[8]),
        .Q(gmem_addr_4_reg_2176[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[9]),
        .Q(gmem_addr_4_reg_2176[8]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_2176_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_4_reg_21760),
        .D(add_ln61_4_fu_1178_p2[10]),
        .Q(gmem_addr_4_reg_2176[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[10]_i_2 
       (.I0(current_rate_3_reg[10]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[11]),
        .O(\gmem_addr_5_reg_2193[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[10]_i_3 
       (.I0(current_rate_3_reg[9]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[10]),
        .O(\gmem_addr_5_reg_2193[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[10]_i_4 
       (.I0(current_rate_3_reg[8]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[9]),
        .O(\gmem_addr_5_reg_2193[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[10]_i_5 
       (.I0(current_rate_3_reg[7]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[8]),
        .O(\gmem_addr_5_reg_2193[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[14]_i_2 
       (.I0(current_rate_3_reg[14]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[15]),
        .O(\gmem_addr_5_reg_2193[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[14]_i_3 
       (.I0(current_rate_3_reg[13]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[14]),
        .O(\gmem_addr_5_reg_2193[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[14]_i_4 
       (.I0(current_rate_3_reg[12]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[13]),
        .O(\gmem_addr_5_reg_2193[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[14]_i_5 
       (.I0(current_rate_3_reg[11]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[12]),
        .O(\gmem_addr_5_reg_2193[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[18]_i_2 
       (.I0(current_rate_3_reg[18]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[19]),
        .O(\gmem_addr_5_reg_2193[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[18]_i_3 
       (.I0(current_rate_3_reg[17]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[18]),
        .O(\gmem_addr_5_reg_2193[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[18]_i_4 
       (.I0(current_rate_3_reg[16]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[17]),
        .O(\gmem_addr_5_reg_2193[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[18]_i_5 
       (.I0(current_rate_3_reg[15]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[16]),
        .O(\gmem_addr_5_reg_2193[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[22]_i_2 
       (.I0(current_rate_3_reg[22]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[23]),
        .O(\gmem_addr_5_reg_2193[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[22]_i_3 
       (.I0(current_rate_3_reg[21]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[22]),
        .O(\gmem_addr_5_reg_2193[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[22]_i_4 
       (.I0(current_rate_3_reg[20]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[21]),
        .O(\gmem_addr_5_reg_2193[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[22]_i_5 
       (.I0(current_rate_3_reg[19]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[20]),
        .O(\gmem_addr_5_reg_2193[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[26]_i_2 
       (.I0(current_rate_3_reg[26]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[27]),
        .O(\gmem_addr_5_reg_2193[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[26]_i_3 
       (.I0(current_rate_3_reg[25]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[26]),
        .O(\gmem_addr_5_reg_2193[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[26]_i_4 
       (.I0(current_rate_3_reg[24]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[25]),
        .O(\gmem_addr_5_reg_2193[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[26]_i_5 
       (.I0(current_rate_3_reg[23]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[24]),
        .O(\gmem_addr_5_reg_2193[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[2]_i_2 
       (.I0(current_rate_3_reg[2]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[3]),
        .O(\gmem_addr_5_reg_2193[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[2]_i_3 
       (.I0(current_rate_3_reg[1]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[2]),
        .O(\gmem_addr_5_reg_2193[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[2]_i_4 
       (.I0(current_rate_3_reg[0]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[1]),
        .O(\gmem_addr_5_reg_2193[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[30]_i_2 
       (.I0(current_rate_3_reg[30]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[31]),
        .O(\gmem_addr_5_reg_2193[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[30]_i_3 
       (.I0(current_rate_3_reg[29]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[30]),
        .O(\gmem_addr_5_reg_2193[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[30]_i_4 
       (.I0(current_rate_3_reg[28]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[29]),
        .O(\gmem_addr_5_reg_2193[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[30]_i_5 
       (.I0(current_rate_3_reg[27]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[28]),
        .O(\gmem_addr_5_reg_2193[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_5_reg_2193[34]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[32]),
        .O(\gmem_addr_5_reg_2193[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[34]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[34]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[35]),
        .O(\gmem_addr_5_reg_2193[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[34]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[33]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[34]),
        .O(\gmem_addr_5_reg_2193[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[34]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[32]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[33]),
        .O(\gmem_addr_5_reg_2193[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[34]_i_6 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[32]),
        .I1(current_rate_3_reg[31]),
        .O(\gmem_addr_5_reg_2193[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[38]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[38]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[39]),
        .O(\gmem_addr_5_reg_2193[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[38]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[37]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[38]),
        .O(\gmem_addr_5_reg_2193[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[38]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[36]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[37]),
        .O(\gmem_addr_5_reg_2193[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[38]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[35]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[36]),
        .O(\gmem_addr_5_reg_2193[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[42]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[42]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[43]),
        .O(\gmem_addr_5_reg_2193[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[42]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[41]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[42]),
        .O(\gmem_addr_5_reg_2193[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[42]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[40]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[41]),
        .O(\gmem_addr_5_reg_2193[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[42]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[39]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[40]),
        .O(\gmem_addr_5_reg_2193[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[46]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[46]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[47]),
        .O(\gmem_addr_5_reg_2193[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[46]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[45]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[46]),
        .O(\gmem_addr_5_reg_2193[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[46]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[44]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[45]),
        .O(\gmem_addr_5_reg_2193[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[46]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[43]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[44]),
        .O(\gmem_addr_5_reg_2193[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[50]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[50]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[51]),
        .O(\gmem_addr_5_reg_2193[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[50]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[49]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[50]),
        .O(\gmem_addr_5_reg_2193[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[50]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[48]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[49]),
        .O(\gmem_addr_5_reg_2193[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[50]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[47]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[48]),
        .O(\gmem_addr_5_reg_2193[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[54]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[54]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[55]),
        .O(\gmem_addr_5_reg_2193[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[54]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[53]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[54]),
        .O(\gmem_addr_5_reg_2193[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[54]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[52]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[53]),
        .O(\gmem_addr_5_reg_2193[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[54]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[51]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[52]),
        .O(\gmem_addr_5_reg_2193[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[58]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[58]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[59]),
        .O(\gmem_addr_5_reg_2193[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[58]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[57]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[58]),
        .O(\gmem_addr_5_reg_2193[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[58]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[56]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[57]),
        .O(\gmem_addr_5_reg_2193[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[58]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[55]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[56]),
        .O(\gmem_addr_5_reg_2193[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_10 
       (.I0(current_factor_3_reg[8]),
        .I1(current_factor_3_reg[9]),
        .I2(current_factor_3_reg[10]),
        .I3(current_factor_3_reg[11]),
        .O(\gmem_addr_5_reg_2193[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_11 
       (.I0(\gmem_addr_5_reg_2193[62]_i_13_n_0 ),
        .I1(current_factor_3_reg[7]),
        .I2(current_factor_3_reg[6]),
        .I3(current_factor_3_reg[28]),
        .I4(current_factor_3_reg[29]),
        .I5(\gmem_addr_5_reg_2193[62]_i_14_n_0 ),
        .O(\gmem_addr_5_reg_2193[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_12 
       (.I0(current_factor_3_reg[1]),
        .I1(current_factor_3_reg[0]),
        .I2(current_factor_3_reg[2]),
        .I3(current_factor_3_reg[3]),
        .O(\gmem_addr_5_reg_2193[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_13 
       (.I0(current_factor_3_reg[16]),
        .I1(current_factor_3_reg[17]),
        .I2(current_factor_3_reg[19]),
        .I3(current_factor_3_reg[18]),
        .O(\gmem_addr_5_reg_2193[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_14 
       (.I0(current_factor_3_reg[24]),
        .I1(current_factor_3_reg[25]),
        .I2(current_factor_3_reg[12]),
        .I3(current_factor_3_reg[13]),
        .I4(\gmem_addr_5_reg_2193[62]_i_15_n_0 ),
        .O(\gmem_addr_5_reg_2193[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_15 
       (.I0(current_factor_3_reg[4]),
        .I1(current_factor_3_reg[5]),
        .I2(current_factor_3_reg[20]),
        .I3(current_factor_3_reg[21]),
        .O(\gmem_addr_5_reg_2193[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_5_reg_2193[62]_i_3 
       (.I0(\gmem_addr_5_reg_2193[62]_i_8_n_0 ),
        .I1(\gmem_addr_5_reg_2193[62]_i_9_n_0 ),
        .I2(current_factor_3_reg[15]),
        .I3(current_factor_3_reg[14]),
        .I4(\gmem_addr_5_reg_2193[62]_i_10_n_0 ),
        .I5(\gmem_addr_5_reg_2193[62]_i_11_n_0 ),
        .O(icmp_ln59_5_fu_1265_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[62]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[62]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[63]),
        .O(\gmem_addr_5_reg_2193[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[62]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[61]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[62]),
        .O(\gmem_addr_5_reg_2193[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[62]_i_6 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[60]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[61]),
        .O(\gmem_addr_5_reg_2193[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_2193[62]_i_7 
       (.I0(raw_data_im_1_o_mem_read_reg_2070[59]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[60]),
        .O(\gmem_addr_5_reg_2193[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_5_reg_2193[62]_i_8 
       (.I0(current_factor_3_reg[31]),
        .I1(current_factor_3_reg[30]),
        .I2(current_factor_3_reg[23]),
        .I3(current_factor_3_reg[22]),
        .I4(\gmem_addr_5_reg_2193[62]_i_12_n_0 ),
        .O(\gmem_addr_5_reg_2193[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_5_reg_2193[62]_i_9 
       (.I0(current_factor_3_reg[27]),
        .I1(current_factor_3_reg[26]),
        .O(\gmem_addr_5_reg_2193[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[6]_i_2 
       (.I0(current_rate_3_reg[6]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[7]),
        .O(\gmem_addr_5_reg_2193[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[6]_i_3 
       (.I0(current_rate_3_reg[5]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[6]),
        .O(\gmem_addr_5_reg_2193[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[6]_i_4 
       (.I0(current_rate_3_reg[4]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[5]),
        .O(\gmem_addr_5_reg_2193[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_2193[6]_i_5 
       (.I0(current_rate_3_reg[3]),
        .I1(raw_data_im_1_o_mem_read_reg_2070[4]),
        .O(\gmem_addr_5_reg_2193[6]_i_5_n_0 ));
  FDRE \gmem_addr_5_reg_2193_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[1]),
        .Q(gmem_addr_5_reg_2193[0]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[11]),
        .Q(gmem_addr_5_reg_2193[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[10]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[10]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[10]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[10]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[10:7]),
        .O(add_ln61_5_fu_1283_p2[11:8]),
        .S({\gmem_addr_5_reg_2193[10]_i_2_n_0 ,\gmem_addr_5_reg_2193[10]_i_3_n_0 ,\gmem_addr_5_reg_2193[10]_i_4_n_0 ,\gmem_addr_5_reg_2193[10]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[12]),
        .Q(gmem_addr_5_reg_2193[11]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[13]),
        .Q(gmem_addr_5_reg_2193[12]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[14]),
        .Q(gmem_addr_5_reg_2193[13]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[15]),
        .Q(gmem_addr_5_reg_2193[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[14]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[14]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[14]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[14]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[14:11]),
        .O(add_ln61_5_fu_1283_p2[15:12]),
        .S({\gmem_addr_5_reg_2193[14]_i_2_n_0 ,\gmem_addr_5_reg_2193[14]_i_3_n_0 ,\gmem_addr_5_reg_2193[14]_i_4_n_0 ,\gmem_addr_5_reg_2193[14]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[16]),
        .Q(gmem_addr_5_reg_2193[15]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[17]),
        .Q(gmem_addr_5_reg_2193[16]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[18]),
        .Q(gmem_addr_5_reg_2193[17]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[19]),
        .Q(gmem_addr_5_reg_2193[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[18]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[18]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[18]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[18]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[18:15]),
        .O(add_ln61_5_fu_1283_p2[19:16]),
        .S({\gmem_addr_5_reg_2193[18]_i_2_n_0 ,\gmem_addr_5_reg_2193[18]_i_3_n_0 ,\gmem_addr_5_reg_2193[18]_i_4_n_0 ,\gmem_addr_5_reg_2193[18]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[20]),
        .Q(gmem_addr_5_reg_2193[19]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[2]),
        .Q(gmem_addr_5_reg_2193[1]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[21]),
        .Q(gmem_addr_5_reg_2193[20]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[22]),
        .Q(gmem_addr_5_reg_2193[21]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[23]),
        .Q(gmem_addr_5_reg_2193[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[22]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[22]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[22]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[22]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[22:19]),
        .O(add_ln61_5_fu_1283_p2[23:20]),
        .S({\gmem_addr_5_reg_2193[22]_i_2_n_0 ,\gmem_addr_5_reg_2193[22]_i_3_n_0 ,\gmem_addr_5_reg_2193[22]_i_4_n_0 ,\gmem_addr_5_reg_2193[22]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[24]),
        .Q(gmem_addr_5_reg_2193[23]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[25]),
        .Q(gmem_addr_5_reg_2193[24]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[26]),
        .Q(gmem_addr_5_reg_2193[25]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[27]),
        .Q(gmem_addr_5_reg_2193[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[26]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[26]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[26]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[26]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[26:23]),
        .O(add_ln61_5_fu_1283_p2[27:24]),
        .S({\gmem_addr_5_reg_2193[26]_i_2_n_0 ,\gmem_addr_5_reg_2193[26]_i_3_n_0 ,\gmem_addr_5_reg_2193[26]_i_4_n_0 ,\gmem_addr_5_reg_2193[26]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[28]),
        .Q(gmem_addr_5_reg_2193[27]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[29]),
        .Q(gmem_addr_5_reg_2193[28]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[30]),
        .Q(gmem_addr_5_reg_2193[29]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[3]),
        .Q(gmem_addr_5_reg_2193[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_5_reg_2193_reg[2]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[2]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[2]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_3_reg[2:0],1'b0}),
        .O({add_ln61_5_fu_1283_p2[3:1],\NLW_gmem_addr_5_reg_2193_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_5_reg_2193[2]_i_2_n_0 ,\gmem_addr_5_reg_2193[2]_i_3_n_0 ,\gmem_addr_5_reg_2193[2]_i_4_n_0 ,raw_data_im_1_o_mem_read_reg_2070[0]}));
  FDRE \gmem_addr_5_reg_2193_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[31]),
        .Q(gmem_addr_5_reg_2193[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[30]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[30]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[30]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[30]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[30:27]),
        .O(add_ln61_5_fu_1283_p2[31:28]),
        .S({\gmem_addr_5_reg_2193[30]_i_2_n_0 ,\gmem_addr_5_reg_2193[30]_i_3_n_0 ,\gmem_addr_5_reg_2193[30]_i_4_n_0 ,\gmem_addr_5_reg_2193[30]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[32]),
        .Q(gmem_addr_5_reg_2193[31]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[33]),
        .Q(gmem_addr_5_reg_2193[32]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[34]),
        .Q(gmem_addr_5_reg_2193[33]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[35]),
        .Q(gmem_addr_5_reg_2193[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[34]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[34]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[34]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[34]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_im_1_o_mem_read_reg_2070[34:32],\gmem_addr_5_reg_2193[34]_i_2_n_0 }),
        .O(add_ln61_5_fu_1283_p2[35:32]),
        .S({\gmem_addr_5_reg_2193[34]_i_3_n_0 ,\gmem_addr_5_reg_2193[34]_i_4_n_0 ,\gmem_addr_5_reg_2193[34]_i_5_n_0 ,\gmem_addr_5_reg_2193[34]_i_6_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[36]),
        .Q(gmem_addr_5_reg_2193[35]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[37]),
        .Q(gmem_addr_5_reg_2193[36]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[38]),
        .Q(gmem_addr_5_reg_2193[37]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[39]),
        .Q(gmem_addr_5_reg_2193[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[38]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[38]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[38]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[38]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[38:35]),
        .O(add_ln61_5_fu_1283_p2[39:36]),
        .S({\gmem_addr_5_reg_2193[38]_i_2_n_0 ,\gmem_addr_5_reg_2193[38]_i_3_n_0 ,\gmem_addr_5_reg_2193[38]_i_4_n_0 ,\gmem_addr_5_reg_2193[38]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[40]),
        .Q(gmem_addr_5_reg_2193[39]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[4]),
        .Q(gmem_addr_5_reg_2193[3]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[41]),
        .Q(gmem_addr_5_reg_2193[40]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[42]),
        .Q(gmem_addr_5_reg_2193[41]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[43]),
        .Q(gmem_addr_5_reg_2193[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[42]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[42]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[42]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[42]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[42:39]),
        .O(add_ln61_5_fu_1283_p2[43:40]),
        .S({\gmem_addr_5_reg_2193[42]_i_2_n_0 ,\gmem_addr_5_reg_2193[42]_i_3_n_0 ,\gmem_addr_5_reg_2193[42]_i_4_n_0 ,\gmem_addr_5_reg_2193[42]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[44]),
        .Q(gmem_addr_5_reg_2193[43]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[45]),
        .Q(gmem_addr_5_reg_2193[44]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[46]),
        .Q(gmem_addr_5_reg_2193[45]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[47]),
        .Q(gmem_addr_5_reg_2193[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[46]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[46]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[46]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[46]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[46:43]),
        .O(add_ln61_5_fu_1283_p2[47:44]),
        .S({\gmem_addr_5_reg_2193[46]_i_2_n_0 ,\gmem_addr_5_reg_2193[46]_i_3_n_0 ,\gmem_addr_5_reg_2193[46]_i_4_n_0 ,\gmem_addr_5_reg_2193[46]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[48]),
        .Q(gmem_addr_5_reg_2193[47]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[49]),
        .Q(gmem_addr_5_reg_2193[48]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[50]),
        .Q(gmem_addr_5_reg_2193[49]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[5]),
        .Q(gmem_addr_5_reg_2193[4]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[51]),
        .Q(gmem_addr_5_reg_2193[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[50]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[50]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[50]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[50]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[50:47]),
        .O(add_ln61_5_fu_1283_p2[51:48]),
        .S({\gmem_addr_5_reg_2193[50]_i_2_n_0 ,\gmem_addr_5_reg_2193[50]_i_3_n_0 ,\gmem_addr_5_reg_2193[50]_i_4_n_0 ,\gmem_addr_5_reg_2193[50]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[52]),
        .Q(gmem_addr_5_reg_2193[51]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[53]),
        .Q(gmem_addr_5_reg_2193[52]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[54]),
        .Q(gmem_addr_5_reg_2193[53]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[55]),
        .Q(gmem_addr_5_reg_2193[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[54]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[54]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[54]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[54]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[54:51]),
        .O(add_ln61_5_fu_1283_p2[55:52]),
        .S({\gmem_addr_5_reg_2193[54]_i_2_n_0 ,\gmem_addr_5_reg_2193[54]_i_3_n_0 ,\gmem_addr_5_reg_2193[54]_i_4_n_0 ,\gmem_addr_5_reg_2193[54]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[56]),
        .Q(gmem_addr_5_reg_2193[55]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[57]),
        .Q(gmem_addr_5_reg_2193[56]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[58]),
        .Q(gmem_addr_5_reg_2193[57]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[59]),
        .Q(gmem_addr_5_reg_2193[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[58]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[58]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[58]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[58]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2070[58:55]),
        .O(add_ln61_5_fu_1283_p2[59:56]),
        .S({\gmem_addr_5_reg_2193[58]_i_2_n_0 ,\gmem_addr_5_reg_2193[58]_i_3_n_0 ,\gmem_addr_5_reg_2193[58]_i_4_n_0 ,\gmem_addr_5_reg_2193[58]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[60]),
        .Q(gmem_addr_5_reg_2193[59]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[6]),
        .Q(gmem_addr_5_reg_2193[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[61]),
        .Q(gmem_addr_5_reg_2193[60]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[62]),
        .Q(gmem_addr_5_reg_2193[61]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[63]),
        .Q(gmem_addr_5_reg_2193[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[62]_i_2 
       (.CI(\gmem_addr_5_reg_2193_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_5_reg_2193_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_5_reg_2193_reg[62]_i_2_n_1 ,\gmem_addr_5_reg_2193_reg[62]_i_2_n_2 ,\gmem_addr_5_reg_2193_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,raw_data_im_1_o_mem_read_reg_2070[61:59]}),
        .O(add_ln61_5_fu_1283_p2[63:60]),
        .S({\gmem_addr_5_reg_2193[62]_i_4_n_0 ,\gmem_addr_5_reg_2193[62]_i_5_n_0 ,\gmem_addr_5_reg_2193[62]_i_6_n_0 ,\gmem_addr_5_reg_2193[62]_i_7_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[7]),
        .Q(gmem_addr_5_reg_2193[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_2193_reg[6]_i_1 
       (.CI(\gmem_addr_5_reg_2193_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_2193_reg[6]_i_1_n_0 ,\gmem_addr_5_reg_2193_reg[6]_i_1_n_1 ,\gmem_addr_5_reg_2193_reg[6]_i_1_n_2 ,\gmem_addr_5_reg_2193_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[6:3]),
        .O(add_ln61_5_fu_1283_p2[7:4]),
        .S({\gmem_addr_5_reg_2193[6]_i_2_n_0 ,\gmem_addr_5_reg_2193[6]_i_3_n_0 ,\gmem_addr_5_reg_2193[6]_i_4_n_0 ,\gmem_addr_5_reg_2193[6]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_2193_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[8]),
        .Q(gmem_addr_5_reg_2193[7]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[9]),
        .Q(gmem_addr_5_reg_2193[8]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_2193_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_5_reg_21930),
        .D(add_ln61_5_fu_1283_p2[10]),
        .Q(gmem_addr_5_reg_2193[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[10]_i_2 
       (.I0(current_rate_1_reg[10]),
        .I1(mad_I_o_mem_read_reg_2065[11]),
        .O(\gmem_addr_6_reg_2210[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[10]_i_3 
       (.I0(current_rate_1_reg[9]),
        .I1(mad_I_o_mem_read_reg_2065[10]),
        .O(\gmem_addr_6_reg_2210[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[10]_i_4 
       (.I0(current_rate_1_reg[8]),
        .I1(mad_I_o_mem_read_reg_2065[9]),
        .O(\gmem_addr_6_reg_2210[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[10]_i_5 
       (.I0(current_rate_1_reg[7]),
        .I1(mad_I_o_mem_read_reg_2065[8]),
        .O(\gmem_addr_6_reg_2210[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[14]_i_2 
       (.I0(current_rate_1_reg[14]),
        .I1(mad_I_o_mem_read_reg_2065[15]),
        .O(\gmem_addr_6_reg_2210[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[14]_i_3 
       (.I0(current_rate_1_reg[13]),
        .I1(mad_I_o_mem_read_reg_2065[14]),
        .O(\gmem_addr_6_reg_2210[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[14]_i_4 
       (.I0(current_rate_1_reg[12]),
        .I1(mad_I_o_mem_read_reg_2065[13]),
        .O(\gmem_addr_6_reg_2210[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[14]_i_5 
       (.I0(current_rate_1_reg[11]),
        .I1(mad_I_o_mem_read_reg_2065[12]),
        .O(\gmem_addr_6_reg_2210[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[18]_i_2 
       (.I0(current_rate_1_reg[18]),
        .I1(mad_I_o_mem_read_reg_2065[19]),
        .O(\gmem_addr_6_reg_2210[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[18]_i_3 
       (.I0(current_rate_1_reg[17]),
        .I1(mad_I_o_mem_read_reg_2065[18]),
        .O(\gmem_addr_6_reg_2210[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[18]_i_4 
       (.I0(current_rate_1_reg[16]),
        .I1(mad_I_o_mem_read_reg_2065[17]),
        .O(\gmem_addr_6_reg_2210[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[18]_i_5 
       (.I0(current_rate_1_reg[15]),
        .I1(mad_I_o_mem_read_reg_2065[16]),
        .O(\gmem_addr_6_reg_2210[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[22]_i_2 
       (.I0(current_rate_1_reg[22]),
        .I1(mad_I_o_mem_read_reg_2065[23]),
        .O(\gmem_addr_6_reg_2210[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[22]_i_3 
       (.I0(current_rate_1_reg[21]),
        .I1(mad_I_o_mem_read_reg_2065[22]),
        .O(\gmem_addr_6_reg_2210[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[22]_i_4 
       (.I0(current_rate_1_reg[20]),
        .I1(mad_I_o_mem_read_reg_2065[21]),
        .O(\gmem_addr_6_reg_2210[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[22]_i_5 
       (.I0(current_rate_1_reg[19]),
        .I1(mad_I_o_mem_read_reg_2065[20]),
        .O(\gmem_addr_6_reg_2210[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[26]_i_2 
       (.I0(current_rate_1_reg[26]),
        .I1(mad_I_o_mem_read_reg_2065[27]),
        .O(\gmem_addr_6_reg_2210[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[26]_i_3 
       (.I0(current_rate_1_reg[25]),
        .I1(mad_I_o_mem_read_reg_2065[26]),
        .O(\gmem_addr_6_reg_2210[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[26]_i_4 
       (.I0(current_rate_1_reg[24]),
        .I1(mad_I_o_mem_read_reg_2065[25]),
        .O(\gmem_addr_6_reg_2210[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[26]_i_5 
       (.I0(current_rate_1_reg[23]),
        .I1(mad_I_o_mem_read_reg_2065[24]),
        .O(\gmem_addr_6_reg_2210[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[2]_i_2 
       (.I0(current_rate_1_reg[2]),
        .I1(mad_I_o_mem_read_reg_2065[3]),
        .O(\gmem_addr_6_reg_2210[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[2]_i_3 
       (.I0(current_rate_1_reg[1]),
        .I1(mad_I_o_mem_read_reg_2065[2]),
        .O(\gmem_addr_6_reg_2210[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[2]_i_4 
       (.I0(current_rate_1_reg[0]),
        .I1(mad_I_o_mem_read_reg_2065[1]),
        .O(\gmem_addr_6_reg_2210[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[30]_i_2 
       (.I0(current_rate_1_reg[30]),
        .I1(mad_I_o_mem_read_reg_2065[31]),
        .O(\gmem_addr_6_reg_2210[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[30]_i_3 
       (.I0(current_rate_1_reg[29]),
        .I1(mad_I_o_mem_read_reg_2065[30]),
        .O(\gmem_addr_6_reg_2210[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[30]_i_4 
       (.I0(current_rate_1_reg[28]),
        .I1(mad_I_o_mem_read_reg_2065[29]),
        .O(\gmem_addr_6_reg_2210[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[30]_i_5 
       (.I0(current_rate_1_reg[27]),
        .I1(mad_I_o_mem_read_reg_2065[28]),
        .O(\gmem_addr_6_reg_2210[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_6_reg_2210[34]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[32]),
        .O(\gmem_addr_6_reg_2210[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[34]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[34]),
        .I1(mad_I_o_mem_read_reg_2065[35]),
        .O(\gmem_addr_6_reg_2210[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[34]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[33]),
        .I1(mad_I_o_mem_read_reg_2065[34]),
        .O(\gmem_addr_6_reg_2210[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[34]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[32]),
        .I1(mad_I_o_mem_read_reg_2065[33]),
        .O(\gmem_addr_6_reg_2210[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[34]_i_6 
       (.I0(mad_I_o_mem_read_reg_2065[32]),
        .I1(current_rate_1_reg[31]),
        .O(\gmem_addr_6_reg_2210[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[38]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[38]),
        .I1(mad_I_o_mem_read_reg_2065[39]),
        .O(\gmem_addr_6_reg_2210[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[38]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[37]),
        .I1(mad_I_o_mem_read_reg_2065[38]),
        .O(\gmem_addr_6_reg_2210[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[38]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[36]),
        .I1(mad_I_o_mem_read_reg_2065[37]),
        .O(\gmem_addr_6_reg_2210[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[38]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[35]),
        .I1(mad_I_o_mem_read_reg_2065[36]),
        .O(\gmem_addr_6_reg_2210[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[42]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[42]),
        .I1(mad_I_o_mem_read_reg_2065[43]),
        .O(\gmem_addr_6_reg_2210[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[42]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[41]),
        .I1(mad_I_o_mem_read_reg_2065[42]),
        .O(\gmem_addr_6_reg_2210[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[42]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[40]),
        .I1(mad_I_o_mem_read_reg_2065[41]),
        .O(\gmem_addr_6_reg_2210[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[42]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[39]),
        .I1(mad_I_o_mem_read_reg_2065[40]),
        .O(\gmem_addr_6_reg_2210[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[46]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[46]),
        .I1(mad_I_o_mem_read_reg_2065[47]),
        .O(\gmem_addr_6_reg_2210[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[46]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[45]),
        .I1(mad_I_o_mem_read_reg_2065[46]),
        .O(\gmem_addr_6_reg_2210[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[46]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[44]),
        .I1(mad_I_o_mem_read_reg_2065[45]),
        .O(\gmem_addr_6_reg_2210[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[46]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[43]),
        .I1(mad_I_o_mem_read_reg_2065[44]),
        .O(\gmem_addr_6_reg_2210[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[50]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[50]),
        .I1(mad_I_o_mem_read_reg_2065[51]),
        .O(\gmem_addr_6_reg_2210[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[50]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[49]),
        .I1(mad_I_o_mem_read_reg_2065[50]),
        .O(\gmem_addr_6_reg_2210[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[50]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[48]),
        .I1(mad_I_o_mem_read_reg_2065[49]),
        .O(\gmem_addr_6_reg_2210[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[50]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[47]),
        .I1(mad_I_o_mem_read_reg_2065[48]),
        .O(\gmem_addr_6_reg_2210[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[54]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[54]),
        .I1(mad_I_o_mem_read_reg_2065[55]),
        .O(\gmem_addr_6_reg_2210[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[54]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[53]),
        .I1(mad_I_o_mem_read_reg_2065[54]),
        .O(\gmem_addr_6_reg_2210[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[54]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[52]),
        .I1(mad_I_o_mem_read_reg_2065[53]),
        .O(\gmem_addr_6_reg_2210[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[54]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[51]),
        .I1(mad_I_o_mem_read_reg_2065[52]),
        .O(\gmem_addr_6_reg_2210[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[58]_i_2 
       (.I0(mad_I_o_mem_read_reg_2065[58]),
        .I1(mad_I_o_mem_read_reg_2065[59]),
        .O(\gmem_addr_6_reg_2210[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[58]_i_3 
       (.I0(mad_I_o_mem_read_reg_2065[57]),
        .I1(mad_I_o_mem_read_reg_2065[58]),
        .O(\gmem_addr_6_reg_2210[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[58]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[56]),
        .I1(mad_I_o_mem_read_reg_2065[57]),
        .O(\gmem_addr_6_reg_2210[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[58]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[55]),
        .I1(mad_I_o_mem_read_reg_2065[56]),
        .O(\gmem_addr_6_reg_2210[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_10 
       (.I0(current_factor_1_reg[8]),
        .I1(current_factor_1_reg[9]),
        .I2(current_factor_1_reg[10]),
        .I3(current_factor_1_reg[11]),
        .O(\gmem_addr_6_reg_2210[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_11 
       (.I0(\gmem_addr_6_reg_2210[62]_i_13_n_0 ),
        .I1(current_factor_1_reg[7]),
        .I2(current_factor_1_reg[6]),
        .I3(current_factor_1_reg[28]),
        .I4(current_factor_1_reg[29]),
        .I5(\gmem_addr_6_reg_2210[62]_i_14_n_0 ),
        .O(\gmem_addr_6_reg_2210[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_12 
       (.I0(current_factor_1_reg[1]),
        .I1(current_factor_1_reg[0]),
        .I2(current_factor_1_reg[2]),
        .I3(current_factor_1_reg[3]),
        .O(\gmem_addr_6_reg_2210[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_13 
       (.I0(current_factor_1_reg[16]),
        .I1(current_factor_1_reg[17]),
        .I2(current_factor_1_reg[19]),
        .I3(current_factor_1_reg[18]),
        .O(\gmem_addr_6_reg_2210[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_14 
       (.I0(current_factor_1_reg[24]),
        .I1(current_factor_1_reg[25]),
        .I2(current_factor_1_reg[12]),
        .I3(current_factor_1_reg[13]),
        .I4(\gmem_addr_6_reg_2210[62]_i_15_n_0 ),
        .O(\gmem_addr_6_reg_2210[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_15 
       (.I0(current_factor_1_reg[4]),
        .I1(current_factor_1_reg[5]),
        .I2(current_factor_1_reg[20]),
        .I3(current_factor_1_reg[21]),
        .O(\gmem_addr_6_reg_2210[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_6_reg_2210[62]_i_3 
       (.I0(\gmem_addr_6_reg_2210[62]_i_8_n_0 ),
        .I1(\gmem_addr_6_reg_2210[62]_i_9_n_0 ),
        .I2(current_factor_1_reg[15]),
        .I3(current_factor_1_reg[14]),
        .I4(\gmem_addr_6_reg_2210[62]_i_10_n_0 ),
        .I5(\gmem_addr_6_reg_2210[62]_i_11_n_0 ),
        .O(icmp_ln59_6_fu_1370_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[62]_i_4 
       (.I0(mad_I_o_mem_read_reg_2065[62]),
        .I1(mad_I_o_mem_read_reg_2065[63]),
        .O(\gmem_addr_6_reg_2210[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[62]_i_5 
       (.I0(mad_I_o_mem_read_reg_2065[61]),
        .I1(mad_I_o_mem_read_reg_2065[62]),
        .O(\gmem_addr_6_reg_2210[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[62]_i_6 
       (.I0(mad_I_o_mem_read_reg_2065[60]),
        .I1(mad_I_o_mem_read_reg_2065[61]),
        .O(\gmem_addr_6_reg_2210[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_2210[62]_i_7 
       (.I0(mad_I_o_mem_read_reg_2065[59]),
        .I1(mad_I_o_mem_read_reg_2065[60]),
        .O(\gmem_addr_6_reg_2210[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_6_reg_2210[62]_i_8 
       (.I0(current_factor_1_reg[31]),
        .I1(current_factor_1_reg[30]),
        .I2(current_factor_1_reg[23]),
        .I3(current_factor_1_reg[22]),
        .I4(\gmem_addr_6_reg_2210[62]_i_12_n_0 ),
        .O(\gmem_addr_6_reg_2210[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_6_reg_2210[62]_i_9 
       (.I0(current_factor_1_reg[27]),
        .I1(current_factor_1_reg[26]),
        .O(\gmem_addr_6_reg_2210[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[6]_i_2 
       (.I0(current_rate_1_reg[6]),
        .I1(mad_I_o_mem_read_reg_2065[7]),
        .O(\gmem_addr_6_reg_2210[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[6]_i_3 
       (.I0(current_rate_1_reg[5]),
        .I1(mad_I_o_mem_read_reg_2065[6]),
        .O(\gmem_addr_6_reg_2210[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[6]_i_4 
       (.I0(current_rate_1_reg[4]),
        .I1(mad_I_o_mem_read_reg_2065[5]),
        .O(\gmem_addr_6_reg_2210[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_2210[6]_i_5 
       (.I0(current_rate_1_reg[3]),
        .I1(mad_I_o_mem_read_reg_2065[4]),
        .O(\gmem_addr_6_reg_2210[6]_i_5_n_0 ));
  FDRE \gmem_addr_6_reg_2210_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[1]),
        .Q(gmem_addr_6_reg_2210[0]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[11]),
        .Q(gmem_addr_6_reg_2210[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[10]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[10]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[10]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[10]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[10:7]),
        .O(add_ln61_6_fu_1388_p2[11:8]),
        .S({\gmem_addr_6_reg_2210[10]_i_2_n_0 ,\gmem_addr_6_reg_2210[10]_i_3_n_0 ,\gmem_addr_6_reg_2210[10]_i_4_n_0 ,\gmem_addr_6_reg_2210[10]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[12]),
        .Q(gmem_addr_6_reg_2210[11]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[13]),
        .Q(gmem_addr_6_reg_2210[12]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[14]),
        .Q(gmem_addr_6_reg_2210[13]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[15]),
        .Q(gmem_addr_6_reg_2210[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[14]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[14]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[14]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[14]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[14:11]),
        .O(add_ln61_6_fu_1388_p2[15:12]),
        .S({\gmem_addr_6_reg_2210[14]_i_2_n_0 ,\gmem_addr_6_reg_2210[14]_i_3_n_0 ,\gmem_addr_6_reg_2210[14]_i_4_n_0 ,\gmem_addr_6_reg_2210[14]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[16]),
        .Q(gmem_addr_6_reg_2210[15]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[17]),
        .Q(gmem_addr_6_reg_2210[16]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[18]),
        .Q(gmem_addr_6_reg_2210[17]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[19]),
        .Q(gmem_addr_6_reg_2210[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[18]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[18]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[18]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[18]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[18:15]),
        .O(add_ln61_6_fu_1388_p2[19:16]),
        .S({\gmem_addr_6_reg_2210[18]_i_2_n_0 ,\gmem_addr_6_reg_2210[18]_i_3_n_0 ,\gmem_addr_6_reg_2210[18]_i_4_n_0 ,\gmem_addr_6_reg_2210[18]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[20]),
        .Q(gmem_addr_6_reg_2210[19]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[2]),
        .Q(gmem_addr_6_reg_2210[1]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[21]),
        .Q(gmem_addr_6_reg_2210[20]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[22]),
        .Q(gmem_addr_6_reg_2210[21]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[23]),
        .Q(gmem_addr_6_reg_2210[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[22]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[22]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[22]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[22]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[22:19]),
        .O(add_ln61_6_fu_1388_p2[23:20]),
        .S({\gmem_addr_6_reg_2210[22]_i_2_n_0 ,\gmem_addr_6_reg_2210[22]_i_3_n_0 ,\gmem_addr_6_reg_2210[22]_i_4_n_0 ,\gmem_addr_6_reg_2210[22]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[24]),
        .Q(gmem_addr_6_reg_2210[23]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[25]),
        .Q(gmem_addr_6_reg_2210[24]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[26]),
        .Q(gmem_addr_6_reg_2210[25]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[27]),
        .Q(gmem_addr_6_reg_2210[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[26]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[26]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[26]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[26]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[26:23]),
        .O(add_ln61_6_fu_1388_p2[27:24]),
        .S({\gmem_addr_6_reg_2210[26]_i_2_n_0 ,\gmem_addr_6_reg_2210[26]_i_3_n_0 ,\gmem_addr_6_reg_2210[26]_i_4_n_0 ,\gmem_addr_6_reg_2210[26]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[28]),
        .Q(gmem_addr_6_reg_2210[27]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[29]),
        .Q(gmem_addr_6_reg_2210[28]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[30]),
        .Q(gmem_addr_6_reg_2210[29]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[3]),
        .Q(gmem_addr_6_reg_2210[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_6_reg_2210_reg[2]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[2]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[2]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_1_reg[2:0],1'b0}),
        .O({add_ln61_6_fu_1388_p2[3:1],\NLW_gmem_addr_6_reg_2210_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_6_reg_2210[2]_i_2_n_0 ,\gmem_addr_6_reg_2210[2]_i_3_n_0 ,\gmem_addr_6_reg_2210[2]_i_4_n_0 ,mad_I_o_mem_read_reg_2065[0]}));
  FDRE \gmem_addr_6_reg_2210_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[31]),
        .Q(gmem_addr_6_reg_2210[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[30]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[30]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[30]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[30]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[30:27]),
        .O(add_ln61_6_fu_1388_p2[31:28]),
        .S({\gmem_addr_6_reg_2210[30]_i_2_n_0 ,\gmem_addr_6_reg_2210[30]_i_3_n_0 ,\gmem_addr_6_reg_2210[30]_i_4_n_0 ,\gmem_addr_6_reg_2210[30]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[32]),
        .Q(gmem_addr_6_reg_2210[31]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[33]),
        .Q(gmem_addr_6_reg_2210[32]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[34]),
        .Q(gmem_addr_6_reg_2210[33]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[35]),
        .Q(gmem_addr_6_reg_2210[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[34]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[34]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[34]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[34]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mad_I_o_mem_read_reg_2065[34:32],\gmem_addr_6_reg_2210[34]_i_2_n_0 }),
        .O(add_ln61_6_fu_1388_p2[35:32]),
        .S({\gmem_addr_6_reg_2210[34]_i_3_n_0 ,\gmem_addr_6_reg_2210[34]_i_4_n_0 ,\gmem_addr_6_reg_2210[34]_i_5_n_0 ,\gmem_addr_6_reg_2210[34]_i_6_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[36]),
        .Q(gmem_addr_6_reg_2210[35]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[37]),
        .Q(gmem_addr_6_reg_2210[36]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[38]),
        .Q(gmem_addr_6_reg_2210[37]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[39]),
        .Q(gmem_addr_6_reg_2210[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[38]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[38]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[38]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[38]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[38:35]),
        .O(add_ln61_6_fu_1388_p2[39:36]),
        .S({\gmem_addr_6_reg_2210[38]_i_2_n_0 ,\gmem_addr_6_reg_2210[38]_i_3_n_0 ,\gmem_addr_6_reg_2210[38]_i_4_n_0 ,\gmem_addr_6_reg_2210[38]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[40]),
        .Q(gmem_addr_6_reg_2210[39]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[4]),
        .Q(gmem_addr_6_reg_2210[3]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[41]),
        .Q(gmem_addr_6_reg_2210[40]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[42]),
        .Q(gmem_addr_6_reg_2210[41]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[43]),
        .Q(gmem_addr_6_reg_2210[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[42]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[42]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[42]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[42]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[42:39]),
        .O(add_ln61_6_fu_1388_p2[43:40]),
        .S({\gmem_addr_6_reg_2210[42]_i_2_n_0 ,\gmem_addr_6_reg_2210[42]_i_3_n_0 ,\gmem_addr_6_reg_2210[42]_i_4_n_0 ,\gmem_addr_6_reg_2210[42]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[44]),
        .Q(gmem_addr_6_reg_2210[43]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[45]),
        .Q(gmem_addr_6_reg_2210[44]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[46]),
        .Q(gmem_addr_6_reg_2210[45]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[47]),
        .Q(gmem_addr_6_reg_2210[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[46]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[46]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[46]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[46]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[46:43]),
        .O(add_ln61_6_fu_1388_p2[47:44]),
        .S({\gmem_addr_6_reg_2210[46]_i_2_n_0 ,\gmem_addr_6_reg_2210[46]_i_3_n_0 ,\gmem_addr_6_reg_2210[46]_i_4_n_0 ,\gmem_addr_6_reg_2210[46]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[48]),
        .Q(gmem_addr_6_reg_2210[47]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[49]),
        .Q(gmem_addr_6_reg_2210[48]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[50]),
        .Q(gmem_addr_6_reg_2210[49]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[5]),
        .Q(gmem_addr_6_reg_2210[4]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[51]),
        .Q(gmem_addr_6_reg_2210[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[50]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[50]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[50]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[50]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[50:47]),
        .O(add_ln61_6_fu_1388_p2[51:48]),
        .S({\gmem_addr_6_reg_2210[50]_i_2_n_0 ,\gmem_addr_6_reg_2210[50]_i_3_n_0 ,\gmem_addr_6_reg_2210[50]_i_4_n_0 ,\gmem_addr_6_reg_2210[50]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[52]),
        .Q(gmem_addr_6_reg_2210[51]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[53]),
        .Q(gmem_addr_6_reg_2210[52]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[54]),
        .Q(gmem_addr_6_reg_2210[53]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[55]),
        .Q(gmem_addr_6_reg_2210[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[54]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[54]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[54]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[54]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[54:51]),
        .O(add_ln61_6_fu_1388_p2[55:52]),
        .S({\gmem_addr_6_reg_2210[54]_i_2_n_0 ,\gmem_addr_6_reg_2210[54]_i_3_n_0 ,\gmem_addr_6_reg_2210[54]_i_4_n_0 ,\gmem_addr_6_reg_2210[54]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[56]),
        .Q(gmem_addr_6_reg_2210[55]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[57]),
        .Q(gmem_addr_6_reg_2210[56]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[58]),
        .Q(gmem_addr_6_reg_2210[57]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[59]),
        .Q(gmem_addr_6_reg_2210[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[58]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[58]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[58]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[58]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2065[58:55]),
        .O(add_ln61_6_fu_1388_p2[59:56]),
        .S({\gmem_addr_6_reg_2210[58]_i_2_n_0 ,\gmem_addr_6_reg_2210[58]_i_3_n_0 ,\gmem_addr_6_reg_2210[58]_i_4_n_0 ,\gmem_addr_6_reg_2210[58]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[60]),
        .Q(gmem_addr_6_reg_2210[59]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[6]),
        .Q(gmem_addr_6_reg_2210[5]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[61]),
        .Q(gmem_addr_6_reg_2210[60]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[62]),
        .Q(gmem_addr_6_reg_2210[61]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[63]),
        .Q(gmem_addr_6_reg_2210[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[62]_i_2 
       (.CI(\gmem_addr_6_reg_2210_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_6_reg_2210_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_6_reg_2210_reg[62]_i_2_n_1 ,\gmem_addr_6_reg_2210_reg[62]_i_2_n_2 ,\gmem_addr_6_reg_2210_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mad_I_o_mem_read_reg_2065[61:59]}),
        .O(add_ln61_6_fu_1388_p2[63:60]),
        .S({\gmem_addr_6_reg_2210[62]_i_4_n_0 ,\gmem_addr_6_reg_2210[62]_i_5_n_0 ,\gmem_addr_6_reg_2210[62]_i_6_n_0 ,\gmem_addr_6_reg_2210[62]_i_7_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[7]),
        .Q(gmem_addr_6_reg_2210[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_2210_reg[6]_i_1 
       (.CI(\gmem_addr_6_reg_2210_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_2210_reg[6]_i_1_n_0 ,\gmem_addr_6_reg_2210_reg[6]_i_1_n_1 ,\gmem_addr_6_reg_2210_reg[6]_i_1_n_2 ,\gmem_addr_6_reg_2210_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[6:3]),
        .O(add_ln61_6_fu_1388_p2[7:4]),
        .S({\gmem_addr_6_reg_2210[6]_i_2_n_0 ,\gmem_addr_6_reg_2210[6]_i_3_n_0 ,\gmem_addr_6_reg_2210[6]_i_4_n_0 ,\gmem_addr_6_reg_2210[6]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_2210_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[8]),
        .Q(gmem_addr_6_reg_2210[7]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[9]),
        .Q(gmem_addr_6_reg_2210[8]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_2210_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_6_reg_22100),
        .D(add_ln61_6_fu_1388_p2[10]),
        .Q(gmem_addr_6_reg_2210[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[10]_i_2 
       (.I0(current_rate_11_reg[10]),
        .I1(std_I_o_mem_read_reg_2060[11]),
        .O(\gmem_addr_7_reg_2227[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[10]_i_3 
       (.I0(current_rate_11_reg[9]),
        .I1(std_I_o_mem_read_reg_2060[10]),
        .O(\gmem_addr_7_reg_2227[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[10]_i_4 
       (.I0(current_rate_11_reg[8]),
        .I1(std_I_o_mem_read_reg_2060[9]),
        .O(\gmem_addr_7_reg_2227[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[10]_i_5 
       (.I0(current_rate_11_reg[7]),
        .I1(std_I_o_mem_read_reg_2060[8]),
        .O(\gmem_addr_7_reg_2227[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[14]_i_2 
       (.I0(current_rate_11_reg[14]),
        .I1(std_I_o_mem_read_reg_2060[15]),
        .O(\gmem_addr_7_reg_2227[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[14]_i_3 
       (.I0(current_rate_11_reg[13]),
        .I1(std_I_o_mem_read_reg_2060[14]),
        .O(\gmem_addr_7_reg_2227[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[14]_i_4 
       (.I0(current_rate_11_reg[12]),
        .I1(std_I_o_mem_read_reg_2060[13]),
        .O(\gmem_addr_7_reg_2227[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[14]_i_5 
       (.I0(current_rate_11_reg[11]),
        .I1(std_I_o_mem_read_reg_2060[12]),
        .O(\gmem_addr_7_reg_2227[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[18]_i_2 
       (.I0(current_rate_11_reg[18]),
        .I1(std_I_o_mem_read_reg_2060[19]),
        .O(\gmem_addr_7_reg_2227[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[18]_i_3 
       (.I0(current_rate_11_reg[17]),
        .I1(std_I_o_mem_read_reg_2060[18]),
        .O(\gmem_addr_7_reg_2227[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[18]_i_4 
       (.I0(current_rate_11_reg[16]),
        .I1(std_I_o_mem_read_reg_2060[17]),
        .O(\gmem_addr_7_reg_2227[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[18]_i_5 
       (.I0(current_rate_11_reg[15]),
        .I1(std_I_o_mem_read_reg_2060[16]),
        .O(\gmem_addr_7_reg_2227[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[22]_i_2 
       (.I0(current_rate_11_reg[22]),
        .I1(std_I_o_mem_read_reg_2060[23]),
        .O(\gmem_addr_7_reg_2227[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[22]_i_3 
       (.I0(current_rate_11_reg[21]),
        .I1(std_I_o_mem_read_reg_2060[22]),
        .O(\gmem_addr_7_reg_2227[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[22]_i_4 
       (.I0(current_rate_11_reg[20]),
        .I1(std_I_o_mem_read_reg_2060[21]),
        .O(\gmem_addr_7_reg_2227[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[22]_i_5 
       (.I0(current_rate_11_reg[19]),
        .I1(std_I_o_mem_read_reg_2060[20]),
        .O(\gmem_addr_7_reg_2227[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[26]_i_2 
       (.I0(current_rate_11_reg[26]),
        .I1(std_I_o_mem_read_reg_2060[27]),
        .O(\gmem_addr_7_reg_2227[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[26]_i_3 
       (.I0(current_rate_11_reg[25]),
        .I1(std_I_o_mem_read_reg_2060[26]),
        .O(\gmem_addr_7_reg_2227[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[26]_i_4 
       (.I0(current_rate_11_reg[24]),
        .I1(std_I_o_mem_read_reg_2060[25]),
        .O(\gmem_addr_7_reg_2227[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[26]_i_5 
       (.I0(current_rate_11_reg[23]),
        .I1(std_I_o_mem_read_reg_2060[24]),
        .O(\gmem_addr_7_reg_2227[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[2]_i_2 
       (.I0(current_rate_11_reg[2]),
        .I1(std_I_o_mem_read_reg_2060[3]),
        .O(\gmem_addr_7_reg_2227[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[2]_i_3 
       (.I0(current_rate_11_reg[1]),
        .I1(std_I_o_mem_read_reg_2060[2]),
        .O(\gmem_addr_7_reg_2227[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[2]_i_4 
       (.I0(current_rate_11_reg[0]),
        .I1(std_I_o_mem_read_reg_2060[1]),
        .O(\gmem_addr_7_reg_2227[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[30]_i_2 
       (.I0(current_rate_11_reg[30]),
        .I1(std_I_o_mem_read_reg_2060[31]),
        .O(\gmem_addr_7_reg_2227[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[30]_i_3 
       (.I0(current_rate_11_reg[29]),
        .I1(std_I_o_mem_read_reg_2060[30]),
        .O(\gmem_addr_7_reg_2227[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[30]_i_4 
       (.I0(current_rate_11_reg[28]),
        .I1(std_I_o_mem_read_reg_2060[29]),
        .O(\gmem_addr_7_reg_2227[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[30]_i_5 
       (.I0(current_rate_11_reg[27]),
        .I1(std_I_o_mem_read_reg_2060[28]),
        .O(\gmem_addr_7_reg_2227[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_7_reg_2227[34]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[32]),
        .O(\gmem_addr_7_reg_2227[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[34]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[34]),
        .I1(std_I_o_mem_read_reg_2060[35]),
        .O(\gmem_addr_7_reg_2227[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[34]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[33]),
        .I1(std_I_o_mem_read_reg_2060[34]),
        .O(\gmem_addr_7_reg_2227[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[34]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[32]),
        .I1(std_I_o_mem_read_reg_2060[33]),
        .O(\gmem_addr_7_reg_2227[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[34]_i_6 
       (.I0(std_I_o_mem_read_reg_2060[32]),
        .I1(current_rate_11_reg[31]),
        .O(\gmem_addr_7_reg_2227[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[38]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[38]),
        .I1(std_I_o_mem_read_reg_2060[39]),
        .O(\gmem_addr_7_reg_2227[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[38]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[37]),
        .I1(std_I_o_mem_read_reg_2060[38]),
        .O(\gmem_addr_7_reg_2227[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[38]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[36]),
        .I1(std_I_o_mem_read_reg_2060[37]),
        .O(\gmem_addr_7_reg_2227[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[38]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[35]),
        .I1(std_I_o_mem_read_reg_2060[36]),
        .O(\gmem_addr_7_reg_2227[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[42]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[42]),
        .I1(std_I_o_mem_read_reg_2060[43]),
        .O(\gmem_addr_7_reg_2227[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[42]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[41]),
        .I1(std_I_o_mem_read_reg_2060[42]),
        .O(\gmem_addr_7_reg_2227[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[42]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[40]),
        .I1(std_I_o_mem_read_reg_2060[41]),
        .O(\gmem_addr_7_reg_2227[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[42]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[39]),
        .I1(std_I_o_mem_read_reg_2060[40]),
        .O(\gmem_addr_7_reg_2227[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[46]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[46]),
        .I1(std_I_o_mem_read_reg_2060[47]),
        .O(\gmem_addr_7_reg_2227[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[46]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[45]),
        .I1(std_I_o_mem_read_reg_2060[46]),
        .O(\gmem_addr_7_reg_2227[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[46]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[44]),
        .I1(std_I_o_mem_read_reg_2060[45]),
        .O(\gmem_addr_7_reg_2227[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[46]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[43]),
        .I1(std_I_o_mem_read_reg_2060[44]),
        .O(\gmem_addr_7_reg_2227[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[50]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[50]),
        .I1(std_I_o_mem_read_reg_2060[51]),
        .O(\gmem_addr_7_reg_2227[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[50]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[49]),
        .I1(std_I_o_mem_read_reg_2060[50]),
        .O(\gmem_addr_7_reg_2227[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[50]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[48]),
        .I1(std_I_o_mem_read_reg_2060[49]),
        .O(\gmem_addr_7_reg_2227[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[50]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[47]),
        .I1(std_I_o_mem_read_reg_2060[48]),
        .O(\gmem_addr_7_reg_2227[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[54]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[54]),
        .I1(std_I_o_mem_read_reg_2060[55]),
        .O(\gmem_addr_7_reg_2227[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[54]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[53]),
        .I1(std_I_o_mem_read_reg_2060[54]),
        .O(\gmem_addr_7_reg_2227[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[54]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[52]),
        .I1(std_I_o_mem_read_reg_2060[53]),
        .O(\gmem_addr_7_reg_2227[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[54]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[51]),
        .I1(std_I_o_mem_read_reg_2060[52]),
        .O(\gmem_addr_7_reg_2227[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[58]_i_2 
       (.I0(std_I_o_mem_read_reg_2060[58]),
        .I1(std_I_o_mem_read_reg_2060[59]),
        .O(\gmem_addr_7_reg_2227[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[58]_i_3 
       (.I0(std_I_o_mem_read_reg_2060[57]),
        .I1(std_I_o_mem_read_reg_2060[58]),
        .O(\gmem_addr_7_reg_2227[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[58]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[56]),
        .I1(std_I_o_mem_read_reg_2060[57]),
        .O(\gmem_addr_7_reg_2227[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[58]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[55]),
        .I1(std_I_o_mem_read_reg_2060[56]),
        .O(\gmem_addr_7_reg_2227[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_10 
       (.I0(current_factor_11_reg[8]),
        .I1(current_factor_11_reg[9]),
        .I2(current_factor_11_reg[10]),
        .I3(current_factor_11_reg[11]),
        .O(\gmem_addr_7_reg_2227[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_11 
       (.I0(\gmem_addr_7_reg_2227[62]_i_13_n_0 ),
        .I1(current_factor_11_reg[7]),
        .I2(current_factor_11_reg[6]),
        .I3(current_factor_11_reg[28]),
        .I4(current_factor_11_reg[29]),
        .I5(\gmem_addr_7_reg_2227[62]_i_14_n_0 ),
        .O(\gmem_addr_7_reg_2227[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_12 
       (.I0(current_factor_11_reg[1]),
        .I1(current_factor_11_reg[0]),
        .I2(current_factor_11_reg[2]),
        .I3(current_factor_11_reg[3]),
        .O(\gmem_addr_7_reg_2227[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_13 
       (.I0(current_factor_11_reg[16]),
        .I1(current_factor_11_reg[17]),
        .I2(current_factor_11_reg[19]),
        .I3(current_factor_11_reg[18]),
        .O(\gmem_addr_7_reg_2227[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_14 
       (.I0(current_factor_11_reg[24]),
        .I1(current_factor_11_reg[25]),
        .I2(current_factor_11_reg[12]),
        .I3(current_factor_11_reg[13]),
        .I4(\gmem_addr_7_reg_2227[62]_i_15_n_0 ),
        .O(\gmem_addr_7_reg_2227[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_15 
       (.I0(current_factor_11_reg[4]),
        .I1(current_factor_11_reg[5]),
        .I2(current_factor_11_reg[20]),
        .I3(current_factor_11_reg[21]),
        .O(\gmem_addr_7_reg_2227[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_7_reg_2227[62]_i_3 
       (.I0(\gmem_addr_7_reg_2227[62]_i_8_n_0 ),
        .I1(\gmem_addr_7_reg_2227[62]_i_9_n_0 ),
        .I2(current_factor_11_reg[15]),
        .I3(current_factor_11_reg[14]),
        .I4(\gmem_addr_7_reg_2227[62]_i_10_n_0 ),
        .I5(\gmem_addr_7_reg_2227[62]_i_11_n_0 ),
        .O(icmp_ln59_7_fu_1475_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[62]_i_4 
       (.I0(std_I_o_mem_read_reg_2060[62]),
        .I1(std_I_o_mem_read_reg_2060[63]),
        .O(\gmem_addr_7_reg_2227[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[62]_i_5 
       (.I0(std_I_o_mem_read_reg_2060[61]),
        .I1(std_I_o_mem_read_reg_2060[62]),
        .O(\gmem_addr_7_reg_2227[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[62]_i_6 
       (.I0(std_I_o_mem_read_reg_2060[60]),
        .I1(std_I_o_mem_read_reg_2060[61]),
        .O(\gmem_addr_7_reg_2227[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_2227[62]_i_7 
       (.I0(std_I_o_mem_read_reg_2060[59]),
        .I1(std_I_o_mem_read_reg_2060[60]),
        .O(\gmem_addr_7_reg_2227[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_7_reg_2227[62]_i_8 
       (.I0(current_factor_11_reg[31]),
        .I1(current_factor_11_reg[30]),
        .I2(current_factor_11_reg[23]),
        .I3(current_factor_11_reg[22]),
        .I4(\gmem_addr_7_reg_2227[62]_i_12_n_0 ),
        .O(\gmem_addr_7_reg_2227[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_7_reg_2227[62]_i_9 
       (.I0(current_factor_11_reg[27]),
        .I1(current_factor_11_reg[26]),
        .O(\gmem_addr_7_reg_2227[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[6]_i_2 
       (.I0(current_rate_11_reg[6]),
        .I1(std_I_o_mem_read_reg_2060[7]),
        .O(\gmem_addr_7_reg_2227[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[6]_i_3 
       (.I0(current_rate_11_reg[5]),
        .I1(std_I_o_mem_read_reg_2060[6]),
        .O(\gmem_addr_7_reg_2227[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[6]_i_4 
       (.I0(current_rate_11_reg[4]),
        .I1(std_I_o_mem_read_reg_2060[5]),
        .O(\gmem_addr_7_reg_2227[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_2227[6]_i_5 
       (.I0(current_rate_11_reg[3]),
        .I1(std_I_o_mem_read_reg_2060[4]),
        .O(\gmem_addr_7_reg_2227[6]_i_5_n_0 ));
  FDRE \gmem_addr_7_reg_2227_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[1]),
        .Q(gmem_addr_7_reg_2227[0]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[11]),
        .Q(gmem_addr_7_reg_2227[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[10]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[10]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[10]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[10]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[10:7]),
        .O(add_ln61_7_fu_1493_p2[11:8]),
        .S({\gmem_addr_7_reg_2227[10]_i_2_n_0 ,\gmem_addr_7_reg_2227[10]_i_3_n_0 ,\gmem_addr_7_reg_2227[10]_i_4_n_0 ,\gmem_addr_7_reg_2227[10]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[12]),
        .Q(gmem_addr_7_reg_2227[11]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[13]),
        .Q(gmem_addr_7_reg_2227[12]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[14]),
        .Q(gmem_addr_7_reg_2227[13]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[15]),
        .Q(gmem_addr_7_reg_2227[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[14]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[14]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[14]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[14]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[14:11]),
        .O(add_ln61_7_fu_1493_p2[15:12]),
        .S({\gmem_addr_7_reg_2227[14]_i_2_n_0 ,\gmem_addr_7_reg_2227[14]_i_3_n_0 ,\gmem_addr_7_reg_2227[14]_i_4_n_0 ,\gmem_addr_7_reg_2227[14]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[16]),
        .Q(gmem_addr_7_reg_2227[15]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[17]),
        .Q(gmem_addr_7_reg_2227[16]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[18]),
        .Q(gmem_addr_7_reg_2227[17]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[19]),
        .Q(gmem_addr_7_reg_2227[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[18]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[18]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[18]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[18]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[18:15]),
        .O(add_ln61_7_fu_1493_p2[19:16]),
        .S({\gmem_addr_7_reg_2227[18]_i_2_n_0 ,\gmem_addr_7_reg_2227[18]_i_3_n_0 ,\gmem_addr_7_reg_2227[18]_i_4_n_0 ,\gmem_addr_7_reg_2227[18]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[20]),
        .Q(gmem_addr_7_reg_2227[19]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[2]),
        .Q(gmem_addr_7_reg_2227[1]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[21]),
        .Q(gmem_addr_7_reg_2227[20]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[22]),
        .Q(gmem_addr_7_reg_2227[21]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[23]),
        .Q(gmem_addr_7_reg_2227[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[22]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[22]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[22]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[22]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[22:19]),
        .O(add_ln61_7_fu_1493_p2[23:20]),
        .S({\gmem_addr_7_reg_2227[22]_i_2_n_0 ,\gmem_addr_7_reg_2227[22]_i_3_n_0 ,\gmem_addr_7_reg_2227[22]_i_4_n_0 ,\gmem_addr_7_reg_2227[22]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[24]),
        .Q(gmem_addr_7_reg_2227[23]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[25]),
        .Q(gmem_addr_7_reg_2227[24]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[26]),
        .Q(gmem_addr_7_reg_2227[25]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[27]),
        .Q(gmem_addr_7_reg_2227[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[26]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[26]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[26]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[26]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[26:23]),
        .O(add_ln61_7_fu_1493_p2[27:24]),
        .S({\gmem_addr_7_reg_2227[26]_i_2_n_0 ,\gmem_addr_7_reg_2227[26]_i_3_n_0 ,\gmem_addr_7_reg_2227[26]_i_4_n_0 ,\gmem_addr_7_reg_2227[26]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[28]),
        .Q(gmem_addr_7_reg_2227[27]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[29]),
        .Q(gmem_addr_7_reg_2227[28]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[30]),
        .Q(gmem_addr_7_reg_2227[29]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[3]),
        .Q(gmem_addr_7_reg_2227[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_7_reg_2227_reg[2]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[2]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[2]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_11_reg[2:0],1'b0}),
        .O({add_ln61_7_fu_1493_p2[3:1],\NLW_gmem_addr_7_reg_2227_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_7_reg_2227[2]_i_2_n_0 ,\gmem_addr_7_reg_2227[2]_i_3_n_0 ,\gmem_addr_7_reg_2227[2]_i_4_n_0 ,std_I_o_mem_read_reg_2060[0]}));
  FDRE \gmem_addr_7_reg_2227_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[31]),
        .Q(gmem_addr_7_reg_2227[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[30]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[30]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[30]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[30]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[30:27]),
        .O(add_ln61_7_fu_1493_p2[31:28]),
        .S({\gmem_addr_7_reg_2227[30]_i_2_n_0 ,\gmem_addr_7_reg_2227[30]_i_3_n_0 ,\gmem_addr_7_reg_2227[30]_i_4_n_0 ,\gmem_addr_7_reg_2227[30]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[32]),
        .Q(gmem_addr_7_reg_2227[31]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[33]),
        .Q(gmem_addr_7_reg_2227[32]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[34]),
        .Q(gmem_addr_7_reg_2227[33]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[35]),
        .Q(gmem_addr_7_reg_2227[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[34]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[34]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[34]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[34]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({std_I_o_mem_read_reg_2060[34:32],\gmem_addr_7_reg_2227[34]_i_2_n_0 }),
        .O(add_ln61_7_fu_1493_p2[35:32]),
        .S({\gmem_addr_7_reg_2227[34]_i_3_n_0 ,\gmem_addr_7_reg_2227[34]_i_4_n_0 ,\gmem_addr_7_reg_2227[34]_i_5_n_0 ,\gmem_addr_7_reg_2227[34]_i_6_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[36]),
        .Q(gmem_addr_7_reg_2227[35]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[37]),
        .Q(gmem_addr_7_reg_2227[36]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[38]),
        .Q(gmem_addr_7_reg_2227[37]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[39]),
        .Q(gmem_addr_7_reg_2227[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[38]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[38]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[38]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[38]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[38:35]),
        .O(add_ln61_7_fu_1493_p2[39:36]),
        .S({\gmem_addr_7_reg_2227[38]_i_2_n_0 ,\gmem_addr_7_reg_2227[38]_i_3_n_0 ,\gmem_addr_7_reg_2227[38]_i_4_n_0 ,\gmem_addr_7_reg_2227[38]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[40]),
        .Q(gmem_addr_7_reg_2227[39]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[4]),
        .Q(gmem_addr_7_reg_2227[3]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[41]),
        .Q(gmem_addr_7_reg_2227[40]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[42]),
        .Q(gmem_addr_7_reg_2227[41]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[43]),
        .Q(gmem_addr_7_reg_2227[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[42]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[42]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[42]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[42]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[42:39]),
        .O(add_ln61_7_fu_1493_p2[43:40]),
        .S({\gmem_addr_7_reg_2227[42]_i_2_n_0 ,\gmem_addr_7_reg_2227[42]_i_3_n_0 ,\gmem_addr_7_reg_2227[42]_i_4_n_0 ,\gmem_addr_7_reg_2227[42]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[44]),
        .Q(gmem_addr_7_reg_2227[43]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[45]),
        .Q(gmem_addr_7_reg_2227[44]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[46]),
        .Q(gmem_addr_7_reg_2227[45]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[47]),
        .Q(gmem_addr_7_reg_2227[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[46]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[46]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[46]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[46]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[46:43]),
        .O(add_ln61_7_fu_1493_p2[47:44]),
        .S({\gmem_addr_7_reg_2227[46]_i_2_n_0 ,\gmem_addr_7_reg_2227[46]_i_3_n_0 ,\gmem_addr_7_reg_2227[46]_i_4_n_0 ,\gmem_addr_7_reg_2227[46]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[48]),
        .Q(gmem_addr_7_reg_2227[47]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[49]),
        .Q(gmem_addr_7_reg_2227[48]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[50]),
        .Q(gmem_addr_7_reg_2227[49]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[5]),
        .Q(gmem_addr_7_reg_2227[4]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[51]),
        .Q(gmem_addr_7_reg_2227[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[50]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[50]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[50]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[50]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[50:47]),
        .O(add_ln61_7_fu_1493_p2[51:48]),
        .S({\gmem_addr_7_reg_2227[50]_i_2_n_0 ,\gmem_addr_7_reg_2227[50]_i_3_n_0 ,\gmem_addr_7_reg_2227[50]_i_4_n_0 ,\gmem_addr_7_reg_2227[50]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[52]),
        .Q(gmem_addr_7_reg_2227[51]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[53]),
        .Q(gmem_addr_7_reg_2227[52]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[54]),
        .Q(gmem_addr_7_reg_2227[53]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[55]),
        .Q(gmem_addr_7_reg_2227[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[54]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[54]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[54]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[54]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[54:51]),
        .O(add_ln61_7_fu_1493_p2[55:52]),
        .S({\gmem_addr_7_reg_2227[54]_i_2_n_0 ,\gmem_addr_7_reg_2227[54]_i_3_n_0 ,\gmem_addr_7_reg_2227[54]_i_4_n_0 ,\gmem_addr_7_reg_2227[54]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[56]),
        .Q(gmem_addr_7_reg_2227[55]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[57]),
        .Q(gmem_addr_7_reg_2227[56]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[58]),
        .Q(gmem_addr_7_reg_2227[57]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[59]),
        .Q(gmem_addr_7_reg_2227[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[58]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[58]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[58]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[58]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2060[58:55]),
        .O(add_ln61_7_fu_1493_p2[59:56]),
        .S({\gmem_addr_7_reg_2227[58]_i_2_n_0 ,\gmem_addr_7_reg_2227[58]_i_3_n_0 ,\gmem_addr_7_reg_2227[58]_i_4_n_0 ,\gmem_addr_7_reg_2227[58]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[60]),
        .Q(gmem_addr_7_reg_2227[59]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[6]),
        .Q(gmem_addr_7_reg_2227[5]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[61]),
        .Q(gmem_addr_7_reg_2227[60]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[62]),
        .Q(gmem_addr_7_reg_2227[61]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[63]),
        .Q(gmem_addr_7_reg_2227[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[62]_i_2 
       (.CI(\gmem_addr_7_reg_2227_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_7_reg_2227_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_7_reg_2227_reg[62]_i_2_n_1 ,\gmem_addr_7_reg_2227_reg[62]_i_2_n_2 ,\gmem_addr_7_reg_2227_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,std_I_o_mem_read_reg_2060[61:59]}),
        .O(add_ln61_7_fu_1493_p2[63:60]),
        .S({\gmem_addr_7_reg_2227[62]_i_4_n_0 ,\gmem_addr_7_reg_2227[62]_i_5_n_0 ,\gmem_addr_7_reg_2227[62]_i_6_n_0 ,\gmem_addr_7_reg_2227[62]_i_7_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[7]),
        .Q(gmem_addr_7_reg_2227[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_2227_reg[6]_i_1 
       (.CI(\gmem_addr_7_reg_2227_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_2227_reg[6]_i_1_n_0 ,\gmem_addr_7_reg_2227_reg[6]_i_1_n_1 ,\gmem_addr_7_reg_2227_reg[6]_i_1_n_2 ,\gmem_addr_7_reg_2227_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[6:3]),
        .O(add_ln61_7_fu_1493_p2[7:4]),
        .S({\gmem_addr_7_reg_2227[6]_i_2_n_0 ,\gmem_addr_7_reg_2227[6]_i_3_n_0 ,\gmem_addr_7_reg_2227[6]_i_4_n_0 ,\gmem_addr_7_reg_2227[6]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_2227_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[8]),
        .Q(gmem_addr_7_reg_2227[7]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[9]),
        .Q(gmem_addr_7_reg_2227[8]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_2227_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_7_reg_22270),
        .D(add_ln61_7_fu_1493_p2[10]),
        .Q(gmem_addr_7_reg_2227[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[10]_i_2 
       (.I0(current_rate_8_reg[10]),
        .I1(filtered_im_0_o_mem_read_reg_2055[11]),
        .O(\gmem_addr_8_reg_2244[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[10]_i_3 
       (.I0(current_rate_8_reg[9]),
        .I1(filtered_im_0_o_mem_read_reg_2055[10]),
        .O(\gmem_addr_8_reg_2244[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[10]_i_4 
       (.I0(current_rate_8_reg[8]),
        .I1(filtered_im_0_o_mem_read_reg_2055[9]),
        .O(\gmem_addr_8_reg_2244[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[10]_i_5 
       (.I0(current_rate_8_reg[7]),
        .I1(filtered_im_0_o_mem_read_reg_2055[8]),
        .O(\gmem_addr_8_reg_2244[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[14]_i_2 
       (.I0(current_rate_8_reg[14]),
        .I1(filtered_im_0_o_mem_read_reg_2055[15]),
        .O(\gmem_addr_8_reg_2244[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[14]_i_3 
       (.I0(current_rate_8_reg[13]),
        .I1(filtered_im_0_o_mem_read_reg_2055[14]),
        .O(\gmem_addr_8_reg_2244[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[14]_i_4 
       (.I0(current_rate_8_reg[12]),
        .I1(filtered_im_0_o_mem_read_reg_2055[13]),
        .O(\gmem_addr_8_reg_2244[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[14]_i_5 
       (.I0(current_rate_8_reg[11]),
        .I1(filtered_im_0_o_mem_read_reg_2055[12]),
        .O(\gmem_addr_8_reg_2244[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[18]_i_2 
       (.I0(current_rate_8_reg[18]),
        .I1(filtered_im_0_o_mem_read_reg_2055[19]),
        .O(\gmem_addr_8_reg_2244[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[18]_i_3 
       (.I0(current_rate_8_reg[17]),
        .I1(filtered_im_0_o_mem_read_reg_2055[18]),
        .O(\gmem_addr_8_reg_2244[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[18]_i_4 
       (.I0(current_rate_8_reg[16]),
        .I1(filtered_im_0_o_mem_read_reg_2055[17]),
        .O(\gmem_addr_8_reg_2244[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[18]_i_5 
       (.I0(current_rate_8_reg[15]),
        .I1(filtered_im_0_o_mem_read_reg_2055[16]),
        .O(\gmem_addr_8_reg_2244[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[22]_i_2 
       (.I0(current_rate_8_reg[22]),
        .I1(filtered_im_0_o_mem_read_reg_2055[23]),
        .O(\gmem_addr_8_reg_2244[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[22]_i_3 
       (.I0(current_rate_8_reg[21]),
        .I1(filtered_im_0_o_mem_read_reg_2055[22]),
        .O(\gmem_addr_8_reg_2244[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[22]_i_4 
       (.I0(current_rate_8_reg[20]),
        .I1(filtered_im_0_o_mem_read_reg_2055[21]),
        .O(\gmem_addr_8_reg_2244[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[22]_i_5 
       (.I0(current_rate_8_reg[19]),
        .I1(filtered_im_0_o_mem_read_reg_2055[20]),
        .O(\gmem_addr_8_reg_2244[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[26]_i_2 
       (.I0(current_rate_8_reg[26]),
        .I1(filtered_im_0_o_mem_read_reg_2055[27]),
        .O(\gmem_addr_8_reg_2244[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[26]_i_3 
       (.I0(current_rate_8_reg[25]),
        .I1(filtered_im_0_o_mem_read_reg_2055[26]),
        .O(\gmem_addr_8_reg_2244[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[26]_i_4 
       (.I0(current_rate_8_reg[24]),
        .I1(filtered_im_0_o_mem_read_reg_2055[25]),
        .O(\gmem_addr_8_reg_2244[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[26]_i_5 
       (.I0(current_rate_8_reg[23]),
        .I1(filtered_im_0_o_mem_read_reg_2055[24]),
        .O(\gmem_addr_8_reg_2244[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[2]_i_2 
       (.I0(current_rate_8_reg[2]),
        .I1(filtered_im_0_o_mem_read_reg_2055[3]),
        .O(\gmem_addr_8_reg_2244[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[2]_i_3 
       (.I0(current_rate_8_reg[1]),
        .I1(filtered_im_0_o_mem_read_reg_2055[2]),
        .O(\gmem_addr_8_reg_2244[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[2]_i_4 
       (.I0(current_rate_8_reg[0]),
        .I1(filtered_im_0_o_mem_read_reg_2055[1]),
        .O(\gmem_addr_8_reg_2244[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[30]_i_2 
       (.I0(current_rate_8_reg[30]),
        .I1(filtered_im_0_o_mem_read_reg_2055[31]),
        .O(\gmem_addr_8_reg_2244[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[30]_i_3 
       (.I0(current_rate_8_reg[29]),
        .I1(filtered_im_0_o_mem_read_reg_2055[30]),
        .O(\gmem_addr_8_reg_2244[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[30]_i_4 
       (.I0(current_rate_8_reg[28]),
        .I1(filtered_im_0_o_mem_read_reg_2055[29]),
        .O(\gmem_addr_8_reg_2244[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[30]_i_5 
       (.I0(current_rate_8_reg[27]),
        .I1(filtered_im_0_o_mem_read_reg_2055[28]),
        .O(\gmem_addr_8_reg_2244[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_2244[34]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[32]),
        .O(\gmem_addr_8_reg_2244[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[34]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[34]),
        .I1(filtered_im_0_o_mem_read_reg_2055[35]),
        .O(\gmem_addr_8_reg_2244[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[34]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[33]),
        .I1(filtered_im_0_o_mem_read_reg_2055[34]),
        .O(\gmem_addr_8_reg_2244[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[34]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[32]),
        .I1(filtered_im_0_o_mem_read_reg_2055[33]),
        .O(\gmem_addr_8_reg_2244[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[34]_i_6 
       (.I0(filtered_im_0_o_mem_read_reg_2055[32]),
        .I1(current_rate_8_reg[31]),
        .O(\gmem_addr_8_reg_2244[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[38]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[38]),
        .I1(filtered_im_0_o_mem_read_reg_2055[39]),
        .O(\gmem_addr_8_reg_2244[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[38]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[37]),
        .I1(filtered_im_0_o_mem_read_reg_2055[38]),
        .O(\gmem_addr_8_reg_2244[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[38]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[36]),
        .I1(filtered_im_0_o_mem_read_reg_2055[37]),
        .O(\gmem_addr_8_reg_2244[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[38]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[35]),
        .I1(filtered_im_0_o_mem_read_reg_2055[36]),
        .O(\gmem_addr_8_reg_2244[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[42]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[42]),
        .I1(filtered_im_0_o_mem_read_reg_2055[43]),
        .O(\gmem_addr_8_reg_2244[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[42]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[41]),
        .I1(filtered_im_0_o_mem_read_reg_2055[42]),
        .O(\gmem_addr_8_reg_2244[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[42]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[40]),
        .I1(filtered_im_0_o_mem_read_reg_2055[41]),
        .O(\gmem_addr_8_reg_2244[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[42]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[39]),
        .I1(filtered_im_0_o_mem_read_reg_2055[40]),
        .O(\gmem_addr_8_reg_2244[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[46]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[46]),
        .I1(filtered_im_0_o_mem_read_reg_2055[47]),
        .O(\gmem_addr_8_reg_2244[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[46]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[45]),
        .I1(filtered_im_0_o_mem_read_reg_2055[46]),
        .O(\gmem_addr_8_reg_2244[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[46]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[44]),
        .I1(filtered_im_0_o_mem_read_reg_2055[45]),
        .O(\gmem_addr_8_reg_2244[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[46]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[43]),
        .I1(filtered_im_0_o_mem_read_reg_2055[44]),
        .O(\gmem_addr_8_reg_2244[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[50]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[50]),
        .I1(filtered_im_0_o_mem_read_reg_2055[51]),
        .O(\gmem_addr_8_reg_2244[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[50]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[49]),
        .I1(filtered_im_0_o_mem_read_reg_2055[50]),
        .O(\gmem_addr_8_reg_2244[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[50]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[48]),
        .I1(filtered_im_0_o_mem_read_reg_2055[49]),
        .O(\gmem_addr_8_reg_2244[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[50]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[47]),
        .I1(filtered_im_0_o_mem_read_reg_2055[48]),
        .O(\gmem_addr_8_reg_2244[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[54]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[54]),
        .I1(filtered_im_0_o_mem_read_reg_2055[55]),
        .O(\gmem_addr_8_reg_2244[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[54]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[53]),
        .I1(filtered_im_0_o_mem_read_reg_2055[54]),
        .O(\gmem_addr_8_reg_2244[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[54]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[52]),
        .I1(filtered_im_0_o_mem_read_reg_2055[53]),
        .O(\gmem_addr_8_reg_2244[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[54]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[51]),
        .I1(filtered_im_0_o_mem_read_reg_2055[52]),
        .O(\gmem_addr_8_reg_2244[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[58]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2055[58]),
        .I1(filtered_im_0_o_mem_read_reg_2055[59]),
        .O(\gmem_addr_8_reg_2244[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[58]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2055[57]),
        .I1(filtered_im_0_o_mem_read_reg_2055[58]),
        .O(\gmem_addr_8_reg_2244[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[58]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[56]),
        .I1(filtered_im_0_o_mem_read_reg_2055[57]),
        .O(\gmem_addr_8_reg_2244[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[58]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[55]),
        .I1(filtered_im_0_o_mem_read_reg_2055[56]),
        .O(\gmem_addr_8_reg_2244[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_10 
       (.I0(current_factor_8_reg[8]),
        .I1(current_factor_8_reg[9]),
        .I2(current_factor_8_reg[10]),
        .I3(current_factor_8_reg[11]),
        .O(\gmem_addr_8_reg_2244[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_11 
       (.I0(\gmem_addr_8_reg_2244[62]_i_13_n_0 ),
        .I1(current_factor_8_reg[7]),
        .I2(current_factor_8_reg[6]),
        .I3(current_factor_8_reg[28]),
        .I4(current_factor_8_reg[29]),
        .I5(\gmem_addr_8_reg_2244[62]_i_14_n_0 ),
        .O(\gmem_addr_8_reg_2244[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_12 
       (.I0(current_factor_8_reg[1]),
        .I1(current_factor_8_reg[0]),
        .I2(current_factor_8_reg[2]),
        .I3(current_factor_8_reg[3]),
        .O(\gmem_addr_8_reg_2244[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_13 
       (.I0(current_factor_8_reg[16]),
        .I1(current_factor_8_reg[17]),
        .I2(current_factor_8_reg[19]),
        .I3(current_factor_8_reg[18]),
        .O(\gmem_addr_8_reg_2244[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_14 
       (.I0(current_factor_8_reg[24]),
        .I1(current_factor_8_reg[25]),
        .I2(current_factor_8_reg[12]),
        .I3(current_factor_8_reg[13]),
        .I4(\gmem_addr_8_reg_2244[62]_i_15_n_0 ),
        .O(\gmem_addr_8_reg_2244[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_15 
       (.I0(current_factor_8_reg[4]),
        .I1(current_factor_8_reg[5]),
        .I2(current_factor_8_reg[20]),
        .I3(current_factor_8_reg[21]),
        .O(\gmem_addr_8_reg_2244[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_8_reg_2244[62]_i_3 
       (.I0(\gmem_addr_8_reg_2244[62]_i_8_n_0 ),
        .I1(\gmem_addr_8_reg_2244[62]_i_9_n_0 ),
        .I2(current_factor_8_reg[15]),
        .I3(current_factor_8_reg[14]),
        .I4(\gmem_addr_8_reg_2244[62]_i_10_n_0 ),
        .I5(\gmem_addr_8_reg_2244[62]_i_11_n_0 ),
        .O(icmp_ln59_8_fu_1580_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[62]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2055[62]),
        .I1(filtered_im_0_o_mem_read_reg_2055[63]),
        .O(\gmem_addr_8_reg_2244[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[62]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2055[61]),
        .I1(filtered_im_0_o_mem_read_reg_2055[62]),
        .O(\gmem_addr_8_reg_2244[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[62]_i_6 
       (.I0(filtered_im_0_o_mem_read_reg_2055[60]),
        .I1(filtered_im_0_o_mem_read_reg_2055[61]),
        .O(\gmem_addr_8_reg_2244[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_2244[62]_i_7 
       (.I0(filtered_im_0_o_mem_read_reg_2055[59]),
        .I1(filtered_im_0_o_mem_read_reg_2055[60]),
        .O(\gmem_addr_8_reg_2244[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_8_reg_2244[62]_i_8 
       (.I0(current_factor_8_reg[31]),
        .I1(current_factor_8_reg[30]),
        .I2(current_factor_8_reg[23]),
        .I3(current_factor_8_reg[22]),
        .I4(\gmem_addr_8_reg_2244[62]_i_12_n_0 ),
        .O(\gmem_addr_8_reg_2244[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_8_reg_2244[62]_i_9 
       (.I0(current_factor_8_reg[27]),
        .I1(current_factor_8_reg[26]),
        .O(\gmem_addr_8_reg_2244[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[6]_i_2 
       (.I0(current_rate_8_reg[6]),
        .I1(filtered_im_0_o_mem_read_reg_2055[7]),
        .O(\gmem_addr_8_reg_2244[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[6]_i_3 
       (.I0(current_rate_8_reg[5]),
        .I1(filtered_im_0_o_mem_read_reg_2055[6]),
        .O(\gmem_addr_8_reg_2244[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[6]_i_4 
       (.I0(current_rate_8_reg[4]),
        .I1(filtered_im_0_o_mem_read_reg_2055[5]),
        .O(\gmem_addr_8_reg_2244[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_2244[6]_i_5 
       (.I0(current_rate_8_reg[3]),
        .I1(filtered_im_0_o_mem_read_reg_2055[4]),
        .O(\gmem_addr_8_reg_2244[6]_i_5_n_0 ));
  FDRE \gmem_addr_8_reg_2244_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[1]),
        .Q(gmem_addr_8_reg_2244[0]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[11]),
        .Q(gmem_addr_8_reg_2244[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[10]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[10]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[10]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[10]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[10:7]),
        .O(add_ln61_8_fu_1598_p2[11:8]),
        .S({\gmem_addr_8_reg_2244[10]_i_2_n_0 ,\gmem_addr_8_reg_2244[10]_i_3_n_0 ,\gmem_addr_8_reg_2244[10]_i_4_n_0 ,\gmem_addr_8_reg_2244[10]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[12]),
        .Q(gmem_addr_8_reg_2244[11]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[13]),
        .Q(gmem_addr_8_reg_2244[12]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[14]),
        .Q(gmem_addr_8_reg_2244[13]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[15]),
        .Q(gmem_addr_8_reg_2244[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[14]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[14]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[14]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[14]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[14:11]),
        .O(add_ln61_8_fu_1598_p2[15:12]),
        .S({\gmem_addr_8_reg_2244[14]_i_2_n_0 ,\gmem_addr_8_reg_2244[14]_i_3_n_0 ,\gmem_addr_8_reg_2244[14]_i_4_n_0 ,\gmem_addr_8_reg_2244[14]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[16]),
        .Q(gmem_addr_8_reg_2244[15]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[17]),
        .Q(gmem_addr_8_reg_2244[16]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[18]),
        .Q(gmem_addr_8_reg_2244[17]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[19]),
        .Q(gmem_addr_8_reg_2244[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[18]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[18]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[18]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[18]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[18:15]),
        .O(add_ln61_8_fu_1598_p2[19:16]),
        .S({\gmem_addr_8_reg_2244[18]_i_2_n_0 ,\gmem_addr_8_reg_2244[18]_i_3_n_0 ,\gmem_addr_8_reg_2244[18]_i_4_n_0 ,\gmem_addr_8_reg_2244[18]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[20]),
        .Q(gmem_addr_8_reg_2244[19]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[2]),
        .Q(gmem_addr_8_reg_2244[1]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[21]),
        .Q(gmem_addr_8_reg_2244[20]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[22]),
        .Q(gmem_addr_8_reg_2244[21]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[23]),
        .Q(gmem_addr_8_reg_2244[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[22]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[22]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[22]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[22]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[22:19]),
        .O(add_ln61_8_fu_1598_p2[23:20]),
        .S({\gmem_addr_8_reg_2244[22]_i_2_n_0 ,\gmem_addr_8_reg_2244[22]_i_3_n_0 ,\gmem_addr_8_reg_2244[22]_i_4_n_0 ,\gmem_addr_8_reg_2244[22]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[24]),
        .Q(gmem_addr_8_reg_2244[23]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[25]),
        .Q(gmem_addr_8_reg_2244[24]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[26]),
        .Q(gmem_addr_8_reg_2244[25]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[27]),
        .Q(gmem_addr_8_reg_2244[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[26]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[26]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[26]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[26]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[26:23]),
        .O(add_ln61_8_fu_1598_p2[27:24]),
        .S({\gmem_addr_8_reg_2244[26]_i_2_n_0 ,\gmem_addr_8_reg_2244[26]_i_3_n_0 ,\gmem_addr_8_reg_2244[26]_i_4_n_0 ,\gmem_addr_8_reg_2244[26]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[28]),
        .Q(gmem_addr_8_reg_2244[27]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[29]),
        .Q(gmem_addr_8_reg_2244[28]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[30]),
        .Q(gmem_addr_8_reg_2244[29]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[3]),
        .Q(gmem_addr_8_reg_2244[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_8_reg_2244_reg[2]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[2]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[2]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_8_reg[2:0],1'b0}),
        .O({add_ln61_8_fu_1598_p2[3:1],\NLW_gmem_addr_8_reg_2244_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_8_reg_2244[2]_i_2_n_0 ,\gmem_addr_8_reg_2244[2]_i_3_n_0 ,\gmem_addr_8_reg_2244[2]_i_4_n_0 ,filtered_im_0_o_mem_read_reg_2055[0]}));
  FDRE \gmem_addr_8_reg_2244_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[31]),
        .Q(gmem_addr_8_reg_2244[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[30]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[30]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[30]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[30]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[30:27]),
        .O(add_ln61_8_fu_1598_p2[31:28]),
        .S({\gmem_addr_8_reg_2244[30]_i_2_n_0 ,\gmem_addr_8_reg_2244[30]_i_3_n_0 ,\gmem_addr_8_reg_2244[30]_i_4_n_0 ,\gmem_addr_8_reg_2244[30]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[32]),
        .Q(gmem_addr_8_reg_2244[31]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[33]),
        .Q(gmem_addr_8_reg_2244[32]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[34]),
        .Q(gmem_addr_8_reg_2244[33]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[35]),
        .Q(gmem_addr_8_reg_2244[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[34]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[34]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[34]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[34]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_im_0_o_mem_read_reg_2055[34:32],\gmem_addr_8_reg_2244[34]_i_2_n_0 }),
        .O(add_ln61_8_fu_1598_p2[35:32]),
        .S({\gmem_addr_8_reg_2244[34]_i_3_n_0 ,\gmem_addr_8_reg_2244[34]_i_4_n_0 ,\gmem_addr_8_reg_2244[34]_i_5_n_0 ,\gmem_addr_8_reg_2244[34]_i_6_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[36]),
        .Q(gmem_addr_8_reg_2244[35]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[37]),
        .Q(gmem_addr_8_reg_2244[36]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[38]),
        .Q(gmem_addr_8_reg_2244[37]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[39]),
        .Q(gmem_addr_8_reg_2244[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[38]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[38]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[38]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[38]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[38:35]),
        .O(add_ln61_8_fu_1598_p2[39:36]),
        .S({\gmem_addr_8_reg_2244[38]_i_2_n_0 ,\gmem_addr_8_reg_2244[38]_i_3_n_0 ,\gmem_addr_8_reg_2244[38]_i_4_n_0 ,\gmem_addr_8_reg_2244[38]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[40]),
        .Q(gmem_addr_8_reg_2244[39]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[4]),
        .Q(gmem_addr_8_reg_2244[3]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[41]),
        .Q(gmem_addr_8_reg_2244[40]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[42]),
        .Q(gmem_addr_8_reg_2244[41]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[43]),
        .Q(gmem_addr_8_reg_2244[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[42]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[42]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[42]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[42]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[42:39]),
        .O(add_ln61_8_fu_1598_p2[43:40]),
        .S({\gmem_addr_8_reg_2244[42]_i_2_n_0 ,\gmem_addr_8_reg_2244[42]_i_3_n_0 ,\gmem_addr_8_reg_2244[42]_i_4_n_0 ,\gmem_addr_8_reg_2244[42]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[44]),
        .Q(gmem_addr_8_reg_2244[43]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[45]),
        .Q(gmem_addr_8_reg_2244[44]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[46]),
        .Q(gmem_addr_8_reg_2244[45]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[47]),
        .Q(gmem_addr_8_reg_2244[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[46]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[46]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[46]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[46]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[46:43]),
        .O(add_ln61_8_fu_1598_p2[47:44]),
        .S({\gmem_addr_8_reg_2244[46]_i_2_n_0 ,\gmem_addr_8_reg_2244[46]_i_3_n_0 ,\gmem_addr_8_reg_2244[46]_i_4_n_0 ,\gmem_addr_8_reg_2244[46]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[48]),
        .Q(gmem_addr_8_reg_2244[47]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[49]),
        .Q(gmem_addr_8_reg_2244[48]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[50]),
        .Q(gmem_addr_8_reg_2244[49]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[5]),
        .Q(gmem_addr_8_reg_2244[4]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[51]),
        .Q(gmem_addr_8_reg_2244[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[50]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[50]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[50]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[50]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[50:47]),
        .O(add_ln61_8_fu_1598_p2[51:48]),
        .S({\gmem_addr_8_reg_2244[50]_i_2_n_0 ,\gmem_addr_8_reg_2244[50]_i_3_n_0 ,\gmem_addr_8_reg_2244[50]_i_4_n_0 ,\gmem_addr_8_reg_2244[50]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[52]),
        .Q(gmem_addr_8_reg_2244[51]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[53]),
        .Q(gmem_addr_8_reg_2244[52]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[54]),
        .Q(gmem_addr_8_reg_2244[53]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[55]),
        .Q(gmem_addr_8_reg_2244[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[54]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[54]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[54]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[54]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[54:51]),
        .O(add_ln61_8_fu_1598_p2[55:52]),
        .S({\gmem_addr_8_reg_2244[54]_i_2_n_0 ,\gmem_addr_8_reg_2244[54]_i_3_n_0 ,\gmem_addr_8_reg_2244[54]_i_4_n_0 ,\gmem_addr_8_reg_2244[54]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[56]),
        .Q(gmem_addr_8_reg_2244[55]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[57]),
        .Q(gmem_addr_8_reg_2244[56]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[58]),
        .Q(gmem_addr_8_reg_2244[57]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[59]),
        .Q(gmem_addr_8_reg_2244[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[58]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[58]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[58]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[58]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2055[58:55]),
        .O(add_ln61_8_fu_1598_p2[59:56]),
        .S({\gmem_addr_8_reg_2244[58]_i_2_n_0 ,\gmem_addr_8_reg_2244[58]_i_3_n_0 ,\gmem_addr_8_reg_2244[58]_i_4_n_0 ,\gmem_addr_8_reg_2244[58]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[60]),
        .Q(gmem_addr_8_reg_2244[59]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[6]),
        .Q(gmem_addr_8_reg_2244[5]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[61]),
        .Q(gmem_addr_8_reg_2244[60]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[62]),
        .Q(gmem_addr_8_reg_2244[61]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[63]),
        .Q(gmem_addr_8_reg_2244[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[62]_i_2 
       (.CI(\gmem_addr_8_reg_2244_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_8_reg_2244_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_8_reg_2244_reg[62]_i_2_n_1 ,\gmem_addr_8_reg_2244_reg[62]_i_2_n_2 ,\gmem_addr_8_reg_2244_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,filtered_im_0_o_mem_read_reg_2055[61:59]}),
        .O(add_ln61_8_fu_1598_p2[63:60]),
        .S({\gmem_addr_8_reg_2244[62]_i_4_n_0 ,\gmem_addr_8_reg_2244[62]_i_5_n_0 ,\gmem_addr_8_reg_2244[62]_i_6_n_0 ,\gmem_addr_8_reg_2244[62]_i_7_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[7]),
        .Q(gmem_addr_8_reg_2244[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_2244_reg[6]_i_1 
       (.CI(\gmem_addr_8_reg_2244_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_2244_reg[6]_i_1_n_0 ,\gmem_addr_8_reg_2244_reg[6]_i_1_n_1 ,\gmem_addr_8_reg_2244_reg[6]_i_1_n_2 ,\gmem_addr_8_reg_2244_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[6:3]),
        .O(add_ln61_8_fu_1598_p2[7:4]),
        .S({\gmem_addr_8_reg_2244[6]_i_2_n_0 ,\gmem_addr_8_reg_2244[6]_i_3_n_0 ,\gmem_addr_8_reg_2244[6]_i_4_n_0 ,\gmem_addr_8_reg_2244[6]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_2244_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[8]),
        .Q(gmem_addr_8_reg_2244[7]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[9]),
        .Q(gmem_addr_8_reg_2244[8]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_2244_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_8_reg_22440),
        .D(add_ln61_8_fu_1598_p2[10]),
        .Q(gmem_addr_8_reg_2244[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[10]_i_2 
       (.I0(current_rate_reg[10]),
        .I1(filtered_real_0_o_mem_read_reg_2050[11]),
        .O(\gmem_addr_9_reg_2261[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[10]_i_3 
       (.I0(current_rate_reg[9]),
        .I1(filtered_real_0_o_mem_read_reg_2050[10]),
        .O(\gmem_addr_9_reg_2261[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[10]_i_4 
       (.I0(current_rate_reg[8]),
        .I1(filtered_real_0_o_mem_read_reg_2050[9]),
        .O(\gmem_addr_9_reg_2261[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[10]_i_5 
       (.I0(current_rate_reg[7]),
        .I1(filtered_real_0_o_mem_read_reg_2050[8]),
        .O(\gmem_addr_9_reg_2261[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[14]_i_2 
       (.I0(current_rate_reg[14]),
        .I1(filtered_real_0_o_mem_read_reg_2050[15]),
        .O(\gmem_addr_9_reg_2261[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[14]_i_3 
       (.I0(current_rate_reg[13]),
        .I1(filtered_real_0_o_mem_read_reg_2050[14]),
        .O(\gmem_addr_9_reg_2261[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[14]_i_4 
       (.I0(current_rate_reg[12]),
        .I1(filtered_real_0_o_mem_read_reg_2050[13]),
        .O(\gmem_addr_9_reg_2261[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[14]_i_5 
       (.I0(current_rate_reg[11]),
        .I1(filtered_real_0_o_mem_read_reg_2050[12]),
        .O(\gmem_addr_9_reg_2261[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[18]_i_2 
       (.I0(current_rate_reg[18]),
        .I1(filtered_real_0_o_mem_read_reg_2050[19]),
        .O(\gmem_addr_9_reg_2261[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[18]_i_3 
       (.I0(current_rate_reg[17]),
        .I1(filtered_real_0_o_mem_read_reg_2050[18]),
        .O(\gmem_addr_9_reg_2261[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[18]_i_4 
       (.I0(current_rate_reg[16]),
        .I1(filtered_real_0_o_mem_read_reg_2050[17]),
        .O(\gmem_addr_9_reg_2261[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[18]_i_5 
       (.I0(current_rate_reg[15]),
        .I1(filtered_real_0_o_mem_read_reg_2050[16]),
        .O(\gmem_addr_9_reg_2261[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[22]_i_2 
       (.I0(current_rate_reg[22]),
        .I1(filtered_real_0_o_mem_read_reg_2050[23]),
        .O(\gmem_addr_9_reg_2261[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[22]_i_3 
       (.I0(current_rate_reg[21]),
        .I1(filtered_real_0_o_mem_read_reg_2050[22]),
        .O(\gmem_addr_9_reg_2261[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[22]_i_4 
       (.I0(current_rate_reg[20]),
        .I1(filtered_real_0_o_mem_read_reg_2050[21]),
        .O(\gmem_addr_9_reg_2261[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[22]_i_5 
       (.I0(current_rate_reg[19]),
        .I1(filtered_real_0_o_mem_read_reg_2050[20]),
        .O(\gmem_addr_9_reg_2261[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[26]_i_2 
       (.I0(current_rate_reg[26]),
        .I1(filtered_real_0_o_mem_read_reg_2050[27]),
        .O(\gmem_addr_9_reg_2261[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[26]_i_3 
       (.I0(current_rate_reg[25]),
        .I1(filtered_real_0_o_mem_read_reg_2050[26]),
        .O(\gmem_addr_9_reg_2261[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[26]_i_4 
       (.I0(current_rate_reg[24]),
        .I1(filtered_real_0_o_mem_read_reg_2050[25]),
        .O(\gmem_addr_9_reg_2261[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[26]_i_5 
       (.I0(current_rate_reg[23]),
        .I1(filtered_real_0_o_mem_read_reg_2050[24]),
        .O(\gmem_addr_9_reg_2261[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[2]_i_2 
       (.I0(current_rate_reg[2]),
        .I1(filtered_real_0_o_mem_read_reg_2050[3]),
        .O(\gmem_addr_9_reg_2261[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[2]_i_3 
       (.I0(current_rate_reg[1]),
        .I1(filtered_real_0_o_mem_read_reg_2050[2]),
        .O(\gmem_addr_9_reg_2261[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[2]_i_4 
       (.I0(current_rate_reg[0]),
        .I1(filtered_real_0_o_mem_read_reg_2050[1]),
        .O(\gmem_addr_9_reg_2261[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[30]_i_2 
       (.I0(current_rate_reg[30]),
        .I1(filtered_real_0_o_mem_read_reg_2050[31]),
        .O(\gmem_addr_9_reg_2261[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[30]_i_3 
       (.I0(current_rate_reg[29]),
        .I1(filtered_real_0_o_mem_read_reg_2050[30]),
        .O(\gmem_addr_9_reg_2261[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[30]_i_4 
       (.I0(current_rate_reg[28]),
        .I1(filtered_real_0_o_mem_read_reg_2050[29]),
        .O(\gmem_addr_9_reg_2261[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[30]_i_5 
       (.I0(current_rate_reg[27]),
        .I1(filtered_real_0_o_mem_read_reg_2050[28]),
        .O(\gmem_addr_9_reg_2261[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_9_reg_2261[34]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[32]),
        .O(\gmem_addr_9_reg_2261[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[34]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[34]),
        .I1(filtered_real_0_o_mem_read_reg_2050[35]),
        .O(\gmem_addr_9_reg_2261[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[34]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[33]),
        .I1(filtered_real_0_o_mem_read_reg_2050[34]),
        .O(\gmem_addr_9_reg_2261[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[34]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[32]),
        .I1(filtered_real_0_o_mem_read_reg_2050[33]),
        .O(\gmem_addr_9_reg_2261[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[34]_i_6 
       (.I0(filtered_real_0_o_mem_read_reg_2050[32]),
        .I1(current_rate_reg[31]),
        .O(\gmem_addr_9_reg_2261[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[38]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[38]),
        .I1(filtered_real_0_o_mem_read_reg_2050[39]),
        .O(\gmem_addr_9_reg_2261[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[38]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[37]),
        .I1(filtered_real_0_o_mem_read_reg_2050[38]),
        .O(\gmem_addr_9_reg_2261[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[38]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[36]),
        .I1(filtered_real_0_o_mem_read_reg_2050[37]),
        .O(\gmem_addr_9_reg_2261[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[38]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[35]),
        .I1(filtered_real_0_o_mem_read_reg_2050[36]),
        .O(\gmem_addr_9_reg_2261[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[42]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[42]),
        .I1(filtered_real_0_o_mem_read_reg_2050[43]),
        .O(\gmem_addr_9_reg_2261[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[42]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[41]),
        .I1(filtered_real_0_o_mem_read_reg_2050[42]),
        .O(\gmem_addr_9_reg_2261[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[42]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[40]),
        .I1(filtered_real_0_o_mem_read_reg_2050[41]),
        .O(\gmem_addr_9_reg_2261[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[42]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[39]),
        .I1(filtered_real_0_o_mem_read_reg_2050[40]),
        .O(\gmem_addr_9_reg_2261[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[46]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[46]),
        .I1(filtered_real_0_o_mem_read_reg_2050[47]),
        .O(\gmem_addr_9_reg_2261[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[46]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[45]),
        .I1(filtered_real_0_o_mem_read_reg_2050[46]),
        .O(\gmem_addr_9_reg_2261[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[46]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[44]),
        .I1(filtered_real_0_o_mem_read_reg_2050[45]),
        .O(\gmem_addr_9_reg_2261[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[46]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[43]),
        .I1(filtered_real_0_o_mem_read_reg_2050[44]),
        .O(\gmem_addr_9_reg_2261[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[50]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[50]),
        .I1(filtered_real_0_o_mem_read_reg_2050[51]),
        .O(\gmem_addr_9_reg_2261[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[50]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[49]),
        .I1(filtered_real_0_o_mem_read_reg_2050[50]),
        .O(\gmem_addr_9_reg_2261[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[50]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[48]),
        .I1(filtered_real_0_o_mem_read_reg_2050[49]),
        .O(\gmem_addr_9_reg_2261[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[50]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[47]),
        .I1(filtered_real_0_o_mem_read_reg_2050[48]),
        .O(\gmem_addr_9_reg_2261[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[54]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[54]),
        .I1(filtered_real_0_o_mem_read_reg_2050[55]),
        .O(\gmem_addr_9_reg_2261[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[54]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[53]),
        .I1(filtered_real_0_o_mem_read_reg_2050[54]),
        .O(\gmem_addr_9_reg_2261[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[54]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[52]),
        .I1(filtered_real_0_o_mem_read_reg_2050[53]),
        .O(\gmem_addr_9_reg_2261[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[54]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[51]),
        .I1(filtered_real_0_o_mem_read_reg_2050[52]),
        .O(\gmem_addr_9_reg_2261[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[58]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2050[58]),
        .I1(filtered_real_0_o_mem_read_reg_2050[59]),
        .O(\gmem_addr_9_reg_2261[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[58]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2050[57]),
        .I1(filtered_real_0_o_mem_read_reg_2050[58]),
        .O(\gmem_addr_9_reg_2261[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[58]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[56]),
        .I1(filtered_real_0_o_mem_read_reg_2050[57]),
        .O(\gmem_addr_9_reg_2261[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[58]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[55]),
        .I1(filtered_real_0_o_mem_read_reg_2050[56]),
        .O(\gmem_addr_9_reg_2261[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_10 
       (.I0(current_factor_reg[8]),
        .I1(current_factor_reg[9]),
        .I2(current_factor_reg[10]),
        .I3(current_factor_reg[11]),
        .O(\gmem_addr_9_reg_2261[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_11 
       (.I0(\gmem_addr_9_reg_2261[62]_i_13_n_0 ),
        .I1(current_factor_reg[7]),
        .I2(current_factor_reg[6]),
        .I3(current_factor_reg[28]),
        .I4(current_factor_reg[29]),
        .I5(\gmem_addr_9_reg_2261[62]_i_14_n_0 ),
        .O(\gmem_addr_9_reg_2261[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_12 
       (.I0(current_factor_reg[1]),
        .I1(current_factor_reg[0]),
        .I2(current_factor_reg[2]),
        .I3(current_factor_reg[3]),
        .O(\gmem_addr_9_reg_2261[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_13 
       (.I0(current_factor_reg[16]),
        .I1(current_factor_reg[17]),
        .I2(current_factor_reg[19]),
        .I3(current_factor_reg[18]),
        .O(\gmem_addr_9_reg_2261[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_14 
       (.I0(current_factor_reg[24]),
        .I1(current_factor_reg[25]),
        .I2(current_factor_reg[12]),
        .I3(current_factor_reg[13]),
        .I4(\gmem_addr_9_reg_2261[62]_i_15_n_0 ),
        .O(\gmem_addr_9_reg_2261[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_15 
       (.I0(current_factor_reg[4]),
        .I1(current_factor_reg[5]),
        .I2(current_factor_reg[20]),
        .I3(current_factor_reg[21]),
        .O(\gmem_addr_9_reg_2261[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_9_reg_2261[62]_i_3 
       (.I0(\gmem_addr_9_reg_2261[62]_i_8_n_0 ),
        .I1(\gmem_addr_9_reg_2261[62]_i_9_n_0 ),
        .I2(current_factor_reg[15]),
        .I3(current_factor_reg[14]),
        .I4(\gmem_addr_9_reg_2261[62]_i_10_n_0 ),
        .I5(\gmem_addr_9_reg_2261[62]_i_11_n_0 ),
        .O(icmp_ln59_9_fu_1685_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[62]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2050[62]),
        .I1(filtered_real_0_o_mem_read_reg_2050[63]),
        .O(\gmem_addr_9_reg_2261[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[62]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2050[61]),
        .I1(filtered_real_0_o_mem_read_reg_2050[62]),
        .O(\gmem_addr_9_reg_2261[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[62]_i_6 
       (.I0(filtered_real_0_o_mem_read_reg_2050[60]),
        .I1(filtered_real_0_o_mem_read_reg_2050[61]),
        .O(\gmem_addr_9_reg_2261[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_9_reg_2261[62]_i_7 
       (.I0(filtered_real_0_o_mem_read_reg_2050[59]),
        .I1(filtered_real_0_o_mem_read_reg_2050[60]),
        .O(\gmem_addr_9_reg_2261[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_9_reg_2261[62]_i_8 
       (.I0(current_factor_reg[31]),
        .I1(current_factor_reg[30]),
        .I2(current_factor_reg[23]),
        .I3(current_factor_reg[22]),
        .I4(\gmem_addr_9_reg_2261[62]_i_12_n_0 ),
        .O(\gmem_addr_9_reg_2261[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_9_reg_2261[62]_i_9 
       (.I0(current_factor_reg[27]),
        .I1(current_factor_reg[26]),
        .O(\gmem_addr_9_reg_2261[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[6]_i_2 
       (.I0(current_rate_reg[6]),
        .I1(filtered_real_0_o_mem_read_reg_2050[7]),
        .O(\gmem_addr_9_reg_2261[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[6]_i_3 
       (.I0(current_rate_reg[5]),
        .I1(filtered_real_0_o_mem_read_reg_2050[6]),
        .O(\gmem_addr_9_reg_2261[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[6]_i_4 
       (.I0(current_rate_reg[4]),
        .I1(filtered_real_0_o_mem_read_reg_2050[5]),
        .O(\gmem_addr_9_reg_2261[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_2261[6]_i_5 
       (.I0(current_rate_reg[3]),
        .I1(filtered_real_0_o_mem_read_reg_2050[4]),
        .O(\gmem_addr_9_reg_2261[6]_i_5_n_0 ));
  FDRE \gmem_addr_9_reg_2261_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[1]),
        .Q(gmem_addr_9_reg_2261[0]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[11]),
        .Q(gmem_addr_9_reg_2261[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[10]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[10]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[10]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[10]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[10:7]),
        .O(add_ln61_9_fu_1703_p2[11:8]),
        .S({\gmem_addr_9_reg_2261[10]_i_2_n_0 ,\gmem_addr_9_reg_2261[10]_i_3_n_0 ,\gmem_addr_9_reg_2261[10]_i_4_n_0 ,\gmem_addr_9_reg_2261[10]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[12]),
        .Q(gmem_addr_9_reg_2261[11]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[13]),
        .Q(gmem_addr_9_reg_2261[12]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[14]),
        .Q(gmem_addr_9_reg_2261[13]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[15]),
        .Q(gmem_addr_9_reg_2261[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[14]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[14]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[14]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[14]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[14:11]),
        .O(add_ln61_9_fu_1703_p2[15:12]),
        .S({\gmem_addr_9_reg_2261[14]_i_2_n_0 ,\gmem_addr_9_reg_2261[14]_i_3_n_0 ,\gmem_addr_9_reg_2261[14]_i_4_n_0 ,\gmem_addr_9_reg_2261[14]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[16]),
        .Q(gmem_addr_9_reg_2261[15]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[17]),
        .Q(gmem_addr_9_reg_2261[16]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[18]),
        .Q(gmem_addr_9_reg_2261[17]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[19]),
        .Q(gmem_addr_9_reg_2261[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[18]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[18]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[18]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[18]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[18:15]),
        .O(add_ln61_9_fu_1703_p2[19:16]),
        .S({\gmem_addr_9_reg_2261[18]_i_2_n_0 ,\gmem_addr_9_reg_2261[18]_i_3_n_0 ,\gmem_addr_9_reg_2261[18]_i_4_n_0 ,\gmem_addr_9_reg_2261[18]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[20]),
        .Q(gmem_addr_9_reg_2261[19]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[2]),
        .Q(gmem_addr_9_reg_2261[1]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[21]),
        .Q(gmem_addr_9_reg_2261[20]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[22]),
        .Q(gmem_addr_9_reg_2261[21]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[23]),
        .Q(gmem_addr_9_reg_2261[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[22]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[22]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[22]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[22]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[22:19]),
        .O(add_ln61_9_fu_1703_p2[23:20]),
        .S({\gmem_addr_9_reg_2261[22]_i_2_n_0 ,\gmem_addr_9_reg_2261[22]_i_3_n_0 ,\gmem_addr_9_reg_2261[22]_i_4_n_0 ,\gmem_addr_9_reg_2261[22]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[24]),
        .Q(gmem_addr_9_reg_2261[23]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[25]),
        .Q(gmem_addr_9_reg_2261[24]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[26]),
        .Q(gmem_addr_9_reg_2261[25]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[27]),
        .Q(gmem_addr_9_reg_2261[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[26]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[26]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[26]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[26]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[26:23]),
        .O(add_ln61_9_fu_1703_p2[27:24]),
        .S({\gmem_addr_9_reg_2261[26]_i_2_n_0 ,\gmem_addr_9_reg_2261[26]_i_3_n_0 ,\gmem_addr_9_reg_2261[26]_i_4_n_0 ,\gmem_addr_9_reg_2261[26]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[28]),
        .Q(gmem_addr_9_reg_2261[27]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[29]),
        .Q(gmem_addr_9_reg_2261[28]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[30]),
        .Q(gmem_addr_9_reg_2261[29]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[3]),
        .Q(gmem_addr_9_reg_2261[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_9_reg_2261_reg[2]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[2]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[2]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_reg[2:0],1'b0}),
        .O({add_ln61_9_fu_1703_p2[3:1],\NLW_gmem_addr_9_reg_2261_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_9_reg_2261[2]_i_2_n_0 ,\gmem_addr_9_reg_2261[2]_i_3_n_0 ,\gmem_addr_9_reg_2261[2]_i_4_n_0 ,filtered_real_0_o_mem_read_reg_2050[0]}));
  FDRE \gmem_addr_9_reg_2261_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[31]),
        .Q(gmem_addr_9_reg_2261[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[30]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[30]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[30]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[30]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[30:27]),
        .O(add_ln61_9_fu_1703_p2[31:28]),
        .S({\gmem_addr_9_reg_2261[30]_i_2_n_0 ,\gmem_addr_9_reg_2261[30]_i_3_n_0 ,\gmem_addr_9_reg_2261[30]_i_4_n_0 ,\gmem_addr_9_reg_2261[30]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[32]),
        .Q(gmem_addr_9_reg_2261[31]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[33]),
        .Q(gmem_addr_9_reg_2261[32]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[34]),
        .Q(gmem_addr_9_reg_2261[33]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[35]),
        .Q(gmem_addr_9_reg_2261[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[34]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[34]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[34]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[34]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_real_0_o_mem_read_reg_2050[34:32],\gmem_addr_9_reg_2261[34]_i_2_n_0 }),
        .O(add_ln61_9_fu_1703_p2[35:32]),
        .S({\gmem_addr_9_reg_2261[34]_i_3_n_0 ,\gmem_addr_9_reg_2261[34]_i_4_n_0 ,\gmem_addr_9_reg_2261[34]_i_5_n_0 ,\gmem_addr_9_reg_2261[34]_i_6_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[36]),
        .Q(gmem_addr_9_reg_2261[35]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[37]),
        .Q(gmem_addr_9_reg_2261[36]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[38]),
        .Q(gmem_addr_9_reg_2261[37]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[39]),
        .Q(gmem_addr_9_reg_2261[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[38]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[38]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[38]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[38]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[38:35]),
        .O(add_ln61_9_fu_1703_p2[39:36]),
        .S({\gmem_addr_9_reg_2261[38]_i_2_n_0 ,\gmem_addr_9_reg_2261[38]_i_3_n_0 ,\gmem_addr_9_reg_2261[38]_i_4_n_0 ,\gmem_addr_9_reg_2261[38]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[40]),
        .Q(gmem_addr_9_reg_2261[39]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[4]),
        .Q(gmem_addr_9_reg_2261[3]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[41]),
        .Q(gmem_addr_9_reg_2261[40]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[42]),
        .Q(gmem_addr_9_reg_2261[41]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[43]),
        .Q(gmem_addr_9_reg_2261[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[42]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[42]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[42]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[42]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[42:39]),
        .O(add_ln61_9_fu_1703_p2[43:40]),
        .S({\gmem_addr_9_reg_2261[42]_i_2_n_0 ,\gmem_addr_9_reg_2261[42]_i_3_n_0 ,\gmem_addr_9_reg_2261[42]_i_4_n_0 ,\gmem_addr_9_reg_2261[42]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[44]),
        .Q(gmem_addr_9_reg_2261[43]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[45]),
        .Q(gmem_addr_9_reg_2261[44]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[46]),
        .Q(gmem_addr_9_reg_2261[45]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[47]),
        .Q(gmem_addr_9_reg_2261[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[46]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[46]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[46]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[46]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[46:43]),
        .O(add_ln61_9_fu_1703_p2[47:44]),
        .S({\gmem_addr_9_reg_2261[46]_i_2_n_0 ,\gmem_addr_9_reg_2261[46]_i_3_n_0 ,\gmem_addr_9_reg_2261[46]_i_4_n_0 ,\gmem_addr_9_reg_2261[46]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[48]),
        .Q(gmem_addr_9_reg_2261[47]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[49]),
        .Q(gmem_addr_9_reg_2261[48]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[50]),
        .Q(gmem_addr_9_reg_2261[49]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[5]),
        .Q(gmem_addr_9_reg_2261[4]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[51]),
        .Q(gmem_addr_9_reg_2261[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[50]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[50]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[50]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[50]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[50:47]),
        .O(add_ln61_9_fu_1703_p2[51:48]),
        .S({\gmem_addr_9_reg_2261[50]_i_2_n_0 ,\gmem_addr_9_reg_2261[50]_i_3_n_0 ,\gmem_addr_9_reg_2261[50]_i_4_n_0 ,\gmem_addr_9_reg_2261[50]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[52]),
        .Q(gmem_addr_9_reg_2261[51]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[53]),
        .Q(gmem_addr_9_reg_2261[52]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[54]),
        .Q(gmem_addr_9_reg_2261[53]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[55]),
        .Q(gmem_addr_9_reg_2261[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[54]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[54]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[54]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[54]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[54:51]),
        .O(add_ln61_9_fu_1703_p2[55:52]),
        .S({\gmem_addr_9_reg_2261[54]_i_2_n_0 ,\gmem_addr_9_reg_2261[54]_i_3_n_0 ,\gmem_addr_9_reg_2261[54]_i_4_n_0 ,\gmem_addr_9_reg_2261[54]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[56]),
        .Q(gmem_addr_9_reg_2261[55]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[57]),
        .Q(gmem_addr_9_reg_2261[56]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[58]),
        .Q(gmem_addr_9_reg_2261[57]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[59]),
        .Q(gmem_addr_9_reg_2261[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[58]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[58]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[58]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[58]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2050[58:55]),
        .O(add_ln61_9_fu_1703_p2[59:56]),
        .S({\gmem_addr_9_reg_2261[58]_i_2_n_0 ,\gmem_addr_9_reg_2261[58]_i_3_n_0 ,\gmem_addr_9_reg_2261[58]_i_4_n_0 ,\gmem_addr_9_reg_2261[58]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[60]),
        .Q(gmem_addr_9_reg_2261[59]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[6]),
        .Q(gmem_addr_9_reg_2261[5]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[61]),
        .Q(gmem_addr_9_reg_2261[60]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[62]),
        .Q(gmem_addr_9_reg_2261[61]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[63]),
        .Q(gmem_addr_9_reg_2261[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[62]_i_2 
       (.CI(\gmem_addr_9_reg_2261_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_9_reg_2261_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_9_reg_2261_reg[62]_i_2_n_1 ,\gmem_addr_9_reg_2261_reg[62]_i_2_n_2 ,\gmem_addr_9_reg_2261_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,filtered_real_0_o_mem_read_reg_2050[61:59]}),
        .O(add_ln61_9_fu_1703_p2[63:60]),
        .S({\gmem_addr_9_reg_2261[62]_i_4_n_0 ,\gmem_addr_9_reg_2261[62]_i_5_n_0 ,\gmem_addr_9_reg_2261[62]_i_6_n_0 ,\gmem_addr_9_reg_2261[62]_i_7_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[7]),
        .Q(gmem_addr_9_reg_2261[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_2261_reg[6]_i_1 
       (.CI(\gmem_addr_9_reg_2261_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_2261_reg[6]_i_1_n_0 ,\gmem_addr_9_reg_2261_reg[6]_i_1_n_1 ,\gmem_addr_9_reg_2261_reg[6]_i_1_n_2 ,\gmem_addr_9_reg_2261_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[6:3]),
        .O(add_ln61_9_fu_1703_p2[7:4]),
        .S({\gmem_addr_9_reg_2261[6]_i_2_n_0 ,\gmem_addr_9_reg_2261[6]_i_3_n_0 ,\gmem_addr_9_reg_2261[6]_i_4_n_0 ,\gmem_addr_9_reg_2261[6]_i_5_n_0 }));
  FDRE \gmem_addr_9_reg_2261_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[8]),
        .Q(gmem_addr_9_reg_2261[7]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[9]),
        .Q(gmem_addr_9_reg_2261[8]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_2261_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_9_reg_22610),
        .D(add_ln61_9_fu_1703_p2[10]),
        .Q(gmem_addr_9_reg_2261[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[10]_i_2 
       (.I0(current_rate_10_reg[10]),
        .I1(raw_data_im_o_mem_read_reg_2095[11]),
        .O(\gmem_addr_reg_2108[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[10]_i_3 
       (.I0(current_rate_10_reg[9]),
        .I1(raw_data_im_o_mem_read_reg_2095[10]),
        .O(\gmem_addr_reg_2108[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[10]_i_4 
       (.I0(current_rate_10_reg[8]),
        .I1(raw_data_im_o_mem_read_reg_2095[9]),
        .O(\gmem_addr_reg_2108[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[10]_i_5 
       (.I0(current_rate_10_reg[7]),
        .I1(raw_data_im_o_mem_read_reg_2095[8]),
        .O(\gmem_addr_reg_2108[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[14]_i_2 
       (.I0(current_rate_10_reg[14]),
        .I1(raw_data_im_o_mem_read_reg_2095[15]),
        .O(\gmem_addr_reg_2108[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[14]_i_3 
       (.I0(current_rate_10_reg[13]),
        .I1(raw_data_im_o_mem_read_reg_2095[14]),
        .O(\gmem_addr_reg_2108[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[14]_i_4 
       (.I0(current_rate_10_reg[12]),
        .I1(raw_data_im_o_mem_read_reg_2095[13]),
        .O(\gmem_addr_reg_2108[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[14]_i_5 
       (.I0(current_rate_10_reg[11]),
        .I1(raw_data_im_o_mem_read_reg_2095[12]),
        .O(\gmem_addr_reg_2108[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[18]_i_2 
       (.I0(current_rate_10_reg[18]),
        .I1(raw_data_im_o_mem_read_reg_2095[19]),
        .O(\gmem_addr_reg_2108[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[18]_i_3 
       (.I0(current_rate_10_reg[17]),
        .I1(raw_data_im_o_mem_read_reg_2095[18]),
        .O(\gmem_addr_reg_2108[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[18]_i_4 
       (.I0(current_rate_10_reg[16]),
        .I1(raw_data_im_o_mem_read_reg_2095[17]),
        .O(\gmem_addr_reg_2108[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[18]_i_5 
       (.I0(current_rate_10_reg[15]),
        .I1(raw_data_im_o_mem_read_reg_2095[16]),
        .O(\gmem_addr_reg_2108[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[22]_i_2 
       (.I0(current_rate_10_reg[22]),
        .I1(raw_data_im_o_mem_read_reg_2095[23]),
        .O(\gmem_addr_reg_2108[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[22]_i_3 
       (.I0(current_rate_10_reg[21]),
        .I1(raw_data_im_o_mem_read_reg_2095[22]),
        .O(\gmem_addr_reg_2108[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[22]_i_4 
       (.I0(current_rate_10_reg[20]),
        .I1(raw_data_im_o_mem_read_reg_2095[21]),
        .O(\gmem_addr_reg_2108[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[22]_i_5 
       (.I0(current_rate_10_reg[19]),
        .I1(raw_data_im_o_mem_read_reg_2095[20]),
        .O(\gmem_addr_reg_2108[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[26]_i_2 
       (.I0(current_rate_10_reg[26]),
        .I1(raw_data_im_o_mem_read_reg_2095[27]),
        .O(\gmem_addr_reg_2108[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[26]_i_3 
       (.I0(current_rate_10_reg[25]),
        .I1(raw_data_im_o_mem_read_reg_2095[26]),
        .O(\gmem_addr_reg_2108[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[26]_i_4 
       (.I0(current_rate_10_reg[24]),
        .I1(raw_data_im_o_mem_read_reg_2095[25]),
        .O(\gmem_addr_reg_2108[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[26]_i_5 
       (.I0(current_rate_10_reg[23]),
        .I1(raw_data_im_o_mem_read_reg_2095[24]),
        .O(\gmem_addr_reg_2108[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[2]_i_2 
       (.I0(current_rate_10_reg[2]),
        .I1(raw_data_im_o_mem_read_reg_2095[3]),
        .O(\gmem_addr_reg_2108[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[2]_i_3 
       (.I0(current_rate_10_reg[1]),
        .I1(raw_data_im_o_mem_read_reg_2095[2]),
        .O(\gmem_addr_reg_2108[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[2]_i_4 
       (.I0(current_rate_10_reg[0]),
        .I1(raw_data_im_o_mem_read_reg_2095[1]),
        .O(\gmem_addr_reg_2108[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[30]_i_2 
       (.I0(current_rate_10_reg[30]),
        .I1(raw_data_im_o_mem_read_reg_2095[31]),
        .O(\gmem_addr_reg_2108[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[30]_i_3 
       (.I0(current_rate_10_reg[29]),
        .I1(raw_data_im_o_mem_read_reg_2095[30]),
        .O(\gmem_addr_reg_2108[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[30]_i_4 
       (.I0(current_rate_10_reg[28]),
        .I1(raw_data_im_o_mem_read_reg_2095[29]),
        .O(\gmem_addr_reg_2108[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[30]_i_5 
       (.I0(current_rate_10_reg[27]),
        .I1(raw_data_im_o_mem_read_reg_2095[28]),
        .O(\gmem_addr_reg_2108[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_2108[34]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[32]),
        .O(\gmem_addr_reg_2108[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[34]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[34]),
        .I1(raw_data_im_o_mem_read_reg_2095[35]),
        .O(\gmem_addr_reg_2108[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[34]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[33]),
        .I1(raw_data_im_o_mem_read_reg_2095[34]),
        .O(\gmem_addr_reg_2108[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[34]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[32]),
        .I1(raw_data_im_o_mem_read_reg_2095[33]),
        .O(\gmem_addr_reg_2108[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[34]_i_6 
       (.I0(raw_data_im_o_mem_read_reg_2095[32]),
        .I1(current_rate_10_reg[31]),
        .O(\gmem_addr_reg_2108[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[38]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[38]),
        .I1(raw_data_im_o_mem_read_reg_2095[39]),
        .O(\gmem_addr_reg_2108[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[38]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[37]),
        .I1(raw_data_im_o_mem_read_reg_2095[38]),
        .O(\gmem_addr_reg_2108[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[38]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[36]),
        .I1(raw_data_im_o_mem_read_reg_2095[37]),
        .O(\gmem_addr_reg_2108[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[38]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[35]),
        .I1(raw_data_im_o_mem_read_reg_2095[36]),
        .O(\gmem_addr_reg_2108[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[42]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[42]),
        .I1(raw_data_im_o_mem_read_reg_2095[43]),
        .O(\gmem_addr_reg_2108[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[42]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[41]),
        .I1(raw_data_im_o_mem_read_reg_2095[42]),
        .O(\gmem_addr_reg_2108[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[42]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[40]),
        .I1(raw_data_im_o_mem_read_reg_2095[41]),
        .O(\gmem_addr_reg_2108[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[42]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[39]),
        .I1(raw_data_im_o_mem_read_reg_2095[40]),
        .O(\gmem_addr_reg_2108[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[46]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[46]),
        .I1(raw_data_im_o_mem_read_reg_2095[47]),
        .O(\gmem_addr_reg_2108[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[46]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[45]),
        .I1(raw_data_im_o_mem_read_reg_2095[46]),
        .O(\gmem_addr_reg_2108[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[46]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[44]),
        .I1(raw_data_im_o_mem_read_reg_2095[45]),
        .O(\gmem_addr_reg_2108[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[46]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[43]),
        .I1(raw_data_im_o_mem_read_reg_2095[44]),
        .O(\gmem_addr_reg_2108[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[50]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[50]),
        .I1(raw_data_im_o_mem_read_reg_2095[51]),
        .O(\gmem_addr_reg_2108[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[50]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[49]),
        .I1(raw_data_im_o_mem_read_reg_2095[50]),
        .O(\gmem_addr_reg_2108[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[50]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[48]),
        .I1(raw_data_im_o_mem_read_reg_2095[49]),
        .O(\gmem_addr_reg_2108[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[50]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[47]),
        .I1(raw_data_im_o_mem_read_reg_2095[48]),
        .O(\gmem_addr_reg_2108[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[54]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[54]),
        .I1(raw_data_im_o_mem_read_reg_2095[55]),
        .O(\gmem_addr_reg_2108[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[54]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[53]),
        .I1(raw_data_im_o_mem_read_reg_2095[54]),
        .O(\gmem_addr_reg_2108[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[54]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[52]),
        .I1(raw_data_im_o_mem_read_reg_2095[53]),
        .O(\gmem_addr_reg_2108[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[54]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[51]),
        .I1(raw_data_im_o_mem_read_reg_2095[52]),
        .O(\gmem_addr_reg_2108[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[58]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2095[58]),
        .I1(raw_data_im_o_mem_read_reg_2095[59]),
        .O(\gmem_addr_reg_2108[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[58]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2095[57]),
        .I1(raw_data_im_o_mem_read_reg_2095[58]),
        .O(\gmem_addr_reg_2108[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[58]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[56]),
        .I1(raw_data_im_o_mem_read_reg_2095[57]),
        .O(\gmem_addr_reg_2108[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[58]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[55]),
        .I1(raw_data_im_o_mem_read_reg_2095[56]),
        .O(\gmem_addr_reg_2108[58]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_reg_2108[62]_i_10 
       (.I0(current_factor_10_reg[8]),
        .I1(current_factor_10_reg[9]),
        .I2(current_factor_10_reg[10]),
        .I3(current_factor_10_reg[11]),
        .O(\gmem_addr_reg_2108[62]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gmem_addr_reg_2108[62]_i_11 
       (.I0(\gmem_addr_reg_2108[62]_i_13_n_0 ),
        .I1(current_factor_10_reg[7]),
        .I2(current_factor_10_reg[6]),
        .I3(current_factor_10_reg[28]),
        .I4(current_factor_10_reg[29]),
        .I5(\gmem_addr_reg_2108[62]_i_14_n_0 ),
        .O(\gmem_addr_reg_2108[62]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_reg_2108[62]_i_12 
       (.I0(current_factor_10_reg[1]),
        .I1(current_factor_10_reg[0]),
        .I2(current_factor_10_reg[2]),
        .I3(current_factor_10_reg[3]),
        .O(\gmem_addr_reg_2108[62]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_reg_2108[62]_i_13 
       (.I0(current_factor_10_reg[16]),
        .I1(current_factor_10_reg[17]),
        .I2(current_factor_10_reg[19]),
        .I3(current_factor_10_reg[18]),
        .O(\gmem_addr_reg_2108[62]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_reg_2108[62]_i_14 
       (.I0(current_factor_10_reg[24]),
        .I1(current_factor_10_reg[25]),
        .I2(current_factor_10_reg[12]),
        .I3(current_factor_10_reg[13]),
        .I4(\gmem_addr_reg_2108[62]_i_15_n_0 ),
        .O(\gmem_addr_reg_2108[62]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gmem_addr_reg_2108[62]_i_15 
       (.I0(current_factor_10_reg[4]),
        .I1(current_factor_10_reg[5]),
        .I2(current_factor_10_reg[20]),
        .I3(current_factor_10_reg[21]),
        .O(\gmem_addr_reg_2108[62]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gmem_addr_reg_2108[62]_i_3 
       (.I0(\gmem_addr_reg_2108[62]_i_8_n_0 ),
        .I1(\gmem_addr_reg_2108[62]_i_9_n_0 ),
        .I2(current_factor_10_reg[15]),
        .I3(current_factor_10_reg[14]),
        .I4(\gmem_addr_reg_2108[62]_i_10_n_0 ),
        .I5(\gmem_addr_reg_2108[62]_i_11_n_0 ),
        .O(icmp_ln59_fu_740_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[62]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2095[62]),
        .I1(raw_data_im_o_mem_read_reg_2095[63]),
        .O(\gmem_addr_reg_2108[62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[62]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2095[61]),
        .I1(raw_data_im_o_mem_read_reg_2095[62]),
        .O(\gmem_addr_reg_2108[62]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[62]_i_6 
       (.I0(raw_data_im_o_mem_read_reg_2095[60]),
        .I1(raw_data_im_o_mem_read_reg_2095[61]),
        .O(\gmem_addr_reg_2108[62]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_2108[62]_i_7 
       (.I0(raw_data_im_o_mem_read_reg_2095[59]),
        .I1(raw_data_im_o_mem_read_reg_2095[60]),
        .O(\gmem_addr_reg_2108[62]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gmem_addr_reg_2108[62]_i_8 
       (.I0(current_factor_10_reg[31]),
        .I1(current_factor_10_reg[30]),
        .I2(current_factor_10_reg[23]),
        .I3(current_factor_10_reg[22]),
        .I4(\gmem_addr_reg_2108[62]_i_12_n_0 ),
        .O(\gmem_addr_reg_2108[62]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gmem_addr_reg_2108[62]_i_9 
       (.I0(current_factor_10_reg[27]),
        .I1(current_factor_10_reg[26]),
        .O(\gmem_addr_reg_2108[62]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[6]_i_2 
       (.I0(current_rate_10_reg[6]),
        .I1(raw_data_im_o_mem_read_reg_2095[7]),
        .O(\gmem_addr_reg_2108[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[6]_i_3 
       (.I0(current_rate_10_reg[5]),
        .I1(raw_data_im_o_mem_read_reg_2095[6]),
        .O(\gmem_addr_reg_2108[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[6]_i_4 
       (.I0(current_rate_10_reg[4]),
        .I1(raw_data_im_o_mem_read_reg_2095[5]),
        .O(\gmem_addr_reg_2108[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_2108[6]_i_5 
       (.I0(current_rate_10_reg[3]),
        .I1(raw_data_im_o_mem_read_reg_2095[4]),
        .O(\gmem_addr_reg_2108[6]_i_5_n_0 ));
  FDRE \gmem_addr_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[1]),
        .Q(gmem_addr_reg_2108[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[11]),
        .Q(gmem_addr_reg_2108[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[10]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[10]_i_1_n_0 ,\gmem_addr_reg_2108_reg[10]_i_1_n_1 ,\gmem_addr_reg_2108_reg[10]_i_1_n_2 ,\gmem_addr_reg_2108_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[10:7]),
        .O(add_ln61_fu_758_p2[11:8]),
        .S({\gmem_addr_reg_2108[10]_i_2_n_0 ,\gmem_addr_reg_2108[10]_i_3_n_0 ,\gmem_addr_reg_2108[10]_i_4_n_0 ,\gmem_addr_reg_2108[10]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[12]),
        .Q(gmem_addr_reg_2108[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[13]),
        .Q(gmem_addr_reg_2108[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[14]),
        .Q(gmem_addr_reg_2108[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[15]),
        .Q(gmem_addr_reg_2108[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[14]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[14]_i_1_n_0 ,\gmem_addr_reg_2108_reg[14]_i_1_n_1 ,\gmem_addr_reg_2108_reg[14]_i_1_n_2 ,\gmem_addr_reg_2108_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[14:11]),
        .O(add_ln61_fu_758_p2[15:12]),
        .S({\gmem_addr_reg_2108[14]_i_2_n_0 ,\gmem_addr_reg_2108[14]_i_3_n_0 ,\gmem_addr_reg_2108[14]_i_4_n_0 ,\gmem_addr_reg_2108[14]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[16]),
        .Q(gmem_addr_reg_2108[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[17]),
        .Q(gmem_addr_reg_2108[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[18]),
        .Q(gmem_addr_reg_2108[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[19]),
        .Q(gmem_addr_reg_2108[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[18]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[18]_i_1_n_0 ,\gmem_addr_reg_2108_reg[18]_i_1_n_1 ,\gmem_addr_reg_2108_reg[18]_i_1_n_2 ,\gmem_addr_reg_2108_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[18:15]),
        .O(add_ln61_fu_758_p2[19:16]),
        .S({\gmem_addr_reg_2108[18]_i_2_n_0 ,\gmem_addr_reg_2108[18]_i_3_n_0 ,\gmem_addr_reg_2108[18]_i_4_n_0 ,\gmem_addr_reg_2108[18]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[20]),
        .Q(gmem_addr_reg_2108[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[2]),
        .Q(gmem_addr_reg_2108[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[21]),
        .Q(gmem_addr_reg_2108[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[22]),
        .Q(gmem_addr_reg_2108[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[23]),
        .Q(gmem_addr_reg_2108[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[22]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[22]_i_1_n_0 ,\gmem_addr_reg_2108_reg[22]_i_1_n_1 ,\gmem_addr_reg_2108_reg[22]_i_1_n_2 ,\gmem_addr_reg_2108_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[22:19]),
        .O(add_ln61_fu_758_p2[23:20]),
        .S({\gmem_addr_reg_2108[22]_i_2_n_0 ,\gmem_addr_reg_2108[22]_i_3_n_0 ,\gmem_addr_reg_2108[22]_i_4_n_0 ,\gmem_addr_reg_2108[22]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[24]),
        .Q(gmem_addr_reg_2108[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[25]),
        .Q(gmem_addr_reg_2108[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[26]),
        .Q(gmem_addr_reg_2108[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[27]),
        .Q(gmem_addr_reg_2108[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[26]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[26]_i_1_n_0 ,\gmem_addr_reg_2108_reg[26]_i_1_n_1 ,\gmem_addr_reg_2108_reg[26]_i_1_n_2 ,\gmem_addr_reg_2108_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[26:23]),
        .O(add_ln61_fu_758_p2[27:24]),
        .S({\gmem_addr_reg_2108[26]_i_2_n_0 ,\gmem_addr_reg_2108[26]_i_3_n_0 ,\gmem_addr_reg_2108[26]_i_4_n_0 ,\gmem_addr_reg_2108[26]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[28]),
        .Q(gmem_addr_reg_2108[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[29]),
        .Q(gmem_addr_reg_2108[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[30]),
        .Q(gmem_addr_reg_2108[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[3]),
        .Q(gmem_addr_reg_2108[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_2108_reg[2]_i_1_n_0 ,\gmem_addr_reg_2108_reg[2]_i_1_n_1 ,\gmem_addr_reg_2108_reg[2]_i_1_n_2 ,\gmem_addr_reg_2108_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_10_reg[2:0],1'b0}),
        .O({add_ln61_fu_758_p2[3:1],\NLW_gmem_addr_reg_2108_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_2108[2]_i_2_n_0 ,\gmem_addr_reg_2108[2]_i_3_n_0 ,\gmem_addr_reg_2108[2]_i_4_n_0 ,raw_data_im_o_mem_read_reg_2095[0]}));
  FDRE \gmem_addr_reg_2108_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[31]),
        .Q(gmem_addr_reg_2108[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[30]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[30]_i_1_n_0 ,\gmem_addr_reg_2108_reg[30]_i_1_n_1 ,\gmem_addr_reg_2108_reg[30]_i_1_n_2 ,\gmem_addr_reg_2108_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[30:27]),
        .O(add_ln61_fu_758_p2[31:28]),
        .S({\gmem_addr_reg_2108[30]_i_2_n_0 ,\gmem_addr_reg_2108[30]_i_3_n_0 ,\gmem_addr_reg_2108[30]_i_4_n_0 ,\gmem_addr_reg_2108[30]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[32]),
        .Q(gmem_addr_reg_2108[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[33]),
        .Q(gmem_addr_reg_2108[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[34]),
        .Q(gmem_addr_reg_2108[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[35]),
        .Q(gmem_addr_reg_2108[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[34]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[34]_i_1_n_0 ,\gmem_addr_reg_2108_reg[34]_i_1_n_1 ,\gmem_addr_reg_2108_reg[34]_i_1_n_2 ,\gmem_addr_reg_2108_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_im_o_mem_read_reg_2095[34:32],\gmem_addr_reg_2108[34]_i_2_n_0 }),
        .O(add_ln61_fu_758_p2[35:32]),
        .S({\gmem_addr_reg_2108[34]_i_3_n_0 ,\gmem_addr_reg_2108[34]_i_4_n_0 ,\gmem_addr_reg_2108[34]_i_5_n_0 ,\gmem_addr_reg_2108[34]_i_6_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[36]),
        .Q(gmem_addr_reg_2108[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[37]),
        .Q(gmem_addr_reg_2108[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[38]),
        .Q(gmem_addr_reg_2108[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[39]),
        .Q(gmem_addr_reg_2108[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[38]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[38]_i_1_n_0 ,\gmem_addr_reg_2108_reg[38]_i_1_n_1 ,\gmem_addr_reg_2108_reg[38]_i_1_n_2 ,\gmem_addr_reg_2108_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[38:35]),
        .O(add_ln61_fu_758_p2[39:36]),
        .S({\gmem_addr_reg_2108[38]_i_2_n_0 ,\gmem_addr_reg_2108[38]_i_3_n_0 ,\gmem_addr_reg_2108[38]_i_4_n_0 ,\gmem_addr_reg_2108[38]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[40]),
        .Q(gmem_addr_reg_2108[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[4]),
        .Q(gmem_addr_reg_2108[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[41]),
        .Q(gmem_addr_reg_2108[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[42]),
        .Q(gmem_addr_reg_2108[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[43]),
        .Q(gmem_addr_reg_2108[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[42]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[42]_i_1_n_0 ,\gmem_addr_reg_2108_reg[42]_i_1_n_1 ,\gmem_addr_reg_2108_reg[42]_i_1_n_2 ,\gmem_addr_reg_2108_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[42:39]),
        .O(add_ln61_fu_758_p2[43:40]),
        .S({\gmem_addr_reg_2108[42]_i_2_n_0 ,\gmem_addr_reg_2108[42]_i_3_n_0 ,\gmem_addr_reg_2108[42]_i_4_n_0 ,\gmem_addr_reg_2108[42]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[44]),
        .Q(gmem_addr_reg_2108[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[45]),
        .Q(gmem_addr_reg_2108[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[46]),
        .Q(gmem_addr_reg_2108[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[47]),
        .Q(gmem_addr_reg_2108[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[46]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[46]_i_1_n_0 ,\gmem_addr_reg_2108_reg[46]_i_1_n_1 ,\gmem_addr_reg_2108_reg[46]_i_1_n_2 ,\gmem_addr_reg_2108_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[46:43]),
        .O(add_ln61_fu_758_p2[47:44]),
        .S({\gmem_addr_reg_2108[46]_i_2_n_0 ,\gmem_addr_reg_2108[46]_i_3_n_0 ,\gmem_addr_reg_2108[46]_i_4_n_0 ,\gmem_addr_reg_2108[46]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[48]),
        .Q(gmem_addr_reg_2108[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[49]),
        .Q(gmem_addr_reg_2108[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[50]),
        .Q(gmem_addr_reg_2108[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[5]),
        .Q(gmem_addr_reg_2108[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[51]),
        .Q(gmem_addr_reg_2108[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[50]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[50]_i_1_n_0 ,\gmem_addr_reg_2108_reg[50]_i_1_n_1 ,\gmem_addr_reg_2108_reg[50]_i_1_n_2 ,\gmem_addr_reg_2108_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[50:47]),
        .O(add_ln61_fu_758_p2[51:48]),
        .S({\gmem_addr_reg_2108[50]_i_2_n_0 ,\gmem_addr_reg_2108[50]_i_3_n_0 ,\gmem_addr_reg_2108[50]_i_4_n_0 ,\gmem_addr_reg_2108[50]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[52]),
        .Q(gmem_addr_reg_2108[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[53]),
        .Q(gmem_addr_reg_2108[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[54]),
        .Q(gmem_addr_reg_2108[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[55]),
        .Q(gmem_addr_reg_2108[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[54]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[54]_i_1_n_0 ,\gmem_addr_reg_2108_reg[54]_i_1_n_1 ,\gmem_addr_reg_2108_reg[54]_i_1_n_2 ,\gmem_addr_reg_2108_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[54:51]),
        .O(add_ln61_fu_758_p2[55:52]),
        .S({\gmem_addr_reg_2108[54]_i_2_n_0 ,\gmem_addr_reg_2108[54]_i_3_n_0 ,\gmem_addr_reg_2108[54]_i_4_n_0 ,\gmem_addr_reg_2108[54]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[56]),
        .Q(gmem_addr_reg_2108[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[57]),
        .Q(gmem_addr_reg_2108[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[58]),
        .Q(gmem_addr_reg_2108[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[59]),
        .Q(gmem_addr_reg_2108[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[58]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[58]_i_1_n_0 ,\gmem_addr_reg_2108_reg[58]_i_1_n_1 ,\gmem_addr_reg_2108_reg[58]_i_1_n_2 ,\gmem_addr_reg_2108_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2095[58:55]),
        .O(add_ln61_fu_758_p2[59:56]),
        .S({\gmem_addr_reg_2108[58]_i_2_n_0 ,\gmem_addr_reg_2108[58]_i_3_n_0 ,\gmem_addr_reg_2108[58]_i_4_n_0 ,\gmem_addr_reg_2108[58]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[60]),
        .Q(gmem_addr_reg_2108[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[6]),
        .Q(gmem_addr_reg_2108[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[61]),
        .Q(gmem_addr_reg_2108[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[62]),
        .Q(gmem_addr_reg_2108[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[63]),
        .Q(gmem_addr_reg_2108[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[62]_i_2 
       (.CI(\gmem_addr_reg_2108_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_2108_reg[62]_i_2_CO_UNCONNECTED [3],\gmem_addr_reg_2108_reg[62]_i_2_n_1 ,\gmem_addr_reg_2108_reg[62]_i_2_n_2 ,\gmem_addr_reg_2108_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,raw_data_im_o_mem_read_reg_2095[61:59]}),
        .O(add_ln61_fu_758_p2[63:60]),
        .S({\gmem_addr_reg_2108[62]_i_4_n_0 ,\gmem_addr_reg_2108[62]_i_5_n_0 ,\gmem_addr_reg_2108[62]_i_6_n_0 ,\gmem_addr_reg_2108[62]_i_7_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[7]),
        .Q(gmem_addr_reg_2108[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_2108_reg[6]_i_1 
       (.CI(\gmem_addr_reg_2108_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_reg_2108_reg[6]_i_1_n_0 ,\gmem_addr_reg_2108_reg[6]_i_1_n_1 ,\gmem_addr_reg_2108_reg[6]_i_1_n_2 ,\gmem_addr_reg_2108_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[6:3]),
        .O(add_ln61_fu_758_p2[7:4]),
        .S({\gmem_addr_reg_2108[6]_i_2_n_0 ,\gmem_addr_reg_2108[6]_i_3_n_0 ,\gmem_addr_reg_2108[6]_i_4_n_0 ,\gmem_addr_reg_2108[6]_i_5_n_0 }));
  FDRE \gmem_addr_reg_2108_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[8]),
        .Q(gmem_addr_reg_2108[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[9]),
        .Q(gmem_addr_reg_2108[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_2108_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_21080),
        .D(add_ln61_fu_758_p2[10]),
        .Q(gmem_addr_reg_2108[9]),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi gmem_m_axi_U
       (.AWLEN(\^m_axi_gmem_AWLEN ),
        .\B_V_data_1_state_reg[0] (gmem_m_axi_U_n_49),
        .\B_V_data_1_state_reg[1] (regslice_both_raw_data_im_1_o_stream_U_n_18),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_filtered_real_1_o_stream_U_n_0),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_std_I_o_stream_U_n_21),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_mad_I_o_stream_U_n_3),
        .CO(icmp_ln58_20_fu_1768_p2),
        .D({gmem_m_axi_U_n_6,ap_NS_fsm[12:4],gmem_m_axi_U_n_16,ap_NS_fsm[2:1]}),
        .E(gmem_addr_10_reg_22780),
        .I_WDATA({regslice_both_filtered_im_0_o_stream_U_n_0,regslice_both_filtered_im_0_o_stream_U_n_1}),
        .Q(tmp_10_reg_2308),
        .SR(ap_rst_n_inv),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .and_ln58_10_reg_2270_pp0_iter1_reg(and_ln58_10_reg_2270_pp0_iter1_reg),
        .\and_ln58_10_reg_2270_reg[0] (gmem_addr_reg_21080),
        .\and_ln58_10_reg_2270_reg[0]_0 (gmem_addr_6_reg_22100),
        .\and_ln58_10_reg_2270_reg[0]_1 (gmem_addr_5_reg_21930),
        .\and_ln58_10_reg_2270_reg[0]_10 (p_203_in),
        .\and_ln58_10_reg_2270_reg[0]_2 (gmem_addr_4_reg_21760),
        .\and_ln58_10_reg_2270_reg[0]_3 (gmem_addr_9_reg_22610),
        .\and_ln58_10_reg_2270_reg[0]_4 (gmem_addr_7_reg_22270),
        .\and_ln58_10_reg_2270_reg[0]_5 (gmem_addr_1_reg_21250),
        .\and_ln58_10_reg_2270_reg[0]_6 (gmem_addr_2_reg_21420),
        .\and_ln58_10_reg_2270_reg[0]_7 (gmem_addr_8_reg_22440),
        .\and_ln58_10_reg_2270_reg[0]_8 (gmem_addr_3_reg_21590),
        .\and_ln58_10_reg_2270_reg[0]_9 (gmem_addr_11_reg_22950),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_11_reg_2287_pp0_iter1_reg(and_ln58_11_reg_2287_pp0_iter1_reg),
        .\and_ln58_11_reg_2287_reg[0] (p_206_in),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .\and_ln58_5_reg_2185_reg[0] (gmem_m_axi_U_n_5),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .and_ln58_6_reg_2202_pp0_iter1_reg(and_ln58_6_reg_2202_pp0_iter1_reg),
        .\and_ln58_6_reg_2202_reg[0] (gmem_m_axi_U_n_24),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .and_ln58_7_reg_2219_pp0_iter1_reg(and_ln58_7_reg_2219_pp0_iter1_reg),
        .\and_ln58_7_reg_2219_reg[0] (gmem_m_axi_U_n_4),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .and_ln58_8_reg_2236_pp0_iter1_reg(and_ln58_8_reg_2236_pp0_iter1_reg),
        .\and_ln58_8_reg_2236_reg[0] (gmem_m_axi_U_n_45),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .and_ln58_9_reg_2253_pp0_iter1_reg(and_ln58_9_reg_2253_pp0_iter1_reg),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .\ap_CS_fsm_reg[10] (gmem_m_axi_U_n_52),
        .\ap_CS_fsm_reg[12] (gmem_m_axi_U_n_19),
        .\ap_CS_fsm_reg[12]_0 ({ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[5] (regslice_both_mad_R_o_stream_U_n_16),
        .\ap_CS_fsm_reg[6] (regslice_both_raw_data_real_1_o_stream_U_n_18),
        .\ap_CS_fsm_reg[7] (regslice_both_raw_data_real_1_o_stream_U_n_15),
        .\ap_CS_fsm_reg[8] (gmem_m_axi_U_n_20),
        .\ap_CS_fsm_reg[8]_0 (ap_enable_reg_pp0_iter1_reg_n_0),
        .\ap_CS_fsm_reg[8]_1 (regslice_both_std_R_o_stream_U_n_16),
        .\ap_CS_fsm_reg[9] (gmem_m_axi_U_n_53),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_condition_916(ap_condition_916),
        .ap_condition_917(ap_condition_917),
        .ap_condition_923(ap_condition_923),
        .ap_condition_928(ap_condition_928),
        .ap_condition_933(ap_condition_933),
        .ap_condition_938(ap_condition_938),
        .ap_condition_943(ap_condition_943),
        .ap_condition_948(ap_condition_948),
        .ap_condition_953(ap_condition_953),
        .ap_condition_958(ap_condition_958),
        .ap_condition_963(ap_condition_963),
        .ap_condition_968(ap_condition_968),
        .ap_condition_973(ap_condition_973),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(gmem_m_axi_U_n_0),
        .ap_enable_reg_pp0_iter0_reg_0(gmem_m_axi_U_n_3),
        .ap_enable_reg_pp0_iter0_reg_1(gmem_m_axi_U_n_67),
        .ap_enable_reg_pp0_iter0_reg_10(current_rate_3),
        .ap_enable_reg_pp0_iter0_reg_11(current_rate_1),
        .ap_enable_reg_pp0_iter0_reg_2(current_rate_5),
        .ap_enable_reg_pp0_iter0_reg_3(current_rate_2),
        .ap_enable_reg_pp0_iter0_reg_4(current_rate_8),
        .ap_enable_reg_pp0_iter0_reg_5(current_rate_6),
        .ap_enable_reg_pp0_iter0_reg_6(current_rate_9),
        .ap_enable_reg_pp0_iter0_reg_7(current_rate_11),
        .ap_enable_reg_pp0_iter0_reg_8(current_rate),
        .ap_enable_reg_pp0_iter0_reg_9(current_rate_4),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .current_factor_100(current_factor_100),
        .\current_factor_11_reg[31] (icmp_ln71_7_fu_1530_p2),
        .\current_factor_1_reg[31] (icmp_ln71_6_fu_1425_p2),
        .\current_factor_2_reg[31] (icmp_ln71_3_fu_1110_p2),
        .\current_factor_3_reg[31] (icmp_ln71_5_fu_1320_p2),
        .\current_factor_4_reg[31] (icmp_ln71_4_fu_1215_p2),
        .\current_factor_5_reg[31] (icmp_ln71_10_fu_1845_p2),
        .\current_factor_6_reg[31] (icmp_ln71_2_fu_1005_p2),
        .\current_factor_7_reg[31] (icmp_ln71_11_fu_1950_p2),
        .\current_factor_8_reg[31] (icmp_ln71_8_fu_1635_p2),
        .\current_factor_9_reg[31] (icmp_ln71_1_fu_900_p2),
        .\current_factor_reg[31] (icmp_ln71_9_fu_1740_p2),
        .\current_rate_10_reg[31] (icmp_ln71_fu_795_p2),
        .\data_p1_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_21),
        .\data_p1_reg[10] (regslice_both_raw_data_im_1_o_stream_U_n_31),
        .\data_p1_reg[11] (regslice_both_raw_data_im_1_o_stream_U_n_32),
        .\data_p1_reg[12] (regslice_both_raw_data_im_1_o_stream_U_n_33),
        .\data_p1_reg[13] (regslice_both_raw_data_im_1_o_stream_U_n_34),
        .\data_p1_reg[14] (regslice_both_raw_data_im_1_o_stream_U_n_35),
        .\data_p1_reg[15] (regslice_both_raw_data_im_1_o_stream_U_n_36),
        .\data_p1_reg[16] (regslice_both_raw_data_im_1_o_stream_U_n_37),
        .\data_p1_reg[17] (regslice_both_raw_data_im_1_o_stream_U_n_38),
        .\data_p1_reg[18] (regslice_both_raw_data_im_1_o_stream_U_n_39),
        .\data_p1_reg[19] (regslice_both_raw_data_im_1_o_stream_U_n_40),
        .\data_p1_reg[1] (regslice_both_raw_data_im_1_o_stream_U_n_22),
        .\data_p1_reg[20] (regslice_both_raw_data_im_1_o_stream_U_n_41),
        .\data_p1_reg[21] (regslice_both_raw_data_im_1_o_stream_U_n_42),
        .\data_p1_reg[22] (regslice_both_raw_data_im_1_o_stream_U_n_43),
        .\data_p1_reg[23] (regslice_both_std_I_o_stream_U_n_17),
        .\data_p1_reg[24] (regslice_both_raw_data_im_1_o_stream_U_n_44),
        .\data_p1_reg[25] (regslice_both_raw_data_im_1_o_stream_U_n_45),
        .\data_p1_reg[26] (regslice_both_raw_data_im_1_o_stream_U_n_46),
        .\data_p1_reg[27] (regslice_both_raw_data_im_1_o_stream_U_n_47),
        .\data_p1_reg[28] (regslice_both_raw_data_im_1_o_stream_U_n_48),
        .\data_p1_reg[29] (regslice_both_raw_data_im_1_o_stream_U_n_49),
        .\data_p1_reg[2] (regslice_both_raw_data_im_1_o_stream_U_n_23),
        .\data_p1_reg[30] (regslice_both_raw_data_im_1_o_stream_U_n_50),
        .\data_p1_reg[31] (regslice_both_raw_data_im_1_o_stream_U_n_51),
        .\data_p1_reg[32] (regslice_both_raw_data_im_1_o_stream_U_n_52),
        .\data_p1_reg[33] (regslice_both_raw_data_im_1_o_stream_U_n_53),
        .\data_p1_reg[34] (regslice_both_raw_data_im_1_o_stream_U_n_54),
        .\data_p1_reg[35] (regslice_both_raw_data_im_1_o_stream_U_n_55),
        .\data_p1_reg[36] (regslice_both_raw_data_im_1_o_stream_U_n_56),
        .\data_p1_reg[37] (regslice_both_raw_data_im_1_o_stream_U_n_57),
        .\data_p1_reg[38] (regslice_both_raw_data_im_1_o_stream_U_n_58),
        .\data_p1_reg[39] (regslice_both_raw_data_im_1_o_stream_U_n_59),
        .\data_p1_reg[3] (regslice_both_raw_data_im_1_o_stream_U_n_24),
        .\data_p1_reg[40] (regslice_both_raw_data_im_1_o_stream_U_n_60),
        .\data_p1_reg[41] (regslice_both_raw_data_im_1_o_stream_U_n_61),
        .\data_p1_reg[42] (regslice_both_raw_data_im_1_o_stream_U_n_62),
        .\data_p1_reg[43] (regslice_both_raw_data_im_1_o_stream_U_n_63),
        .\data_p1_reg[44] (regslice_both_raw_data_im_1_o_stream_U_n_64),
        .\data_p1_reg[45] (regslice_both_raw_data_im_1_o_stream_U_n_65),
        .\data_p1_reg[46] (regslice_both_raw_data_im_1_o_stream_U_n_66),
        .\data_p1_reg[47] (regslice_both_raw_data_im_1_o_stream_U_n_67),
        .\data_p1_reg[48] (regslice_both_raw_data_im_1_o_stream_U_n_68),
        .\data_p1_reg[49] (regslice_both_raw_data_im_1_o_stream_U_n_69),
        .\data_p1_reg[4] (regslice_both_raw_data_im_1_o_stream_U_n_25),
        .\data_p1_reg[50] (regslice_both_raw_data_im_1_o_stream_U_n_70),
        .\data_p1_reg[51] (regslice_both_raw_data_im_1_o_stream_U_n_71),
        .\data_p1_reg[52] (regslice_both_raw_data_im_1_o_stream_U_n_72),
        .\data_p1_reg[53] (regslice_both_raw_data_im_1_o_stream_U_n_73),
        .\data_p1_reg[54] (regslice_both_raw_data_im_1_o_stream_U_n_74),
        .\data_p1_reg[55] (regslice_both_std_I_o_stream_U_n_19),
        .\data_p1_reg[56] (regslice_both_raw_data_im_1_o_stream_U_n_75),
        .\data_p1_reg[57] (regslice_both_raw_data_im_1_o_stream_U_n_76),
        .\data_p1_reg[58] (regslice_both_raw_data_im_1_o_stream_U_n_77),
        .\data_p1_reg[59] (regslice_both_raw_data_im_1_o_stream_U_n_78),
        .\data_p1_reg[5] (regslice_both_raw_data_im_1_o_stream_U_n_26),
        .\data_p1_reg[60] (regslice_both_raw_data_im_1_o_stream_U_n_79),
        .\data_p1_reg[61] (regslice_both_raw_data_im_1_o_stream_U_n_80),
        .\data_p1_reg[62] (regslice_both_raw_data_im_1_o_stream_U_n_81),
        .\data_p1_reg[62]_0 (gmem_addr_2_reg_2142),
        .\data_p1_reg[6] (regslice_both_raw_data_im_1_o_stream_U_n_27),
        .\data_p1_reg[7] (regslice_both_raw_data_im_1_o_stream_U_n_28),
        .\data_p1_reg[8] (regslice_both_raw_data_im_1_o_stream_U_n_29),
        .\data_p1_reg[9] (regslice_both_raw_data_im_1_o_stream_U_n_30),
        .\data_p2[0]_i_2 (regslice_both_filtered_im_0_o_stream_U_n_18),
        .\data_p2_reg[0] (regslice_both_mad_I_o_stream_U_n_0),
        .\data_p2_reg[62] (gmem_addr_11_reg_2295),
        .\data_p2_reg[62]_0 (gmem_addr_10_reg_2278),
        .\data_p2_reg[62]_1 (gmem_addr_9_reg_2261),
        .\data_p2_reg[62]_2 (gmem_addr_4_reg_2176),
        .\data_p2_reg[62]_3 (gmem_addr_3_reg_2159),
        .\data_p2_reg[62]_4 (gmem_addr_5_reg_2193),
        .\data_p2_reg[62]_5 (gmem_addr_1_reg_2125),
        .\data_p2_reg[62]_6 (gmem_addr_reg_2108),
        .empty_n_reg(gmem_m_axi_U_n_21),
        .empty_n_reg_0(gmem_m_axi_U_n_44),
        .empty_n_reg_1(gmem_m_axi_U_n_50),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .full_n_i_4(regslice_both_std_I_o_stream_U_n_20),
        .full_n_i_4_0(regslice_both_raw_data_im_1_o_stream_U_n_17),
        .full_n_i_4_1(regslice_both_mad_I_o_stream_U_n_2),
        .full_n_reg(gmem_m_axi_U_n_22),
        .full_n_reg_0(m_axi_gmem_RREADY),
        .full_n_reg_1(m_axi_gmem_BREADY),
        .icmp_ln59_10_fu_1790_p2(icmp_ln59_10_fu_1790_p2),
        .icmp_ln59_10_reg_2274(icmp_ln59_10_reg_2274),
        .icmp_ln59_10_reg_2274_pp0_iter1_reg(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .\icmp_ln59_10_reg_2274_reg[0] (gmem_m_axi_U_n_66),
        .\icmp_ln59_10_reg_2274_reg[0]_0 (icmp_ln58_21_fu_1778_p2),
        .icmp_ln59_11_fu_1895_p2(icmp_ln59_11_fu_1895_p2),
        .icmp_ln59_11_reg_2291(icmp_ln59_11_reg_2291),
        .icmp_ln59_11_reg_2291_pp0_iter1_reg(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .\icmp_ln59_11_reg_2291_reg[0] (gmem_m_axi_U_n_55),
        .\icmp_ln59_11_reg_2291_reg[0]_0 (icmp_ln58_22_fu_1873_p2),
        .\icmp_ln59_11_reg_2291_reg[0]_1 (icmp_ln58_23_fu_1883_p2),
        .icmp_ln59_1_fu_845_p2(icmp_ln59_1_fu_845_p2),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .\icmp_ln59_1_reg_2121_reg[0] (gmem_m_axi_U_n_62),
        .\icmp_ln59_1_reg_2121_reg[0]_0 (icmp_ln58_2_fu_823_p2),
        .\icmp_ln59_1_reg_2121_reg[0]_1 (icmp_ln58_3_fu_833_p2),
        .icmp_ln59_2_fu_950_p2(icmp_ln59_2_fu_950_p2),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .\icmp_ln59_2_reg_2138_reg[0] (gmem_m_axi_U_n_47),
        .\icmp_ln59_2_reg_2138_reg[0]_0 (gmem_m_axi_U_n_63),
        .\icmp_ln59_2_reg_2138_reg[0]_1 (icmp_ln58_4_fu_928_p2),
        .\icmp_ln59_2_reg_2138_reg[0]_2 (icmp_ln58_5_fu_938_p2),
        .icmp_ln59_3_fu_1055_p2(icmp_ln59_3_fu_1055_p2),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .\icmp_ln59_3_reg_2155_reg[0] (gmem_m_axi_U_n_65),
        .\icmp_ln59_3_reg_2155_reg[0]_0 (icmp_ln58_6_fu_1033_p2),
        .\icmp_ln59_3_reg_2155_reg[0]_1 (icmp_ln58_7_fu_1043_p2),
        .icmp_ln59_4_fu_1160_p2(icmp_ln59_4_fu_1160_p2),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .\icmp_ln59_4_reg_2172_reg[0] (gmem_m_axi_U_n_59),
        .\icmp_ln59_4_reg_2172_reg[0]_0 (icmp_ln58_8_fu_1138_p2),
        .\icmp_ln59_4_reg_2172_reg[0]_1 (icmp_ln58_9_fu_1148_p2),
        .icmp_ln59_5_fu_1265_p2(icmp_ln59_5_fu_1265_p2),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .\icmp_ln59_5_reg_2189_reg[0] (gmem_m_axi_U_n_58),
        .\icmp_ln59_5_reg_2189_reg[0]_0 (icmp_ln58_10_fu_1243_p2),
        .\icmp_ln59_5_reg_2189_reg[0]_1 (icmp_ln58_11_fu_1253_p2),
        .icmp_ln59_6_fu_1370_p2(icmp_ln59_6_fu_1370_p2),
        .icmp_ln59_6_reg_2206(icmp_ln59_6_reg_2206),
        .icmp_ln59_6_reg_2206_pp0_iter1_reg(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .\icmp_ln59_6_reg_2206_reg[0] (gmem_m_axi_U_n_57),
        .\icmp_ln59_6_reg_2206_reg[0]_0 (icmp_ln58_12_fu_1348_p2),
        .\icmp_ln59_6_reg_2206_reg[0]_1 (icmp_ln58_13_fu_1358_p2),
        .icmp_ln59_7_fu_1475_p2(icmp_ln59_7_fu_1475_p2),
        .icmp_ln59_7_reg_2223(icmp_ln59_7_reg_2223),
        .icmp_ln59_7_reg_2223_pp0_iter1_reg(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .\icmp_ln59_7_reg_2223_reg[0] (gmem_m_axi_U_n_61),
        .\icmp_ln59_7_reg_2223_reg[0]_0 (icmp_ln58_14_fu_1453_p2),
        .\icmp_ln59_7_reg_2223_reg[0]_1 (icmp_ln58_15_fu_1463_p2),
        .icmp_ln59_8_fu_1580_p2(icmp_ln59_8_fu_1580_p2),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .icmp_ln59_8_reg_2240_pp0_iter1_reg(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .\icmp_ln59_8_reg_2240_reg[0] (gmem_m_axi_U_n_64),
        .\icmp_ln59_8_reg_2240_reg[0]_0 (icmp_ln58_16_fu_1558_p2),
        .\icmp_ln59_8_reg_2240_reg[0]_1 (icmp_ln58_17_fu_1568_p2),
        .icmp_ln59_9_fu_1685_p2(icmp_ln59_9_fu_1685_p2),
        .icmp_ln59_9_reg_2257(icmp_ln59_9_reg_2257),
        .icmp_ln59_9_reg_2257_pp0_iter1_reg(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .\icmp_ln59_9_reg_2257_reg[0] (gmem_m_axi_U_n_60),
        .\icmp_ln59_9_reg_2257_reg[0]_0 (icmp_ln58_18_fu_1663_p2),
        .\icmp_ln59_9_reg_2257_reg[0]_1 (icmp_ln58_19_fu_1673_p2),
        .icmp_ln59_fu_740_p2(icmp_ln59_fu_740_p2),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .\icmp_ln59_reg_2104_reg[0] (gmem_m_axi_U_n_56),
        .\icmp_ln59_reg_2104_reg[0]_0 (icmp_ln58_1_fu_728_p2),
        .\icmp_ln59_reg_2104_reg[0]_1 (icmp_ln58_fu_718_p2),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg(regslice_both_filtered_im_0_o_stream_U_n_17),
        .mem_reg_i_94(regslice_both_mad_I_o_stream_U_n_4),
        .p_50_in(p_50_in),
        .\q_tmp_reg[0] (regslice_both_filtered_im_0_o_stream_U_n_3),
        .\q_tmp_reg[0]_0 (regslice_both_raw_data_im_1_o_stream_U_n_0),
        .\q_tmp_reg[0]_1 (regslice_both_mad_R_o_stream_U_n_0),
        .\q_tmp_reg[0]_2 (regslice_both_filtered_im_0_o_stream_U_n_2),
        .\q_tmp_reg[0]_3 (regslice_both_std_I_o_stream_U_n_1),
        .\q_tmp_reg[0]_4 (regslice_both_raw_data_im_1_o_stream_U_n_1),
        .\q_tmp_reg[10] (regslice_both_filtered_im_0_o_stream_U_n_12),
        .\q_tmp_reg[10]_0 (regslice_both_raw_data_im_1_o_stream_U_n_11),
        .\q_tmp_reg[10]_1 (regslice_both_mad_R_o_stream_U_n_10),
        .\q_tmp_reg[11] (regslice_both_filtered_im_0_o_stream_U_n_13),
        .\q_tmp_reg[11]_0 (regslice_both_raw_data_im_1_o_stream_U_n_12),
        .\q_tmp_reg[11]_1 (regslice_both_mad_R_o_stream_U_n_11),
        .\q_tmp_reg[13] (regslice_both_filtered_im_0_o_stream_U_n_14),
        .\q_tmp_reg[13]_0 (regslice_both_raw_data_im_1_o_stream_U_n_14),
        .\q_tmp_reg[13]_1 (regslice_both_mad_R_o_stream_U_n_13),
        .\q_tmp_reg[14] (regslice_both_mad_R_o_stream_U_n_14),
        .\q_tmp_reg[14]_0 (regslice_both_raw_data_im_1_o_stream_U_n_15),
        .\q_tmp_reg[14]_1 (regslice_both_filtered_im_0_o_stream_U_n_15),
        .\q_tmp_reg[15] (regslice_both_filtered_im_0_o_stream_U_n_16),
        .\q_tmp_reg[15]_0 (regslice_both_raw_data_im_1_o_stream_U_n_16),
        .\q_tmp_reg[15]_1 (regslice_both_mad_R_o_stream_U_n_15),
        .\q_tmp_reg[15]_2 (tmp_11_reg_2313),
        .\q_tmp_reg[1] (regslice_both_filtered_im_0_o_stream_U_n_4),
        .\q_tmp_reg[1]_0 (regslice_both_raw_data_im_1_o_stream_U_n_2),
        .\q_tmp_reg[1]_1 (regslice_both_mad_R_o_stream_U_n_1),
        .\q_tmp_reg[2] (regslice_both_filtered_im_0_o_stream_U_n_5),
        .\q_tmp_reg[2]_0 (regslice_both_raw_data_im_1_o_stream_U_n_3),
        .\q_tmp_reg[2]_1 (regslice_both_mad_R_o_stream_U_n_2),
        .\q_tmp_reg[3] (regslice_both_raw_data_im_1_o_stream_U_n_4),
        .\q_tmp_reg[3]_0 (regslice_both_mad_R_o_stream_U_n_3),
        .\q_tmp_reg[3]_1 (regslice_both_filtered_im_0_o_stream_U_n_6),
        .\q_tmp_reg[4] (regslice_both_filtered_im_0_o_stream_U_n_7),
        .\q_tmp_reg[4]_0 (regslice_both_raw_data_im_1_o_stream_U_n_5),
        .\q_tmp_reg[4]_1 (regslice_both_mad_R_o_stream_U_n_4),
        .\q_tmp_reg[5] (regslice_both_mad_R_o_stream_U_n_5),
        .\q_tmp_reg[5]_0 (regslice_both_raw_data_im_1_o_stream_U_n_6),
        .\q_tmp_reg[5]_1 (regslice_both_filtered_im_0_o_stream_U_n_8),
        .\q_tmp_reg[7] (regslice_both_mad_R_o_stream_U_n_7),
        .\q_tmp_reg[7]_0 (regslice_both_raw_data_im_1_o_stream_U_n_8),
        .\q_tmp_reg[7]_1 (regslice_both_filtered_im_0_o_stream_U_n_9),
        .\q_tmp_reg[8] (regslice_both_filtered_im_0_o_stream_U_n_10),
        .\q_tmp_reg[8]_0 (regslice_both_raw_data_im_1_o_stream_U_n_9),
        .\q_tmp_reg[8]_1 (regslice_both_mad_R_o_stream_U_n_8),
        .\q_tmp_reg[9] (regslice_both_raw_data_im_1_o_stream_U_n_10),
        .\q_tmp_reg[9]_0 (regslice_both_mad_R_o_stream_U_n_9),
        .\q_tmp_reg[9]_1 (regslice_both_filtered_im_0_o_stream_U_n_11),
        .raw_data_im_1_o_stream_TVALID_int_regslice(raw_data_im_1_o_stream_TVALID_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .s_ready_t_reg(gmem_m_axi_U_n_23),
        .sel(current_rate_7),
        .shouldContinue_fu_2034_p2(shouldContinue_fu_2034_p2),
        .shouldContinue_reg_2304(shouldContinue_reg_2304),
        .\shouldContinue_reg_2304_reg[0] (gmem_m_axi_U_n_40),
        .\shouldContinue_reg_2304_reg[0]_0 (gmem_m_axi_U_n_54),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice),
        .\tmp_11_reg_2313_reg[12] (gmem_m_axi_U_n_2),
        .\tmp_11_reg_2313_reg[6] (gmem_m_axi_U_n_1));
  FDRE \icmp_ln59_10_reg_2274_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_10_reg_2274),
        .Q(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_10_reg_2274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_66),
        .Q(icmp_ln59_10_reg_2274),
        .R(1'b0));
  FDRE \icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_11_reg_2291),
        .Q(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_11_reg_2291_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_55),
        .Q(icmp_ln59_11_reg_2291),
        .R(1'b0));
  FDRE \icmp_ln59_1_reg_2121_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_62),
        .Q(icmp_ln59_1_reg_2121),
        .R(1'b0));
  FDRE \icmp_ln59_2_reg_2138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_63),
        .Q(icmp_ln59_2_reg_2138),
        .R(1'b0));
  FDRE \icmp_ln59_3_reg_2155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_65),
        .Q(icmp_ln59_3_reg_2155),
        .R(1'b0));
  FDRE \icmp_ln59_4_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_59),
        .Q(icmp_ln59_4_reg_2172),
        .R(1'b0));
  FDRE \icmp_ln59_5_reg_2189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_58),
        .Q(icmp_ln59_5_reg_2189),
        .R(1'b0));
  FDRE \icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_6_reg_2206),
        .Q(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_6_reg_2206_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_57),
        .Q(icmp_ln59_6_reg_2206),
        .R(1'b0));
  FDRE \icmp_ln59_7_reg_2223_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_7_reg_2223),
        .Q(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_7_reg_2223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_61),
        .Q(icmp_ln59_7_reg_2223),
        .R(1'b0));
  FDRE \icmp_ln59_8_reg_2240_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_8_reg_2240),
        .Q(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_8_reg_2240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_64),
        .Q(icmp_ln59_8_reg_2240),
        .R(1'b0));
  FDRE \icmp_ln59_9_reg_2257_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(icmp_ln59_9_reg_2257),
        .Q(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_9_reg_2257_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_60),
        .Q(icmp_ln59_9_reg_2257),
        .R(1'b0));
  FDRE \icmp_ln59_reg_2104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_56),
        .Q(icmp_ln59_reg_2104),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[0]),
        .Q(mad_I_o_mem_read_reg_2065[0]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[10]),
        .Q(mad_I_o_mem_read_reg_2065[10]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[11]),
        .Q(mad_I_o_mem_read_reg_2065[11]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[12]),
        .Q(mad_I_o_mem_read_reg_2065[12]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[13]),
        .Q(mad_I_o_mem_read_reg_2065[13]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[14]),
        .Q(mad_I_o_mem_read_reg_2065[14]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[15]),
        .Q(mad_I_o_mem_read_reg_2065[15]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[16]),
        .Q(mad_I_o_mem_read_reg_2065[16]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[17]),
        .Q(mad_I_o_mem_read_reg_2065[17]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[18]),
        .Q(mad_I_o_mem_read_reg_2065[18]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[19]),
        .Q(mad_I_o_mem_read_reg_2065[19]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[1]),
        .Q(mad_I_o_mem_read_reg_2065[1]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[20]),
        .Q(mad_I_o_mem_read_reg_2065[20]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[21]),
        .Q(mad_I_o_mem_read_reg_2065[21]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[22]),
        .Q(mad_I_o_mem_read_reg_2065[22]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[23]),
        .Q(mad_I_o_mem_read_reg_2065[23]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[24]),
        .Q(mad_I_o_mem_read_reg_2065[24]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[25]),
        .Q(mad_I_o_mem_read_reg_2065[25]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[26]),
        .Q(mad_I_o_mem_read_reg_2065[26]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[27]),
        .Q(mad_I_o_mem_read_reg_2065[27]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[28]),
        .Q(mad_I_o_mem_read_reg_2065[28]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[29]),
        .Q(mad_I_o_mem_read_reg_2065[29]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[2]),
        .Q(mad_I_o_mem_read_reg_2065[2]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[30]),
        .Q(mad_I_o_mem_read_reg_2065[30]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[31]),
        .Q(mad_I_o_mem_read_reg_2065[31]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[32]),
        .Q(mad_I_o_mem_read_reg_2065[32]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[33]),
        .Q(mad_I_o_mem_read_reg_2065[33]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[34]),
        .Q(mad_I_o_mem_read_reg_2065[34]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[35]),
        .Q(mad_I_o_mem_read_reg_2065[35]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[36]),
        .Q(mad_I_o_mem_read_reg_2065[36]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[37]),
        .Q(mad_I_o_mem_read_reg_2065[37]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[38]),
        .Q(mad_I_o_mem_read_reg_2065[38]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[39]),
        .Q(mad_I_o_mem_read_reg_2065[39]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[3]),
        .Q(mad_I_o_mem_read_reg_2065[3]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[40]),
        .Q(mad_I_o_mem_read_reg_2065[40]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[41]),
        .Q(mad_I_o_mem_read_reg_2065[41]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[42]),
        .Q(mad_I_o_mem_read_reg_2065[42]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[43]),
        .Q(mad_I_o_mem_read_reg_2065[43]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[44]),
        .Q(mad_I_o_mem_read_reg_2065[44]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[45]),
        .Q(mad_I_o_mem_read_reg_2065[45]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[46]),
        .Q(mad_I_o_mem_read_reg_2065[46]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[47]),
        .Q(mad_I_o_mem_read_reg_2065[47]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[48]),
        .Q(mad_I_o_mem_read_reg_2065[48]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[49]),
        .Q(mad_I_o_mem_read_reg_2065[49]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[4]),
        .Q(mad_I_o_mem_read_reg_2065[4]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[50]),
        .Q(mad_I_o_mem_read_reg_2065[50]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[51]),
        .Q(mad_I_o_mem_read_reg_2065[51]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[52]),
        .Q(mad_I_o_mem_read_reg_2065[52]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[53]),
        .Q(mad_I_o_mem_read_reg_2065[53]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[54]),
        .Q(mad_I_o_mem_read_reg_2065[54]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[55]),
        .Q(mad_I_o_mem_read_reg_2065[55]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[56]),
        .Q(mad_I_o_mem_read_reg_2065[56]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[57]),
        .Q(mad_I_o_mem_read_reg_2065[57]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[58]),
        .Q(mad_I_o_mem_read_reg_2065[58]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[59]),
        .Q(mad_I_o_mem_read_reg_2065[59]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[5]),
        .Q(mad_I_o_mem_read_reg_2065[5]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[60]),
        .Q(mad_I_o_mem_read_reg_2065[60]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[61]),
        .Q(mad_I_o_mem_read_reg_2065[61]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[62]),
        .Q(mad_I_o_mem_read_reg_2065[62]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[63]),
        .Q(mad_I_o_mem_read_reg_2065[63]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[6]),
        .Q(mad_I_o_mem_read_reg_2065[6]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[7]),
        .Q(mad_I_o_mem_read_reg_2065[7]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[8]),
        .Q(mad_I_o_mem_read_reg_2065[8]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2065_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[9]),
        .Q(mad_I_o_mem_read_reg_2065[9]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[0]),
        .Q(mad_R_o_mem_read_reg_2085[0]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[10]),
        .Q(mad_R_o_mem_read_reg_2085[10]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[11]),
        .Q(mad_R_o_mem_read_reg_2085[11]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[12]),
        .Q(mad_R_o_mem_read_reg_2085[12]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[13]),
        .Q(mad_R_o_mem_read_reg_2085[13]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[14]),
        .Q(mad_R_o_mem_read_reg_2085[14]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[15]),
        .Q(mad_R_o_mem_read_reg_2085[15]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[16]),
        .Q(mad_R_o_mem_read_reg_2085[16]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[17]),
        .Q(mad_R_o_mem_read_reg_2085[17]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[18]),
        .Q(mad_R_o_mem_read_reg_2085[18]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[19]),
        .Q(mad_R_o_mem_read_reg_2085[19]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[1]),
        .Q(mad_R_o_mem_read_reg_2085[1]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[20]),
        .Q(mad_R_o_mem_read_reg_2085[20]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[21]),
        .Q(mad_R_o_mem_read_reg_2085[21]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[22]),
        .Q(mad_R_o_mem_read_reg_2085[22]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[23]),
        .Q(mad_R_o_mem_read_reg_2085[23]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[24]),
        .Q(mad_R_o_mem_read_reg_2085[24]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[25]),
        .Q(mad_R_o_mem_read_reg_2085[25]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[26]),
        .Q(mad_R_o_mem_read_reg_2085[26]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[27]),
        .Q(mad_R_o_mem_read_reg_2085[27]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[28]),
        .Q(mad_R_o_mem_read_reg_2085[28]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[29]),
        .Q(mad_R_o_mem_read_reg_2085[29]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[2]),
        .Q(mad_R_o_mem_read_reg_2085[2]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[30]),
        .Q(mad_R_o_mem_read_reg_2085[30]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[31]),
        .Q(mad_R_o_mem_read_reg_2085[31]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[32]),
        .Q(mad_R_o_mem_read_reg_2085[32]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[33]),
        .Q(mad_R_o_mem_read_reg_2085[33]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[34]),
        .Q(mad_R_o_mem_read_reg_2085[34]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[35]),
        .Q(mad_R_o_mem_read_reg_2085[35]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[36]),
        .Q(mad_R_o_mem_read_reg_2085[36]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[37]),
        .Q(mad_R_o_mem_read_reg_2085[37]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[38]),
        .Q(mad_R_o_mem_read_reg_2085[38]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[39]),
        .Q(mad_R_o_mem_read_reg_2085[39]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[3]),
        .Q(mad_R_o_mem_read_reg_2085[3]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[40]),
        .Q(mad_R_o_mem_read_reg_2085[40]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[41]),
        .Q(mad_R_o_mem_read_reg_2085[41]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[42]),
        .Q(mad_R_o_mem_read_reg_2085[42]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[43]),
        .Q(mad_R_o_mem_read_reg_2085[43]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[44]),
        .Q(mad_R_o_mem_read_reg_2085[44]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[45]),
        .Q(mad_R_o_mem_read_reg_2085[45]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[46]),
        .Q(mad_R_o_mem_read_reg_2085[46]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[47]),
        .Q(mad_R_o_mem_read_reg_2085[47]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[48]),
        .Q(mad_R_o_mem_read_reg_2085[48]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[49]),
        .Q(mad_R_o_mem_read_reg_2085[49]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[4]),
        .Q(mad_R_o_mem_read_reg_2085[4]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[50]),
        .Q(mad_R_o_mem_read_reg_2085[50]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[51]),
        .Q(mad_R_o_mem_read_reg_2085[51]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[52]),
        .Q(mad_R_o_mem_read_reg_2085[52]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[53]),
        .Q(mad_R_o_mem_read_reg_2085[53]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[54]),
        .Q(mad_R_o_mem_read_reg_2085[54]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[55]),
        .Q(mad_R_o_mem_read_reg_2085[55]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[56]),
        .Q(mad_R_o_mem_read_reg_2085[56]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[57]),
        .Q(mad_R_o_mem_read_reg_2085[57]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[58]),
        .Q(mad_R_o_mem_read_reg_2085[58]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[59]),
        .Q(mad_R_o_mem_read_reg_2085[59]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[5]),
        .Q(mad_R_o_mem_read_reg_2085[5]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[60]),
        .Q(mad_R_o_mem_read_reg_2085[60]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[61]),
        .Q(mad_R_o_mem_read_reg_2085[61]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[62]),
        .Q(mad_R_o_mem_read_reg_2085[62]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[63]),
        .Q(mad_R_o_mem_read_reg_2085[63]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[6]),
        .Q(mad_R_o_mem_read_reg_2085[6]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[7]),
        .Q(mad_R_o_mem_read_reg_2085[7]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[8]),
        .Q(mad_R_o_mem_read_reg_2085[8]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2085_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[9]),
        .Q(mad_R_o_mem_read_reg_2085[9]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[0]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[0]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[10]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[10]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[11]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[11]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[12]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[12]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[13]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[13]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[14]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[14]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[15]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[15]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[16]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[16]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[17]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[17]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[18]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[18]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[19]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[19]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[1]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[1]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[20]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[20]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[21]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[21]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[22]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[22]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[23]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[23]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[24]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[24]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[25]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[25]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[26]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[26]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[27]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[27]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[28]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[28]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[29]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[29]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[2]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[2]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[30]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[30]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[31]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[31]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[32]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[32]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[33]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[33]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[34]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[34]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[35]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[35]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[36]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[36]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[37]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[37]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[38]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[38]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[39]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[39]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[3]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[3]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[40]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[40]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[41]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[41]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[42]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[42]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[43]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[43]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[44]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[44]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[45]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[45]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[46]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[46]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[47]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[47]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[48]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[48]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[49]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[49]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[4]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[4]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[50]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[50]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[51]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[51]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[52]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[52]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[53]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[53]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[54]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[54]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[55]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[55]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[56]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[56]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[57]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[57]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[58]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[58]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[59]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[59]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[5]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[5]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[60]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[60]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[61]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[61]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[62]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[62]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[63]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[63]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[6]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[6]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[7]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[7]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[8]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[8]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2070_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[9]),
        .Q(raw_data_im_1_o_mem_read_reg_2070[9]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[0]),
        .Q(raw_data_im_o_mem_read_reg_2095[0]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[10]),
        .Q(raw_data_im_o_mem_read_reg_2095[10]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[11]),
        .Q(raw_data_im_o_mem_read_reg_2095[11]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[12]),
        .Q(raw_data_im_o_mem_read_reg_2095[12]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[13]),
        .Q(raw_data_im_o_mem_read_reg_2095[13]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[14]),
        .Q(raw_data_im_o_mem_read_reg_2095[14]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[15]),
        .Q(raw_data_im_o_mem_read_reg_2095[15]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[16]),
        .Q(raw_data_im_o_mem_read_reg_2095[16]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[17]),
        .Q(raw_data_im_o_mem_read_reg_2095[17]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[18]),
        .Q(raw_data_im_o_mem_read_reg_2095[18]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[19]),
        .Q(raw_data_im_o_mem_read_reg_2095[19]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[1]),
        .Q(raw_data_im_o_mem_read_reg_2095[1]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[20]),
        .Q(raw_data_im_o_mem_read_reg_2095[20]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[21]),
        .Q(raw_data_im_o_mem_read_reg_2095[21]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[22]),
        .Q(raw_data_im_o_mem_read_reg_2095[22]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[23]),
        .Q(raw_data_im_o_mem_read_reg_2095[23]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[24]),
        .Q(raw_data_im_o_mem_read_reg_2095[24]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[25]),
        .Q(raw_data_im_o_mem_read_reg_2095[25]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[26]),
        .Q(raw_data_im_o_mem_read_reg_2095[26]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[27]),
        .Q(raw_data_im_o_mem_read_reg_2095[27]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[28]),
        .Q(raw_data_im_o_mem_read_reg_2095[28]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[29]),
        .Q(raw_data_im_o_mem_read_reg_2095[29]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[2]),
        .Q(raw_data_im_o_mem_read_reg_2095[2]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[30]),
        .Q(raw_data_im_o_mem_read_reg_2095[30]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[31]),
        .Q(raw_data_im_o_mem_read_reg_2095[31]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[32]),
        .Q(raw_data_im_o_mem_read_reg_2095[32]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[33]),
        .Q(raw_data_im_o_mem_read_reg_2095[33]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[34]),
        .Q(raw_data_im_o_mem_read_reg_2095[34]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[35]),
        .Q(raw_data_im_o_mem_read_reg_2095[35]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[36]),
        .Q(raw_data_im_o_mem_read_reg_2095[36]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[37]),
        .Q(raw_data_im_o_mem_read_reg_2095[37]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[38]),
        .Q(raw_data_im_o_mem_read_reg_2095[38]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[39]),
        .Q(raw_data_im_o_mem_read_reg_2095[39]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[3]),
        .Q(raw_data_im_o_mem_read_reg_2095[3]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[40]),
        .Q(raw_data_im_o_mem_read_reg_2095[40]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[41]),
        .Q(raw_data_im_o_mem_read_reg_2095[41]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[42]),
        .Q(raw_data_im_o_mem_read_reg_2095[42]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[43]),
        .Q(raw_data_im_o_mem_read_reg_2095[43]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[44]),
        .Q(raw_data_im_o_mem_read_reg_2095[44]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[45]),
        .Q(raw_data_im_o_mem_read_reg_2095[45]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[46]),
        .Q(raw_data_im_o_mem_read_reg_2095[46]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[47]),
        .Q(raw_data_im_o_mem_read_reg_2095[47]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[48]),
        .Q(raw_data_im_o_mem_read_reg_2095[48]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[49]),
        .Q(raw_data_im_o_mem_read_reg_2095[49]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[4]),
        .Q(raw_data_im_o_mem_read_reg_2095[4]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[50]),
        .Q(raw_data_im_o_mem_read_reg_2095[50]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[51]),
        .Q(raw_data_im_o_mem_read_reg_2095[51]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[52]),
        .Q(raw_data_im_o_mem_read_reg_2095[52]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[53]),
        .Q(raw_data_im_o_mem_read_reg_2095[53]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[54]),
        .Q(raw_data_im_o_mem_read_reg_2095[54]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[55]),
        .Q(raw_data_im_o_mem_read_reg_2095[55]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[56]),
        .Q(raw_data_im_o_mem_read_reg_2095[56]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[57]),
        .Q(raw_data_im_o_mem_read_reg_2095[57]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[58]),
        .Q(raw_data_im_o_mem_read_reg_2095[58]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[59]),
        .Q(raw_data_im_o_mem_read_reg_2095[59]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[5]),
        .Q(raw_data_im_o_mem_read_reg_2095[5]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[60]),
        .Q(raw_data_im_o_mem_read_reg_2095[60]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[61]),
        .Q(raw_data_im_o_mem_read_reg_2095[61]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[62]),
        .Q(raw_data_im_o_mem_read_reg_2095[62]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[63]),
        .Q(raw_data_im_o_mem_read_reg_2095[63]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[6]),
        .Q(raw_data_im_o_mem_read_reg_2095[6]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[7]),
        .Q(raw_data_im_o_mem_read_reg_2095[7]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[8]),
        .Q(raw_data_im_o_mem_read_reg_2095[8]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2095_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[9]),
        .Q(raw_data_im_o_mem_read_reg_2095[9]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[0]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[0]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[10]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[10]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[11]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[11]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[12]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[12]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[13]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[13]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[14]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[14]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[15]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[15]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[16]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[16]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[17]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[17]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[18]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[18]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[19]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[19]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[1]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[1]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[20]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[20]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[21]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[21]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[22]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[22]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[23]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[23]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[24]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[24]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[25]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[25]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[26]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[26]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[27]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[27]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[28]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[28]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[29]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[29]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[2]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[2]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[30]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[30]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[31]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[31]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[32]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[32]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[33]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[33]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[34]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[34]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[35]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[35]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[36]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[36]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[37]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[37]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[38]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[38]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[39]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[39]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[3]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[3]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[40]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[40]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[41]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[41]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[42]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[42]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[43]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[43]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[44]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[44]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[45]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[45]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[46]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[46]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[47]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[47]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[48]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[48]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[49]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[49]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[4]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[4]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[50]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[50]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[51]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[51]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[52]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[52]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[53]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[53]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[54]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[54]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[55]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[55]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[56]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[56]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[57]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[57]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[58]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[58]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[59]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[59]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[5]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[5]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[60]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[60]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[61]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[61]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[62]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[62]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[63]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[63]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[6]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[6]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[7]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[7]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[8]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[8]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2080_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[9]),
        .Q(raw_data_real_1_o_mem_read_reg_2080[9]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[0]),
        .Q(raw_data_real_o_mem_read_reg_2090[0]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[10]),
        .Q(raw_data_real_o_mem_read_reg_2090[10]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[11]),
        .Q(raw_data_real_o_mem_read_reg_2090[11]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[12]),
        .Q(raw_data_real_o_mem_read_reg_2090[12]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[13]),
        .Q(raw_data_real_o_mem_read_reg_2090[13]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[14]),
        .Q(raw_data_real_o_mem_read_reg_2090[14]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[15]),
        .Q(raw_data_real_o_mem_read_reg_2090[15]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[16]),
        .Q(raw_data_real_o_mem_read_reg_2090[16]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[17]),
        .Q(raw_data_real_o_mem_read_reg_2090[17]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[18]),
        .Q(raw_data_real_o_mem_read_reg_2090[18]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[19]),
        .Q(raw_data_real_o_mem_read_reg_2090[19]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[1]),
        .Q(raw_data_real_o_mem_read_reg_2090[1]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[20]),
        .Q(raw_data_real_o_mem_read_reg_2090[20]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[21]),
        .Q(raw_data_real_o_mem_read_reg_2090[21]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[22]),
        .Q(raw_data_real_o_mem_read_reg_2090[22]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[23]),
        .Q(raw_data_real_o_mem_read_reg_2090[23]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[24]),
        .Q(raw_data_real_o_mem_read_reg_2090[24]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[25]),
        .Q(raw_data_real_o_mem_read_reg_2090[25]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[26]),
        .Q(raw_data_real_o_mem_read_reg_2090[26]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[27]),
        .Q(raw_data_real_o_mem_read_reg_2090[27]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[28]),
        .Q(raw_data_real_o_mem_read_reg_2090[28]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[29]),
        .Q(raw_data_real_o_mem_read_reg_2090[29]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[2]),
        .Q(raw_data_real_o_mem_read_reg_2090[2]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[30]),
        .Q(raw_data_real_o_mem_read_reg_2090[30]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[31]),
        .Q(raw_data_real_o_mem_read_reg_2090[31]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[32]),
        .Q(raw_data_real_o_mem_read_reg_2090[32]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[33]),
        .Q(raw_data_real_o_mem_read_reg_2090[33]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[34]),
        .Q(raw_data_real_o_mem_read_reg_2090[34]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[35]),
        .Q(raw_data_real_o_mem_read_reg_2090[35]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[36]),
        .Q(raw_data_real_o_mem_read_reg_2090[36]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[37]),
        .Q(raw_data_real_o_mem_read_reg_2090[37]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[38]),
        .Q(raw_data_real_o_mem_read_reg_2090[38]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[39]),
        .Q(raw_data_real_o_mem_read_reg_2090[39]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[3]),
        .Q(raw_data_real_o_mem_read_reg_2090[3]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[40]),
        .Q(raw_data_real_o_mem_read_reg_2090[40]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[41]),
        .Q(raw_data_real_o_mem_read_reg_2090[41]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[42]),
        .Q(raw_data_real_o_mem_read_reg_2090[42]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[43]),
        .Q(raw_data_real_o_mem_read_reg_2090[43]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[44]),
        .Q(raw_data_real_o_mem_read_reg_2090[44]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[45]),
        .Q(raw_data_real_o_mem_read_reg_2090[45]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[46]),
        .Q(raw_data_real_o_mem_read_reg_2090[46]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[47]),
        .Q(raw_data_real_o_mem_read_reg_2090[47]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[48]),
        .Q(raw_data_real_o_mem_read_reg_2090[48]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[49]),
        .Q(raw_data_real_o_mem_read_reg_2090[49]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[4]),
        .Q(raw_data_real_o_mem_read_reg_2090[4]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[50]),
        .Q(raw_data_real_o_mem_read_reg_2090[50]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[51]),
        .Q(raw_data_real_o_mem_read_reg_2090[51]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[52]),
        .Q(raw_data_real_o_mem_read_reg_2090[52]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[53]),
        .Q(raw_data_real_o_mem_read_reg_2090[53]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[54]),
        .Q(raw_data_real_o_mem_read_reg_2090[54]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[55]),
        .Q(raw_data_real_o_mem_read_reg_2090[55]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[56]),
        .Q(raw_data_real_o_mem_read_reg_2090[56]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[57]),
        .Q(raw_data_real_o_mem_read_reg_2090[57]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[58]),
        .Q(raw_data_real_o_mem_read_reg_2090[58]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[59]),
        .Q(raw_data_real_o_mem_read_reg_2090[59]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[5]),
        .Q(raw_data_real_o_mem_read_reg_2090[5]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[60]),
        .Q(raw_data_real_o_mem_read_reg_2090[60]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[61]),
        .Q(raw_data_real_o_mem_read_reg_2090[61]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[62]),
        .Q(raw_data_real_o_mem_read_reg_2090[62]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[63]),
        .Q(raw_data_real_o_mem_read_reg_2090[63]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[6]),
        .Q(raw_data_real_o_mem_read_reg_2090[6]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[7]),
        .Q(raw_data_real_o_mem_read_reg_2090[7]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[8]),
        .Q(raw_data_real_o_mem_read_reg_2090[8]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2090_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[9]),
        .Q(raw_data_real_o_mem_read_reg_2090[9]),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both regslice_both_filtered_im_0_o_stream_U
       (.B_V_data_1_sel_rd_reg_0(regslice_both_filtered_im_0_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_1(regslice_both_filtered_im_0_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_10(regslice_both_filtered_im_0_o_stream_U_n_13),
        .B_V_data_1_sel_rd_reg_11(regslice_both_filtered_im_0_o_stream_U_n_14),
        .B_V_data_1_sel_rd_reg_12(regslice_both_filtered_im_0_o_stream_U_n_15),
        .B_V_data_1_sel_rd_reg_13(regslice_both_filtered_im_0_o_stream_U_n_16),
        .B_V_data_1_sel_rd_reg_2(regslice_both_filtered_im_0_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_3(regslice_both_filtered_im_0_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_4(regslice_both_filtered_im_0_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_5(regslice_both_filtered_im_0_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_6(regslice_both_filtered_im_0_o_stream_U_n_9),
        .B_V_data_1_sel_rd_reg_7(regslice_both_filtered_im_0_o_stream_U_n_10),
        .B_V_data_1_sel_rd_reg_8(regslice_both_filtered_im_0_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_9(regslice_both_filtered_im_0_o_stream_U_n_12),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_filtered_im_0_o_stream_U_n_18),
        .\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_45),
        .I_WDATA({regslice_both_filtered_im_0_o_stream_U_n_0,regslice_both_filtered_im_0_o_stream_U_n_1}),
        .Q(ap_CS_fsm_pp0_stage10),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_im_0_o_stream_TREADY),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_filtered_im_0_o_stream_U_n_17),
        .ap_rst_n(ap_rst_n),
        .\data_p2[62]_i_19 (gmem_m_axi_U_n_21),
        .filtered_im_0_o_stream_TDATA(filtered_im_0_o_stream_TDATA),
        .filtered_im_0_o_stream_TVALID(filtered_im_0_o_stream_TVALID),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .\icmp_ln59_8_reg_2240_reg[0] (regslice_both_filtered_im_0_o_stream_U_n_2),
        .\q_tmp_reg[0] (regslice_both_std_I_o_stream_U_n_22),
        .\q_tmp_reg[0]_0 (regslice_both_std_I_o_stream_U_n_0),
        .\q_tmp_reg[10] (regslice_both_std_I_o_stream_U_n_11),
        .\q_tmp_reg[11] (regslice_both_std_I_o_stream_U_n_12),
        .\q_tmp_reg[12] (regslice_both_mad_R_o_stream_U_n_12),
        .\q_tmp_reg[12]_0 (regslice_both_raw_data_im_1_o_stream_U_n_13),
        .\q_tmp_reg[12]_1 (gmem_m_axi_U_n_2),
        .\q_tmp_reg[12]_2 (regslice_both_std_I_o_stream_U_n_13),
        .\q_tmp_reg[13] (regslice_both_std_I_o_stream_U_n_14),
        .\q_tmp_reg[14] (regslice_both_std_I_o_stream_U_n_15),
        .\q_tmp_reg[15] (regslice_both_std_I_o_stream_U_n_16),
        .\q_tmp_reg[1] (regslice_both_std_I_o_stream_U_n_2),
        .\q_tmp_reg[2] (regslice_both_std_I_o_stream_U_n_3),
        .\q_tmp_reg[3] (regslice_both_std_I_o_stream_U_n_4),
        .\q_tmp_reg[4] (regslice_both_std_I_o_stream_U_n_5),
        .\q_tmp_reg[5] (regslice_both_std_I_o_stream_U_n_6),
        .\q_tmp_reg[6] (regslice_both_mad_R_o_stream_U_n_6),
        .\q_tmp_reg[6]_0 (regslice_both_raw_data_im_1_o_stream_U_n_7),
        .\q_tmp_reg[6]_1 (gmem_m_axi_U_n_0),
        .\q_tmp_reg[6]_2 (gmem_m_axi_U_n_1),
        .\q_tmp_reg[6]_3 (regslice_both_std_I_o_stream_U_n_7),
        .\q_tmp_reg[7] (regslice_both_std_I_o_stream_U_n_8),
        .\q_tmp_reg[8] (regslice_both_std_I_o_stream_U_n_9),
        .\q_tmp_reg[9] (regslice_both_std_I_o_stream_U_n_10));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_0 regslice_both_filtered_im_1_o_stream_U
       (.\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_19),
        .D(filtered_im_1_o_stream_TDATA_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_im_1_o_stream_TREADY),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filtered_im_1_o_stream_TDATA(filtered_im_1_o_stream_TDATA),
        .filtered_im_1_o_stream_TVALID(filtered_im_1_o_stream_TVALID),
        .filtered_im_1_o_stream_TVALID_int_regslice(filtered_im_1_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_1 regslice_both_filtered_real_0_o_stream_U
       (.\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_19),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_real_0_o_stream_TREADY),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filtered_real_0_o_stream_TDATA(filtered_real_0_o_stream_TDATA),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .filtered_real_0_o_stream_TVALID(filtered_real_0_o_stream_TVALID),
        .filtered_real_0_o_stream_TVALID_int_regslice(filtered_real_0_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_2 regslice_both_filtered_real_1_o_stream_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_filtered_real_1_o_stream_U_n_0),
        .\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_19),
        .D(filtered_real_1_o_stream_TDATA_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_real_1_o_stream_TREADY),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filtered_im_1_o_stream_TVALID_int_regslice(filtered_im_1_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TVALID_int_regslice(filtered_real_0_o_stream_TVALID_int_regslice),
        .filtered_real_1_o_stream_TDATA(filtered_real_1_o_stream_TDATA),
        .filtered_real_1_o_stream_TVALID(filtered_real_1_o_stream_TVALID));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_3 regslice_both_mad_I_o_stream_U
       (.\B_V_data_1_state[1]_i_2__8 (gmem_m_axi_U_n_21),
        .\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_53),
        .Q(ap_CS_fsm_pp0_stage8),
        .SR(ap_rst_n_inv),
        .ack_in(mad_I_o_stream_TREADY),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .\and_ln58_6_reg_2202_reg[0] (regslice_both_mad_I_o_stream_U_n_3),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_mad_I_o_stream_U_n_4),
        .ap_rst_n(ap_rst_n),
        .\data_p2[62]_i_10 (gmem_m_axi_U_n_24),
        .\data_p2_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_19),
        .\data_p2_reg[0]_0 (regslice_both_std_I_o_stream_U_n_18),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .\icmp_ln59_1_reg_2121_reg[0] (regslice_both_mad_I_o_stream_U_n_2),
        .icmp_ln59_6_reg_2206(icmp_ln59_6_reg_2206),
        .icmp_ln59_7_reg_2223(icmp_ln59_7_reg_2223),
        .\icmp_ln59_7_reg_2223_reg[0] (regslice_both_mad_I_o_stream_U_n_0),
        .\icmp_ln59_7_reg_2223_reg[0]_0 (regslice_both_mad_I_o_stream_U_n_1),
        .mad_I_o_stream_TDATA(mad_I_o_stream_TDATA),
        .mad_I_o_stream_TDATA_int_regslice(mad_I_o_stream_TDATA_int_regslice),
        .mad_I_o_stream_TVALID(mad_I_o_stream_TVALID),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_4 regslice_both_mad_R_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_mad_R_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_mad_R_o_stream_U_n_10),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_mad_R_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_mad_R_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_mad_R_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_mad_R_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_0(regslice_both_mad_R_o_stream_U_n_1),
        .B_V_data_1_sel_rd_reg_1(regslice_both_mad_R_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_2(regslice_both_mad_R_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_3(regslice_both_mad_R_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_4(regslice_both_mad_R_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_5(regslice_both_mad_R_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_6(regslice_both_mad_R_o_stream_U_n_9),
        .B_V_data_1_sel_rd_reg_7(regslice_both_mad_R_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_8(regslice_both_mad_R_o_stream_U_n_12),
        .B_V_data_1_sel_rd_reg_9(regslice_both_mad_R_o_stream_U_n_14),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_mad_R_o_stream_U_n_16),
        .SR(ap_rst_n_inv),
        .ack_in(mad_R_o_stream_TREADY),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .\ap_CS_fsm[6]_i_2 (gmem_m_axi_U_n_23),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .mad_R_o_stream_TDATA(mad_R_o_stream_TDATA),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID(mad_R_o_stream_TVALID),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .\q_tmp_reg[0] (regslice_both_raw_data_real_o_stream_U_n_0),
        .\q_tmp_reg[0]_0 (gmem_m_axi_U_n_47),
        .\q_tmp_reg[0]_1 (gmem_m_axi_U_n_67),
        .\q_tmp_reg[10] (regslice_both_raw_data_real_o_stream_U_n_10),
        .\q_tmp_reg[11] (regslice_both_raw_data_real_o_stream_U_n_11),
        .\q_tmp_reg[12] (regslice_both_raw_data_real_o_stream_U_n_12),
        .\q_tmp_reg[13] (regslice_both_raw_data_real_o_stream_U_n_13),
        .\q_tmp_reg[14] (regslice_both_raw_data_real_o_stream_U_n_14),
        .\q_tmp_reg[15] (regslice_both_raw_data_real_o_stream_U_n_15),
        .\q_tmp_reg[1] (regslice_both_raw_data_real_o_stream_U_n_1),
        .\q_tmp_reg[2] (regslice_both_raw_data_real_o_stream_U_n_2),
        .\q_tmp_reg[3] (regslice_both_raw_data_real_o_stream_U_n_3),
        .\q_tmp_reg[4] (regslice_both_raw_data_real_o_stream_U_n_4),
        .\q_tmp_reg[5] (regslice_both_raw_data_real_o_stream_U_n_5),
        .\q_tmp_reg[6] (regslice_both_raw_data_real_o_stream_U_n_6),
        .\q_tmp_reg[7] (regslice_both_raw_data_real_o_stream_U_n_7),
        .\q_tmp_reg[8] (regslice_both_raw_data_real_o_stream_U_n_8),
        .\q_tmp_reg[9] (regslice_both_raw_data_real_o_stream_U_n_9));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_5 regslice_both_raw_data_im_1_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_raw_data_im_1_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_raw_data_im_1_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_raw_data_im_1_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_raw_data_im_1_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_raw_data_im_1_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_raw_data_im_1_o_stream_U_n_16),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_raw_data_im_1_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_raw_data_im_1_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_raw_data_im_1_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_raw_data_im_1_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_raw_data_im_1_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_raw_data_im_1_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_raw_data_im_1_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_raw_data_im_1_o_stream_U_n_9),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_raw_data_im_1_o_stream_U_n_10),
        .B_V_data_1_sel_rd_reg_0(regslice_both_raw_data_im_1_o_stream_U_n_12),
        .\B_V_data_1_state[1]_i_2 (gmem_m_axi_U_n_21),
        .\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_20),
        .Q(ap_CS_fsm_pp0_stage7),
        .SR(ap_rst_n_inv),
        .ack_in(raw_data_im_1_o_stream_TREADY),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .\and_ln58_5_reg_2185_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_18),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_raw_data_im_1_o_stream_U_n_1),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[0] (regslice_both_mad_I_o_stream_U_n_1),
        .\data_p1_reg[0]_0 (regslice_both_std_I_o_stream_U_n_18),
        .\data_p1_reg[62] ({gmem_addr_6_reg_2210[62:56],gmem_addr_6_reg_2210[54:24],gmem_addr_6_reg_2210[22:0]}),
        .\data_p1_reg[62]_0 ({gmem_addr_7_reg_2227[62:56],gmem_addr_7_reg_2227[54:24],gmem_addr_7_reg_2227[22:0]}),
        .\data_p1_reg[62]_1 ({gmem_addr_8_reg_2244[62:56],gmem_addr_8_reg_2244[54:24],gmem_addr_8_reg_2244[22:0]}),
        .\data_p2[62]_i_5 (gmem_m_axi_U_n_5),
        .\gmem_addr_6_reg_2210_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_21),
        .\gmem_addr_6_reg_2210_reg[10] (regslice_both_raw_data_im_1_o_stream_U_n_31),
        .\gmem_addr_6_reg_2210_reg[11] (regslice_both_raw_data_im_1_o_stream_U_n_32),
        .\gmem_addr_6_reg_2210_reg[12] (regslice_both_raw_data_im_1_o_stream_U_n_33),
        .\gmem_addr_6_reg_2210_reg[13] (regslice_both_raw_data_im_1_o_stream_U_n_34),
        .\gmem_addr_6_reg_2210_reg[14] (regslice_both_raw_data_im_1_o_stream_U_n_35),
        .\gmem_addr_6_reg_2210_reg[15] (regslice_both_raw_data_im_1_o_stream_U_n_36),
        .\gmem_addr_6_reg_2210_reg[16] (regslice_both_raw_data_im_1_o_stream_U_n_37),
        .\gmem_addr_6_reg_2210_reg[17] (regslice_both_raw_data_im_1_o_stream_U_n_38),
        .\gmem_addr_6_reg_2210_reg[18] (regslice_both_raw_data_im_1_o_stream_U_n_39),
        .\gmem_addr_6_reg_2210_reg[19] (regslice_both_raw_data_im_1_o_stream_U_n_40),
        .\gmem_addr_6_reg_2210_reg[1] (regslice_both_raw_data_im_1_o_stream_U_n_22),
        .\gmem_addr_6_reg_2210_reg[20] (regslice_both_raw_data_im_1_o_stream_U_n_41),
        .\gmem_addr_6_reg_2210_reg[21] (regslice_both_raw_data_im_1_o_stream_U_n_42),
        .\gmem_addr_6_reg_2210_reg[22] (regslice_both_raw_data_im_1_o_stream_U_n_43),
        .\gmem_addr_6_reg_2210_reg[24] (regslice_both_raw_data_im_1_o_stream_U_n_44),
        .\gmem_addr_6_reg_2210_reg[25] (regslice_both_raw_data_im_1_o_stream_U_n_45),
        .\gmem_addr_6_reg_2210_reg[26] (regslice_both_raw_data_im_1_o_stream_U_n_46),
        .\gmem_addr_6_reg_2210_reg[27] (regslice_both_raw_data_im_1_o_stream_U_n_47),
        .\gmem_addr_6_reg_2210_reg[28] (regslice_both_raw_data_im_1_o_stream_U_n_48),
        .\gmem_addr_6_reg_2210_reg[29] (regslice_both_raw_data_im_1_o_stream_U_n_49),
        .\gmem_addr_6_reg_2210_reg[2] (regslice_both_raw_data_im_1_o_stream_U_n_23),
        .\gmem_addr_6_reg_2210_reg[30] (regslice_both_raw_data_im_1_o_stream_U_n_50),
        .\gmem_addr_6_reg_2210_reg[31] (regslice_both_raw_data_im_1_o_stream_U_n_51),
        .\gmem_addr_6_reg_2210_reg[32] (regslice_both_raw_data_im_1_o_stream_U_n_52),
        .\gmem_addr_6_reg_2210_reg[33] (regslice_both_raw_data_im_1_o_stream_U_n_53),
        .\gmem_addr_6_reg_2210_reg[34] (regslice_both_raw_data_im_1_o_stream_U_n_54),
        .\gmem_addr_6_reg_2210_reg[35] (regslice_both_raw_data_im_1_o_stream_U_n_55),
        .\gmem_addr_6_reg_2210_reg[36] (regslice_both_raw_data_im_1_o_stream_U_n_56),
        .\gmem_addr_6_reg_2210_reg[37] (regslice_both_raw_data_im_1_o_stream_U_n_57),
        .\gmem_addr_6_reg_2210_reg[38] (regslice_both_raw_data_im_1_o_stream_U_n_58),
        .\gmem_addr_6_reg_2210_reg[39] (regslice_both_raw_data_im_1_o_stream_U_n_59),
        .\gmem_addr_6_reg_2210_reg[3] (regslice_both_raw_data_im_1_o_stream_U_n_24),
        .\gmem_addr_6_reg_2210_reg[40] (regslice_both_raw_data_im_1_o_stream_U_n_60),
        .\gmem_addr_6_reg_2210_reg[41] (regslice_both_raw_data_im_1_o_stream_U_n_61),
        .\gmem_addr_6_reg_2210_reg[42] (regslice_both_raw_data_im_1_o_stream_U_n_62),
        .\gmem_addr_6_reg_2210_reg[43] (regslice_both_raw_data_im_1_o_stream_U_n_63),
        .\gmem_addr_6_reg_2210_reg[44] (regslice_both_raw_data_im_1_o_stream_U_n_64),
        .\gmem_addr_6_reg_2210_reg[45] (regslice_both_raw_data_im_1_o_stream_U_n_65),
        .\gmem_addr_6_reg_2210_reg[46] (regslice_both_raw_data_im_1_o_stream_U_n_66),
        .\gmem_addr_6_reg_2210_reg[47] (regslice_both_raw_data_im_1_o_stream_U_n_67),
        .\gmem_addr_6_reg_2210_reg[48] (regslice_both_raw_data_im_1_o_stream_U_n_68),
        .\gmem_addr_6_reg_2210_reg[49] (regslice_both_raw_data_im_1_o_stream_U_n_69),
        .\gmem_addr_6_reg_2210_reg[4] (regslice_both_raw_data_im_1_o_stream_U_n_25),
        .\gmem_addr_6_reg_2210_reg[50] (regslice_both_raw_data_im_1_o_stream_U_n_70),
        .\gmem_addr_6_reg_2210_reg[51] (regslice_both_raw_data_im_1_o_stream_U_n_71),
        .\gmem_addr_6_reg_2210_reg[52] (regslice_both_raw_data_im_1_o_stream_U_n_72),
        .\gmem_addr_6_reg_2210_reg[53] (regslice_both_raw_data_im_1_o_stream_U_n_73),
        .\gmem_addr_6_reg_2210_reg[54] (regslice_both_raw_data_im_1_o_stream_U_n_74),
        .\gmem_addr_6_reg_2210_reg[56] (regslice_both_raw_data_im_1_o_stream_U_n_75),
        .\gmem_addr_6_reg_2210_reg[57] (regslice_both_raw_data_im_1_o_stream_U_n_76),
        .\gmem_addr_6_reg_2210_reg[58] (regslice_both_raw_data_im_1_o_stream_U_n_77),
        .\gmem_addr_6_reg_2210_reg[59] (regslice_both_raw_data_im_1_o_stream_U_n_78),
        .\gmem_addr_6_reg_2210_reg[5] (regslice_both_raw_data_im_1_o_stream_U_n_26),
        .\gmem_addr_6_reg_2210_reg[60] (regslice_both_raw_data_im_1_o_stream_U_n_79),
        .\gmem_addr_6_reg_2210_reg[61] (regslice_both_raw_data_im_1_o_stream_U_n_80),
        .\gmem_addr_6_reg_2210_reg[62] (regslice_both_raw_data_im_1_o_stream_U_n_81),
        .\gmem_addr_6_reg_2210_reg[6] (regslice_both_raw_data_im_1_o_stream_U_n_27),
        .\gmem_addr_6_reg_2210_reg[7] (regslice_both_raw_data_im_1_o_stream_U_n_28),
        .\gmem_addr_6_reg_2210_reg[8] (regslice_both_raw_data_im_1_o_stream_U_n_29),
        .\gmem_addr_6_reg_2210_reg[9] (regslice_both_raw_data_im_1_o_stream_U_n_30),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .icmp_ln59_6_reg_2206(icmp_ln59_6_reg_2206),
        .\icmp_ln59_6_reg_2206_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_19),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .\icmp_ln59_reg_2104_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_17),
        .\q_tmp_reg[0] (regslice_both_std_R_o_stream_U_n_1),
        .\q_tmp_reg[0]_0 (regslice_both_raw_data_real_1_o_stream_U_n_0),
        .\q_tmp_reg[10] (regslice_both_std_R_o_stream_U_n_11),
        .\q_tmp_reg[10]_0 (regslice_both_raw_data_real_1_o_stream_U_n_10),
        .\q_tmp_reg[11] (regslice_both_std_R_o_stream_U_n_0),
        .\q_tmp_reg[11]_0 (gmem_m_axi_U_n_67),
        .\q_tmp_reg[12] (regslice_both_std_R_o_stream_U_n_12),
        .\q_tmp_reg[12]_0 (regslice_both_raw_data_real_1_o_stream_U_n_11),
        .\q_tmp_reg[13] (regslice_both_std_R_o_stream_U_n_13),
        .\q_tmp_reg[13]_0 (regslice_both_raw_data_real_1_o_stream_U_n_12),
        .\q_tmp_reg[14] (regslice_both_std_R_o_stream_U_n_14),
        .\q_tmp_reg[14]_0 (regslice_both_raw_data_real_1_o_stream_U_n_13),
        .\q_tmp_reg[15] (regslice_both_std_R_o_stream_U_n_15),
        .\q_tmp_reg[15]_0 (regslice_both_raw_data_real_1_o_stream_U_n_14),
        .\q_tmp_reg[1] (regslice_both_std_R_o_stream_U_n_2),
        .\q_tmp_reg[1]_0 (regslice_both_raw_data_real_1_o_stream_U_n_1),
        .\q_tmp_reg[2] (regslice_both_std_R_o_stream_U_n_3),
        .\q_tmp_reg[2]_0 (regslice_both_raw_data_real_1_o_stream_U_n_2),
        .\q_tmp_reg[3] (regslice_both_std_R_o_stream_U_n_4),
        .\q_tmp_reg[3]_0 (regslice_both_raw_data_real_1_o_stream_U_n_3),
        .\q_tmp_reg[4] (regslice_both_std_R_o_stream_U_n_5),
        .\q_tmp_reg[4]_0 (regslice_both_raw_data_real_1_o_stream_U_n_4),
        .\q_tmp_reg[5] (regslice_both_std_R_o_stream_U_n_6),
        .\q_tmp_reg[5]_0 (regslice_both_raw_data_real_1_o_stream_U_n_5),
        .\q_tmp_reg[6] (regslice_both_std_R_o_stream_U_n_7),
        .\q_tmp_reg[6]_0 (regslice_both_raw_data_real_1_o_stream_U_n_6),
        .\q_tmp_reg[7] (regslice_both_std_R_o_stream_U_n_8),
        .\q_tmp_reg[7]_0 (regslice_both_raw_data_real_1_o_stream_U_n_7),
        .\q_tmp_reg[8] (regslice_both_std_R_o_stream_U_n_9),
        .\q_tmp_reg[8]_0 (regslice_both_raw_data_real_1_o_stream_U_n_8),
        .\q_tmp_reg[9] (regslice_both_std_R_o_stream_U_n_10),
        .\q_tmp_reg[9]_0 (regslice_both_raw_data_real_1_o_stream_U_n_9),
        .raw_data_im_1_o_stream_TDATA(raw_data_im_1_o_stream_TDATA),
        .raw_data_im_1_o_stream_TVALID(raw_data_im_1_o_stream_TVALID),
        .raw_data_im_1_o_stream_TVALID_int_regslice(raw_data_im_1_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_6 regslice_both_raw_data_im_o_stream_U
       (.SR(ap_rst_n_inv),
        .ack_in(raw_data_im_o_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .raw_data_im_o_stream_TDATA(raw_data_im_o_stream_TDATA),
        .raw_data_im_o_stream_TDATA_int_regslice(raw_data_im_o_stream_TDATA_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID(raw_data_im_o_stream_TVALID),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_7 regslice_both_raw_data_real_1_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_raw_data_real_1_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_raw_data_real_1_o_stream_U_n_10),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_raw_data_real_1_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_raw_data_real_1_o_stream_U_n_12),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_raw_data_real_1_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_raw_data_real_1_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_raw_data_real_1_o_stream_U_n_1),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_raw_data_real_1_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_raw_data_real_1_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_raw_data_real_1_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_raw_data_real_1_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_raw_data_real_1_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_raw_data_real_1_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_raw_data_real_1_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_raw_data_real_1_o_stream_U_n_9),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_raw_data_real_1_o_stream_U_n_15),
        .SR(ap_rst_n_inv),
        .ack_in(raw_data_real_1_o_stream_TREADY),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .\ap_CS_fsm[7]_i_2 (gmem_m_axi_U_n_23),
        .\ap_CS_fsm_reg[6] (gmem_m_axi_U_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(regslice_both_raw_data_real_1_o_stream_U_n_18),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .mem_reg_i_30(gmem_m_axi_U_n_44),
        .mem_reg_i_30_0(gmem_m_axi_U_n_49),
        .raw_data_real_1_o_stream_TDATA(raw_data_real_1_o_stream_TDATA),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID(raw_data_real_1_o_stream_TVALID),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_8 regslice_both_raw_data_real_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_raw_data_real_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_raw_data_real_o_stream_U_n_10),
        .\B_V_data_1_payload_B_reg[11]_0 (regslice_both_raw_data_real_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_raw_data_real_o_stream_U_n_12),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_raw_data_real_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_raw_data_real_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_raw_data_real_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_raw_data_real_o_stream_U_n_1),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_raw_data_real_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_raw_data_real_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_raw_data_real_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_raw_data_real_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_raw_data_real_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_raw_data_real_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_raw_data_real_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_raw_data_real_o_stream_U_n_9),
        .Q(ap_CS_fsm_pp0_stage3),
        .SR(ap_rst_n_inv),
        .ack_in(raw_data_real_o_stream_TREADY),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .mem_reg_i_186_0(gmem_m_axi_U_n_50),
        .raw_data_im_o_stream_TDATA_int_regslice(raw_data_im_o_stream_TDATA_int_regslice),
        .raw_data_real_o_stream_TDATA(raw_data_real_o_stream_TDATA),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID(raw_data_real_o_stream_TVALID),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_9 regslice_both_std_I_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_std_I_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_std_I_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[11]_0 (regslice_both_std_I_o_stream_U_n_12),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_std_I_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_std_I_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_std_I_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_std_I_o_stream_U_n_16),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_std_I_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_std_I_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_std_I_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_std_I_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_std_I_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_std_I_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_std_I_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_std_I_o_stream_U_n_9),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_std_I_o_stream_U_n_10),
        .\B_V_data_1_state[1]_i_2__7 (gmem_m_axi_U_n_21),
        .\B_V_data_1_state_reg[1]_0 (gmem_m_axi_U_n_52),
        .Q({gmem_addr_7_reg_2227[55],gmem_addr_7_reg_2227[23]}),
        .SR(ap_rst_n_inv),
        .ack_in(std_I_o_stream_TREADY),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .\and_ln58_7_reg_2219_reg[0] (regslice_both_std_I_o_stream_U_n_21),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_std_I_o_stream_U_n_1),
        .ap_enable_reg_pp0_iter0_reg_0(regslice_both_std_I_o_stream_U_n_22),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[23] (regslice_both_mad_I_o_stream_U_n_1),
        .\data_p1_reg[23]_0 (regslice_both_raw_data_im_1_o_stream_U_n_19),
        .\data_p1_reg[55] ({gmem_addr_6_reg_2210[55],gmem_addr_6_reg_2210[23]}),
        .\data_p1_reg[55]_0 ({gmem_addr_8_reg_2244[55],gmem_addr_8_reg_2244[23]}),
        .\data_p2[62]_i_5 (gmem_m_axi_U_n_4),
        .\gmem_addr_7_reg_2227_reg[23] (regslice_both_std_I_o_stream_U_n_17),
        .\gmem_addr_7_reg_2227_reg[55] (regslice_both_std_I_o_stream_U_n_19),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .\icmp_ln59_2_reg_2138_reg[0] (regslice_both_std_I_o_stream_U_n_20),
        .icmp_ln59_7_reg_2223(icmp_ln59_7_reg_2223),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .\icmp_ln59_8_reg_2240_reg[0] (regslice_both_std_I_o_stream_U_n_18),
        .mad_I_o_stream_TDATA_int_regslice(mad_I_o_stream_TDATA_int_regslice),
        .mem_reg_i_187(ap_CS_fsm_pp0_stage9),
        .mem_reg_i_32(regslice_both_mad_I_o_stream_U_n_4),
        .std_I_o_stream_TDATA(std_I_o_stream_TDATA),
        .std_I_o_stream_TVALID(std_I_o_stream_TVALID),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_10 regslice_both_std_R_o_stream_U
       (.\B_V_data_1_payload_B_reg[11]_0 (regslice_both_std_R_o_stream_U_n_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_std_R_o_stream_U_n_1),
        .B_V_data_1_sel_rd_reg_1(regslice_both_std_R_o_stream_U_n_2),
        .B_V_data_1_sel_rd_reg_10(regslice_both_std_R_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_11(regslice_both_std_R_o_stream_U_n_12),
        .B_V_data_1_sel_rd_reg_12(regslice_both_std_R_o_stream_U_n_13),
        .B_V_data_1_sel_rd_reg_13(regslice_both_std_R_o_stream_U_n_14),
        .B_V_data_1_sel_rd_reg_14(regslice_both_std_R_o_stream_U_n_15),
        .B_V_data_1_sel_rd_reg_2(regslice_both_std_R_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_3(regslice_both_std_R_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_4(regslice_both_std_R_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_5(regslice_both_std_R_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_6(regslice_both_std_R_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_7(regslice_both_std_R_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_8(regslice_both_std_R_o_stream_U_n_9),
        .B_V_data_1_sel_rd_reg_9(regslice_both_std_R_o_stream_U_n_10),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_std_R_o_stream_U_n_16),
        .SR(ap_rst_n_inv),
        .ack_in(std_R_o_stream_TREADY),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .\ap_CS_fsm[7]_i_3 (gmem_m_axi_U_n_22),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .mem_reg_i_30(gmem_m_axi_U_n_44),
        .mem_reg_i_48(gmem_m_axi_U_n_49),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .std_R_o_stream_TDATA(std_R_o_stream_TDATA),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID(std_R_o_stream_TVALID),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \shouldContinue_reg_2304[0]_i_2 
       (.I0(ap_phi_reg_pp0_iter0_retval_0_i53_reg_597),
        .I1(ap_phi_reg_pp0_iter0_retval_0_i67_reg_610),
        .I2(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_558),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i25_reg_571),
        .I4(\shouldContinue_reg_2304[0]_i_3_n_0 ),
        .I5(\shouldContinue_reg_2304[0]_i_4_n_0 ),
        .O(shouldContinue_fu_2034_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shouldContinue_reg_2304[0]_i_3 
       (.I0(ap_phi_reg_pp0_iter0_retval_0_i151_reg_688),
        .I1(ap_phi_reg_pp0_iter0_retval_0_i95_reg_636),
        .I2(ap_phi_reg_pp0_iter0_retval_0_i81_reg_623),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i123_reg_662),
        .O(\shouldContinue_reg_2304[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shouldContinue_reg_2304[0]_i_4 
       (.I0(ap_phi_reg_pp0_iter0_retval_0_i39_reg_584),
        .I1(ap_phi_reg_pp0_iter0_retval_0_i109_reg_649),
        .I2(ap_phi_reg_pp0_iter0_retval_0_i137_reg_675),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i165_reg_701),
        .O(\shouldContinue_reg_2304[0]_i_4_n_0 ));
  FDRE \shouldContinue_reg_2304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_54),
        .Q(shouldContinue_reg_2304),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[0]),
        .Q(std_I_o_mem_read_reg_2060[0]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[10]),
        .Q(std_I_o_mem_read_reg_2060[10]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[11]),
        .Q(std_I_o_mem_read_reg_2060[11]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[12]),
        .Q(std_I_o_mem_read_reg_2060[12]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[13]),
        .Q(std_I_o_mem_read_reg_2060[13]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[14]),
        .Q(std_I_o_mem_read_reg_2060[14]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[15]),
        .Q(std_I_o_mem_read_reg_2060[15]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[16]),
        .Q(std_I_o_mem_read_reg_2060[16]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[17]),
        .Q(std_I_o_mem_read_reg_2060[17]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[18]),
        .Q(std_I_o_mem_read_reg_2060[18]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[19]),
        .Q(std_I_o_mem_read_reg_2060[19]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[1]),
        .Q(std_I_o_mem_read_reg_2060[1]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[20]),
        .Q(std_I_o_mem_read_reg_2060[20]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[21]),
        .Q(std_I_o_mem_read_reg_2060[21]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[22]),
        .Q(std_I_o_mem_read_reg_2060[22]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[23]),
        .Q(std_I_o_mem_read_reg_2060[23]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[24]),
        .Q(std_I_o_mem_read_reg_2060[24]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[25]),
        .Q(std_I_o_mem_read_reg_2060[25]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[26]),
        .Q(std_I_o_mem_read_reg_2060[26]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[27]),
        .Q(std_I_o_mem_read_reg_2060[27]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[28]),
        .Q(std_I_o_mem_read_reg_2060[28]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[29]),
        .Q(std_I_o_mem_read_reg_2060[29]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[2]),
        .Q(std_I_o_mem_read_reg_2060[2]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[30]),
        .Q(std_I_o_mem_read_reg_2060[30]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[31]),
        .Q(std_I_o_mem_read_reg_2060[31]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[32]),
        .Q(std_I_o_mem_read_reg_2060[32]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[33]),
        .Q(std_I_o_mem_read_reg_2060[33]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[34]),
        .Q(std_I_o_mem_read_reg_2060[34]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[35]),
        .Q(std_I_o_mem_read_reg_2060[35]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[36]),
        .Q(std_I_o_mem_read_reg_2060[36]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[37]),
        .Q(std_I_o_mem_read_reg_2060[37]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[38]),
        .Q(std_I_o_mem_read_reg_2060[38]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[39]),
        .Q(std_I_o_mem_read_reg_2060[39]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[3]),
        .Q(std_I_o_mem_read_reg_2060[3]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[40]),
        .Q(std_I_o_mem_read_reg_2060[40]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[41]),
        .Q(std_I_o_mem_read_reg_2060[41]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[42]),
        .Q(std_I_o_mem_read_reg_2060[42]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[43]),
        .Q(std_I_o_mem_read_reg_2060[43]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[44]),
        .Q(std_I_o_mem_read_reg_2060[44]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[45]),
        .Q(std_I_o_mem_read_reg_2060[45]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[46]),
        .Q(std_I_o_mem_read_reg_2060[46]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[47]),
        .Q(std_I_o_mem_read_reg_2060[47]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[48]),
        .Q(std_I_o_mem_read_reg_2060[48]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[49]),
        .Q(std_I_o_mem_read_reg_2060[49]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[4]),
        .Q(std_I_o_mem_read_reg_2060[4]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[50]),
        .Q(std_I_o_mem_read_reg_2060[50]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[51]),
        .Q(std_I_o_mem_read_reg_2060[51]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[52]),
        .Q(std_I_o_mem_read_reg_2060[52]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[53]),
        .Q(std_I_o_mem_read_reg_2060[53]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[54]),
        .Q(std_I_o_mem_read_reg_2060[54]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[55]),
        .Q(std_I_o_mem_read_reg_2060[55]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[56]),
        .Q(std_I_o_mem_read_reg_2060[56]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[57]),
        .Q(std_I_o_mem_read_reg_2060[57]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[58]),
        .Q(std_I_o_mem_read_reg_2060[58]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[59]),
        .Q(std_I_o_mem_read_reg_2060[59]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[5]),
        .Q(std_I_o_mem_read_reg_2060[5]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[60]),
        .Q(std_I_o_mem_read_reg_2060[60]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[61]),
        .Q(std_I_o_mem_read_reg_2060[61]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[62]),
        .Q(std_I_o_mem_read_reg_2060[62]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[63]),
        .Q(std_I_o_mem_read_reg_2060[63]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[6]),
        .Q(std_I_o_mem_read_reg_2060[6]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[7]),
        .Q(std_I_o_mem_read_reg_2060[7]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[8]),
        .Q(std_I_o_mem_read_reg_2060[8]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2060_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[9]),
        .Q(std_I_o_mem_read_reg_2060[9]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[0]),
        .Q(std_R_o_mem_read_reg_2075[0]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[10]),
        .Q(std_R_o_mem_read_reg_2075[10]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[11]),
        .Q(std_R_o_mem_read_reg_2075[11]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[12]),
        .Q(std_R_o_mem_read_reg_2075[12]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[13]),
        .Q(std_R_o_mem_read_reg_2075[13]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[14]),
        .Q(std_R_o_mem_read_reg_2075[14]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[15]),
        .Q(std_R_o_mem_read_reg_2075[15]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[16]),
        .Q(std_R_o_mem_read_reg_2075[16]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[17]),
        .Q(std_R_o_mem_read_reg_2075[17]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[18]),
        .Q(std_R_o_mem_read_reg_2075[18]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[19]),
        .Q(std_R_o_mem_read_reg_2075[19]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[1]),
        .Q(std_R_o_mem_read_reg_2075[1]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[20]),
        .Q(std_R_o_mem_read_reg_2075[20]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[21]),
        .Q(std_R_o_mem_read_reg_2075[21]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[22]),
        .Q(std_R_o_mem_read_reg_2075[22]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[23]),
        .Q(std_R_o_mem_read_reg_2075[23]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[24]),
        .Q(std_R_o_mem_read_reg_2075[24]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[25]),
        .Q(std_R_o_mem_read_reg_2075[25]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[26]),
        .Q(std_R_o_mem_read_reg_2075[26]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[27]),
        .Q(std_R_o_mem_read_reg_2075[27]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[28]),
        .Q(std_R_o_mem_read_reg_2075[28]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[29]),
        .Q(std_R_o_mem_read_reg_2075[29]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[2]),
        .Q(std_R_o_mem_read_reg_2075[2]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[30]),
        .Q(std_R_o_mem_read_reg_2075[30]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[31]),
        .Q(std_R_o_mem_read_reg_2075[31]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[32]),
        .Q(std_R_o_mem_read_reg_2075[32]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[33]),
        .Q(std_R_o_mem_read_reg_2075[33]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[34]),
        .Q(std_R_o_mem_read_reg_2075[34]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[35]),
        .Q(std_R_o_mem_read_reg_2075[35]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[36]),
        .Q(std_R_o_mem_read_reg_2075[36]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[37]),
        .Q(std_R_o_mem_read_reg_2075[37]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[38]),
        .Q(std_R_o_mem_read_reg_2075[38]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[39]),
        .Q(std_R_o_mem_read_reg_2075[39]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[3]),
        .Q(std_R_o_mem_read_reg_2075[3]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[40]),
        .Q(std_R_o_mem_read_reg_2075[40]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[41]),
        .Q(std_R_o_mem_read_reg_2075[41]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[42]),
        .Q(std_R_o_mem_read_reg_2075[42]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[43]),
        .Q(std_R_o_mem_read_reg_2075[43]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[44]),
        .Q(std_R_o_mem_read_reg_2075[44]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[45]),
        .Q(std_R_o_mem_read_reg_2075[45]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[46]),
        .Q(std_R_o_mem_read_reg_2075[46]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[47]),
        .Q(std_R_o_mem_read_reg_2075[47]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[48]),
        .Q(std_R_o_mem_read_reg_2075[48]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[49]),
        .Q(std_R_o_mem_read_reg_2075[49]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[4]),
        .Q(std_R_o_mem_read_reg_2075[4]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[50]),
        .Q(std_R_o_mem_read_reg_2075[50]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[51]),
        .Q(std_R_o_mem_read_reg_2075[51]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[52]),
        .Q(std_R_o_mem_read_reg_2075[52]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[53]),
        .Q(std_R_o_mem_read_reg_2075[53]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[54]),
        .Q(std_R_o_mem_read_reg_2075[54]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[55]),
        .Q(std_R_o_mem_read_reg_2075[55]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[56]),
        .Q(std_R_o_mem_read_reg_2075[56]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[57]),
        .Q(std_R_o_mem_read_reg_2075[57]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[58]),
        .Q(std_R_o_mem_read_reg_2075[58]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[59]),
        .Q(std_R_o_mem_read_reg_2075[59]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[5]),
        .Q(std_R_o_mem_read_reg_2075[5]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[60]),
        .Q(std_R_o_mem_read_reg_2075[60]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[61]),
        .Q(std_R_o_mem_read_reg_2075[61]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[62]),
        .Q(std_R_o_mem_read_reg_2075[62]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[63]),
        .Q(std_R_o_mem_read_reg_2075[63]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[6]),
        .Q(std_R_o_mem_read_reg_2075[6]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[7]),
        .Q(std_R_o_mem_read_reg_2075[7]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[8]),
        .Q(std_R_o_mem_read_reg_2075[8]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2075_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[9]),
        .Q(std_R_o_mem_read_reg_2075[9]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[0] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[0]),
        .Q(tmp_10_reg_2308[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[10] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[10]),
        .Q(tmp_10_reg_2308[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[11] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[11]),
        .Q(tmp_10_reg_2308[11]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[12] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[12]),
        .Q(tmp_10_reg_2308[12]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[13] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[13]),
        .Q(tmp_10_reg_2308[13]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[14] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[14]),
        .Q(tmp_10_reg_2308[14]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[15] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[15]),
        .Q(tmp_10_reg_2308[15]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[1] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[1]),
        .Q(tmp_10_reg_2308[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[2] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[2]),
        .Q(tmp_10_reg_2308[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[3] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[3]),
        .Q(tmp_10_reg_2308[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[4] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[4]),
        .Q(tmp_10_reg_2308[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[5] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[5]),
        .Q(tmp_10_reg_2308[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[6] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[6]),
        .Q(tmp_10_reg_2308[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[7] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[7]),
        .Q(tmp_10_reg_2308[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[8] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[8]),
        .Q(tmp_10_reg_2308[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_2308_reg[9] 
       (.C(ap_clk),
        .CE(p_203_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[9]),
        .Q(tmp_10_reg_2308[9]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[0] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[0]),
        .Q(tmp_11_reg_2313[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[10] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[10]),
        .Q(tmp_11_reg_2313[10]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[11] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[11]),
        .Q(tmp_11_reg_2313[11]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[12] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[12]),
        .Q(tmp_11_reg_2313[12]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[13] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[13]),
        .Q(tmp_11_reg_2313[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[14] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[14]),
        .Q(tmp_11_reg_2313[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[15] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[15]),
        .Q(tmp_11_reg_2313[15]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[1] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[1]),
        .Q(tmp_11_reg_2313[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[2] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[2]),
        .Q(tmp_11_reg_2313[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[3] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[3]),
        .Q(tmp_11_reg_2313[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[4] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[4]),
        .Q(tmp_11_reg_2313[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[5] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[5]),
        .Q(tmp_11_reg_2313[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[6] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[6]),
        .Q(tmp_11_reg_2313[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[7] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[7]),
        .Q(tmp_11_reg_2313[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[8] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[8]),
        .Q(tmp_11_reg_2313[8]),
        .R(1'b0));
  FDRE \tmp_11_reg_2313_reg[9] 
       (.C(ap_clk),
        .CE(p_206_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[9]),
        .Q(tmp_11_reg_2313[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_control_s_axi" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_control_s_axi
   (ap_NS_fsm1,
    ap_start,
    SR,
    D,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    raw_data_im_o_mem,
    raw_data_real_o_mem,
    mad_R_o_mem,
    raw_data_real_1_o_mem,
    std_R_o_mem,
    raw_data_im_1_o_mem,
    mad_I_o_mem,
    std_I_o_mem,
    filtered_im_0_o_mem,
    filtered_real_0_o_mem,
    filtered_im_1_o_mem,
    filtered_real_1_o_mem,
    s_axi_control_RDATA,
    interrupt,
    Q,
    ap_rst_n,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY);
  output ap_NS_fsm1;
  output ap_start;
  output [0:0]SR;
  output [0:0]D;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]raw_data_im_o_mem;
  output [63:0]raw_data_real_o_mem;
  output [63:0]mad_R_o_mem;
  output [63:0]raw_data_real_1_o_mem;
  output [63:0]std_R_o_mem;
  output [63:0]raw_data_im_1_o_mem;
  output [63:0]mad_I_o_mem;
  output [63:0]std_I_o_mem;
  output [63:0]filtered_im_0_o_mem;
  output [63:0]filtered_real_0_o_mem;
  output [63:0]filtered_im_1_o_mem;
  output [63:0]filtered_real_1_o_mem;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [1:0]Q;
  input ap_rst_n;
  input s_axi_control_WVALID;
  input [7:0]s_axi_control_ARADDR;
  input ap_clk;
  input [7:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [63:0]filtered_im_0_o_mem;
  wire [63:0]filtered_im_1_o_mem;
  wire [63:0]filtered_real_0_o_mem;
  wire [63:0]filtered_real_1_o_mem;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire \int_filtered_im_0_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_im_0_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_im_0_o_mem_reg0;
  wire [31:0]int_filtered_im_0_o_mem_reg07_out;
  wire \int_filtered_im_1_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_im_1_o_mem[31]_i_3_n_0 ;
  wire \int_filtered_im_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_im_1_o_mem_reg0;
  wire [31:0]int_filtered_im_1_o_mem_reg03_out;
  wire \int_filtered_real_0_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_1_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_3_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_4_n_0 ;
  wire [31:0]int_filtered_real_0_o_mem_reg0;
  wire [31:0]int_filtered_real_0_o_mem_reg05_out;
  wire \int_filtered_real_1_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_real_1_o_mem[31]_i_3_n_0 ;
  wire \int_filtered_real_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_real_1_o_mem_reg0;
  wire [31:0]int_filtered_real_1_o_mem_reg01_out;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[2] ;
  wire \int_ier_reg_n_0_[3] ;
  wire \int_ier_reg_n_0_[4] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr[5]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[5] ;
  wire \int_mad_I_o_mem[31]_i_1_n_0 ;
  wire \int_mad_I_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_mad_I_o_mem_reg0;
  wire [31:0]int_mad_I_o_mem_reg011_out;
  wire \int_mad_R_o_mem[31]_i_1_n_0 ;
  wire \int_mad_R_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_mad_R_o_mem_reg0;
  wire [31:0]int_mad_R_o_mem_reg019_out;
  wire \int_raw_data_im_1_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_im_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_im_1_o_mem_reg0;
  wire [31:0]int_raw_data_im_1_o_mem_reg013_out;
  wire \int_raw_data_im_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_im_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_im_o_mem_reg0;
  wire [31:0]int_raw_data_im_o_mem_reg024_out;
  wire \int_raw_data_real_1_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_real_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_real_1_o_mem_reg0;
  wire [31:0]int_raw_data_real_1_o_mem_reg017_out;
  wire \int_raw_data_real_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_real_o_mem[63]_i_1_n_0 ;
  wire \int_raw_data_real_o_mem[63]_i_3_n_0 ;
  wire [31:0]int_raw_data_real_o_mem_reg0;
  wire [31:0]int_raw_data_real_o_mem_reg021_out;
  wire \int_std_I_o_mem[31]_i_1_n_0 ;
  wire \int_std_I_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_std_I_o_mem_reg0;
  wire [31:0]int_std_I_o_mem_reg09_out;
  wire \int_std_R_o_mem[31]_i_1_n_0 ;
  wire \int_std_R_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_std_R_o_mem_reg0;
  wire [31:0]int_std_R_o_mem_reg015_out;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [63:0]mad_I_o_mem;
  wire [63:0]mad_R_o_mem;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_1_in1_in;
  wire [7:2]p_24_in;
  wire [63:0]raw_data_im_1_o_mem;
  wire [63:0]raw_data_im_o_mem;
  wire [63:0]raw_data_real_1_o_mem;
  wire [63:0]raw_data_real_o_mem;
  wire [31:0]rdata;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[10]_i_5_n_0 ;
  wire \rdata[10]_i_6_n_0 ;
  wire \rdata[10]_i_7_n_0 ;
  wire \rdata[10]_i_8_n_0 ;
  wire \rdata[10]_i_9_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[11]_i_5_n_0 ;
  wire \rdata[11]_i_6_n_0 ;
  wire \rdata[11]_i_7_n_0 ;
  wire \rdata[11]_i_8_n_0 ;
  wire \rdata[11]_i_9_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[12]_i_5_n_0 ;
  wire \rdata[12]_i_6_n_0 ;
  wire \rdata[12]_i_7_n_0 ;
  wire \rdata[12]_i_8_n_0 ;
  wire \rdata[12]_i_9_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[13]_i_5_n_0 ;
  wire \rdata[13]_i_6_n_0 ;
  wire \rdata[13]_i_7_n_0 ;
  wire \rdata[13]_i_8_n_0 ;
  wire \rdata[13]_i_9_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[14]_i_5_n_0 ;
  wire \rdata[14]_i_6_n_0 ;
  wire \rdata[14]_i_7_n_0 ;
  wire \rdata[14]_i_8_n_0 ;
  wire \rdata[14]_i_9_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[15]_i_6_n_0 ;
  wire \rdata[15]_i_7_n_0 ;
  wire \rdata[15]_i_8_n_0 ;
  wire \rdata[15]_i_9_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[16]_i_5_n_0 ;
  wire \rdata[16]_i_6_n_0 ;
  wire \rdata[16]_i_7_n_0 ;
  wire \rdata[16]_i_8_n_0 ;
  wire \rdata[16]_i_9_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[17]_i_5_n_0 ;
  wire \rdata[17]_i_6_n_0 ;
  wire \rdata[17]_i_7_n_0 ;
  wire \rdata[17]_i_8_n_0 ;
  wire \rdata[17]_i_9_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[18]_i_5_n_0 ;
  wire \rdata[18]_i_6_n_0 ;
  wire \rdata[18]_i_7_n_0 ;
  wire \rdata[18]_i_8_n_0 ;
  wire \rdata[18]_i_9_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[19]_i_5_n_0 ;
  wire \rdata[19]_i_6_n_0 ;
  wire \rdata[19]_i_7_n_0 ;
  wire \rdata[19]_i_8_n_0 ;
  wire \rdata[19]_i_9_n_0 ;
  wire \rdata[1]_i_10_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[20]_i_5_n_0 ;
  wire \rdata[20]_i_6_n_0 ;
  wire \rdata[20]_i_7_n_0 ;
  wire \rdata[20]_i_8_n_0 ;
  wire \rdata[20]_i_9_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[21]_i_5_n_0 ;
  wire \rdata[21]_i_6_n_0 ;
  wire \rdata[21]_i_7_n_0 ;
  wire \rdata[21]_i_8_n_0 ;
  wire \rdata[21]_i_9_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[22]_i_5_n_0 ;
  wire \rdata[22]_i_6_n_0 ;
  wire \rdata[22]_i_7_n_0 ;
  wire \rdata[22]_i_8_n_0 ;
  wire \rdata[22]_i_9_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[23]_i_5_n_0 ;
  wire \rdata[23]_i_6_n_0 ;
  wire \rdata[23]_i_7_n_0 ;
  wire \rdata[23]_i_8_n_0 ;
  wire \rdata[23]_i_9_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[24]_i_5_n_0 ;
  wire \rdata[24]_i_6_n_0 ;
  wire \rdata[24]_i_7_n_0 ;
  wire \rdata[24]_i_8_n_0 ;
  wire \rdata[24]_i_9_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[25]_i_5_n_0 ;
  wire \rdata[25]_i_6_n_0 ;
  wire \rdata[25]_i_7_n_0 ;
  wire \rdata[25]_i_8_n_0 ;
  wire \rdata[25]_i_9_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[26]_i_5_n_0 ;
  wire \rdata[26]_i_6_n_0 ;
  wire \rdata[26]_i_7_n_0 ;
  wire \rdata[26]_i_8_n_0 ;
  wire \rdata[26]_i_9_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[27]_i_5_n_0 ;
  wire \rdata[27]_i_6_n_0 ;
  wire \rdata[27]_i_7_n_0 ;
  wire \rdata[27]_i_8_n_0 ;
  wire \rdata[27]_i_9_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[28]_i_5_n_0 ;
  wire \rdata[28]_i_6_n_0 ;
  wire \rdata[28]_i_7_n_0 ;
  wire \rdata[28]_i_8_n_0 ;
  wire \rdata[28]_i_9_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[29]_i_5_n_0 ;
  wire \rdata[29]_i_6_n_0 ;
  wire \rdata[29]_i_7_n_0 ;
  wire \rdata[29]_i_8_n_0 ;
  wire \rdata[29]_i_9_n_0 ;
  wire \rdata[2]_i_10_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[2]_i_9_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[30]_i_5_n_0 ;
  wire \rdata[30]_i_6_n_0 ;
  wire \rdata[30]_i_7_n_0 ;
  wire \rdata[30]_i_8_n_0 ;
  wire \rdata[30]_i_9_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_11_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire \rdata[31]_i_13_n_0 ;
  wire \rdata[31]_i_14_n_0 ;
  wire \rdata[31]_i_15_n_0 ;
  wire \rdata[31]_i_16_n_0 ;
  wire \rdata[31]_i_17_n_0 ;
  wire \rdata[31]_i_18_n_0 ;
  wire \rdata[31]_i_19_n_0 ;
  wire \rdata[31]_i_20_n_0 ;
  wire \rdata[31]_i_21_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_10_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[3]_i_9_n_0 ;
  wire \rdata[4]_i_10_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[4]_i_9_n_0 ;
  wire \rdata[5]_i_10_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[5]_i_7_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[5]_i_9_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[6]_i_9_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[7]_i_8_n_0 ;
  wire \rdata[7]_i_9_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[8]_i_5_n_0 ;
  wire \rdata[8]_i_6_n_0 ;
  wire \rdata[8]_i_7_n_0 ;
  wire \rdata[8]_i_8_n_0 ;
  wire \rdata[8]_i_9_n_0 ;
  wire \rdata[9]_i_10_n_0 ;
  wire \rdata[9]_i_11_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire \rdata[9]_i_7_n_0 ;
  wire \rdata[9]_i_8_n_0 ;
  wire \rdata[9]_i_9_n_0 ;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]std_I_o_mem;
  wire [63:0]std_R_o_mem;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_24_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_24_in[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_24_in[7]),
        .I1(Q[1]),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_24_in[7]),
        .I1(Q[1]),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_24_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_24_in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[0]),
        .O(int_filtered_im_0_o_mem_reg07_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[10]),
        .O(int_filtered_im_0_o_mem_reg07_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[11]),
        .O(int_filtered_im_0_o_mem_reg07_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[12]),
        .O(int_filtered_im_0_o_mem_reg07_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[13]),
        .O(int_filtered_im_0_o_mem_reg07_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[14]),
        .O(int_filtered_im_0_o_mem_reg07_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[15]),
        .O(int_filtered_im_0_o_mem_reg07_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[16]),
        .O(int_filtered_im_0_o_mem_reg07_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[17]),
        .O(int_filtered_im_0_o_mem_reg07_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[18]),
        .O(int_filtered_im_0_o_mem_reg07_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[19]),
        .O(int_filtered_im_0_o_mem_reg07_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[1]),
        .O(int_filtered_im_0_o_mem_reg07_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[20]),
        .O(int_filtered_im_0_o_mem_reg07_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[21]),
        .O(int_filtered_im_0_o_mem_reg07_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[22]),
        .O(int_filtered_im_0_o_mem_reg07_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[23]),
        .O(int_filtered_im_0_o_mem_reg07_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[24]),
        .O(int_filtered_im_0_o_mem_reg07_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[25]),
        .O(int_filtered_im_0_o_mem_reg07_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[26]),
        .O(int_filtered_im_0_o_mem_reg07_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[27]),
        .O(int_filtered_im_0_o_mem_reg07_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[28]),
        .O(int_filtered_im_0_o_mem_reg07_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[29]),
        .O(int_filtered_im_0_o_mem_reg07_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[2]),
        .O(int_filtered_im_0_o_mem_reg07_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[30]),
        .O(int_filtered_im_0_o_mem_reg07_out[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_filtered_im_0_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_im_0_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[31]),
        .O(int_filtered_im_0_o_mem_reg07_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[32]),
        .O(int_filtered_im_0_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[33]),
        .O(int_filtered_im_0_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[34]),
        .O(int_filtered_im_0_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[35]),
        .O(int_filtered_im_0_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[36]),
        .O(int_filtered_im_0_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[37]),
        .O(int_filtered_im_0_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[38]),
        .O(int_filtered_im_0_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[39]),
        .O(int_filtered_im_0_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[3]),
        .O(int_filtered_im_0_o_mem_reg07_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[40]),
        .O(int_filtered_im_0_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[41]),
        .O(int_filtered_im_0_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[42]),
        .O(int_filtered_im_0_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[43]),
        .O(int_filtered_im_0_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[44]),
        .O(int_filtered_im_0_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[45]),
        .O(int_filtered_im_0_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[46]),
        .O(int_filtered_im_0_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[47]),
        .O(int_filtered_im_0_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[48]),
        .O(int_filtered_im_0_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[49]),
        .O(int_filtered_im_0_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[4]),
        .O(int_filtered_im_0_o_mem_reg07_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[50]),
        .O(int_filtered_im_0_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[51]),
        .O(int_filtered_im_0_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[52]),
        .O(int_filtered_im_0_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[53]),
        .O(int_filtered_im_0_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[54]),
        .O(int_filtered_im_0_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[55]),
        .O(int_filtered_im_0_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[56]),
        .O(int_filtered_im_0_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[57]),
        .O(int_filtered_im_0_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[58]),
        .O(int_filtered_im_0_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[59]),
        .O(int_filtered_im_0_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[5]),
        .O(int_filtered_im_0_o_mem_reg07_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[60]),
        .O(int_filtered_im_0_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[61]),
        .O(int_filtered_im_0_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[62]),
        .O(int_filtered_im_0_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_filtered_im_0_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_filtered_im_0_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[63]),
        .O(int_filtered_im_0_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[6]),
        .O(int_filtered_im_0_o_mem_reg07_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[7]),
        .O(int_filtered_im_0_o_mem_reg07_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[8]),
        .O(int_filtered_im_0_o_mem_reg07_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[9]),
        .O(int_filtered_im_0_o_mem_reg07_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[0]),
        .Q(filtered_im_0_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[10]),
        .Q(filtered_im_0_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[11]),
        .Q(filtered_im_0_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[12]),
        .Q(filtered_im_0_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[13]),
        .Q(filtered_im_0_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[14]),
        .Q(filtered_im_0_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[15]),
        .Q(filtered_im_0_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[16]),
        .Q(filtered_im_0_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[17]),
        .Q(filtered_im_0_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[18]),
        .Q(filtered_im_0_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[19]),
        .Q(filtered_im_0_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[1]),
        .Q(filtered_im_0_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[20]),
        .Q(filtered_im_0_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[21]),
        .Q(filtered_im_0_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[22]),
        .Q(filtered_im_0_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[23]),
        .Q(filtered_im_0_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[24]),
        .Q(filtered_im_0_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[25]),
        .Q(filtered_im_0_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[26]),
        .Q(filtered_im_0_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[27]),
        .Q(filtered_im_0_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[28]),
        .Q(filtered_im_0_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[29]),
        .Q(filtered_im_0_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[2]),
        .Q(filtered_im_0_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[30]),
        .Q(filtered_im_0_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[31]),
        .Q(filtered_im_0_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[0]),
        .Q(filtered_im_0_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[1]),
        .Q(filtered_im_0_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[2]),
        .Q(filtered_im_0_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[3]),
        .Q(filtered_im_0_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[4]),
        .Q(filtered_im_0_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[5]),
        .Q(filtered_im_0_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[6]),
        .Q(filtered_im_0_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[7]),
        .Q(filtered_im_0_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[3]),
        .Q(filtered_im_0_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[8]),
        .Q(filtered_im_0_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[9]),
        .Q(filtered_im_0_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[10]),
        .Q(filtered_im_0_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[11]),
        .Q(filtered_im_0_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[12]),
        .Q(filtered_im_0_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[13]),
        .Q(filtered_im_0_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[14]),
        .Q(filtered_im_0_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[15]),
        .Q(filtered_im_0_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[16]),
        .Q(filtered_im_0_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[17]),
        .Q(filtered_im_0_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[4]),
        .Q(filtered_im_0_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[18]),
        .Q(filtered_im_0_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[19]),
        .Q(filtered_im_0_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[20]),
        .Q(filtered_im_0_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[21]),
        .Q(filtered_im_0_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[22]),
        .Q(filtered_im_0_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[23]),
        .Q(filtered_im_0_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[24]),
        .Q(filtered_im_0_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[25]),
        .Q(filtered_im_0_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[26]),
        .Q(filtered_im_0_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[27]),
        .Q(filtered_im_0_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[5]),
        .Q(filtered_im_0_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[28]),
        .Q(filtered_im_0_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[29]),
        .Q(filtered_im_0_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[30]),
        .Q(filtered_im_0_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[31]),
        .Q(filtered_im_0_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[6]),
        .Q(filtered_im_0_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[7]),
        .Q(filtered_im_0_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[8]),
        .Q(filtered_im_0_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[9]),
        .Q(filtered_im_0_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[0]),
        .O(int_filtered_im_1_o_mem_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[10]),
        .O(int_filtered_im_1_o_mem_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[11]),
        .O(int_filtered_im_1_o_mem_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[12]),
        .O(int_filtered_im_1_o_mem_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[13]),
        .O(int_filtered_im_1_o_mem_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[14]),
        .O(int_filtered_im_1_o_mem_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[15]),
        .O(int_filtered_im_1_o_mem_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[16]),
        .O(int_filtered_im_1_o_mem_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[17]),
        .O(int_filtered_im_1_o_mem_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[18]),
        .O(int_filtered_im_1_o_mem_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[19]),
        .O(int_filtered_im_1_o_mem_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[1]),
        .O(int_filtered_im_1_o_mem_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[20]),
        .O(int_filtered_im_1_o_mem_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[21]),
        .O(int_filtered_im_1_o_mem_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[22]),
        .O(int_filtered_im_1_o_mem_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[23]),
        .O(int_filtered_im_1_o_mem_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[24]),
        .O(int_filtered_im_1_o_mem_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[25]),
        .O(int_filtered_im_1_o_mem_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[26]),
        .O(int_filtered_im_1_o_mem_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[27]),
        .O(int_filtered_im_1_o_mem_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[28]),
        .O(int_filtered_im_1_o_mem_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[29]),
        .O(int_filtered_im_1_o_mem_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[2]),
        .O(int_filtered_im_1_o_mem_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[30]),
        .O(int_filtered_im_1_o_mem_reg03_out[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_filtered_im_1_o_mem[31]_i_1 
       (.I0(\int_filtered_im_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_im_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[31]),
        .O(int_filtered_im_1_o_mem_reg03_out[31]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_filtered_im_1_o_mem[31]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filtered_im_1_o_mem[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[32]),
        .O(int_filtered_im_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[33]),
        .O(int_filtered_im_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[34]),
        .O(int_filtered_im_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[35]),
        .O(int_filtered_im_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[36]),
        .O(int_filtered_im_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[37]),
        .O(int_filtered_im_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[38]),
        .O(int_filtered_im_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[39]),
        .O(int_filtered_im_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[3]),
        .O(int_filtered_im_1_o_mem_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[40]),
        .O(int_filtered_im_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[41]),
        .O(int_filtered_im_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[42]),
        .O(int_filtered_im_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[43]),
        .O(int_filtered_im_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[44]),
        .O(int_filtered_im_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[45]),
        .O(int_filtered_im_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[46]),
        .O(int_filtered_im_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[47]),
        .O(int_filtered_im_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[48]),
        .O(int_filtered_im_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[49]),
        .O(int_filtered_im_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[4]),
        .O(int_filtered_im_1_o_mem_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[50]),
        .O(int_filtered_im_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[51]),
        .O(int_filtered_im_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[52]),
        .O(int_filtered_im_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[53]),
        .O(int_filtered_im_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[54]),
        .O(int_filtered_im_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[55]),
        .O(int_filtered_im_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[56]),
        .O(int_filtered_im_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[57]),
        .O(int_filtered_im_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[58]),
        .O(int_filtered_im_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[59]),
        .O(int_filtered_im_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[5]),
        .O(int_filtered_im_1_o_mem_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[60]),
        .O(int_filtered_im_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[61]),
        .O(int_filtered_im_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[62]),
        .O(int_filtered_im_1_o_mem_reg0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_filtered_im_1_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_filtered_im_1_o_mem[31]_i_3_n_0 ),
        .O(\int_filtered_im_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[63]),
        .O(int_filtered_im_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[6]),
        .O(int_filtered_im_1_o_mem_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[7]),
        .O(int_filtered_im_1_o_mem_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[8]),
        .O(int_filtered_im_1_o_mem_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[9]),
        .O(int_filtered_im_1_o_mem_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[0]),
        .Q(filtered_im_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[10]),
        .Q(filtered_im_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[11]),
        .Q(filtered_im_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[12]),
        .Q(filtered_im_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[13]),
        .Q(filtered_im_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[14]),
        .Q(filtered_im_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[15]),
        .Q(filtered_im_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[16]),
        .Q(filtered_im_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[17]),
        .Q(filtered_im_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[18]),
        .Q(filtered_im_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[19]),
        .Q(filtered_im_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[1]),
        .Q(filtered_im_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[20]),
        .Q(filtered_im_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[21]),
        .Q(filtered_im_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[22]),
        .Q(filtered_im_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[23]),
        .Q(filtered_im_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[24]),
        .Q(filtered_im_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[25]),
        .Q(filtered_im_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[26]),
        .Q(filtered_im_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[27]),
        .Q(filtered_im_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[28]),
        .Q(filtered_im_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[29]),
        .Q(filtered_im_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[2]),
        .Q(filtered_im_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[30]),
        .Q(filtered_im_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[31]),
        .Q(filtered_im_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[0]),
        .Q(filtered_im_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[1]),
        .Q(filtered_im_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[2]),
        .Q(filtered_im_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[3]),
        .Q(filtered_im_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[4]),
        .Q(filtered_im_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[5]),
        .Q(filtered_im_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[6]),
        .Q(filtered_im_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[7]),
        .Q(filtered_im_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[3]),
        .Q(filtered_im_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[8]),
        .Q(filtered_im_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[9]),
        .Q(filtered_im_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[10]),
        .Q(filtered_im_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[11]),
        .Q(filtered_im_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[12]),
        .Q(filtered_im_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[13]),
        .Q(filtered_im_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[14]),
        .Q(filtered_im_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[15]),
        .Q(filtered_im_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[16]),
        .Q(filtered_im_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[17]),
        .Q(filtered_im_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[4]),
        .Q(filtered_im_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[18]),
        .Q(filtered_im_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[19]),
        .Q(filtered_im_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[20]),
        .Q(filtered_im_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[21]),
        .Q(filtered_im_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[22]),
        .Q(filtered_im_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[23]),
        .Q(filtered_im_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[24]),
        .Q(filtered_im_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[25]),
        .Q(filtered_im_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[26]),
        .Q(filtered_im_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[27]),
        .Q(filtered_im_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[5]),
        .Q(filtered_im_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[28]),
        .Q(filtered_im_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[29]),
        .Q(filtered_im_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[30]),
        .Q(filtered_im_1_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[31]),
        .Q(filtered_im_1_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[6]),
        .Q(filtered_im_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[7]),
        .Q(filtered_im_1_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[8]),
        .Q(filtered_im_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[9]),
        .Q(filtered_im_1_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[0]),
        .O(int_filtered_real_0_o_mem_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[10]),
        .O(int_filtered_real_0_o_mem_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[11]),
        .O(int_filtered_real_0_o_mem_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[12]),
        .O(int_filtered_real_0_o_mem_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[13]),
        .O(int_filtered_real_0_o_mem_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[14]),
        .O(int_filtered_real_0_o_mem_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[15]),
        .O(int_filtered_real_0_o_mem_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[16]),
        .O(int_filtered_real_0_o_mem_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[17]),
        .O(int_filtered_real_0_o_mem_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[18]),
        .O(int_filtered_real_0_o_mem_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[19]),
        .O(int_filtered_real_0_o_mem_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[1]),
        .O(int_filtered_real_0_o_mem_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[20]),
        .O(int_filtered_real_0_o_mem_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[21]),
        .O(int_filtered_real_0_o_mem_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[22]),
        .O(int_filtered_real_0_o_mem_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[23]),
        .O(int_filtered_real_0_o_mem_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[24]),
        .O(int_filtered_real_0_o_mem_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[25]),
        .O(int_filtered_real_0_o_mem_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[26]),
        .O(int_filtered_real_0_o_mem_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[27]),
        .O(int_filtered_real_0_o_mem_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[28]),
        .O(int_filtered_real_0_o_mem_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[29]),
        .O(int_filtered_real_0_o_mem_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[2]),
        .O(int_filtered_real_0_o_mem_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[30]),
        .O(int_filtered_real_0_o_mem_reg05_out[30]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_filtered_real_0_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_0_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[31]),
        .O(int_filtered_real_0_o_mem_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[32]),
        .O(int_filtered_real_0_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[33]),
        .O(int_filtered_real_0_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[34]),
        .O(int_filtered_real_0_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[35]),
        .O(int_filtered_real_0_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[36]),
        .O(int_filtered_real_0_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[37]),
        .O(int_filtered_real_0_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[38]),
        .O(int_filtered_real_0_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[39]),
        .O(int_filtered_real_0_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[3]),
        .O(int_filtered_real_0_o_mem_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[40]),
        .O(int_filtered_real_0_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[41]),
        .O(int_filtered_real_0_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[42]),
        .O(int_filtered_real_0_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[43]),
        .O(int_filtered_real_0_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[44]),
        .O(int_filtered_real_0_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[45]),
        .O(int_filtered_real_0_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[46]),
        .O(int_filtered_real_0_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[47]),
        .O(int_filtered_real_0_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[48]),
        .O(int_filtered_real_0_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[49]),
        .O(int_filtered_real_0_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[4]),
        .O(int_filtered_real_0_o_mem_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[50]),
        .O(int_filtered_real_0_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[51]),
        .O(int_filtered_real_0_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[52]),
        .O(int_filtered_real_0_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[53]),
        .O(int_filtered_real_0_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[54]),
        .O(int_filtered_real_0_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[55]),
        .O(int_filtered_real_0_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[56]),
        .O(int_filtered_real_0_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[57]),
        .O(int_filtered_real_0_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[58]),
        .O(int_filtered_real_0_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[59]),
        .O(int_filtered_real_0_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[5]),
        .O(int_filtered_real_0_o_mem_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[60]),
        .O(int_filtered_real_0_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[61]),
        .O(int_filtered_real_0_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[62]),
        .O(int_filtered_real_0_o_mem_reg0[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filtered_real_0_o_mem[63]_i_1 
       (.I0(\int_filtered_real_0_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_0_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[63]),
        .O(int_filtered_real_0_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_filtered_real_0_o_mem[63]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_filtered_real_0_o_mem[63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_filtered_real_0_o_mem[63]_i_4 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_filtered_real_0_o_mem[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[6]),
        .O(int_filtered_real_0_o_mem_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[7]),
        .O(int_filtered_real_0_o_mem_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[8]),
        .O(int_filtered_real_0_o_mem_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[9]),
        .O(int_filtered_real_0_o_mem_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[0]),
        .Q(filtered_real_0_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[10]),
        .Q(filtered_real_0_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[11]),
        .Q(filtered_real_0_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[12]),
        .Q(filtered_real_0_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[13]),
        .Q(filtered_real_0_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[14]),
        .Q(filtered_real_0_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[15]),
        .Q(filtered_real_0_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[16]),
        .Q(filtered_real_0_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[17]),
        .Q(filtered_real_0_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[18]),
        .Q(filtered_real_0_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[19]),
        .Q(filtered_real_0_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[1]),
        .Q(filtered_real_0_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[20]),
        .Q(filtered_real_0_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[21]),
        .Q(filtered_real_0_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[22]),
        .Q(filtered_real_0_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[23]),
        .Q(filtered_real_0_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[24]),
        .Q(filtered_real_0_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[25]),
        .Q(filtered_real_0_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[26]),
        .Q(filtered_real_0_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[27]),
        .Q(filtered_real_0_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[28]),
        .Q(filtered_real_0_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[29]),
        .Q(filtered_real_0_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[2]),
        .Q(filtered_real_0_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[30]),
        .Q(filtered_real_0_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[31]),
        .Q(filtered_real_0_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[0]),
        .Q(filtered_real_0_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[1]),
        .Q(filtered_real_0_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[2]),
        .Q(filtered_real_0_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[3]),
        .Q(filtered_real_0_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[4]),
        .Q(filtered_real_0_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[5]),
        .Q(filtered_real_0_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[6]),
        .Q(filtered_real_0_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[7]),
        .Q(filtered_real_0_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[3]),
        .Q(filtered_real_0_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[8]),
        .Q(filtered_real_0_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[9]),
        .Q(filtered_real_0_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[10]),
        .Q(filtered_real_0_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[11]),
        .Q(filtered_real_0_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[12]),
        .Q(filtered_real_0_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[13]),
        .Q(filtered_real_0_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[14]),
        .Q(filtered_real_0_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[15]),
        .Q(filtered_real_0_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[16]),
        .Q(filtered_real_0_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[17]),
        .Q(filtered_real_0_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[4]),
        .Q(filtered_real_0_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[18]),
        .Q(filtered_real_0_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[19]),
        .Q(filtered_real_0_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[20]),
        .Q(filtered_real_0_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[21]),
        .Q(filtered_real_0_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[22]),
        .Q(filtered_real_0_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[23]),
        .Q(filtered_real_0_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[24]),
        .Q(filtered_real_0_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[25]),
        .Q(filtered_real_0_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[26]),
        .Q(filtered_real_0_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[27]),
        .Q(filtered_real_0_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[5]),
        .Q(filtered_real_0_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[28]),
        .Q(filtered_real_0_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[29]),
        .Q(filtered_real_0_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[30]),
        .Q(filtered_real_0_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[31]),
        .Q(filtered_real_0_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[6]),
        .Q(filtered_real_0_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[7]),
        .Q(filtered_real_0_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[8]),
        .Q(filtered_real_0_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[9]),
        .Q(filtered_real_0_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[0]),
        .O(int_filtered_real_1_o_mem_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[10]),
        .O(int_filtered_real_1_o_mem_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[11]),
        .O(int_filtered_real_1_o_mem_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[12]),
        .O(int_filtered_real_1_o_mem_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[13]),
        .O(int_filtered_real_1_o_mem_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[14]),
        .O(int_filtered_real_1_o_mem_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[15]),
        .O(int_filtered_real_1_o_mem_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[16]),
        .O(int_filtered_real_1_o_mem_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[17]),
        .O(int_filtered_real_1_o_mem_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[18]),
        .O(int_filtered_real_1_o_mem_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[19]),
        .O(int_filtered_real_1_o_mem_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[1]),
        .O(int_filtered_real_1_o_mem_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[20]),
        .O(int_filtered_real_1_o_mem_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[21]),
        .O(int_filtered_real_1_o_mem_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[22]),
        .O(int_filtered_real_1_o_mem_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[23]),
        .O(int_filtered_real_1_o_mem_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[24]),
        .O(int_filtered_real_1_o_mem_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[25]),
        .O(int_filtered_real_1_o_mem_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[26]),
        .O(int_filtered_real_1_o_mem_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[27]),
        .O(int_filtered_real_1_o_mem_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[28]),
        .O(int_filtered_real_1_o_mem_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[29]),
        .O(int_filtered_real_1_o_mem_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[2]),
        .O(int_filtered_real_1_o_mem_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[30]),
        .O(int_filtered_real_1_o_mem_reg01_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_filtered_real_1_o_mem[31]_i_1 
       (.I0(\int_filtered_real_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filtered_real_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[31]),
        .O(int_filtered_real_1_o_mem_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_filtered_real_1_o_mem[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_filtered_real_1_o_mem[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[32]),
        .O(int_filtered_real_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[33]),
        .O(int_filtered_real_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[34]),
        .O(int_filtered_real_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[35]),
        .O(int_filtered_real_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[36]),
        .O(int_filtered_real_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[37]),
        .O(int_filtered_real_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[38]),
        .O(int_filtered_real_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[39]),
        .O(int_filtered_real_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[3]),
        .O(int_filtered_real_1_o_mem_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[40]),
        .O(int_filtered_real_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[41]),
        .O(int_filtered_real_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[42]),
        .O(int_filtered_real_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[43]),
        .O(int_filtered_real_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[44]),
        .O(int_filtered_real_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[45]),
        .O(int_filtered_real_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[46]),
        .O(int_filtered_real_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[47]),
        .O(int_filtered_real_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[48]),
        .O(int_filtered_real_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[49]),
        .O(int_filtered_real_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[4]),
        .O(int_filtered_real_1_o_mem_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[50]),
        .O(int_filtered_real_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[51]),
        .O(int_filtered_real_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[52]),
        .O(int_filtered_real_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[53]),
        .O(int_filtered_real_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[54]),
        .O(int_filtered_real_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[55]),
        .O(int_filtered_real_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[56]),
        .O(int_filtered_real_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[57]),
        .O(int_filtered_real_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[58]),
        .O(int_filtered_real_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[59]),
        .O(int_filtered_real_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[5]),
        .O(int_filtered_real_1_o_mem_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[60]),
        .O(int_filtered_real_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[61]),
        .O(int_filtered_real_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[62]),
        .O(int_filtered_real_1_o_mem_reg0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_filtered_real_1_o_mem[63]_i_1 
       (.I0(\int_filtered_real_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[63]),
        .O(int_filtered_real_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[6]),
        .O(int_filtered_real_1_o_mem_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[7]),
        .O(int_filtered_real_1_o_mem_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[8]),
        .O(int_filtered_real_1_o_mem_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[9]),
        .O(int_filtered_real_1_o_mem_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[0]),
        .Q(filtered_real_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[10]),
        .Q(filtered_real_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[11]),
        .Q(filtered_real_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[12]),
        .Q(filtered_real_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[13]),
        .Q(filtered_real_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[14]),
        .Q(filtered_real_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[15]),
        .Q(filtered_real_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[16]),
        .Q(filtered_real_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[17]),
        .Q(filtered_real_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[18]),
        .Q(filtered_real_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[19]),
        .Q(filtered_real_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[1]),
        .Q(filtered_real_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[20]),
        .Q(filtered_real_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[21]),
        .Q(filtered_real_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[22]),
        .Q(filtered_real_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[23]),
        .Q(filtered_real_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[24]),
        .Q(filtered_real_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[25]),
        .Q(filtered_real_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[26]),
        .Q(filtered_real_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[27]),
        .Q(filtered_real_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[28]),
        .Q(filtered_real_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[29]),
        .Q(filtered_real_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[2]),
        .Q(filtered_real_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[30]),
        .Q(filtered_real_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[31]),
        .Q(filtered_real_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[0]),
        .Q(filtered_real_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[1]),
        .Q(filtered_real_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[2]),
        .Q(filtered_real_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[3]),
        .Q(filtered_real_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[4]),
        .Q(filtered_real_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[5]),
        .Q(filtered_real_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[6]),
        .Q(filtered_real_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[7]),
        .Q(filtered_real_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[3]),
        .Q(filtered_real_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[8]),
        .Q(filtered_real_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[9]),
        .Q(filtered_real_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[10]),
        .Q(filtered_real_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[11]),
        .Q(filtered_real_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[12]),
        .Q(filtered_real_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[13]),
        .Q(filtered_real_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[14]),
        .Q(filtered_real_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[15]),
        .Q(filtered_real_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[16]),
        .Q(filtered_real_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[17]),
        .Q(filtered_real_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[4]),
        .Q(filtered_real_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[18]),
        .Q(filtered_real_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[19]),
        .Q(filtered_real_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[20]),
        .Q(filtered_real_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[21]),
        .Q(filtered_real_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[22]),
        .Q(filtered_real_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[23]),
        .Q(filtered_real_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[24]),
        .Q(filtered_real_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[25]),
        .Q(filtered_real_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[26]),
        .Q(filtered_real_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[27]),
        .Q(filtered_real_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[5]),
        .Q(filtered_real_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[28]),
        .Q(filtered_real_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[29]),
        .Q(filtered_real_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[30]),
        .Q(filtered_real_1_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[31]),
        .Q(filtered_real_1_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[6]),
        .Q(filtered_real_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[7]),
        .Q(filtered_real_1_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[8]),
        .Q(filtered_real_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[9]),
        .Q(filtered_real_1_o_mem[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_gie_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_ier[5]_i_1 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_ier[5]_i_2 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(p_0_in6_in),
        .I3(Q[1]),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_0_[5] ),
        .O(\int_isr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[0]),
        .O(int_mad_I_o_mem_reg011_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[10]),
        .O(int_mad_I_o_mem_reg011_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[11]),
        .O(int_mad_I_o_mem_reg011_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[12]),
        .O(int_mad_I_o_mem_reg011_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[13]),
        .O(int_mad_I_o_mem_reg011_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[14]),
        .O(int_mad_I_o_mem_reg011_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[15]),
        .O(int_mad_I_o_mem_reg011_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[16]),
        .O(int_mad_I_o_mem_reg011_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[17]),
        .O(int_mad_I_o_mem_reg011_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[18]),
        .O(int_mad_I_o_mem_reg011_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[19]),
        .O(int_mad_I_o_mem_reg011_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[1]),
        .O(int_mad_I_o_mem_reg011_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[20]),
        .O(int_mad_I_o_mem_reg011_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[21]),
        .O(int_mad_I_o_mem_reg011_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[22]),
        .O(int_mad_I_o_mem_reg011_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[23]),
        .O(int_mad_I_o_mem_reg011_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[24]),
        .O(int_mad_I_o_mem_reg011_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[25]),
        .O(int_mad_I_o_mem_reg011_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[26]),
        .O(int_mad_I_o_mem_reg011_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[27]),
        .O(int_mad_I_o_mem_reg011_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[28]),
        .O(int_mad_I_o_mem_reg011_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[29]),
        .O(int_mad_I_o_mem_reg011_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[2]),
        .O(int_mad_I_o_mem_reg011_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[30]),
        .O(int_mad_I_o_mem_reg011_out[30]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_mad_I_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mad_I_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[31]),
        .O(int_mad_I_o_mem_reg011_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[32]),
        .O(int_mad_I_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[33]),
        .O(int_mad_I_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[34]),
        .O(int_mad_I_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[35]),
        .O(int_mad_I_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[36]),
        .O(int_mad_I_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[37]),
        .O(int_mad_I_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[38]),
        .O(int_mad_I_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[39]),
        .O(int_mad_I_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[3]),
        .O(int_mad_I_o_mem_reg011_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[40]),
        .O(int_mad_I_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[41]),
        .O(int_mad_I_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[42]),
        .O(int_mad_I_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[43]),
        .O(int_mad_I_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[44]),
        .O(int_mad_I_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[45]),
        .O(int_mad_I_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[46]),
        .O(int_mad_I_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[47]),
        .O(int_mad_I_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[48]),
        .O(int_mad_I_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[49]),
        .O(int_mad_I_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[4]),
        .O(int_mad_I_o_mem_reg011_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[50]),
        .O(int_mad_I_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[51]),
        .O(int_mad_I_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[52]),
        .O(int_mad_I_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[53]),
        .O(int_mad_I_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[54]),
        .O(int_mad_I_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[55]),
        .O(int_mad_I_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[56]),
        .O(int_mad_I_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[57]),
        .O(int_mad_I_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[58]),
        .O(int_mad_I_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[59]),
        .O(int_mad_I_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[5]),
        .O(int_mad_I_o_mem_reg011_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[60]),
        .O(int_mad_I_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[61]),
        .O(int_mad_I_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[62]),
        .O(int_mad_I_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_mad_I_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_mad_I_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[63]),
        .O(int_mad_I_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[6]),
        .O(int_mad_I_o_mem_reg011_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[7]),
        .O(int_mad_I_o_mem_reg011_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[8]),
        .O(int_mad_I_o_mem_reg011_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[9]),
        .O(int_mad_I_o_mem_reg011_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[0]),
        .Q(mad_I_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[10]),
        .Q(mad_I_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[11]),
        .Q(mad_I_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[12]),
        .Q(mad_I_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[13]),
        .Q(mad_I_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[14]),
        .Q(mad_I_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[15]),
        .Q(mad_I_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[16]),
        .Q(mad_I_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[17]),
        .Q(mad_I_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[18]),
        .Q(mad_I_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[19]),
        .Q(mad_I_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[1]),
        .Q(mad_I_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[20]),
        .Q(mad_I_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[21]),
        .Q(mad_I_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[22]),
        .Q(mad_I_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[23]),
        .Q(mad_I_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[24]),
        .Q(mad_I_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[25]),
        .Q(mad_I_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[26]),
        .Q(mad_I_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[27]),
        .Q(mad_I_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[28]),
        .Q(mad_I_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[29]),
        .Q(mad_I_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[2]),
        .Q(mad_I_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[30]),
        .Q(mad_I_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[31]),
        .Q(mad_I_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[0]),
        .Q(mad_I_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[1]),
        .Q(mad_I_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[2]),
        .Q(mad_I_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[3]),
        .Q(mad_I_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[4]),
        .Q(mad_I_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[5]),
        .Q(mad_I_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[6]),
        .Q(mad_I_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[7]),
        .Q(mad_I_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[3]),
        .Q(mad_I_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[8]),
        .Q(mad_I_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[9]),
        .Q(mad_I_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[10]),
        .Q(mad_I_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[11]),
        .Q(mad_I_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[12]),
        .Q(mad_I_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[13]),
        .Q(mad_I_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[14]),
        .Q(mad_I_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[15]),
        .Q(mad_I_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[16]),
        .Q(mad_I_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[17]),
        .Q(mad_I_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[4]),
        .Q(mad_I_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[18]),
        .Q(mad_I_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[19]),
        .Q(mad_I_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[20]),
        .Q(mad_I_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[21]),
        .Q(mad_I_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[22]),
        .Q(mad_I_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[23]),
        .Q(mad_I_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[24]),
        .Q(mad_I_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[25]),
        .Q(mad_I_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[26]),
        .Q(mad_I_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[27]),
        .Q(mad_I_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[5]),
        .Q(mad_I_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[28]),
        .Q(mad_I_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[29]),
        .Q(mad_I_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[30]),
        .Q(mad_I_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[31]),
        .Q(mad_I_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[6]),
        .Q(mad_I_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[7]),
        .Q(mad_I_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[8]),
        .Q(mad_I_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[9]),
        .Q(mad_I_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[0]),
        .O(int_mad_R_o_mem_reg019_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[10]),
        .O(int_mad_R_o_mem_reg019_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[11]),
        .O(int_mad_R_o_mem_reg019_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[12]),
        .O(int_mad_R_o_mem_reg019_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[13]),
        .O(int_mad_R_o_mem_reg019_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[14]),
        .O(int_mad_R_o_mem_reg019_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[15]),
        .O(int_mad_R_o_mem_reg019_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[16]),
        .O(int_mad_R_o_mem_reg019_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[17]),
        .O(int_mad_R_o_mem_reg019_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[18]),
        .O(int_mad_R_o_mem_reg019_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[19]),
        .O(int_mad_R_o_mem_reg019_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[1]),
        .O(int_mad_R_o_mem_reg019_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[20]),
        .O(int_mad_R_o_mem_reg019_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[21]),
        .O(int_mad_R_o_mem_reg019_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[22]),
        .O(int_mad_R_o_mem_reg019_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[23]),
        .O(int_mad_R_o_mem_reg019_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[24]),
        .O(int_mad_R_o_mem_reg019_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[25]),
        .O(int_mad_R_o_mem_reg019_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[26]),
        .O(int_mad_R_o_mem_reg019_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[27]),
        .O(int_mad_R_o_mem_reg019_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[28]),
        .O(int_mad_R_o_mem_reg019_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[29]),
        .O(int_mad_R_o_mem_reg019_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[2]),
        .O(int_mad_R_o_mem_reg019_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[30]),
        .O(int_mad_R_o_mem_reg019_out[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_mad_R_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mad_R_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[31]),
        .O(int_mad_R_o_mem_reg019_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[32]),
        .O(int_mad_R_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[33]),
        .O(int_mad_R_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[34]),
        .O(int_mad_R_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[35]),
        .O(int_mad_R_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[36]),
        .O(int_mad_R_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[37]),
        .O(int_mad_R_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[38]),
        .O(int_mad_R_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[39]),
        .O(int_mad_R_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[3]),
        .O(int_mad_R_o_mem_reg019_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[40]),
        .O(int_mad_R_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[41]),
        .O(int_mad_R_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[42]),
        .O(int_mad_R_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[43]),
        .O(int_mad_R_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[44]),
        .O(int_mad_R_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[45]),
        .O(int_mad_R_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[46]),
        .O(int_mad_R_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[47]),
        .O(int_mad_R_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[48]),
        .O(int_mad_R_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[49]),
        .O(int_mad_R_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[4]),
        .O(int_mad_R_o_mem_reg019_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[50]),
        .O(int_mad_R_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[51]),
        .O(int_mad_R_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[52]),
        .O(int_mad_R_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[53]),
        .O(int_mad_R_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[54]),
        .O(int_mad_R_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[55]),
        .O(int_mad_R_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[56]),
        .O(int_mad_R_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[57]),
        .O(int_mad_R_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[58]),
        .O(int_mad_R_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[59]),
        .O(int_mad_R_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[5]),
        .O(int_mad_R_o_mem_reg019_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[60]),
        .O(int_mad_R_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[61]),
        .O(int_mad_R_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[62]),
        .O(int_mad_R_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_mad_R_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_mad_R_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[63]),
        .O(int_mad_R_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[6]),
        .O(int_mad_R_o_mem_reg019_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[7]),
        .O(int_mad_R_o_mem_reg019_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[8]),
        .O(int_mad_R_o_mem_reg019_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[9]),
        .O(int_mad_R_o_mem_reg019_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[0]),
        .Q(mad_R_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[10]),
        .Q(mad_R_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[11]),
        .Q(mad_R_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[12]),
        .Q(mad_R_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[13]),
        .Q(mad_R_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[14]),
        .Q(mad_R_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[15]),
        .Q(mad_R_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[16]),
        .Q(mad_R_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[17]),
        .Q(mad_R_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[18]),
        .Q(mad_R_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[19]),
        .Q(mad_R_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[1]),
        .Q(mad_R_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[20]),
        .Q(mad_R_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[21]),
        .Q(mad_R_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[22]),
        .Q(mad_R_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[23]),
        .Q(mad_R_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[24]),
        .Q(mad_R_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[25]),
        .Q(mad_R_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[26]),
        .Q(mad_R_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[27]),
        .Q(mad_R_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[28]),
        .Q(mad_R_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[29]),
        .Q(mad_R_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[2]),
        .Q(mad_R_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[30]),
        .Q(mad_R_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[31]),
        .Q(mad_R_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[0]),
        .Q(mad_R_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[1]),
        .Q(mad_R_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[2]),
        .Q(mad_R_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[3]),
        .Q(mad_R_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[4]),
        .Q(mad_R_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[5]),
        .Q(mad_R_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[6]),
        .Q(mad_R_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[7]),
        .Q(mad_R_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[3]),
        .Q(mad_R_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[8]),
        .Q(mad_R_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[9]),
        .Q(mad_R_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[10]),
        .Q(mad_R_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[11]),
        .Q(mad_R_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[12]),
        .Q(mad_R_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[13]),
        .Q(mad_R_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[14]),
        .Q(mad_R_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[15]),
        .Q(mad_R_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[16]),
        .Q(mad_R_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[17]),
        .Q(mad_R_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[4]),
        .Q(mad_R_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[18]),
        .Q(mad_R_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[19]),
        .Q(mad_R_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[20]),
        .Q(mad_R_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[21]),
        .Q(mad_R_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[22]),
        .Q(mad_R_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[23]),
        .Q(mad_R_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[24]),
        .Q(mad_R_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[25]),
        .Q(mad_R_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[26]),
        .Q(mad_R_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[27]),
        .Q(mad_R_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[5]),
        .Q(mad_R_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[28]),
        .Q(mad_R_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[29]),
        .Q(mad_R_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[30]),
        .Q(mad_R_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[31]),
        .Q(mad_R_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[6]),
        .Q(mad_R_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[7]),
        .Q(mad_R_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[8]),
        .Q(mad_R_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[9]),
        .Q(mad_R_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[0]),
        .O(int_raw_data_im_1_o_mem_reg013_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[10]),
        .O(int_raw_data_im_1_o_mem_reg013_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[11]),
        .O(int_raw_data_im_1_o_mem_reg013_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[12]),
        .O(int_raw_data_im_1_o_mem_reg013_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[13]),
        .O(int_raw_data_im_1_o_mem_reg013_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[14]),
        .O(int_raw_data_im_1_o_mem_reg013_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[15]),
        .O(int_raw_data_im_1_o_mem_reg013_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[16]),
        .O(int_raw_data_im_1_o_mem_reg013_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[17]),
        .O(int_raw_data_im_1_o_mem_reg013_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[18]),
        .O(int_raw_data_im_1_o_mem_reg013_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[19]),
        .O(int_raw_data_im_1_o_mem_reg013_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[1]),
        .O(int_raw_data_im_1_o_mem_reg013_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[20]),
        .O(int_raw_data_im_1_o_mem_reg013_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[21]),
        .O(int_raw_data_im_1_o_mem_reg013_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[22]),
        .O(int_raw_data_im_1_o_mem_reg013_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[23]),
        .O(int_raw_data_im_1_o_mem_reg013_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[24]),
        .O(int_raw_data_im_1_o_mem_reg013_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[25]),
        .O(int_raw_data_im_1_o_mem_reg013_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[26]),
        .O(int_raw_data_im_1_o_mem_reg013_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[27]),
        .O(int_raw_data_im_1_o_mem_reg013_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[28]),
        .O(int_raw_data_im_1_o_mem_reg013_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[29]),
        .O(int_raw_data_im_1_o_mem_reg013_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[2]),
        .O(int_raw_data_im_1_o_mem_reg013_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[30]),
        .O(int_raw_data_im_1_o_mem_reg013_out[30]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_raw_data_im_1_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[31]),
        .O(int_raw_data_im_1_o_mem_reg013_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[32]),
        .O(int_raw_data_im_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[33]),
        .O(int_raw_data_im_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[34]),
        .O(int_raw_data_im_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[35]),
        .O(int_raw_data_im_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[36]),
        .O(int_raw_data_im_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[37]),
        .O(int_raw_data_im_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[38]),
        .O(int_raw_data_im_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[39]),
        .O(int_raw_data_im_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[3]),
        .O(int_raw_data_im_1_o_mem_reg013_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[40]),
        .O(int_raw_data_im_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[41]),
        .O(int_raw_data_im_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[42]),
        .O(int_raw_data_im_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[43]),
        .O(int_raw_data_im_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[44]),
        .O(int_raw_data_im_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[45]),
        .O(int_raw_data_im_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[46]),
        .O(int_raw_data_im_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[47]),
        .O(int_raw_data_im_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[48]),
        .O(int_raw_data_im_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[49]),
        .O(int_raw_data_im_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[4]),
        .O(int_raw_data_im_1_o_mem_reg013_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[50]),
        .O(int_raw_data_im_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[51]),
        .O(int_raw_data_im_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[52]),
        .O(int_raw_data_im_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[53]),
        .O(int_raw_data_im_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[54]),
        .O(int_raw_data_im_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[55]),
        .O(int_raw_data_im_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[56]),
        .O(int_raw_data_im_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[57]),
        .O(int_raw_data_im_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[58]),
        .O(int_raw_data_im_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[59]),
        .O(int_raw_data_im_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[5]),
        .O(int_raw_data_im_1_o_mem_reg013_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[60]),
        .O(int_raw_data_im_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[61]),
        .O(int_raw_data_im_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[62]),
        .O(int_raw_data_im_1_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_raw_data_im_1_o_mem[63]_i_1 
       (.I0(\int_ier[5]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[63]),
        .O(int_raw_data_im_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[6]),
        .O(int_raw_data_im_1_o_mem_reg013_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[7]),
        .O(int_raw_data_im_1_o_mem_reg013_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[8]),
        .O(int_raw_data_im_1_o_mem_reg013_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[9]),
        .O(int_raw_data_im_1_o_mem_reg013_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[0]),
        .Q(raw_data_im_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[10]),
        .Q(raw_data_im_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[11]),
        .Q(raw_data_im_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[12]),
        .Q(raw_data_im_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[13]),
        .Q(raw_data_im_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[14]),
        .Q(raw_data_im_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[15]),
        .Q(raw_data_im_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[16]),
        .Q(raw_data_im_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[17]),
        .Q(raw_data_im_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[18]),
        .Q(raw_data_im_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[19]),
        .Q(raw_data_im_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[1]),
        .Q(raw_data_im_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[20]),
        .Q(raw_data_im_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[21]),
        .Q(raw_data_im_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[22]),
        .Q(raw_data_im_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[23]),
        .Q(raw_data_im_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[24]),
        .Q(raw_data_im_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[25]),
        .Q(raw_data_im_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[26]),
        .Q(raw_data_im_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[27]),
        .Q(raw_data_im_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[28]),
        .Q(raw_data_im_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[29]),
        .Q(raw_data_im_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[2]),
        .Q(raw_data_im_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[30]),
        .Q(raw_data_im_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[31]),
        .Q(raw_data_im_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[0]),
        .Q(raw_data_im_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[1]),
        .Q(raw_data_im_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[2]),
        .Q(raw_data_im_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[3]),
        .Q(raw_data_im_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[4]),
        .Q(raw_data_im_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[5]),
        .Q(raw_data_im_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[6]),
        .Q(raw_data_im_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[7]),
        .Q(raw_data_im_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[3]),
        .Q(raw_data_im_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[8]),
        .Q(raw_data_im_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[9]),
        .Q(raw_data_im_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[10]),
        .Q(raw_data_im_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[11]),
        .Q(raw_data_im_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[12]),
        .Q(raw_data_im_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[13]),
        .Q(raw_data_im_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[14]),
        .Q(raw_data_im_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[15]),
        .Q(raw_data_im_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[16]),
        .Q(raw_data_im_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[17]),
        .Q(raw_data_im_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[4]),
        .Q(raw_data_im_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[18]),
        .Q(raw_data_im_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[19]),
        .Q(raw_data_im_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[20]),
        .Q(raw_data_im_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[21]),
        .Q(raw_data_im_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[22]),
        .Q(raw_data_im_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[23]),
        .Q(raw_data_im_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[24]),
        .Q(raw_data_im_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[25]),
        .Q(raw_data_im_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[26]),
        .Q(raw_data_im_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[27]),
        .Q(raw_data_im_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[5]),
        .Q(raw_data_im_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[28]),
        .Q(raw_data_im_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[29]),
        .Q(raw_data_im_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[30]),
        .Q(raw_data_im_1_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[31]),
        .Q(raw_data_im_1_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[6]),
        .Q(raw_data_im_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[7]),
        .Q(raw_data_im_1_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[8]),
        .Q(raw_data_im_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[9]),
        .Q(raw_data_im_1_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[0]),
        .O(int_raw_data_im_o_mem_reg024_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[10]),
        .O(int_raw_data_im_o_mem_reg024_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[11]),
        .O(int_raw_data_im_o_mem_reg024_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[12]),
        .O(int_raw_data_im_o_mem_reg024_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[13]),
        .O(int_raw_data_im_o_mem_reg024_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[14]),
        .O(int_raw_data_im_o_mem_reg024_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[15]),
        .O(int_raw_data_im_o_mem_reg024_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[16]),
        .O(int_raw_data_im_o_mem_reg024_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[17]),
        .O(int_raw_data_im_o_mem_reg024_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[18]),
        .O(int_raw_data_im_o_mem_reg024_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[19]),
        .O(int_raw_data_im_o_mem_reg024_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[1]),
        .O(int_raw_data_im_o_mem_reg024_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[20]),
        .O(int_raw_data_im_o_mem_reg024_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[21]),
        .O(int_raw_data_im_o_mem_reg024_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[22]),
        .O(int_raw_data_im_o_mem_reg024_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[23]),
        .O(int_raw_data_im_o_mem_reg024_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[24]),
        .O(int_raw_data_im_o_mem_reg024_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[25]),
        .O(int_raw_data_im_o_mem_reg024_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[26]),
        .O(int_raw_data_im_o_mem_reg024_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[27]),
        .O(int_raw_data_im_o_mem_reg024_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[28]),
        .O(int_raw_data_im_o_mem_reg024_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[29]),
        .O(int_raw_data_im_o_mem_reg024_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[2]),
        .O(int_raw_data_im_o_mem_reg024_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[30]),
        .O(int_raw_data_im_o_mem_reg024_out[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_raw_data_im_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[31]),
        .O(int_raw_data_im_o_mem_reg024_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[32]),
        .O(int_raw_data_im_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[33]),
        .O(int_raw_data_im_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[34]),
        .O(int_raw_data_im_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[35]),
        .O(int_raw_data_im_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[36]),
        .O(int_raw_data_im_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[37]),
        .O(int_raw_data_im_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[38]),
        .O(int_raw_data_im_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[39]),
        .O(int_raw_data_im_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[3]),
        .O(int_raw_data_im_o_mem_reg024_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[40]),
        .O(int_raw_data_im_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[41]),
        .O(int_raw_data_im_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[42]),
        .O(int_raw_data_im_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[43]),
        .O(int_raw_data_im_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[44]),
        .O(int_raw_data_im_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[45]),
        .O(int_raw_data_im_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[46]),
        .O(int_raw_data_im_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[47]),
        .O(int_raw_data_im_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[48]),
        .O(int_raw_data_im_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[49]),
        .O(int_raw_data_im_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[4]),
        .O(int_raw_data_im_o_mem_reg024_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[50]),
        .O(int_raw_data_im_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[51]),
        .O(int_raw_data_im_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[52]),
        .O(int_raw_data_im_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[53]),
        .O(int_raw_data_im_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[54]),
        .O(int_raw_data_im_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[55]),
        .O(int_raw_data_im_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[56]),
        .O(int_raw_data_im_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[57]),
        .O(int_raw_data_im_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[58]),
        .O(int_raw_data_im_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[59]),
        .O(int_raw_data_im_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[5]),
        .O(int_raw_data_im_o_mem_reg024_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[60]),
        .O(int_raw_data_im_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[61]),
        .O(int_raw_data_im_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[62]),
        .O(int_raw_data_im_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_raw_data_im_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_ier[5]_i_2_n_0 ),
        .O(\int_raw_data_im_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[63]),
        .O(int_raw_data_im_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[6]),
        .O(int_raw_data_im_o_mem_reg024_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[7]),
        .O(int_raw_data_im_o_mem_reg024_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[8]),
        .O(int_raw_data_im_o_mem_reg024_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[9]),
        .O(int_raw_data_im_o_mem_reg024_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[0]),
        .Q(raw_data_im_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[10]),
        .Q(raw_data_im_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[11]),
        .Q(raw_data_im_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[12]),
        .Q(raw_data_im_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[13]),
        .Q(raw_data_im_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[14]),
        .Q(raw_data_im_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[15]),
        .Q(raw_data_im_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[16]),
        .Q(raw_data_im_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[17]),
        .Q(raw_data_im_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[18]),
        .Q(raw_data_im_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[19]),
        .Q(raw_data_im_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[1]),
        .Q(raw_data_im_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[20]),
        .Q(raw_data_im_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[21]),
        .Q(raw_data_im_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[22]),
        .Q(raw_data_im_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[23]),
        .Q(raw_data_im_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[24]),
        .Q(raw_data_im_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[25]),
        .Q(raw_data_im_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[26]),
        .Q(raw_data_im_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[27]),
        .Q(raw_data_im_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[28]),
        .Q(raw_data_im_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[29]),
        .Q(raw_data_im_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[2]),
        .Q(raw_data_im_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[30]),
        .Q(raw_data_im_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[31]),
        .Q(raw_data_im_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[0]),
        .Q(raw_data_im_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[1]),
        .Q(raw_data_im_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[2]),
        .Q(raw_data_im_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[3]),
        .Q(raw_data_im_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[4]),
        .Q(raw_data_im_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[5]),
        .Q(raw_data_im_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[6]),
        .Q(raw_data_im_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[7]),
        .Q(raw_data_im_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[3]),
        .Q(raw_data_im_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[8]),
        .Q(raw_data_im_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[9]),
        .Q(raw_data_im_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[10]),
        .Q(raw_data_im_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[11]),
        .Q(raw_data_im_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[12]),
        .Q(raw_data_im_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[13]),
        .Q(raw_data_im_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[14]),
        .Q(raw_data_im_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[15]),
        .Q(raw_data_im_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[16]),
        .Q(raw_data_im_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[17]),
        .Q(raw_data_im_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[4]),
        .Q(raw_data_im_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[18]),
        .Q(raw_data_im_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[19]),
        .Q(raw_data_im_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[20]),
        .Q(raw_data_im_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[21]),
        .Q(raw_data_im_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[22]),
        .Q(raw_data_im_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[23]),
        .Q(raw_data_im_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[24]),
        .Q(raw_data_im_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[25]),
        .Q(raw_data_im_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[26]),
        .Q(raw_data_im_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[27]),
        .Q(raw_data_im_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[5]),
        .Q(raw_data_im_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[28]),
        .Q(raw_data_im_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[29]),
        .Q(raw_data_im_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[30]),
        .Q(raw_data_im_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[31]),
        .Q(raw_data_im_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[6]),
        .Q(raw_data_im_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[7]),
        .Q(raw_data_im_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[8]),
        .Q(raw_data_im_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[9]),
        .Q(raw_data_im_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[0]),
        .O(int_raw_data_real_1_o_mem_reg017_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[10]),
        .O(int_raw_data_real_1_o_mem_reg017_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[11]),
        .O(int_raw_data_real_1_o_mem_reg017_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[12]),
        .O(int_raw_data_real_1_o_mem_reg017_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[13]),
        .O(int_raw_data_real_1_o_mem_reg017_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[14]),
        .O(int_raw_data_real_1_o_mem_reg017_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[15]),
        .O(int_raw_data_real_1_o_mem_reg017_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[16]),
        .O(int_raw_data_real_1_o_mem_reg017_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[17]),
        .O(int_raw_data_real_1_o_mem_reg017_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[18]),
        .O(int_raw_data_real_1_o_mem_reg017_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[19]),
        .O(int_raw_data_real_1_o_mem_reg017_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[1]),
        .O(int_raw_data_real_1_o_mem_reg017_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[20]),
        .O(int_raw_data_real_1_o_mem_reg017_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[21]),
        .O(int_raw_data_real_1_o_mem_reg017_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[22]),
        .O(int_raw_data_real_1_o_mem_reg017_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[23]),
        .O(int_raw_data_real_1_o_mem_reg017_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[24]),
        .O(int_raw_data_real_1_o_mem_reg017_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[25]),
        .O(int_raw_data_real_1_o_mem_reg017_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[26]),
        .O(int_raw_data_real_1_o_mem_reg017_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[27]),
        .O(int_raw_data_real_1_o_mem_reg017_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[28]),
        .O(int_raw_data_real_1_o_mem_reg017_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[29]),
        .O(int_raw_data_real_1_o_mem_reg017_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[2]),
        .O(int_raw_data_real_1_o_mem_reg017_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[30]),
        .O(int_raw_data_real_1_o_mem_reg017_out[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_raw_data_real_1_o_mem[31]_i_1 
       (.I0(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[31]),
        .O(int_raw_data_real_1_o_mem_reg017_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[32]),
        .O(int_raw_data_real_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[33]),
        .O(int_raw_data_real_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[34]),
        .O(int_raw_data_real_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[35]),
        .O(int_raw_data_real_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[36]),
        .O(int_raw_data_real_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[37]),
        .O(int_raw_data_real_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[38]),
        .O(int_raw_data_real_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[39]),
        .O(int_raw_data_real_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[3]),
        .O(int_raw_data_real_1_o_mem_reg017_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[40]),
        .O(int_raw_data_real_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[41]),
        .O(int_raw_data_real_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[42]),
        .O(int_raw_data_real_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[43]),
        .O(int_raw_data_real_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[44]),
        .O(int_raw_data_real_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[45]),
        .O(int_raw_data_real_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[46]),
        .O(int_raw_data_real_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[47]),
        .O(int_raw_data_real_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[48]),
        .O(int_raw_data_real_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[49]),
        .O(int_raw_data_real_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[4]),
        .O(int_raw_data_real_1_o_mem_reg017_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[50]),
        .O(int_raw_data_real_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[51]),
        .O(int_raw_data_real_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[52]),
        .O(int_raw_data_real_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[53]),
        .O(int_raw_data_real_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[54]),
        .O(int_raw_data_real_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[55]),
        .O(int_raw_data_real_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[56]),
        .O(int_raw_data_real_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[57]),
        .O(int_raw_data_real_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[58]),
        .O(int_raw_data_real_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[59]),
        .O(int_raw_data_real_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[5]),
        .O(int_raw_data_real_1_o_mem_reg017_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[60]),
        .O(int_raw_data_real_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[61]),
        .O(int_raw_data_real_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[62]),
        .O(int_raw_data_real_1_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_raw_data_real_1_o_mem[63]_i_1 
       (.I0(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[63]),
        .O(int_raw_data_real_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[6]),
        .O(int_raw_data_real_1_o_mem_reg017_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[7]),
        .O(int_raw_data_real_1_o_mem_reg017_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[8]),
        .O(int_raw_data_real_1_o_mem_reg017_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[9]),
        .O(int_raw_data_real_1_o_mem_reg017_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[0]),
        .Q(raw_data_real_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[10]),
        .Q(raw_data_real_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[11]),
        .Q(raw_data_real_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[12]),
        .Q(raw_data_real_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[13]),
        .Q(raw_data_real_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[14]),
        .Q(raw_data_real_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[15]),
        .Q(raw_data_real_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[16]),
        .Q(raw_data_real_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[17]),
        .Q(raw_data_real_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[18]),
        .Q(raw_data_real_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[19]),
        .Q(raw_data_real_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[1]),
        .Q(raw_data_real_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[20]),
        .Q(raw_data_real_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[21]),
        .Q(raw_data_real_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[22]),
        .Q(raw_data_real_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[23]),
        .Q(raw_data_real_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[24]),
        .Q(raw_data_real_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[25]),
        .Q(raw_data_real_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[26]),
        .Q(raw_data_real_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[27]),
        .Q(raw_data_real_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[28]),
        .Q(raw_data_real_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[29]),
        .Q(raw_data_real_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[2]),
        .Q(raw_data_real_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[30]),
        .Q(raw_data_real_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[31]),
        .Q(raw_data_real_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[0]),
        .Q(raw_data_real_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[1]),
        .Q(raw_data_real_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[2]),
        .Q(raw_data_real_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[3]),
        .Q(raw_data_real_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[4]),
        .Q(raw_data_real_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[5]),
        .Q(raw_data_real_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[6]),
        .Q(raw_data_real_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[7]),
        .Q(raw_data_real_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[3]),
        .Q(raw_data_real_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[8]),
        .Q(raw_data_real_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[9]),
        .Q(raw_data_real_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[10]),
        .Q(raw_data_real_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[11]),
        .Q(raw_data_real_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[12]),
        .Q(raw_data_real_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[13]),
        .Q(raw_data_real_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[14]),
        .Q(raw_data_real_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[15]),
        .Q(raw_data_real_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[16]),
        .Q(raw_data_real_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[17]),
        .Q(raw_data_real_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[4]),
        .Q(raw_data_real_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[18]),
        .Q(raw_data_real_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[19]),
        .Q(raw_data_real_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[20]),
        .Q(raw_data_real_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[21]),
        .Q(raw_data_real_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[22]),
        .Q(raw_data_real_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[23]),
        .Q(raw_data_real_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[24]),
        .Q(raw_data_real_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[25]),
        .Q(raw_data_real_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[26]),
        .Q(raw_data_real_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[27]),
        .Q(raw_data_real_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[5]),
        .Q(raw_data_real_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[28]),
        .Q(raw_data_real_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[29]),
        .Q(raw_data_real_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[30]),
        .Q(raw_data_real_1_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[31]),
        .Q(raw_data_real_1_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[6]),
        .Q(raw_data_real_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[7]),
        .Q(raw_data_real_1_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[8]),
        .Q(raw_data_real_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[9]),
        .Q(raw_data_real_1_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[0]),
        .O(int_raw_data_real_o_mem_reg021_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[10]),
        .O(int_raw_data_real_o_mem_reg021_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[11]),
        .O(int_raw_data_real_o_mem_reg021_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[12]),
        .O(int_raw_data_real_o_mem_reg021_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[13]),
        .O(int_raw_data_real_o_mem_reg021_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[14]),
        .O(int_raw_data_real_o_mem_reg021_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[15]),
        .O(int_raw_data_real_o_mem_reg021_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[16]),
        .O(int_raw_data_real_o_mem_reg021_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[17]),
        .O(int_raw_data_real_o_mem_reg021_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[18]),
        .O(int_raw_data_real_o_mem_reg021_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[19]),
        .O(int_raw_data_real_o_mem_reg021_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[1]),
        .O(int_raw_data_real_o_mem_reg021_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[20]),
        .O(int_raw_data_real_o_mem_reg021_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[21]),
        .O(int_raw_data_real_o_mem_reg021_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[22]),
        .O(int_raw_data_real_o_mem_reg021_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[23]),
        .O(int_raw_data_real_o_mem_reg021_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[24]),
        .O(int_raw_data_real_o_mem_reg021_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[25]),
        .O(int_raw_data_real_o_mem_reg021_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[26]),
        .O(int_raw_data_real_o_mem_reg021_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[27]),
        .O(int_raw_data_real_o_mem_reg021_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[28]),
        .O(int_raw_data_real_o_mem_reg021_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[29]),
        .O(int_raw_data_real_o_mem_reg021_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[2]),
        .O(int_raw_data_real_o_mem_reg021_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[30]),
        .O(int_raw_data_real_o_mem_reg021_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_raw_data_real_o_mem[31]_i_1 
       (.I0(\int_ier[5]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[31]),
        .O(int_raw_data_real_o_mem_reg021_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[32]),
        .O(int_raw_data_real_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[33]),
        .O(int_raw_data_real_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[34]),
        .O(int_raw_data_real_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[35]),
        .O(int_raw_data_real_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[36]),
        .O(int_raw_data_real_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[37]),
        .O(int_raw_data_real_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[38]),
        .O(int_raw_data_real_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[39]),
        .O(int_raw_data_real_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[3]),
        .O(int_raw_data_real_o_mem_reg021_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[40]),
        .O(int_raw_data_real_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[41]),
        .O(int_raw_data_real_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[42]),
        .O(int_raw_data_real_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[43]),
        .O(int_raw_data_real_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[44]),
        .O(int_raw_data_real_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[45]),
        .O(int_raw_data_real_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[46]),
        .O(int_raw_data_real_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[47]),
        .O(int_raw_data_real_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[48]),
        .O(int_raw_data_real_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[49]),
        .O(int_raw_data_real_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[4]),
        .O(int_raw_data_real_o_mem_reg021_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[50]),
        .O(int_raw_data_real_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[51]),
        .O(int_raw_data_real_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[52]),
        .O(int_raw_data_real_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[53]),
        .O(int_raw_data_real_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[54]),
        .O(int_raw_data_real_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[55]),
        .O(int_raw_data_real_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[56]),
        .O(int_raw_data_real_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[57]),
        .O(int_raw_data_real_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[58]),
        .O(int_raw_data_real_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[59]),
        .O(int_raw_data_real_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[5]),
        .O(int_raw_data_real_o_mem_reg021_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[60]),
        .O(int_raw_data_real_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[61]),
        .O(int_raw_data_real_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[62]),
        .O(int_raw_data_real_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_raw_data_real_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[63]),
        .O(int_raw_data_real_o_mem_reg0[31]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_raw_data_real_o_mem[63]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_raw_data_real_o_mem[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[6]),
        .O(int_raw_data_real_o_mem_reg021_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[7]),
        .O(int_raw_data_real_o_mem_reg021_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[8]),
        .O(int_raw_data_real_o_mem_reg021_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[9]),
        .O(int_raw_data_real_o_mem_reg021_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[0]),
        .Q(raw_data_real_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[10]),
        .Q(raw_data_real_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[11]),
        .Q(raw_data_real_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[12]),
        .Q(raw_data_real_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[13]),
        .Q(raw_data_real_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[14]),
        .Q(raw_data_real_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[15]),
        .Q(raw_data_real_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[16]),
        .Q(raw_data_real_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[17]),
        .Q(raw_data_real_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[18]),
        .Q(raw_data_real_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[19]),
        .Q(raw_data_real_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[1]),
        .Q(raw_data_real_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[20]),
        .Q(raw_data_real_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[21]),
        .Q(raw_data_real_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[22]),
        .Q(raw_data_real_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[23]),
        .Q(raw_data_real_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[24]),
        .Q(raw_data_real_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[25]),
        .Q(raw_data_real_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[26]),
        .Q(raw_data_real_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[27]),
        .Q(raw_data_real_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[28]),
        .Q(raw_data_real_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[29]),
        .Q(raw_data_real_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[2]),
        .Q(raw_data_real_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[30]),
        .Q(raw_data_real_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[31]),
        .Q(raw_data_real_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[0]),
        .Q(raw_data_real_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[1]),
        .Q(raw_data_real_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[2]),
        .Q(raw_data_real_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[3]),
        .Q(raw_data_real_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[4]),
        .Q(raw_data_real_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[5]),
        .Q(raw_data_real_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[6]),
        .Q(raw_data_real_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[7]),
        .Q(raw_data_real_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[3]),
        .Q(raw_data_real_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[8]),
        .Q(raw_data_real_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[9]),
        .Q(raw_data_real_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[10]),
        .Q(raw_data_real_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[11]),
        .Q(raw_data_real_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[12]),
        .Q(raw_data_real_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[13]),
        .Q(raw_data_real_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[14]),
        .Q(raw_data_real_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[15]),
        .Q(raw_data_real_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[16]),
        .Q(raw_data_real_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[17]),
        .Q(raw_data_real_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[4]),
        .Q(raw_data_real_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[18]),
        .Q(raw_data_real_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[19]),
        .Q(raw_data_real_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[20]),
        .Q(raw_data_real_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[21]),
        .Q(raw_data_real_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[22]),
        .Q(raw_data_real_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[23]),
        .Q(raw_data_real_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[24]),
        .Q(raw_data_real_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[25]),
        .Q(raw_data_real_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[26]),
        .Q(raw_data_real_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[27]),
        .Q(raw_data_real_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[5]),
        .Q(raw_data_real_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[28]),
        .Q(raw_data_real_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[29]),
        .Q(raw_data_real_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[30]),
        .Q(raw_data_real_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[31]),
        .Q(raw_data_real_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[6]),
        .Q(raw_data_real_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[7]),
        .Q(raw_data_real_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[8]),
        .Q(raw_data_real_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[9]),
        .Q(raw_data_real_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[0]),
        .O(int_std_I_o_mem_reg09_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[10]),
        .O(int_std_I_o_mem_reg09_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[11]),
        .O(int_std_I_o_mem_reg09_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[12]),
        .O(int_std_I_o_mem_reg09_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[13]),
        .O(int_std_I_o_mem_reg09_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[14]),
        .O(int_std_I_o_mem_reg09_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[15]),
        .O(int_std_I_o_mem_reg09_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[16]),
        .O(int_std_I_o_mem_reg09_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[17]),
        .O(int_std_I_o_mem_reg09_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[18]),
        .O(int_std_I_o_mem_reg09_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[19]),
        .O(int_std_I_o_mem_reg09_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[1]),
        .O(int_std_I_o_mem_reg09_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[20]),
        .O(int_std_I_o_mem_reg09_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[21]),
        .O(int_std_I_o_mem_reg09_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[22]),
        .O(int_std_I_o_mem_reg09_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[23]),
        .O(int_std_I_o_mem_reg09_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[24]),
        .O(int_std_I_o_mem_reg09_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[25]),
        .O(int_std_I_o_mem_reg09_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[26]),
        .O(int_std_I_o_mem_reg09_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[27]),
        .O(int_std_I_o_mem_reg09_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[28]),
        .O(int_std_I_o_mem_reg09_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[29]),
        .O(int_std_I_o_mem_reg09_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[2]),
        .O(int_std_I_o_mem_reg09_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[30]),
        .O(int_std_I_o_mem_reg09_out[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_std_I_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_std_I_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[31]),
        .O(int_std_I_o_mem_reg09_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[32]),
        .O(int_std_I_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[33]),
        .O(int_std_I_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[34]),
        .O(int_std_I_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[35]),
        .O(int_std_I_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[36]),
        .O(int_std_I_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[37]),
        .O(int_std_I_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[38]),
        .O(int_std_I_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[39]),
        .O(int_std_I_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[3]),
        .O(int_std_I_o_mem_reg09_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[40]),
        .O(int_std_I_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[41]),
        .O(int_std_I_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[42]),
        .O(int_std_I_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[43]),
        .O(int_std_I_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[44]),
        .O(int_std_I_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[45]),
        .O(int_std_I_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[46]),
        .O(int_std_I_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[47]),
        .O(int_std_I_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[48]),
        .O(int_std_I_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[49]),
        .O(int_std_I_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[4]),
        .O(int_std_I_o_mem_reg09_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[50]),
        .O(int_std_I_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[51]),
        .O(int_std_I_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[52]),
        .O(int_std_I_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[53]),
        .O(int_std_I_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[54]),
        .O(int_std_I_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[55]),
        .O(int_std_I_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[56]),
        .O(int_std_I_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[57]),
        .O(int_std_I_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[58]),
        .O(int_std_I_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[59]),
        .O(int_std_I_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[5]),
        .O(int_std_I_o_mem_reg09_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[60]),
        .O(int_std_I_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[61]),
        .O(int_std_I_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[62]),
        .O(int_std_I_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_std_I_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_std_I_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[63]),
        .O(int_std_I_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[6]),
        .O(int_std_I_o_mem_reg09_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[7]),
        .O(int_std_I_o_mem_reg09_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[8]),
        .O(int_std_I_o_mem_reg09_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[9]),
        .O(int_std_I_o_mem_reg09_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[0]),
        .Q(std_I_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[10]),
        .Q(std_I_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[11]),
        .Q(std_I_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[12]),
        .Q(std_I_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[13]),
        .Q(std_I_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[14]),
        .Q(std_I_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[15]),
        .Q(std_I_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[16]),
        .Q(std_I_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[17]),
        .Q(std_I_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[18]),
        .Q(std_I_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[19]),
        .Q(std_I_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[1]),
        .Q(std_I_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[20]),
        .Q(std_I_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[21]),
        .Q(std_I_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[22]),
        .Q(std_I_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[23]),
        .Q(std_I_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[24]),
        .Q(std_I_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[25]),
        .Q(std_I_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[26]),
        .Q(std_I_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[27]),
        .Q(std_I_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[28]),
        .Q(std_I_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[29]),
        .Q(std_I_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[2]),
        .Q(std_I_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[30]),
        .Q(std_I_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[31]),
        .Q(std_I_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[0]),
        .Q(std_I_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[1]),
        .Q(std_I_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[2]),
        .Q(std_I_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[3]),
        .Q(std_I_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[4]),
        .Q(std_I_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[5]),
        .Q(std_I_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[6]),
        .Q(std_I_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[7]),
        .Q(std_I_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[3]),
        .Q(std_I_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[8]),
        .Q(std_I_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[9]),
        .Q(std_I_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[10]),
        .Q(std_I_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[11]),
        .Q(std_I_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[12]),
        .Q(std_I_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[13]),
        .Q(std_I_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[14]),
        .Q(std_I_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[15]),
        .Q(std_I_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[16]),
        .Q(std_I_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[17]),
        .Q(std_I_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[4]),
        .Q(std_I_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[18]),
        .Q(std_I_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[19]),
        .Q(std_I_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[20]),
        .Q(std_I_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[21]),
        .Q(std_I_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[22]),
        .Q(std_I_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[23]),
        .Q(std_I_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[24]),
        .Q(std_I_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[25]),
        .Q(std_I_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[26]),
        .Q(std_I_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[27]),
        .Q(std_I_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[5]),
        .Q(std_I_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[28]),
        .Q(std_I_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[29]),
        .Q(std_I_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[30]),
        .Q(std_I_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[31]),
        .Q(std_I_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[6]),
        .Q(std_I_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[7]),
        .Q(std_I_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[8]),
        .Q(std_I_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[9]),
        .Q(std_I_o_mem[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[0]),
        .O(int_std_R_o_mem_reg015_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[10]),
        .O(int_std_R_o_mem_reg015_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[11]),
        .O(int_std_R_o_mem_reg015_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[12]),
        .O(int_std_R_o_mem_reg015_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[13]),
        .O(int_std_R_o_mem_reg015_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[14]),
        .O(int_std_R_o_mem_reg015_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[15]),
        .O(int_std_R_o_mem_reg015_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[16]),
        .O(int_std_R_o_mem_reg015_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[17]),
        .O(int_std_R_o_mem_reg015_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[18]),
        .O(int_std_R_o_mem_reg015_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[19]),
        .O(int_std_R_o_mem_reg015_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[1]),
        .O(int_std_R_o_mem_reg015_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[20]),
        .O(int_std_R_o_mem_reg015_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[21]),
        .O(int_std_R_o_mem_reg015_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[22]),
        .O(int_std_R_o_mem_reg015_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[23]),
        .O(int_std_R_o_mem_reg015_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[24]),
        .O(int_std_R_o_mem_reg015_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[25]),
        .O(int_std_R_o_mem_reg015_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[26]),
        .O(int_std_R_o_mem_reg015_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[27]),
        .O(int_std_R_o_mem_reg015_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[28]),
        .O(int_std_R_o_mem_reg015_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[29]),
        .O(int_std_R_o_mem_reg015_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[2]),
        .O(int_std_R_o_mem_reg015_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[30]),
        .O(int_std_R_o_mem_reg015_out[30]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_std_R_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_std_R_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[31]),
        .O(int_std_R_o_mem_reg015_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[32]),
        .O(int_std_R_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[33]),
        .O(int_std_R_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[34]),
        .O(int_std_R_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[35]),
        .O(int_std_R_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[36]),
        .O(int_std_R_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[37]),
        .O(int_std_R_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[38]),
        .O(int_std_R_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[39]),
        .O(int_std_R_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[3]),
        .O(int_std_R_o_mem_reg015_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[40]),
        .O(int_std_R_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[41]),
        .O(int_std_R_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[42]),
        .O(int_std_R_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[43]),
        .O(int_std_R_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[44]),
        .O(int_std_R_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[45]),
        .O(int_std_R_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[46]),
        .O(int_std_R_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[47]),
        .O(int_std_R_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[48]),
        .O(int_std_R_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[49]),
        .O(int_std_R_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[4]),
        .O(int_std_R_o_mem_reg015_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[50]),
        .O(int_std_R_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[51]),
        .O(int_std_R_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[52]),
        .O(int_std_R_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[53]),
        .O(int_std_R_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[54]),
        .O(int_std_R_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[55]),
        .O(int_std_R_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[56]),
        .O(int_std_R_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[57]),
        .O(int_std_R_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[58]),
        .O(int_std_R_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[59]),
        .O(int_std_R_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[5]),
        .O(int_std_R_o_mem_reg015_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[60]),
        .O(int_std_R_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[61]),
        .O(int_std_R_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[62]),
        .O(int_std_R_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_std_R_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_std_R_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[63]),
        .O(int_std_R_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[6]),
        .O(int_std_R_o_mem_reg015_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[7]),
        .O(int_std_R_o_mem_reg015_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[8]),
        .O(int_std_R_o_mem_reg015_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[9]),
        .O(int_std_R_o_mem_reg015_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[0]),
        .Q(std_R_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[10]),
        .Q(std_R_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[11]),
        .Q(std_R_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[12]),
        .Q(std_R_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[13]),
        .Q(std_R_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[14]),
        .Q(std_R_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[15]),
        .Q(std_R_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[16]),
        .Q(std_R_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[17]),
        .Q(std_R_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[18]),
        .Q(std_R_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[19]),
        .Q(std_R_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[1]),
        .Q(std_R_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[20]),
        .Q(std_R_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[21]),
        .Q(std_R_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[22]),
        .Q(std_R_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[23]),
        .Q(std_R_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[24]),
        .Q(std_R_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[25]),
        .Q(std_R_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[26]),
        .Q(std_R_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[27]),
        .Q(std_R_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[28]),
        .Q(std_R_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[29]),
        .Q(std_R_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[2]),
        .Q(std_R_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[30]),
        .Q(std_R_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[31]),
        .Q(std_R_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[0]),
        .Q(std_R_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[1]),
        .Q(std_R_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[2]),
        .Q(std_R_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[3]),
        .Q(std_R_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[4]),
        .Q(std_R_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[5]),
        .Q(std_R_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[6]),
        .Q(std_R_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[7]),
        .Q(std_R_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[3]),
        .Q(std_R_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[8]),
        .Q(std_R_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[9]),
        .Q(std_R_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[10]),
        .Q(std_R_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[11]),
        .Q(std_R_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[12]),
        .Q(std_R_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[13]),
        .Q(std_R_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[14]),
        .Q(std_R_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[15]),
        .Q(std_R_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[16]),
        .Q(std_R_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[17]),
        .Q(std_R_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[4]),
        .Q(std_R_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[18]),
        .Q(std_R_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[19]),
        .Q(std_R_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[20]),
        .Q(std_R_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[21]),
        .Q(std_R_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[22]),
        .Q(std_R_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[23]),
        .Q(std_R_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[24]),
        .Q(std_R_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[25]),
        .Q(std_R_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[26]),
        .Q(std_R_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[27]),
        .Q(std_R_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[5]),
        .Q(std_R_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[28]),
        .Q(std_R_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[29]),
        .Q(std_R_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[30]),
        .Q(std_R_o_mem[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[31]),
        .Q(std_R_o_mem[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[6]),
        .Q(std_R_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[7]),
        .Q(std_R_o_mem[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[8]),
        .Q(std_R_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[9]),
        .Q(std_R_o_mem[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2F20FFFF2F202F20)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(p_24_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(Q[1]),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFE00)) 
    interrupt_INST_0
       (.I0(p_1_in1_in),
        .I1(\int_isr_reg_n_0_[5] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .I3(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(std_I_o_mem[32]),
        .I1(std_I_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[0]),
        .O(\rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[0]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[0]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[0]_i_10_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(raw_data_im_1_o_mem[32]),
        .I1(raw_data_im_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[0]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(raw_data_real_1_o_mem[32]),
        .I1(raw_data_real_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[0]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(raw_data_real_o_mem[32]),
        .I1(raw_data_real_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[0]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(filtered_real_1_o_mem[32]),
        .I1(filtered_real_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[0]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(filtered_real_0_o_mem[32]),
        .I1(filtered_real_0_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[0]),
        .O(\rdata[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_4_n_0 ),
        .I1(\rdata[10]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[10]_i_6_n_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[10]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[10]_i_9_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_4 
       (.I0(raw_data_im_1_o_mem[42]),
        .I1(raw_data_im_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[10]),
        .O(\rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(raw_data_real_1_o_mem[42]),
        .I1(raw_data_real_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[10]),
        .O(\rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(raw_data_real_o_mem[42]),
        .I1(raw_data_real_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[10]),
        .O(\rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(filtered_real_1_o_mem[42]),
        .I1(filtered_real_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[10]),
        .O(\rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(filtered_real_0_o_mem[42]),
        .I1(filtered_real_0_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[10]),
        .O(\rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_9 
       (.I0(std_I_o_mem[42]),
        .I1(std_I_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[10]),
        .O(\rdata[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_4_n_0 ),
        .I1(\rdata[11]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[11]_i_6_n_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[11]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[11]_i_9_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_4 
       (.I0(raw_data_im_1_o_mem[43]),
        .I1(raw_data_im_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[11]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_5 
       (.I0(raw_data_real_1_o_mem[43]),
        .I1(raw_data_real_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[11]),
        .O(\rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(raw_data_real_o_mem[43]),
        .I1(raw_data_real_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[11]),
        .O(\rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(filtered_real_1_o_mem[43]),
        .I1(filtered_real_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[11]),
        .O(\rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(filtered_real_0_o_mem[43]),
        .I1(filtered_real_0_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[11]),
        .O(\rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_9 
       (.I0(std_I_o_mem[43]),
        .I1(std_I_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[11]),
        .O(\rdata[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_4_n_0 ),
        .I1(\rdata[12]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[12]_i_6_n_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[12]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[12]_i_9_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_4 
       (.I0(raw_data_im_1_o_mem[44]),
        .I1(raw_data_im_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[12]),
        .O(\rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(raw_data_real_1_o_mem[44]),
        .I1(raw_data_real_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[12]),
        .O(\rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(raw_data_real_o_mem[44]),
        .I1(raw_data_real_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[12]),
        .O(\rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(filtered_real_1_o_mem[44]),
        .I1(filtered_real_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[12]),
        .O(\rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(filtered_real_0_o_mem[44]),
        .I1(filtered_real_0_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[12]),
        .O(\rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_9 
       (.I0(std_I_o_mem[44]),
        .I1(std_I_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[12]),
        .O(\rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_4_n_0 ),
        .I1(\rdata[13]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[13]_i_6_n_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[13]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[13]_i_9_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_4 
       (.I0(raw_data_im_1_o_mem[45]),
        .I1(raw_data_im_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[13]),
        .O(\rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_5 
       (.I0(raw_data_real_1_o_mem[45]),
        .I1(raw_data_real_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[13]),
        .O(\rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(raw_data_real_o_mem[45]),
        .I1(raw_data_real_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[13]),
        .O(\rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(filtered_real_1_o_mem[45]),
        .I1(filtered_real_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[13]),
        .O(\rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(filtered_real_0_o_mem[45]),
        .I1(filtered_real_0_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[13]),
        .O(\rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_9 
       (.I0(std_I_o_mem[45]),
        .I1(std_I_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[13]),
        .O(\rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_4_n_0 ),
        .I1(\rdata[14]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[14]_i_6_n_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[14]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[14]_i_9_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_4 
       (.I0(raw_data_im_1_o_mem[46]),
        .I1(raw_data_im_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[14]),
        .O(\rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(raw_data_real_1_o_mem[46]),
        .I1(raw_data_real_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[14]),
        .O(\rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(raw_data_real_o_mem[46]),
        .I1(raw_data_real_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[14]),
        .O(\rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(filtered_real_1_o_mem[46]),
        .I1(filtered_real_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[14]),
        .O(\rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(filtered_real_0_o_mem[46]),
        .I1(filtered_real_0_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[14]),
        .O(\rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(std_I_o_mem[46]),
        .I1(std_I_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[14]),
        .O(\rdata[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\rdata[15]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[15]_i_6_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[15]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[15]_i_9_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(raw_data_im_1_o_mem[47]),
        .I1(raw_data_im_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[15]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_5 
       (.I0(raw_data_real_1_o_mem[47]),
        .I1(raw_data_real_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[15]),
        .O(\rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_6 
       (.I0(raw_data_real_o_mem[47]),
        .I1(raw_data_real_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[15]),
        .O(\rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_7 
       (.I0(filtered_real_1_o_mem[47]),
        .I1(filtered_real_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[15]),
        .O(\rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(filtered_real_0_o_mem[47]),
        .I1(filtered_real_0_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[15]),
        .O(\rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(std_I_o_mem[47]),
        .I1(std_I_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[15]),
        .O(\rdata[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[16]_i_2 
       (.I0(\rdata[16]_i_4_n_0 ),
        .I1(\rdata[16]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[16]_i_6_n_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[16]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[16]_i_9_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_4 
       (.I0(raw_data_im_1_o_mem[48]),
        .I1(raw_data_im_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[16]),
        .O(\rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_5 
       (.I0(raw_data_real_1_o_mem[48]),
        .I1(raw_data_real_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[16]),
        .O(\rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_6 
       (.I0(raw_data_real_o_mem[48]),
        .I1(raw_data_real_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[16]),
        .O(\rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_7 
       (.I0(filtered_real_1_o_mem[48]),
        .I1(filtered_real_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[16]),
        .O(\rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_8 
       (.I0(filtered_real_0_o_mem[48]),
        .I1(filtered_real_0_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[16]),
        .O(\rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_9 
       (.I0(std_I_o_mem[48]),
        .I1(std_I_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[16]),
        .O(\rdata[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_4_n_0 ),
        .I1(\rdata[17]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[17]_i_6_n_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_3 
       (.I0(\rdata[17]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[17]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[17]_i_9_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_4 
       (.I0(raw_data_im_1_o_mem[49]),
        .I1(raw_data_im_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[17]),
        .O(\rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_5 
       (.I0(raw_data_real_1_o_mem[49]),
        .I1(raw_data_real_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[17]),
        .O(\rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_6 
       (.I0(raw_data_real_o_mem[49]),
        .I1(raw_data_real_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[17]),
        .O(\rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_7 
       (.I0(filtered_real_1_o_mem[49]),
        .I1(filtered_real_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[17]),
        .O(\rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_8 
       (.I0(filtered_real_0_o_mem[49]),
        .I1(filtered_real_0_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[17]),
        .O(\rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_9 
       (.I0(std_I_o_mem[49]),
        .I1(std_I_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[17]),
        .O(\rdata[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[18]_i_2 
       (.I0(\rdata[18]_i_4_n_0 ),
        .I1(\rdata[18]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[18]_i_6_n_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[18]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[18]_i_9_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_4 
       (.I0(raw_data_im_1_o_mem[50]),
        .I1(raw_data_im_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[18]),
        .O(\rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_5 
       (.I0(raw_data_real_1_o_mem[50]),
        .I1(raw_data_real_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[18]),
        .O(\rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_6 
       (.I0(raw_data_real_o_mem[50]),
        .I1(raw_data_real_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[18]),
        .O(\rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_7 
       (.I0(filtered_real_1_o_mem[50]),
        .I1(filtered_real_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[18]),
        .O(\rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_8 
       (.I0(filtered_real_0_o_mem[50]),
        .I1(filtered_real_0_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[18]),
        .O(\rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_9 
       (.I0(std_I_o_mem[50]),
        .I1(std_I_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[18]),
        .O(\rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[19]_i_2 
       (.I0(\rdata[19]_i_4_n_0 ),
        .I1(\rdata[19]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[19]_i_6_n_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_3 
       (.I0(\rdata[19]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[19]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[19]_i_9_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_4 
       (.I0(raw_data_im_1_o_mem[51]),
        .I1(raw_data_im_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[19]),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_5 
       (.I0(raw_data_real_1_o_mem[51]),
        .I1(raw_data_real_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[19]),
        .O(\rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_6 
       (.I0(raw_data_real_o_mem[51]),
        .I1(raw_data_real_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[19]),
        .O(\rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_7 
       (.I0(filtered_real_1_o_mem[51]),
        .I1(filtered_real_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[19]),
        .O(\rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_8 
       (.I0(filtered_real_0_o_mem[51]),
        .I1(filtered_real_0_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[19]),
        .O(\rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_9 
       (.I0(std_I_o_mem[51]),
        .I1(std_I_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[19]),
        .O(\rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(std_I_o_mem[33]),
        .I1(std_I_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[1]),
        .O(\rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\rdata[1]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[1]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[1]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[1]_i_10_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_4 
       (.I0(raw_data_im_1_o_mem[33]),
        .I1(raw_data_im_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(raw_data_real_1_o_mem[33]),
        .I1(raw_data_real_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(raw_data_real_o_mem[33]),
        .I1(raw_data_real_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_7 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(int_task_ap_done__0),
        .I4(\rdata[9]_i_11_n_0 ),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(filtered_real_1_o_mem[33]),
        .I1(filtered_real_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[1]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(filtered_real_0_o_mem[33]),
        .I1(filtered_real_0_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[1]),
        .O(\rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[20]_i_2 
       (.I0(\rdata[20]_i_4_n_0 ),
        .I1(\rdata[20]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[20]_i_6_n_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[20]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[20]_i_9_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_4 
       (.I0(raw_data_im_1_o_mem[52]),
        .I1(raw_data_im_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[20]),
        .O(\rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_5 
       (.I0(raw_data_real_1_o_mem[52]),
        .I1(raw_data_real_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[20]),
        .O(\rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_6 
       (.I0(raw_data_real_o_mem[52]),
        .I1(raw_data_real_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[20]),
        .O(\rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_7 
       (.I0(filtered_real_1_o_mem[52]),
        .I1(filtered_real_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[20]),
        .O(\rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_8 
       (.I0(filtered_real_0_o_mem[52]),
        .I1(filtered_real_0_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[20]),
        .O(\rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_9 
       (.I0(std_I_o_mem[52]),
        .I1(std_I_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[20]),
        .O(\rdata[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[21]_i_2 
       (.I0(\rdata[21]_i_4_n_0 ),
        .I1(\rdata[21]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[21]_i_6_n_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[21]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[21]_i_9_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_4 
       (.I0(raw_data_im_1_o_mem[53]),
        .I1(raw_data_im_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[21]),
        .O(\rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_5 
       (.I0(raw_data_real_1_o_mem[53]),
        .I1(raw_data_real_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[21]),
        .O(\rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_6 
       (.I0(raw_data_real_o_mem[53]),
        .I1(raw_data_real_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[21]),
        .O(\rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_7 
       (.I0(filtered_real_1_o_mem[53]),
        .I1(filtered_real_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[21]),
        .O(\rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_8 
       (.I0(filtered_real_0_o_mem[53]),
        .I1(filtered_real_0_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[21]),
        .O(\rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_9 
       (.I0(std_I_o_mem[53]),
        .I1(std_I_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[21]),
        .O(\rdata[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[22]_i_2 
       (.I0(\rdata[22]_i_4_n_0 ),
        .I1(\rdata[22]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[22]_i_6_n_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[22]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[22]_i_9_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_4 
       (.I0(raw_data_im_1_o_mem[54]),
        .I1(raw_data_im_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[22]),
        .O(\rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_5 
       (.I0(raw_data_real_1_o_mem[54]),
        .I1(raw_data_real_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[22]),
        .O(\rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_6 
       (.I0(raw_data_real_o_mem[54]),
        .I1(raw_data_real_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[22]),
        .O(\rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_7 
       (.I0(filtered_real_1_o_mem[54]),
        .I1(filtered_real_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[22]),
        .O(\rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_8 
       (.I0(filtered_real_0_o_mem[54]),
        .I1(filtered_real_0_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[22]),
        .O(\rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_9 
       (.I0(std_I_o_mem[54]),
        .I1(std_I_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[22]),
        .O(\rdata[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[23]_i_2 
       (.I0(\rdata[23]_i_4_n_0 ),
        .I1(\rdata[23]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[23]_i_6_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[23]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[23]_i_9_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_4 
       (.I0(raw_data_im_1_o_mem[55]),
        .I1(raw_data_im_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[23]),
        .O(\rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_5 
       (.I0(raw_data_real_1_o_mem[55]),
        .I1(raw_data_real_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[23]),
        .O(\rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_6 
       (.I0(raw_data_real_o_mem[55]),
        .I1(raw_data_real_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[23]),
        .O(\rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_7 
       (.I0(filtered_real_1_o_mem[55]),
        .I1(filtered_real_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[23]),
        .O(\rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_8 
       (.I0(filtered_real_0_o_mem[55]),
        .I1(filtered_real_0_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[23]),
        .O(\rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_9 
       (.I0(std_I_o_mem[55]),
        .I1(std_I_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[23]),
        .O(\rdata[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[24]_i_2 
       (.I0(\rdata[24]_i_4_n_0 ),
        .I1(\rdata[24]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[24]_i_6_n_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[24]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[24]_i_9_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_4 
       (.I0(raw_data_im_1_o_mem[56]),
        .I1(raw_data_im_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[24]),
        .O(\rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_5 
       (.I0(raw_data_real_1_o_mem[56]),
        .I1(raw_data_real_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[24]),
        .O(\rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_6 
       (.I0(raw_data_real_o_mem[56]),
        .I1(raw_data_real_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[24]),
        .O(\rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_7 
       (.I0(filtered_real_1_o_mem[56]),
        .I1(filtered_real_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[24]),
        .O(\rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_8 
       (.I0(filtered_real_0_o_mem[56]),
        .I1(filtered_real_0_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[24]),
        .O(\rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_9 
       (.I0(std_I_o_mem[56]),
        .I1(std_I_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[24]),
        .O(\rdata[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[25]_i_2 
       (.I0(\rdata[25]_i_4_n_0 ),
        .I1(\rdata[25]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[25]_i_6_n_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[25]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[25]_i_9_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_4 
       (.I0(raw_data_im_1_o_mem[57]),
        .I1(raw_data_im_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[25]),
        .O(\rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_5 
       (.I0(raw_data_real_1_o_mem[57]),
        .I1(raw_data_real_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[25]),
        .O(\rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_6 
       (.I0(raw_data_real_o_mem[57]),
        .I1(raw_data_real_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[25]),
        .O(\rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_7 
       (.I0(filtered_real_1_o_mem[57]),
        .I1(filtered_real_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[25]),
        .O(\rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_8 
       (.I0(filtered_real_0_o_mem[57]),
        .I1(filtered_real_0_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[25]),
        .O(\rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_9 
       (.I0(std_I_o_mem[57]),
        .I1(std_I_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[25]),
        .O(\rdata[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[26]_i_2 
       (.I0(\rdata[26]_i_4_n_0 ),
        .I1(\rdata[26]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[26]_i_6_n_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_3 
       (.I0(\rdata[26]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[26]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[26]_i_9_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_4 
       (.I0(raw_data_im_1_o_mem[58]),
        .I1(raw_data_im_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[26]),
        .O(\rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_5 
       (.I0(raw_data_real_1_o_mem[58]),
        .I1(raw_data_real_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[26]),
        .O(\rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_6 
       (.I0(raw_data_real_o_mem[58]),
        .I1(raw_data_real_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[26]),
        .O(\rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_7 
       (.I0(filtered_real_1_o_mem[58]),
        .I1(filtered_real_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[26]),
        .O(\rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_8 
       (.I0(filtered_real_0_o_mem[58]),
        .I1(filtered_real_0_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[26]),
        .O(\rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_9 
       (.I0(std_I_o_mem[58]),
        .I1(std_I_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[26]),
        .O(\rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[27]_i_2 
       (.I0(\rdata[27]_i_4_n_0 ),
        .I1(\rdata[27]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[27]_i_6_n_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[27]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[27]_i_9_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_4 
       (.I0(raw_data_im_1_o_mem[59]),
        .I1(raw_data_im_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[27]),
        .O(\rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_5 
       (.I0(raw_data_real_1_o_mem[59]),
        .I1(raw_data_real_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[27]),
        .O(\rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_6 
       (.I0(raw_data_real_o_mem[59]),
        .I1(raw_data_real_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[27]),
        .O(\rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_7 
       (.I0(filtered_real_1_o_mem[59]),
        .I1(filtered_real_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[27]),
        .O(\rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_8 
       (.I0(filtered_real_0_o_mem[59]),
        .I1(filtered_real_0_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[27]),
        .O(\rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_9 
       (.I0(std_I_o_mem[59]),
        .I1(std_I_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[27]),
        .O(\rdata[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[28]_i_2 
       (.I0(\rdata[28]_i_4_n_0 ),
        .I1(\rdata[28]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[28]_i_6_n_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[28]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[28]_i_9_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_4 
       (.I0(raw_data_im_1_o_mem[60]),
        .I1(raw_data_im_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[28]),
        .O(\rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_5 
       (.I0(raw_data_real_1_o_mem[60]),
        .I1(raw_data_real_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[28]),
        .O(\rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_6 
       (.I0(raw_data_real_o_mem[60]),
        .I1(raw_data_real_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[28]),
        .O(\rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_7 
       (.I0(filtered_real_1_o_mem[60]),
        .I1(filtered_real_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[28]),
        .O(\rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_8 
       (.I0(filtered_real_0_o_mem[60]),
        .I1(filtered_real_0_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[28]),
        .O(\rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_9 
       (.I0(std_I_o_mem[60]),
        .I1(std_I_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[28]),
        .O(\rdata[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[29]_i_2 
       (.I0(\rdata[29]_i_4_n_0 ),
        .I1(\rdata[29]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[29]_i_6_n_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[29]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[29]_i_9_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_4 
       (.I0(raw_data_im_1_o_mem[61]),
        .I1(raw_data_im_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[29]),
        .O(\rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_5 
       (.I0(raw_data_real_1_o_mem[61]),
        .I1(raw_data_real_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[29]),
        .O(\rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_6 
       (.I0(raw_data_real_o_mem[61]),
        .I1(raw_data_real_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[29]),
        .O(\rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_7 
       (.I0(filtered_real_1_o_mem[61]),
        .I1(filtered_real_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[29]),
        .O(\rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_8 
       (.I0(filtered_real_0_o_mem[61]),
        .I1(filtered_real_0_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[29]),
        .O(\rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_9 
       (.I0(std_I_o_mem[61]),
        .I1(std_I_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[29]),
        .O(\rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(std_I_o_mem[34]),
        .I1(std_I_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[2]),
        .O(\rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_0 ),
        .I1(\rdata[2]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[2]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[2]_i_7_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[2]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[2]_i_10_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(raw_data_im_1_o_mem[34]),
        .I1(raw_data_im_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[2]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(raw_data_real_1_o_mem[34]),
        .I1(raw_data_real_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(raw_data_real_o_mem[34]),
        .I1(raw_data_real_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[2]),
        .O(\rdata[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[2]_i_7 
       (.I0(\int_ier_reg_n_0_[2] ),
        .I1(\rdata[9]_i_10_n_0 ),
        .I2(p_24_in[2]),
        .I3(\rdata[9]_i_11_n_0 ),
        .O(\rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(filtered_real_1_o_mem[34]),
        .I1(filtered_real_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[2]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(filtered_real_0_o_mem[34]),
        .I1(filtered_real_0_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[2]),
        .O(\rdata[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[30]_i_2 
       (.I0(\rdata[30]_i_4_n_0 ),
        .I1(\rdata[30]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[30]_i_6_n_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[30]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[30]_i_9_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_4 
       (.I0(raw_data_im_1_o_mem[62]),
        .I1(raw_data_im_1_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[30]),
        .O(\rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_5 
       (.I0(raw_data_real_1_o_mem[62]),
        .I1(raw_data_real_1_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[30]),
        .O(\rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_6 
       (.I0(raw_data_real_o_mem[62]),
        .I1(raw_data_real_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[30]),
        .O(\rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_7 
       (.I0(filtered_real_1_o_mem[62]),
        .I1(filtered_real_1_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[30]),
        .O(\rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_8 
       (.I0(filtered_real_0_o_mem[62]),
        .I1(filtered_real_0_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[30]),
        .O(\rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_9 
       (.I0(std_I_o_mem[62]),
        .I1(std_I_o_mem[30]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[62]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[30]),
        .O(\rdata[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_10 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[31]_i_18_n_0 ),
        .O(\rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_11 
       (.I0(raw_data_real_o_mem[63]),
        .I1(raw_data_real_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[31]),
        .O(\rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_12 
       (.I0(filtered_real_1_o_mem[63]),
        .I1(filtered_real_1_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[31]),
        .O(\rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_13 
       (.I0(filtered_real_0_o_mem[63]),
        .I1(filtered_real_0_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[31]),
        .O(\rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_14 
       (.I0(std_I_o_mem[63]),
        .I1(std_I_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[31]),
        .O(\rdata[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_15 
       (.I0(\rdata[31]_i_19_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_16 
       (.I0(\rdata[31]_i_20_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111115)) 
    \rdata[31]_i_17 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(\rdata[31]_i_21_n_0 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF993F9F33FF0)) 
    \rdata[31]_i_18 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h008600180061618C)) 
    \rdata[31]_i_19 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h002400920049492A)) 
    \rdata[31]_i_20 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_21 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[31]_i_4 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\rdata[31]_i_8_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_11_n_0 ),
        .O(\rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_14_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEAB0BCA8)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_7 
       (.I0(raw_data_im_1_o_mem[63]),
        .I1(raw_data_im_1_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[31]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_8 
       (.I0(raw_data_real_1_o_mem[63]),
        .I1(raw_data_real_1_o_mem[31]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[63]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[31]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7D5F57FFFF75FD55)) 
    \rdata[31]_i_9 
       (.I0(\rdata[31]_i_17_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(std_I_o_mem[35]),
        .I1(std_I_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[3]),
        .O(\rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\rdata[3]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[3]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[3]_i_7_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[3]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[3]_i_10_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(raw_data_im_1_o_mem[35]),
        .I1(raw_data_im_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(raw_data_real_1_o_mem[35]),
        .I1(raw_data_real_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(raw_data_real_o_mem[35]),
        .I1(raw_data_real_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[3]),
        .O(\rdata[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[3]_i_7 
       (.I0(\int_ier_reg_n_0_[3] ),
        .I1(\rdata[9]_i_10_n_0 ),
        .I2(int_ap_ready__0),
        .I3(\rdata[9]_i_11_n_0 ),
        .O(\rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(filtered_real_1_o_mem[35]),
        .I1(filtered_real_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[3]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(filtered_real_0_o_mem[35]),
        .I1(filtered_real_0_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[3]),
        .O(\rdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(std_I_o_mem[36]),
        .I1(std_I_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[4]),
        .O(\rdata[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(\rdata[4]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[4]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[4]_i_7_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[4]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[4]_i_10_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(raw_data_im_1_o_mem[36]),
        .I1(raw_data_im_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(raw_data_real_1_o_mem[36]),
        .I1(raw_data_real_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[4]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(raw_data_real_o_mem[36]),
        .I1(raw_data_real_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[4]),
        .O(\rdata[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[4]_i_7 
       (.I0(\rdata[9]_i_10_n_0 ),
        .I1(\rdata[9]_i_11_n_0 ),
        .I2(\int_ier_reg_n_0_[4] ),
        .O(\rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(filtered_real_1_o_mem[36]),
        .I1(filtered_real_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[4]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(filtered_real_0_o_mem[36]),
        .I1(filtered_real_0_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[4]),
        .O(\rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(std_I_o_mem[37]),
        .I1(std_I_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[5]),
        .O(\rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_0 ),
        .I1(\rdata[5]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[5]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[5]_i_7_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[5]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[5]_i_10_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_4 
       (.I0(raw_data_im_1_o_mem[37]),
        .I1(raw_data_im_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[5]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(raw_data_real_1_o_mem[37]),
        .I1(raw_data_real_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(raw_data_real_o_mem[37]),
        .I1(raw_data_real_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[5]),
        .O(\rdata[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_7 
       (.I0(\rdata[9]_i_10_n_0 ),
        .I1(p_0_in),
        .I2(\rdata[9]_i_11_n_0 ),
        .I3(\int_isr_reg_n_0_[5] ),
        .O(\rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(filtered_real_1_o_mem[37]),
        .I1(filtered_real_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[5]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(filtered_real_0_o_mem[37]),
        .I1(filtered_real_0_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[5]),
        .O(\rdata[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata[6]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[6]_i_6_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[6]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(raw_data_im_1_o_mem[38]),
        .I1(raw_data_im_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(raw_data_real_1_o_mem[38]),
        .I1(raw_data_real_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[6]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(raw_data_real_o_mem[38]),
        .I1(raw_data_real_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[6]),
        .O(\rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(filtered_real_1_o_mem[38]),
        .I1(filtered_real_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[6]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(filtered_real_0_o_mem[38]),
        .I1(filtered_real_0_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[6]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(std_I_o_mem[38]),
        .I1(std_I_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[6]),
        .O(\rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(std_I_o_mem[39]),
        .I1(std_I_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[7]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_4_n_0 ),
        .I1(\rdata[7]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[7]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[7]_i_7_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[7]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[7]_i_10_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(raw_data_im_1_o_mem[39]),
        .I1(raw_data_im_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[7]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(raw_data_real_1_o_mem[39]),
        .I1(raw_data_real_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[7]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(raw_data_real_o_mem[39]),
        .I1(raw_data_real_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[7]),
        .O(\rdata[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[7]_i_7 
       (.I0(\rdata[9]_i_11_n_0 ),
        .I1(p_24_in[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .O(\rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(filtered_real_1_o_mem[39]),
        .I1(filtered_real_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[7]),
        .O(\rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(filtered_real_0_o_mem[39]),
        .I1(filtered_real_0_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[7]),
        .O(\rdata[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_4_n_0 ),
        .I1(\rdata[8]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[8]_i_6_n_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[8]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[8]_i_9_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(raw_data_im_1_o_mem[40]),
        .I1(raw_data_im_1_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[8]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(raw_data_real_1_o_mem[40]),
        .I1(raw_data_real_1_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[8]),
        .O(\rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(raw_data_real_o_mem[40]),
        .I1(raw_data_real_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[8]),
        .O(\rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(filtered_real_1_o_mem[40]),
        .I1(filtered_real_1_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[8]),
        .O(\rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_8 
       (.I0(filtered_real_0_o_mem[40]),
        .I1(filtered_real_0_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[8]),
        .O(\rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_9 
       (.I0(std_I_o_mem[40]),
        .I1(std_I_o_mem[8]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[40]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[8]),
        .O(\rdata[8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[9]_i_10 
       (.I0(\rdata[31]_i_19_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[9]_i_11 
       (.I0(\rdata[31]_i_20_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_4_n_0 ),
        .I1(\rdata[9]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[9]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[9]_i_9_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_4 
       (.I0(raw_data_im_1_o_mem[41]),
        .I1(raw_data_im_1_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[9]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_5 
       (.I0(raw_data_real_1_o_mem[41]),
        .I1(raw_data_real_1_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[9]),
        .O(\rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(raw_data_real_o_mem[41]),
        .I1(raw_data_real_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[9]),
        .O(\rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(filtered_real_1_o_mem[41]),
        .I1(filtered_real_1_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[9]),
        .O(\rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(filtered_real_0_o_mem[41]),
        .I1(filtered_real_0_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[9]),
        .O(\rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_9 
       (.I0(std_I_o_mem[41]),
        .I1(std_I_o_mem[9]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[41]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[9]),
        .O(\rdata[9]_i_9_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  MUXF7 \rdata_reg[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[10]_i_3_n_0 ),
        .O(rdata[10]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  MUXF7 \rdata_reg[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[11]_i_3_n_0 ),
        .O(rdata[11]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  MUXF7 \rdata_reg[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[12]_i_3_n_0 ),
        .O(rdata[12]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  MUXF7 \rdata_reg[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[13]_i_3_n_0 ),
        .O(rdata[13]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  MUXF7 \rdata_reg[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[14]_i_3_n_0 ),
        .O(rdata[14]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  MUXF7 \rdata_reg[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[15]_i_3_n_0 ),
        .O(rdata[15]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[16]_i_3_n_0 ),
        .O(rdata[16]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[17]_i_3_n_0 ),
        .O(rdata[17]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[18]_i_3_n_0 ),
        .O(rdata[18]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[19]_i_3_n_0 ),
        .O(rdata[19]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[20]_i_3_n_0 ),
        .O(rdata[20]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[21]_i_3_n_0 ),
        .O(rdata[21]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[22]_i_3_n_0 ),
        .O(rdata[22]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[23]_i_3_n_0 ),
        .O(rdata[23]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[24]_i_3_n_0 ),
        .O(rdata[24]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[25]_i_3_n_0 ),
        .O(rdata[25]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[26]_i_3_n_0 ),
        .O(rdata[26]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[27]_i_3_n_0 ),
        .O(rdata[27]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[28]_i_3_n_0 ),
        .O(rdata[28]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[29]_i_3_n_0 ),
        .O(rdata[29]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[30]_i_3_n_0 ),
        .O(rdata[30]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  MUXF7 \rdata_reg[31]_i_2 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .O(rdata[4]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .O(rdata[5]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .O(rdata[6]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  MUXF7 \rdata_reg[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[8]_i_3_n_0 ),
        .O(rdata[8]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  MUXF7 \rdata_reg[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .O(rdata[9]),
        .S(\rdata[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi
   (ap_enable_reg_pp0_iter0_reg,
    \tmp_11_reg_2313_reg[6] ,
    \tmp_11_reg_2313_reg[12] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \and_ln58_7_reg_2219_reg[0] ,
    \and_ln58_5_reg_2185_reg[0] ,
    D,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[8] ,
    empty_n_reg,
    full_n_reg,
    s_ready_t_reg,
    \and_ln58_6_reg_2202_reg[0] ,
    E,
    p_50_in,
    \and_ln58_10_reg_2270_reg[0] ,
    ap_condition_916,
    \and_ln58_10_reg_2270_reg[0]_0 ,
    \and_ln58_10_reg_2270_reg[0]_1 ,
    \and_ln58_10_reg_2270_reg[0]_2 ,
    \and_ln58_10_reg_2270_reg[0]_3 ,
    \and_ln58_10_reg_2270_reg[0]_4 ,
    \and_ln58_10_reg_2270_reg[0]_5 ,
    \and_ln58_10_reg_2270_reg[0]_6 ,
    \and_ln58_10_reg_2270_reg[0]_7 ,
    \and_ln58_10_reg_2270_reg[0]_8 ,
    \and_ln58_10_reg_2270_reg[0]_9 ,
    std_R_o_stream_TREADY_int_regslice,
    \shouldContinue_reg_2304_reg[0] ,
    \and_ln58_11_reg_2287_reg[0] ,
    \and_ln58_10_reg_2270_reg[0]_10 ,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    empty_n_reg_0,
    \and_ln58_8_reg_2236_reg[0] ,
    raw_data_im_o_stream_TREADY_int_regslice,
    \icmp_ln59_2_reg_2138_reg[0] ,
    mad_R_o_stream_TREADY_int_regslice,
    \B_V_data_1_state_reg[0] ,
    empty_n_reg_1,
    raw_data_real_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[9] ,
    \shouldContinue_reg_2304_reg[0]_0 ,
    \icmp_ln59_11_reg_2291_reg[0] ,
    \icmp_ln59_reg_2104_reg[0] ,
    \icmp_ln59_6_reg_2206_reg[0] ,
    \icmp_ln59_5_reg_2189_reg[0] ,
    \icmp_ln59_4_reg_2172_reg[0] ,
    \icmp_ln59_9_reg_2257_reg[0] ,
    \icmp_ln59_7_reg_2223_reg[0] ,
    \icmp_ln59_1_reg_2121_reg[0] ,
    \icmp_ln59_2_reg_2138_reg[0]_0 ,
    \icmp_ln59_8_reg_2240_reg[0] ,
    \icmp_ln59_3_reg_2155_reg[0] ,
    \icmp_ln59_10_reg_2274_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_1,
    m_axi_gmem_AWADDR,
    AWLEN,
    m_axi_gmem_WSTRB,
    sel,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    ap_enable_reg_pp0_iter0_reg_10,
    ap_enable_reg_pp0_iter0_reg_11,
    current_factor_100,
    ap_condition_973,
    ap_condition_968,
    ap_condition_933,
    ap_condition_958,
    ap_condition_928,
    ap_condition_923,
    ap_condition_953,
    ap_condition_963,
    ap_condition_938,
    ap_condition_943,
    ap_condition_948,
    ap_condition_917,
    m_axi_gmem_WDATA,
    full_n_reg_0,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    full_n_reg_1,
    m_axi_gmem_WLAST,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    Q,
    filtered_real_0_o_stream_TDATA_int_regslice,
    \q_tmp_reg[15]_2 ,
    ap_NS_fsm1,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[8]_0 ,
    ap_rst_n,
    \q_tmp_reg[0]_3 ,
    \q_tmp_reg[0]_4 ,
    \ap_CS_fsm_reg[12]_0 ,
    full_n_i_4,
    full_n_i_4_0,
    full_n_i_4_1,
    \data_p1_reg[0] ,
    \data_p2_reg[0] ,
    \data_p1_reg[1] ,
    \data_p1_reg[2] ,
    \data_p1_reg[3] ,
    \data_p1_reg[4] ,
    \data_p1_reg[5] ,
    \data_p1_reg[6] ,
    \data_p1_reg[7] ,
    \data_p1_reg[8] ,
    \data_p1_reg[9] ,
    \data_p1_reg[10] ,
    \data_p1_reg[11] ,
    \data_p1_reg[12] ,
    \data_p1_reg[13] ,
    \data_p1_reg[14] ,
    \data_p1_reg[15] ,
    \data_p1_reg[16] ,
    \data_p1_reg[17] ,
    \data_p1_reg[18] ,
    \data_p1_reg[19] ,
    \data_p1_reg[20] ,
    \data_p1_reg[21] ,
    \data_p1_reg[22] ,
    \data_p1_reg[23] ,
    \data_p1_reg[24] ,
    \data_p1_reg[25] ,
    \data_p1_reg[26] ,
    \data_p1_reg[27] ,
    \data_p1_reg[28] ,
    \data_p1_reg[29] ,
    \data_p1_reg[30] ,
    \data_p1_reg[31] ,
    \data_p1_reg[32] ,
    \data_p1_reg[33] ,
    \data_p1_reg[34] ,
    \data_p1_reg[35] ,
    \data_p1_reg[36] ,
    \data_p1_reg[37] ,
    \data_p1_reg[38] ,
    \data_p1_reg[39] ,
    \data_p1_reg[40] ,
    \data_p1_reg[41] ,
    \data_p1_reg[42] ,
    \data_p1_reg[43] ,
    \data_p1_reg[44] ,
    \data_p1_reg[45] ,
    \data_p1_reg[46] ,
    \data_p1_reg[47] ,
    \data_p1_reg[48] ,
    \data_p1_reg[49] ,
    \data_p1_reg[50] ,
    \data_p1_reg[51] ,
    \data_p1_reg[52] ,
    \data_p1_reg[53] ,
    \data_p1_reg[54] ,
    \data_p1_reg[55] ,
    \data_p1_reg[56] ,
    \data_p1_reg[57] ,
    \data_p1_reg[58] ,
    \data_p1_reg[59] ,
    \data_p1_reg[60] ,
    \data_p1_reg[61] ,
    \data_p1_reg[62] ,
    \data_p1_reg[62]_0 ,
    \B_V_data_1_state_reg[1] ,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    raw_data_im_1_o_stream_TVALID_int_regslice,
    and_ln58_5_reg_2185,
    icmp_ln59_5_reg_2189,
    and_ln58_6_reg_2202,
    icmp_ln59_6_reg_2206,
    ap_start,
    mem_reg_i_94,
    CO,
    \icmp_ln59_10_reg_2274_reg[0]_0 ,
    icmp_ln59_10_fu_1790_p2,
    \icmp_ln59_reg_2104_reg[0]_0 ,
    \icmp_ln59_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_740_p2,
    \icmp_ln59_6_reg_2206_reg[0]_0 ,
    \icmp_ln59_6_reg_2206_reg[0]_1 ,
    icmp_ln59_6_fu_1370_p2,
    \icmp_ln59_5_reg_2189_reg[0]_0 ,
    \icmp_ln59_5_reg_2189_reg[0]_1 ,
    icmp_ln59_5_fu_1265_p2,
    \icmp_ln59_4_reg_2172_reg[0]_0 ,
    \icmp_ln59_4_reg_2172_reg[0]_1 ,
    icmp_ln59_4_fu_1160_p2,
    \icmp_ln59_9_reg_2257_reg[0]_0 ,
    \icmp_ln59_9_reg_2257_reg[0]_1 ,
    icmp_ln59_9_fu_1685_p2,
    \icmp_ln59_7_reg_2223_reg[0]_0 ,
    \icmp_ln59_7_reg_2223_reg[0]_1 ,
    icmp_ln59_7_fu_1475_p2,
    \icmp_ln59_1_reg_2121_reg[0]_0 ,
    \icmp_ln59_1_reg_2121_reg[0]_1 ,
    icmp_ln59_1_fu_845_p2,
    \icmp_ln59_2_reg_2138_reg[0]_1 ,
    \icmp_ln59_2_reg_2138_reg[0]_2 ,
    icmp_ln59_2_fu_950_p2,
    \icmp_ln59_8_reg_2240_reg[0]_0 ,
    \icmp_ln59_8_reg_2240_reg[0]_1 ,
    icmp_ln59_8_fu_1580_p2,
    \icmp_ln59_3_reg_2155_reg[0]_0 ,
    \icmp_ln59_3_reg_2155_reg[0]_1 ,
    icmp_ln59_3_fu_1055_p2,
    \icmp_ln59_11_reg_2291_reg[0]_0 ,
    \icmp_ln59_11_reg_2291_reg[0]_1 ,
    icmp_ln59_11_fu_1895_p2,
    \data_p2_reg[62] ,
    \data_p2_reg[62]_0 ,
    \data_p2_reg[62]_1 ,
    and_ln58_6_reg_2202_pp0_iter1_reg,
    icmp_ln59_6_reg_2206_pp0_iter1_reg,
    icmp_ln59_11_reg_2291,
    and_ln58_11_reg_2287,
    and_ln58_10_reg_2270,
    icmp_ln59_10_reg_2274,
    \data_p2_reg[62]_2 ,
    \data_p2_reg[62]_3 ,
    \data_p2_reg[62]_4 ,
    \data_p2_reg[62]_5 ,
    \data_p2_reg[62]_6 ,
    \ap_CS_fsm_reg[8]_1 ,
    icmp_ln59_4_reg_2172,
    and_ln58_4_reg_2168,
    and_ln58_11_reg_2287_pp0_iter1_reg,
    icmp_ln59_11_reg_2291_pp0_iter1_reg,
    mem_reg,
    shouldContinue_reg_2304,
    \B_V_data_1_state_reg[1]_0 ,
    and_ln58_9_reg_2253,
    icmp_ln59_9_reg_2257,
    and_ln58_3_reg_2151,
    \ap_CS_fsm_reg[7] ,
    icmp_ln59_3_reg_2155,
    \ap_CS_fsm_reg[6] ,
    and_ln58_10_reg_2270_pp0_iter1_reg,
    icmp_ln59_10_reg_2274_pp0_iter1_reg,
    std_R_o_stream_TVALID_int_regslice,
    and_ln58_8_reg_2236,
    icmp_ln59_8_reg_2240,
    filtered_im_0_o_stream_TVALID_int_regslice,
    \data_p2[0]_i_2 ,
    icmp_ln59_2_reg_2138,
    and_ln58_2_reg_2134,
    mad_R_o_stream_TVALID_int_regslice,
    \ap_CS_fsm_reg[5] ,
    icmp_ln59_9_reg_2257_pp0_iter1_reg,
    and_ln58_9_reg_2253_pp0_iter1_reg,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    and_ln58_1_reg_2117,
    icmp_ln59_1_reg_2121,
    icmp_ln59_8_reg_2240_pp0_iter1_reg,
    and_ln58_8_reg_2236_pp0_iter1_reg,
    icmp_ln59_7_reg_2223_pp0_iter1_reg,
    and_ln58_7_reg_2219_pp0_iter1_reg,
    \B_V_data_1_state_reg[1]_1 ,
    std_I_o_stream_TVALID_int_regslice,
    and_ln58_7_reg_2219,
    icmp_ln59_7_reg_2223,
    \B_V_data_1_state_reg[1]_2 ,
    mad_I_o_stream_TVALID_int_regslice,
    raw_data_real_o_stream_TVALID_int_regslice,
    raw_data_im_o_stream_TVALID_int_regslice,
    m_axi_gmem_WREADY,
    shouldContinue_fu_2034_p2,
    \current_factor_7_reg[31] ,
    \current_factor_5_reg[31] ,
    \current_factor_2_reg[31] ,
    \current_factor_8_reg[31] ,
    \current_factor_6_reg[31] ,
    \current_factor_9_reg[31] ,
    \current_factor_11_reg[31] ,
    \current_factor_reg[31] ,
    \current_factor_4_reg[31] ,
    \current_factor_3_reg[31] ,
    \current_factor_1_reg[31] ,
    \current_rate_10_reg[31] ,
    ap_clk,
    SR,
    I_WDATA,
    m_axi_gmem_RVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID);
  output ap_enable_reg_pp0_iter0_reg;
  output \tmp_11_reg_2313_reg[6] ;
  output \tmp_11_reg_2313_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \and_ln58_7_reg_2219_reg[0] ;
  output \and_ln58_5_reg_2185_reg[0] ;
  output [12:0]D;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[8] ;
  output empty_n_reg;
  output full_n_reg;
  output s_ready_t_reg;
  output \and_ln58_6_reg_2202_reg[0] ;
  output [0:0]E;
  output p_50_in;
  output [0:0]\and_ln58_10_reg_2270_reg[0] ;
  output ap_condition_916;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  output std_R_o_stream_TREADY_int_regslice;
  output \shouldContinue_reg_2304_reg[0] ;
  output [0:0]\and_ln58_11_reg_2287_reg[0] ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_10 ;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output empty_n_reg_0;
  output \and_ln58_8_reg_2236_reg[0] ;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \icmp_ln59_2_reg_2138_reg[0] ;
  output mad_R_o_stream_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0] ;
  output empty_n_reg_1;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[9] ;
  output \shouldContinue_reg_2304_reg[0]_0 ;
  output \icmp_ln59_11_reg_2291_reg[0] ;
  output \icmp_ln59_reg_2104_reg[0] ;
  output \icmp_ln59_6_reg_2206_reg[0] ;
  output \icmp_ln59_5_reg_2189_reg[0] ;
  output \icmp_ln59_4_reg_2172_reg[0] ;
  output \icmp_ln59_9_reg_2257_reg[0] ;
  output \icmp_ln59_7_reg_2223_reg[0] ;
  output \icmp_ln59_1_reg_2121_reg[0] ;
  output \icmp_ln59_2_reg_2138_reg[0]_0 ;
  output \icmp_ln59_8_reg_2240_reg[0] ;
  output \icmp_ln59_3_reg_2155_reg[0] ;
  output \icmp_ln59_10_reg_2274_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output [61:0]m_axi_gmem_AWADDR;
  output [3:0]AWLEN;
  output [3:0]m_axi_gmem_WSTRB;
  output sel;
  output ap_enable_reg_pp0_iter0_reg_2;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output ap_enable_reg_pp0_iter0_reg_10;
  output ap_enable_reg_pp0_iter0_reg_11;
  output current_factor_100;
  output ap_condition_973;
  output ap_condition_968;
  output ap_condition_933;
  output ap_condition_958;
  output ap_condition_928;
  output ap_condition_923;
  output ap_condition_953;
  output ap_condition_963;
  output ap_condition_938;
  output ap_condition_943;
  output ap_condition_948;
  output ap_condition_917;
  output [31:0]m_axi_gmem_WDATA;
  output full_n_reg_0;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output full_n_reg_1;
  output m_axi_gmem_WLAST;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[15]_1 ;
  input [15:0]Q;
  input [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [15:0]\q_tmp_reg[15]_2 ;
  input ap_NS_fsm1;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[8]_0 ;
  input ap_rst_n;
  input \q_tmp_reg[0]_3 ;
  input \q_tmp_reg[0]_4 ;
  input [12:0]\ap_CS_fsm_reg[12]_0 ;
  input full_n_i_4;
  input full_n_i_4_0;
  input full_n_i_4_1;
  input \data_p1_reg[0] ;
  input \data_p2_reg[0] ;
  input \data_p1_reg[1] ;
  input \data_p1_reg[2] ;
  input \data_p1_reg[3] ;
  input \data_p1_reg[4] ;
  input \data_p1_reg[5] ;
  input \data_p1_reg[6] ;
  input \data_p1_reg[7] ;
  input \data_p1_reg[8] ;
  input \data_p1_reg[9] ;
  input \data_p1_reg[10] ;
  input \data_p1_reg[11] ;
  input \data_p1_reg[12] ;
  input \data_p1_reg[13] ;
  input \data_p1_reg[14] ;
  input \data_p1_reg[15] ;
  input \data_p1_reg[16] ;
  input \data_p1_reg[17] ;
  input \data_p1_reg[18] ;
  input \data_p1_reg[19] ;
  input \data_p1_reg[20] ;
  input \data_p1_reg[21] ;
  input \data_p1_reg[22] ;
  input \data_p1_reg[23] ;
  input \data_p1_reg[24] ;
  input \data_p1_reg[25] ;
  input \data_p1_reg[26] ;
  input \data_p1_reg[27] ;
  input \data_p1_reg[28] ;
  input \data_p1_reg[29] ;
  input \data_p1_reg[30] ;
  input \data_p1_reg[31] ;
  input \data_p1_reg[32] ;
  input \data_p1_reg[33] ;
  input \data_p1_reg[34] ;
  input \data_p1_reg[35] ;
  input \data_p1_reg[36] ;
  input \data_p1_reg[37] ;
  input \data_p1_reg[38] ;
  input \data_p1_reg[39] ;
  input \data_p1_reg[40] ;
  input \data_p1_reg[41] ;
  input \data_p1_reg[42] ;
  input \data_p1_reg[43] ;
  input \data_p1_reg[44] ;
  input \data_p1_reg[45] ;
  input \data_p1_reg[46] ;
  input \data_p1_reg[47] ;
  input \data_p1_reg[48] ;
  input \data_p1_reg[49] ;
  input \data_p1_reg[50] ;
  input \data_p1_reg[51] ;
  input \data_p1_reg[52] ;
  input \data_p1_reg[53] ;
  input \data_p1_reg[54] ;
  input \data_p1_reg[55] ;
  input \data_p1_reg[56] ;
  input \data_p1_reg[57] ;
  input \data_p1_reg[58] ;
  input \data_p1_reg[59] ;
  input \data_p1_reg[60] ;
  input \data_p1_reg[61] ;
  input \data_p1_reg[62] ;
  input [62:0]\data_p1_reg[62]_0 ;
  input \B_V_data_1_state_reg[1] ;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input raw_data_im_1_o_stream_TVALID_int_regslice;
  input and_ln58_5_reg_2185;
  input icmp_ln59_5_reg_2189;
  input and_ln58_6_reg_2202;
  input icmp_ln59_6_reg_2206;
  input ap_start;
  input mem_reg_i_94;
  input [0:0]CO;
  input [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  input icmp_ln59_10_fu_1790_p2;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_740_p2;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  input icmp_ln59_6_fu_1370_p2;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  input icmp_ln59_5_fu_1265_p2;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  input icmp_ln59_4_fu_1160_p2;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  input icmp_ln59_9_fu_1685_p2;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  input icmp_ln59_7_fu_1475_p2;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  input icmp_ln59_1_fu_845_p2;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_2 ;
  input icmp_ln59_2_fu_950_p2;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  input icmp_ln59_8_fu_1580_p2;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  input icmp_ln59_3_fu_1055_p2;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  input icmp_ln59_11_fu_1895_p2;
  input [62:0]\data_p2_reg[62] ;
  input [62:0]\data_p2_reg[62]_0 ;
  input [62:0]\data_p2_reg[62]_1 ;
  input and_ln58_6_reg_2202_pp0_iter1_reg;
  input icmp_ln59_6_reg_2206_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291;
  input and_ln58_11_reg_2287;
  input and_ln58_10_reg_2270;
  input icmp_ln59_10_reg_2274;
  input [62:0]\data_p2_reg[62]_2 ;
  input [62:0]\data_p2_reg[62]_3 ;
  input [62:0]\data_p2_reg[62]_4 ;
  input [62:0]\data_p2_reg[62]_5 ;
  input [62:0]\data_p2_reg[62]_6 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input icmp_ln59_4_reg_2172;
  input and_ln58_4_reg_2168;
  input and_ln58_11_reg_2287_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291_pp0_iter1_reg;
  input mem_reg;
  input shouldContinue_reg_2304;
  input \B_V_data_1_state_reg[1]_0 ;
  input and_ln58_9_reg_2253;
  input icmp_ln59_9_reg_2257;
  input and_ln58_3_reg_2151;
  input \ap_CS_fsm_reg[7] ;
  input icmp_ln59_3_reg_2155;
  input \ap_CS_fsm_reg[6] ;
  input and_ln58_10_reg_2270_pp0_iter1_reg;
  input icmp_ln59_10_reg_2274_pp0_iter1_reg;
  input std_R_o_stream_TVALID_int_regslice;
  input and_ln58_8_reg_2236;
  input icmp_ln59_8_reg_2240;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input \data_p2[0]_i_2 ;
  input icmp_ln59_2_reg_2138;
  input and_ln58_2_reg_2134;
  input mad_R_o_stream_TVALID_int_regslice;
  input \ap_CS_fsm_reg[5] ;
  input icmp_ln59_9_reg_2257_pp0_iter1_reg;
  input and_ln58_9_reg_2253_pp0_iter1_reg;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input and_ln58_1_reg_2117;
  input icmp_ln59_1_reg_2121;
  input icmp_ln59_8_reg_2240_pp0_iter1_reg;
  input and_ln58_8_reg_2236_pp0_iter1_reg;
  input icmp_ln59_7_reg_2223_pp0_iter1_reg;
  input and_ln58_7_reg_2219_pp0_iter1_reg;
  input \B_V_data_1_state_reg[1]_1 ;
  input std_I_o_stream_TVALID_int_regslice;
  input and_ln58_7_reg_2219;
  input icmp_ln59_7_reg_2223;
  input \B_V_data_1_state_reg[1]_2 ;
  input mad_I_o_stream_TVALID_int_regslice;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input m_axi_gmem_WREADY;
  input shouldContinue_fu_2034_p2;
  input [0:0]\current_factor_7_reg[31] ;
  input [0:0]\current_factor_5_reg[31] ;
  input [0:0]\current_factor_2_reg[31] ;
  input [0:0]\current_factor_8_reg[31] ;
  input [0:0]\current_factor_6_reg[31] ;
  input [0:0]\current_factor_9_reg[31] ;
  input [0:0]\current_factor_11_reg[31] ;
  input [0:0]\current_factor_reg[31] ;
  input [0:0]\current_factor_4_reg[31] ;
  input [0:0]\current_factor_3_reg[31] ;
  input [0:0]\current_factor_1_reg[31] ;
  input [0:0]\current_rate_10_reg[31] ;
  input ap_clk;
  input [0:0]SR;
  input [1:0]I_WDATA;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]I_WDATA;
  wire [15:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire and_ln58_10_reg_2270;
  wire and_ln58_10_reg_2270_pp0_iter1_reg;
  wire [0:0]\and_ln58_10_reg_2270_reg[0] ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_10 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  wire and_ln58_11_reg_2287;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire [0:0]\and_ln58_11_reg_2287_reg[0] ;
  wire and_ln58_1_reg_2117;
  wire and_ln58_2_reg_2134;
  wire and_ln58_3_reg_2151;
  wire and_ln58_4_reg_2168;
  wire and_ln58_5_reg_2185;
  wire \and_ln58_5_reg_2185_reg[0] ;
  wire and_ln58_6_reg_2202;
  wire and_ln58_6_reg_2202_pp0_iter1_reg;
  wire \and_ln58_6_reg_2202_reg[0] ;
  wire and_ln58_7_reg_2219;
  wire and_ln58_7_reg_2219_pp0_iter1_reg;
  wire \and_ln58_7_reg_2219_reg[0] ;
  wire and_ln58_8_reg_2236;
  wire and_ln58_8_reg_2236_pp0_iter1_reg;
  wire \and_ln58_8_reg_2236_reg[0] ;
  wire and_ln58_9_reg_2253;
  wire and_ln58_9_reg_2253_pp0_iter1_reg;
  wire and_ln58_reg_2100;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [12:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_916;
  wire ap_condition_917;
  wire ap_condition_923;
  wire ap_condition_928;
  wire ap_condition_933;
  wire ap_condition_938;
  wire ap_condition_943;
  wire ap_condition_948;
  wire ap_condition_953;
  wire ap_condition_958;
  wire ap_condition_963;
  wire ap_condition_968;
  wire ap_condition_973;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_10;
  wire ap_enable_reg_pp0_iter0_reg_11;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_rst_n;
  wire ap_start;
  wire bus_write_n_166;
  wire current_factor_100;
  wire [0:0]\current_factor_11_reg[31] ;
  wire [0:0]\current_factor_1_reg[31] ;
  wire [0:0]\current_factor_2_reg[31] ;
  wire [0:0]\current_factor_3_reg[31] ;
  wire [0:0]\current_factor_4_reg[31] ;
  wire [0:0]\current_factor_5_reg[31] ;
  wire [0:0]\current_factor_6_reg[31] ;
  wire [0:0]\current_factor_7_reg[31] ;
  wire [0:0]\current_factor_8_reg[31] ;
  wire [0:0]\current_factor_9_reg[31] ;
  wire [0:0]\current_factor_reg[31] ;
  wire [0:0]\current_rate_10_reg[31] ;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[10] ;
  wire \data_p1_reg[11] ;
  wire \data_p1_reg[12] ;
  wire \data_p1_reg[13] ;
  wire \data_p1_reg[14] ;
  wire \data_p1_reg[15] ;
  wire \data_p1_reg[16] ;
  wire \data_p1_reg[17] ;
  wire \data_p1_reg[18] ;
  wire \data_p1_reg[19] ;
  wire \data_p1_reg[1] ;
  wire \data_p1_reg[20] ;
  wire \data_p1_reg[21] ;
  wire \data_p1_reg[22] ;
  wire \data_p1_reg[23] ;
  wire \data_p1_reg[24] ;
  wire \data_p1_reg[25] ;
  wire \data_p1_reg[26] ;
  wire \data_p1_reg[27] ;
  wire \data_p1_reg[28] ;
  wire \data_p1_reg[29] ;
  wire \data_p1_reg[2] ;
  wire \data_p1_reg[30] ;
  wire \data_p1_reg[31] ;
  wire \data_p1_reg[32] ;
  wire \data_p1_reg[33] ;
  wire \data_p1_reg[34] ;
  wire \data_p1_reg[35] ;
  wire \data_p1_reg[36] ;
  wire \data_p1_reg[37] ;
  wire \data_p1_reg[38] ;
  wire \data_p1_reg[39] ;
  wire \data_p1_reg[3] ;
  wire \data_p1_reg[40] ;
  wire \data_p1_reg[41] ;
  wire \data_p1_reg[42] ;
  wire \data_p1_reg[43] ;
  wire \data_p1_reg[44] ;
  wire \data_p1_reg[45] ;
  wire \data_p1_reg[46] ;
  wire \data_p1_reg[47] ;
  wire \data_p1_reg[48] ;
  wire \data_p1_reg[49] ;
  wire \data_p1_reg[4] ;
  wire \data_p1_reg[50] ;
  wire \data_p1_reg[51] ;
  wire \data_p1_reg[52] ;
  wire \data_p1_reg[53] ;
  wire \data_p1_reg[54] ;
  wire \data_p1_reg[55] ;
  wire \data_p1_reg[56] ;
  wire \data_p1_reg[57] ;
  wire \data_p1_reg[58] ;
  wire \data_p1_reg[59] ;
  wire \data_p1_reg[5] ;
  wire \data_p1_reg[60] ;
  wire \data_p1_reg[61] ;
  wire \data_p1_reg[62] ;
  wire [62:0]\data_p1_reg[62]_0 ;
  wire \data_p1_reg[6] ;
  wire \data_p1_reg[7] ;
  wire \data_p1_reg[8] ;
  wire \data_p1_reg[9] ;
  wire \data_p2[0]_i_2 ;
  wire \data_p2_reg[0] ;
  wire [62:0]\data_p2_reg[62] ;
  wire [62:0]\data_p2_reg[62]_0 ;
  wire [62:0]\data_p2_reg[62]_1 ;
  wire [62:0]\data_p2_reg[62]_2 ;
  wire [62:0]\data_p2_reg[62]_3 ;
  wire [62:0]\data_p2_reg[62]_4 ;
  wire [62:0]\data_p2_reg[62]_5 ;
  wire [62:0]\data_p2_reg[62]_6 ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire full_n_i_4;
  wire full_n_i_4_0;
  wire full_n_i_4_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire icmp_ln59_10_fu_1790_p2;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_10_reg_2274_pp0_iter1_reg;
  wire \icmp_ln59_10_reg_2274_reg[0] ;
  wire [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  wire icmp_ln59_11_fu_1895_p2;
  wire icmp_ln59_11_reg_2291;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire \icmp_ln59_11_reg_2291_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  wire icmp_ln59_1_fu_845_p2;
  wire icmp_ln59_1_reg_2121;
  wire \icmp_ln59_1_reg_2121_reg[0] ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  wire icmp_ln59_2_fu_950_p2;
  wire icmp_ln59_2_reg_2138;
  wire \icmp_ln59_2_reg_2138_reg[0] ;
  wire \icmp_ln59_2_reg_2138_reg[0]_0 ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_2 ;
  wire icmp_ln59_3_fu_1055_p2;
  wire icmp_ln59_3_reg_2155;
  wire \icmp_ln59_3_reg_2155_reg[0] ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  wire icmp_ln59_4_fu_1160_p2;
  wire icmp_ln59_4_reg_2172;
  wire \icmp_ln59_4_reg_2172_reg[0] ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  wire icmp_ln59_5_fu_1265_p2;
  wire icmp_ln59_5_reg_2189;
  wire \icmp_ln59_5_reg_2189_reg[0] ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  wire icmp_ln59_6_fu_1370_p2;
  wire icmp_ln59_6_reg_2206;
  wire icmp_ln59_6_reg_2206_pp0_iter1_reg;
  wire \icmp_ln59_6_reg_2206_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  wire icmp_ln59_7_fu_1475_p2;
  wire icmp_ln59_7_reg_2223;
  wire icmp_ln59_7_reg_2223_pp0_iter1_reg;
  wire \icmp_ln59_7_reg_2223_reg[0] ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  wire icmp_ln59_8_fu_1580_p2;
  wire icmp_ln59_8_reg_2240;
  wire icmp_ln59_8_reg_2240_pp0_iter1_reg;
  wire \icmp_ln59_8_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  wire icmp_ln59_9_fu_1685_p2;
  wire icmp_ln59_9_reg_2257;
  wire icmp_ln59_9_reg_2257_pp0_iter1_reg;
  wire \icmp_ln59_9_reg_2257_reg[0] ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  wire icmp_ln59_fu_740_p2;
  wire icmp_ln59_reg_2104;
  wire \icmp_ln59_reg_2104_reg[0] ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg;
  wire mem_reg_i_94;
  wire p_50_in;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[0]_3 ;
  wire \q_tmp_reg[0]_4 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire [15:0]\q_tmp_reg[15]_2 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire s_ready_t_reg;
  wire sel;
  wire shouldContinue_fu_2034_p2;
  wire shouldContinue_reg_2304;
  wire \shouldContinue_reg_2304_reg[0] ;
  wire \shouldContinue_reg_2304_reg[0]_0 ;
  wire std_I_o_stream_TVALID_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;
  wire [0:0]throttl_cnt_reg;
  wire \tmp_11_reg_2313_reg[12] ;
  wire \tmp_11_reg_2313_reg[6] ;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_3;

  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_read bus_read
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1]_0 ),
        .\B_V_data_1_state_reg[1]_1 (\B_V_data_1_state_reg[1]_1 ),
        .\B_V_data_1_state_reg[1]_2 (\B_V_data_1_state_reg[1]_2 ),
        .CO(CO),
        .D(D),
        .E(E),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .and_ln58_10_reg_2270_pp0_iter1_reg(and_ln58_10_reg_2270_pp0_iter1_reg),
        .\and_ln58_10_reg_2270_reg[0] (\and_ln58_10_reg_2270_reg[0] ),
        .\and_ln58_10_reg_2270_reg[0]_0 (\and_ln58_10_reg_2270_reg[0]_0 ),
        .\and_ln58_10_reg_2270_reg[0]_1 (\and_ln58_10_reg_2270_reg[0]_1 ),
        .\and_ln58_10_reg_2270_reg[0]_10 (\and_ln58_10_reg_2270_reg[0]_10 ),
        .\and_ln58_10_reg_2270_reg[0]_2 (\and_ln58_10_reg_2270_reg[0]_2 ),
        .\and_ln58_10_reg_2270_reg[0]_3 (\and_ln58_10_reg_2270_reg[0]_3 ),
        .\and_ln58_10_reg_2270_reg[0]_4 (\and_ln58_10_reg_2270_reg[0]_4 ),
        .\and_ln58_10_reg_2270_reg[0]_5 (\and_ln58_10_reg_2270_reg[0]_5 ),
        .\and_ln58_10_reg_2270_reg[0]_6 (\and_ln58_10_reg_2270_reg[0]_6 ),
        .\and_ln58_10_reg_2270_reg[0]_7 (\and_ln58_10_reg_2270_reg[0]_7 ),
        .\and_ln58_10_reg_2270_reg[0]_8 (\and_ln58_10_reg_2270_reg[0]_8 ),
        .\and_ln58_10_reg_2270_reg[0]_9 (\and_ln58_10_reg_2270_reg[0]_9 ),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_11_reg_2287_pp0_iter1_reg(and_ln58_11_reg_2287_pp0_iter1_reg),
        .\and_ln58_11_reg_2287_reg[0] (\and_ln58_11_reg_2287_reg[0] ),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .\and_ln58_5_reg_2185_reg[0] (\and_ln58_5_reg_2185_reg[0] ),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .and_ln58_6_reg_2202_pp0_iter1_reg(and_ln58_6_reg_2202_pp0_iter1_reg),
        .\and_ln58_6_reg_2202_reg[0] (\and_ln58_6_reg_2202_reg[0] ),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .and_ln58_7_reg_2219_pp0_iter1_reg(and_ln58_7_reg_2219_pp0_iter1_reg),
        .\and_ln58_7_reg_2219_reg[0] (\and_ln58_7_reg_2219_reg[0] ),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .and_ln58_8_reg_2236_pp0_iter1_reg(and_ln58_8_reg_2236_pp0_iter1_reg),
        .\and_ln58_8_reg_2236_reg[0] (\and_ln58_8_reg_2236_reg[0] ),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .and_ln58_9_reg_2253_pp0_iter1_reg(and_ln58_9_reg_2253_pp0_iter1_reg),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_condition_916(ap_condition_916),
        .ap_condition_917(ap_condition_917),
        .ap_condition_923(ap_condition_923),
        .ap_condition_928(ap_condition_928),
        .ap_condition_933(ap_condition_933),
        .ap_condition_938(ap_condition_938),
        .ap_condition_943(ap_condition_943),
        .ap_condition_948(ap_condition_948),
        .ap_condition_953(ap_condition_953),
        .ap_condition_958(ap_condition_958),
        .ap_condition_963(ap_condition_963),
        .ap_condition_968(ap_condition_968),
        .ap_condition_973(ap_condition_973),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_1(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter0_reg_10(ap_enable_reg_pp0_iter0_reg_10),
        .ap_enable_reg_pp0_iter0_reg_11(ap_enable_reg_pp0_iter0_reg_11),
        .ap_enable_reg_pp0_iter0_reg_2(ap_enable_reg_pp0_iter0_reg_2),
        .ap_enable_reg_pp0_iter0_reg_3(ap_enable_reg_pp0_iter0_reg_3),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_4),
        .ap_enable_reg_pp0_iter0_reg_5(ap_enable_reg_pp0_iter0_reg_5),
        .ap_enable_reg_pp0_iter0_reg_6(ap_enable_reg_pp0_iter0_reg_6),
        .ap_enable_reg_pp0_iter0_reg_7(ap_enable_reg_pp0_iter0_reg_7),
        .ap_enable_reg_pp0_iter0_reg_8(ap_enable_reg_pp0_iter0_reg_8),
        .ap_enable_reg_pp0_iter0_reg_9(ap_enable_reg_pp0_iter0_reg_9),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_166),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_2),
        .current_factor_100(current_factor_100),
        .\current_factor_11_reg[31] (\current_factor_11_reg[31] ),
        .\current_factor_1_reg[31] (\current_factor_1_reg[31] ),
        .\current_factor_2_reg[31] (\current_factor_2_reg[31] ),
        .\current_factor_3_reg[31] (\current_factor_3_reg[31] ),
        .\current_factor_4_reg[31] (\current_factor_4_reg[31] ),
        .\current_factor_5_reg[31] (\current_factor_5_reg[31] ),
        .\current_factor_6_reg[31] (\current_factor_6_reg[31] ),
        .\current_factor_7_reg[31] (\current_factor_7_reg[31] ),
        .\current_factor_8_reg[31] (\current_factor_8_reg[31] ),
        .\current_factor_9_reg[31] (\current_factor_9_reg[31] ),
        .\current_factor_reg[31] (\current_factor_reg[31] ),
        .\current_rate_10_reg[31] (\current_rate_10_reg[31] ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p1_reg[10] (\data_p1_reg[10] ),
        .\data_p1_reg[11] (\data_p1_reg[11] ),
        .\data_p1_reg[12] (\data_p1_reg[12] ),
        .\data_p1_reg[13] (\data_p1_reg[13] ),
        .\data_p1_reg[14] (\data_p1_reg[14] ),
        .\data_p1_reg[15] (\data_p1_reg[15] ),
        .\data_p1_reg[16] (\data_p1_reg[16] ),
        .\data_p1_reg[17] (\data_p1_reg[17] ),
        .\data_p1_reg[18] (\data_p1_reg[18] ),
        .\data_p1_reg[19] (\data_p1_reg[19] ),
        .\data_p1_reg[1] (\data_p1_reg[1] ),
        .\data_p1_reg[20] (\data_p1_reg[20] ),
        .\data_p1_reg[21] (\data_p1_reg[21] ),
        .\data_p1_reg[22] (\data_p1_reg[22] ),
        .\data_p1_reg[23] (\data_p1_reg[23] ),
        .\data_p1_reg[24] (\data_p1_reg[24] ),
        .\data_p1_reg[25] (\data_p1_reg[25] ),
        .\data_p1_reg[26] (\data_p1_reg[26] ),
        .\data_p1_reg[27] (\data_p1_reg[27] ),
        .\data_p1_reg[28] (\data_p1_reg[28] ),
        .\data_p1_reg[29] (\data_p1_reg[29] ),
        .\data_p1_reg[2] (\data_p1_reg[2] ),
        .\data_p1_reg[30] (\data_p1_reg[30] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p1_reg[32] (\data_p1_reg[32] ),
        .\data_p1_reg[33] (\data_p1_reg[33] ),
        .\data_p1_reg[34] (\data_p1_reg[34] ),
        .\data_p1_reg[35] (\data_p1_reg[35] ),
        .\data_p1_reg[36] (\data_p1_reg[36] ),
        .\data_p1_reg[37] (\data_p1_reg[37] ),
        .\data_p1_reg[38] (\data_p1_reg[38] ),
        .\data_p1_reg[39] (\data_p1_reg[39] ),
        .\data_p1_reg[3] (\data_p1_reg[3] ),
        .\data_p1_reg[40] (\data_p1_reg[40] ),
        .\data_p1_reg[41] (\data_p1_reg[41] ),
        .\data_p1_reg[42] (\data_p1_reg[42] ),
        .\data_p1_reg[43] (\data_p1_reg[43] ),
        .\data_p1_reg[44] (\data_p1_reg[44] ),
        .\data_p1_reg[45] (\data_p1_reg[45] ),
        .\data_p1_reg[46] (\data_p1_reg[46] ),
        .\data_p1_reg[47] (\data_p1_reg[47] ),
        .\data_p1_reg[48] (\data_p1_reg[48] ),
        .\data_p1_reg[49] (\data_p1_reg[49] ),
        .\data_p1_reg[4] (\data_p1_reg[4] ),
        .\data_p1_reg[50] (\data_p1_reg[50] ),
        .\data_p1_reg[51] (\data_p1_reg[51] ),
        .\data_p1_reg[52] (\data_p1_reg[52] ),
        .\data_p1_reg[53] (\data_p1_reg[53] ),
        .\data_p1_reg[54] (\data_p1_reg[54] ),
        .\data_p1_reg[55] (\data_p1_reg[55] ),
        .\data_p1_reg[56] (\data_p1_reg[56] ),
        .\data_p1_reg[57] (\data_p1_reg[57] ),
        .\data_p1_reg[58] (\data_p1_reg[58] ),
        .\data_p1_reg[59] (\data_p1_reg[59] ),
        .\data_p1_reg[5] (\data_p1_reg[5] ),
        .\data_p1_reg[60] (\data_p1_reg[60] ),
        .\data_p1_reg[61] (\data_p1_reg[61] ),
        .\data_p1_reg[62] (\data_p1_reg[62] ),
        .\data_p1_reg[62]_0 (\data_p1_reg[62]_0 ),
        .\data_p1_reg[6] (\data_p1_reg[6] ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p1_reg[8] (\data_p1_reg[8] ),
        .\data_p1_reg[9] (\data_p1_reg[9] ),
        .\data_p2[0]_i_2 (\data_p2[0]_i_2 ),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\data_p2_reg[62] (\data_p2_reg[62] ),
        .\data_p2_reg[62]_0 (\data_p2_reg[62]_0 ),
        .\data_p2_reg[62]_1 (\data_p2_reg[62]_1 ),
        .\data_p2_reg[62]_2 (\data_p2_reg[62]_2 ),
        .\data_p2_reg[62]_3 (\data_p2_reg[62]_3 ),
        .\data_p2_reg[62]_4 (\data_p2_reg[62]_4 ),
        .\data_p2_reg[62]_5 (\data_p2_reg[62]_5 ),
        .\data_p2_reg[62]_6 (\data_p2_reg[62]_6 ),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .empty_n_reg_1(empty_n_reg_1),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .full_n_i_4(full_n_i_4),
        .full_n_i_4_0(full_n_i_4_0),
        .full_n_i_4_1(full_n_i_4_1),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_1),
        .icmp_ln59_10_fu_1790_p2(icmp_ln59_10_fu_1790_p2),
        .icmp_ln59_10_reg_2274(icmp_ln59_10_reg_2274),
        .icmp_ln59_10_reg_2274_pp0_iter1_reg(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .\icmp_ln59_10_reg_2274_reg[0] (\icmp_ln59_10_reg_2274_reg[0] ),
        .\icmp_ln59_10_reg_2274_reg[0]_0 (\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .icmp_ln59_11_fu_1895_p2(icmp_ln59_11_fu_1895_p2),
        .icmp_ln59_11_reg_2291(icmp_ln59_11_reg_2291),
        .icmp_ln59_11_reg_2291_pp0_iter1_reg(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .\icmp_ln59_11_reg_2291_reg[0] (\icmp_ln59_11_reg_2291_reg[0] ),
        .\icmp_ln59_11_reg_2291_reg[0]_0 (\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .\icmp_ln59_11_reg_2291_reg[0]_1 (\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .icmp_ln59_1_fu_845_p2(icmp_ln59_1_fu_845_p2),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .\icmp_ln59_1_reg_2121_reg[0] (\icmp_ln59_1_reg_2121_reg[0] ),
        .\icmp_ln59_1_reg_2121_reg[0]_0 (\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .\icmp_ln59_1_reg_2121_reg[0]_1 (\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .icmp_ln59_2_fu_950_p2(icmp_ln59_2_fu_950_p2),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .\icmp_ln59_2_reg_2138_reg[0] (\icmp_ln59_2_reg_2138_reg[0] ),
        .\icmp_ln59_2_reg_2138_reg[0]_0 (\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .\icmp_ln59_2_reg_2138_reg[0]_1 (\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .\icmp_ln59_2_reg_2138_reg[0]_2 (\icmp_ln59_2_reg_2138_reg[0]_2 ),
        .icmp_ln59_3_fu_1055_p2(icmp_ln59_3_fu_1055_p2),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .\icmp_ln59_3_reg_2155_reg[0] (\icmp_ln59_3_reg_2155_reg[0] ),
        .\icmp_ln59_3_reg_2155_reg[0]_0 (\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .\icmp_ln59_3_reg_2155_reg[0]_1 (\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .icmp_ln59_4_fu_1160_p2(icmp_ln59_4_fu_1160_p2),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .\icmp_ln59_4_reg_2172_reg[0] (\icmp_ln59_4_reg_2172_reg[0] ),
        .\icmp_ln59_4_reg_2172_reg[0]_0 (\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .\icmp_ln59_4_reg_2172_reg[0]_1 (\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .icmp_ln59_5_fu_1265_p2(icmp_ln59_5_fu_1265_p2),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .\icmp_ln59_5_reg_2189_reg[0] (\icmp_ln59_5_reg_2189_reg[0] ),
        .\icmp_ln59_5_reg_2189_reg[0]_0 (\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .\icmp_ln59_5_reg_2189_reg[0]_1 (\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .icmp_ln59_6_fu_1370_p2(icmp_ln59_6_fu_1370_p2),
        .icmp_ln59_6_reg_2206(icmp_ln59_6_reg_2206),
        .icmp_ln59_6_reg_2206_pp0_iter1_reg(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .\icmp_ln59_6_reg_2206_reg[0] (\icmp_ln59_6_reg_2206_reg[0] ),
        .\icmp_ln59_6_reg_2206_reg[0]_0 (\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .\icmp_ln59_6_reg_2206_reg[0]_1 (\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .icmp_ln59_7_fu_1475_p2(icmp_ln59_7_fu_1475_p2),
        .icmp_ln59_7_reg_2223(icmp_ln59_7_reg_2223),
        .icmp_ln59_7_reg_2223_pp0_iter1_reg(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .\icmp_ln59_7_reg_2223_reg[0] (\icmp_ln59_7_reg_2223_reg[0] ),
        .\icmp_ln59_7_reg_2223_reg[0]_0 (\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .\icmp_ln59_7_reg_2223_reg[0]_1 (\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .icmp_ln59_8_fu_1580_p2(icmp_ln59_8_fu_1580_p2),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .icmp_ln59_8_reg_2240_pp0_iter1_reg(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .\icmp_ln59_8_reg_2240_reg[0] (\icmp_ln59_8_reg_2240_reg[0] ),
        .\icmp_ln59_8_reg_2240_reg[0]_0 (\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .\icmp_ln59_8_reg_2240_reg[0]_1 (\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .icmp_ln59_9_fu_1685_p2(icmp_ln59_9_fu_1685_p2),
        .icmp_ln59_9_reg_2257(icmp_ln59_9_reg_2257),
        .icmp_ln59_9_reg_2257_pp0_iter1_reg(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .\icmp_ln59_9_reg_2257_reg[0] (\icmp_ln59_9_reg_2257_reg[0] ),
        .\icmp_ln59_9_reg_2257_reg[0]_0 (\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .\icmp_ln59_9_reg_2257_reg[0]_1 (\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .icmp_ln59_fu_740_p2(icmp_ln59_fu_740_p2),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .\icmp_ln59_reg_2104_reg[0] (\icmp_ln59_reg_2104_reg[0] ),
        .\icmp_ln59_reg_2104_reg[0]_0 (\icmp_ln59_reg_2104_reg[0]_0 ),
        .\icmp_ln59_reg_2104_reg[0]_1 (\icmp_ln59_reg_2104_reg[0]_1 ),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .m_axi_gmem_WVALID_0(wreq_throttle_n_1),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg(mem_reg),
        .mem_reg_i_94(mem_reg_i_94),
        .p_50_in(p_50_in),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0]_0 ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_1 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[0]_3 (\q_tmp_reg[0]_3 ),
        .\q_tmp_reg[0]_4 (\q_tmp_reg[0]_4 ),
        .\q_tmp_reg[10] (\q_tmp_reg[10] ),
        .\q_tmp_reg[10]_0 (\q_tmp_reg[10]_0 ),
        .\q_tmp_reg[10]_1 (\q_tmp_reg[10]_1 ),
        .\q_tmp_reg[11] (\q_tmp_reg[11] ),
        .\q_tmp_reg[11]_0 (\q_tmp_reg[11]_0 ),
        .\q_tmp_reg[11]_1 (\q_tmp_reg[11]_1 ),
        .\q_tmp_reg[13] (\q_tmp_reg[13] ),
        .\q_tmp_reg[13]_0 (\q_tmp_reg[13]_0 ),
        .\q_tmp_reg[13]_1 (\q_tmp_reg[13]_1 ),
        .\q_tmp_reg[14] (\q_tmp_reg[14] ),
        .\q_tmp_reg[14]_0 (\q_tmp_reg[14]_0 ),
        .\q_tmp_reg[14]_1 (\q_tmp_reg[14]_1 ),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15]_0 ),
        .\q_tmp_reg[15]_1 (\q_tmp_reg[15]_1 ),
        .\q_tmp_reg[15]_2 (\q_tmp_reg[15]_2 ),
        .\q_tmp_reg[1] (\q_tmp_reg[1] ),
        .\q_tmp_reg[1]_0 (\q_tmp_reg[1]_0 ),
        .\q_tmp_reg[1]_1 (\q_tmp_reg[1]_1 ),
        .\q_tmp_reg[2] (\q_tmp_reg[2] ),
        .\q_tmp_reg[2]_0 (\q_tmp_reg[2]_0 ),
        .\q_tmp_reg[2]_1 (\q_tmp_reg[2]_1 ),
        .\q_tmp_reg[3] (\q_tmp_reg[3] ),
        .\q_tmp_reg[3]_0 (\q_tmp_reg[3]_0 ),
        .\q_tmp_reg[3]_1 (\q_tmp_reg[3]_1 ),
        .\q_tmp_reg[4] (\q_tmp_reg[4] ),
        .\q_tmp_reg[4]_0 (\q_tmp_reg[4]_0 ),
        .\q_tmp_reg[4]_1 (\q_tmp_reg[4]_1 ),
        .\q_tmp_reg[5] (\q_tmp_reg[5] ),
        .\q_tmp_reg[5]_0 (\q_tmp_reg[5]_0 ),
        .\q_tmp_reg[5]_1 (\q_tmp_reg[5]_1 ),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\q_tmp_reg[7]_0 (\q_tmp_reg[7]_0 ),
        .\q_tmp_reg[7]_1 (\q_tmp_reg[7]_1 ),
        .\q_tmp_reg[8] (\q_tmp_reg[8] ),
        .\q_tmp_reg[8]_0 (\q_tmp_reg[8]_0 ),
        .\q_tmp_reg[8]_1 (\q_tmp_reg[8]_1 ),
        .\q_tmp_reg[9] (\q_tmp_reg[9] ),
        .\q_tmp_reg[9]_0 (\q_tmp_reg[9]_0 ),
        .\q_tmp_reg[9]_1 (\q_tmp_reg[9]_1 ),
        .raw_data_im_1_o_stream_TVALID_int_regslice(raw_data_im_1_o_stream_TVALID_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .s_ready_t_reg(s_ready_t_reg),
        .sel(sel),
        .shouldContinue_fu_2034_p2(shouldContinue_fu_2034_p2),
        .shouldContinue_reg_2304(shouldContinue_reg_2304),
        .\shouldContinue_reg_2304_reg[0] (\shouldContinue_reg_2304_reg[0] ),
        .\shouldContinue_reg_2304_reg[0]_0 (\shouldContinue_reg_2304_reg[0]_0 ),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice),
        .\throttl_cnt_reg[8] (wreq_throttle_n_3),
        .\throttl_cnt_reg[8]_0 (throttl_cnt_reg),
        .\tmp_11_reg_2313_reg[12] (\tmp_11_reg_2313_reg[12] ),
        .\tmp_11_reg_2313_reg[6] (\tmp_11_reg_2313_reg[6] ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .E(bus_write_n_166),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_2),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\throttl_cnt_reg[0]_0 (wreq_throttle_n_1),
        .\throttl_cnt_reg[4]_0 (AWLEN),
        .\throttl_cnt_reg[6]_0 (wreq_throttle_n_3));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_buffer" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer
   (full_n_reg_0,
    data_valid,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter0_reg,
    \and_ln58_7_reg_2219_reg[0] ,
    \and_ln58_5_reg_2185_reg[0] ,
    \gmem_addr_10_reg_2278_reg[62] ,
    \gmem_addr_11_reg_2295_reg[0] ,
    full_n_reg_1,
    \gmem_addr_11_reg_2295_reg[1] ,
    \gmem_addr_10_reg_2278_reg[2] ,
    \gmem_addr_10_reg_2278_reg[3] ,
    \gmem_addr_10_reg_2278_reg[4] ,
    \gmem_addr_11_reg_2295_reg[5] ,
    \gmem_addr_10_reg_2278_reg[6] ,
    \gmem_addr_11_reg_2295_reg[7] ,
    \gmem_addr_10_reg_2278_reg[8] ,
    \gmem_addr_10_reg_2278_reg[9] ,
    \gmem_addr_10_reg_2278_reg[10] ,
    \gmem_addr_10_reg_2278_reg[11] ,
    \gmem_addr_10_reg_2278_reg[12] ,
    \gmem_addr_10_reg_2278_reg[13] ,
    \gmem_addr_10_reg_2278_reg[14] ,
    \gmem_addr_11_reg_2295_reg[15] ,
    \gmem_addr_11_reg_2295_reg[16] ,
    \gmem_addr_10_reg_2278_reg[17] ,
    \gmem_addr_10_reg_2278_reg[18] ,
    \gmem_addr_10_reg_2278_reg[19] ,
    \gmem_addr_10_reg_2278_reg[20] ,
    \gmem_addr_11_reg_2295_reg[21] ,
    \gmem_addr_10_reg_2278_reg[22] ,
    \gmem_addr_10_reg_2278_reg[24] ,
    \gmem_addr_10_reg_2278_reg[25] ,
    \gmem_addr_10_reg_2278_reg[26] ,
    \gmem_addr_10_reg_2278_reg[27] ,
    \gmem_addr_10_reg_2278_reg[28] ,
    \gmem_addr_10_reg_2278_reg[29] ,
    \gmem_addr_10_reg_2278_reg[30] ,
    \gmem_addr_10_reg_2278_reg[31] ,
    \gmem_addr_11_reg_2295_reg[32] ,
    \gmem_addr_10_reg_2278_reg[33] ,
    \gmem_addr_10_reg_2278_reg[34] ,
    \gmem_addr_10_reg_2278_reg[35] ,
    \gmem_addr_10_reg_2278_reg[36] ,
    \gmem_addr_10_reg_2278_reg[37] ,
    \gmem_addr_11_reg_2295_reg[38] ,
    \gmem_addr_10_reg_2278_reg[39] ,
    \gmem_addr_10_reg_2278_reg[40] ,
    \gmem_addr_11_reg_2295_reg[41] ,
    \gmem_addr_11_reg_2295_reg[42] ,
    \gmem_addr_11_reg_2295_reg[43] ,
    \gmem_addr_10_reg_2278_reg[44] ,
    \gmem_addr_10_reg_2278_reg[45] ,
    \gmem_addr_10_reg_2278_reg[46] ,
    \gmem_addr_11_reg_2295_reg[47] ,
    \gmem_addr_11_reg_2295_reg[48] ,
    \gmem_addr_11_reg_2295_reg[49] ,
    \gmem_addr_10_reg_2278_reg[50] ,
    \gmem_addr_11_reg_2295_reg[51] ,
    \gmem_addr_10_reg_2278_reg[52] ,
    \gmem_addr_10_reg_2278_reg[53] ,
    \gmem_addr_10_reg_2278_reg[54] ,
    \gmem_addr_11_reg_2295_reg[56] ,
    \gmem_addr_11_reg_2295_reg[57] ,
    \gmem_addr_10_reg_2278_reg[58] ,
    \gmem_addr_10_reg_2278_reg[59] ,
    \gmem_addr_11_reg_2295_reg[60] ,
    \gmem_addr_10_reg_2278_reg[61] ,
    \gmem_addr_10_reg_2278_reg[62]_0 ,
    gmem_AWVALID,
    \ap_CS_fsm_reg[8] ,
    \and_ln58_6_reg_2202_reg[0] ,
    full_n_reg_2,
    E,
    p_50_in,
    \and_ln58_10_reg_2270_reg[0] ,
    ap_condition_916,
    \and_ln58_10_reg_2270_reg[0]_0 ,
    \and_ln58_10_reg_2270_reg[0]_1 ,
    \and_ln58_10_reg_2270_reg[0]_2 ,
    \and_ln58_10_reg_2270_reg[0]_3 ,
    \and_ln58_10_reg_2270_reg[0]_4 ,
    \and_ln58_10_reg_2270_reg[0]_5 ,
    \and_ln58_10_reg_2270_reg[0]_6 ,
    \and_ln58_10_reg_2270_reg[0]_7 ,
    \and_ln58_10_reg_2270_reg[0]_8 ,
    \and_ln58_10_reg_2270_reg[0]_9 ,
    ap_enable_reg_pp0_iter0_reg_0,
    \and_ln58_reg_2100_reg[0] ,
    \and_ln58_10_reg_2270_reg[0]_10 ,
    \and_ln58_5_reg_2185_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_1,
    \ap_CS_fsm_reg[7] ,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter0_reg_2,
    \ap_CS_fsm_reg[5] ,
    \and_ln58_3_reg_2151_reg[0] ,
    \and_ln58_8_reg_2236_reg[0] ,
    full_n_reg_3,
    \and_ln58_2_reg_2134_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \and_ln58_8_reg_2236_reg[0]_0 ,
    \ap_CS_fsm_reg[9] ,
    full_n_reg_4,
    \icmp_ln59_11_reg_2291_reg[0] ,
    \icmp_ln59_reg_2104_reg[0] ,
    \icmp_ln59_6_reg_2206_reg[0] ,
    \icmp_ln59_5_reg_2189_reg[0] ,
    \icmp_ln59_4_reg_2172_reg[0] ,
    \icmp_ln59_9_reg_2257_reg[0] ,
    \icmp_ln59_7_reg_2223_reg[0] ,
    \icmp_ln59_1_reg_2121_reg[0] ,
    \icmp_ln59_2_reg_2138_reg[0] ,
    \icmp_ln59_8_reg_2240_reg[0] ,
    \icmp_ln59_3_reg_2155_reg[0] ,
    \icmp_ln59_10_reg_2274_reg[0] ,
    \icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] ,
    \bus_wide_gen.strb_buf_reg[1] ,
    dout_valid_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg ,
    Q,
    \bus_wide_gen.strb_buf_reg[0] ,
    sel,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    ap_enable_reg_pp0_iter0_reg_10,
    ap_enable_reg_pp0_iter0_reg_11,
    ap_enable_reg_pp0_iter0_reg_12,
    current_factor_100,
    ap_condition_973,
    ap_condition_968,
    ap_condition_933,
    ap_condition_958,
    ap_condition_928,
    ap_condition_923,
    ap_condition_953,
    ap_condition_963,
    ap_condition_938,
    ap_condition_943,
    ap_condition_948,
    ap_condition_917,
    dout_valid_reg_1,
    \data_p2_reg[55] ,
    dout_valid_reg_2,
    ap_clk,
    D,
    WEA,
    SR,
    \ap_CS_fsm_reg[7]_0 ,
    \mOutPtr_reg[8]_0 ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    \data_p2_reg[0]_2 ,
    \data_p2_reg[1] ,
    \data_p2_reg[1]_0 ,
    \data_p2_reg[1]_1 ,
    \data_p2_reg[2] ,
    \data_p2_reg[2]_0 ,
    \data_p2_reg[2]_1 ,
    \data_p2_reg[3] ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[3]_1 ,
    \data_p2_reg[4] ,
    \data_p2_reg[4]_0 ,
    \data_p2_reg[4]_1 ,
    \data_p2_reg[5] ,
    \data_p2_reg[5]_0 ,
    \data_p2_reg[5]_1 ,
    \data_p2_reg[6] ,
    \data_p2_reg[6]_0 ,
    \data_p2_reg[6]_1 ,
    \data_p2_reg[7] ,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[7]_1 ,
    \data_p2_reg[8] ,
    \data_p2_reg[8]_0 ,
    \data_p2_reg[8]_1 ,
    \data_p2_reg[9] ,
    \data_p2_reg[9]_0 ,
    \data_p2_reg[9]_1 ,
    \data_p2_reg[10] ,
    \data_p2_reg[10]_0 ,
    \data_p2_reg[10]_1 ,
    \data_p2_reg[11] ,
    \data_p2_reg[11]_0 ,
    \data_p2_reg[11]_1 ,
    \data_p2_reg[12] ,
    \data_p2_reg[12]_0 ,
    \data_p2_reg[12]_1 ,
    \data_p2_reg[13] ,
    \data_p2_reg[13]_0 ,
    \data_p2_reg[13]_1 ,
    \data_p2_reg[14] ,
    \data_p2_reg[14]_0 ,
    \data_p2_reg[14]_1 ,
    \data_p2_reg[15] ,
    \data_p2_reg[15]_0 ,
    \data_p2_reg[15]_1 ,
    \data_p2_reg[16] ,
    \data_p2_reg[16]_0 ,
    \data_p2_reg[16]_1 ,
    \data_p2_reg[17] ,
    \data_p2_reg[17]_0 ,
    \data_p2_reg[17]_1 ,
    \data_p2_reg[18] ,
    \data_p2_reg[18]_0 ,
    \data_p2_reg[18]_1 ,
    \data_p2_reg[19] ,
    \data_p2_reg[19]_0 ,
    \data_p2_reg[19]_1 ,
    \data_p2_reg[20] ,
    \data_p2_reg[20]_0 ,
    \data_p2_reg[20]_1 ,
    \data_p2_reg[21] ,
    \data_p2_reg[21]_0 ,
    \data_p2_reg[21]_1 ,
    \data_p2_reg[22] ,
    \data_p2_reg[22]_0 ,
    \data_p2_reg[22]_1 ,
    \data_p1_reg[23] ,
    \data_p2_reg[23] ,
    \data_p2_reg[23]_0 ,
    \data_p2_reg[24] ,
    \data_p2_reg[24]_0 ,
    \data_p2_reg[24]_1 ,
    \data_p2_reg[25] ,
    \data_p2_reg[25]_0 ,
    \data_p2_reg[25]_1 ,
    \data_p2_reg[26] ,
    \data_p2_reg[26]_0 ,
    \data_p2_reg[26]_1 ,
    \data_p2_reg[27] ,
    \data_p2_reg[27]_0 ,
    \data_p2_reg[27]_1 ,
    \data_p2_reg[28] ,
    \data_p2_reg[28]_0 ,
    \data_p2_reg[28]_1 ,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[30] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[31] ,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 ,
    \data_p2_reg[32] ,
    \data_p2_reg[32]_0 ,
    \data_p2_reg[32]_1 ,
    \data_p2_reg[33] ,
    \data_p2_reg[33]_0 ,
    \data_p2_reg[33]_1 ,
    \data_p2_reg[34] ,
    \data_p2_reg[34]_0 ,
    \data_p2_reg[34]_1 ,
    \data_p2_reg[35] ,
    \data_p2_reg[35]_0 ,
    \data_p2_reg[35]_1 ,
    \data_p2_reg[36] ,
    \data_p2_reg[36]_0 ,
    \data_p2_reg[36]_1 ,
    \data_p2_reg[37] ,
    \data_p2_reg[37]_0 ,
    \data_p2_reg[37]_1 ,
    \data_p2_reg[38] ,
    \data_p2_reg[38]_0 ,
    \data_p2_reg[38]_1 ,
    \data_p2_reg[39] ,
    \data_p2_reg[39]_0 ,
    \data_p2_reg[39]_1 ,
    \data_p2_reg[40] ,
    \data_p2_reg[40]_0 ,
    \data_p2_reg[40]_1 ,
    \data_p2_reg[41] ,
    \data_p2_reg[41]_0 ,
    \data_p2_reg[41]_1 ,
    \data_p2_reg[42] ,
    \data_p2_reg[42]_0 ,
    \data_p2_reg[42]_1 ,
    \data_p2_reg[43] ,
    \data_p2_reg[43]_0 ,
    \data_p2_reg[43]_1 ,
    \data_p2_reg[44] ,
    \data_p2_reg[44]_0 ,
    \data_p2_reg[44]_1 ,
    \data_p2_reg[45] ,
    \data_p2_reg[45]_0 ,
    \data_p2_reg[45]_1 ,
    \data_p2_reg[46] ,
    \data_p2_reg[46]_0 ,
    \data_p2_reg[46]_1 ,
    \data_p2_reg[47] ,
    \data_p2_reg[47]_0 ,
    \data_p2_reg[47]_1 ,
    \data_p2_reg[48] ,
    \data_p2_reg[48]_0 ,
    \data_p2_reg[48]_1 ,
    \data_p2_reg[49] ,
    \data_p2_reg[49]_0 ,
    \data_p2_reg[49]_1 ,
    \data_p2_reg[50] ,
    \data_p2_reg[50]_0 ,
    \data_p2_reg[50]_1 ,
    \data_p2_reg[51] ,
    \data_p2_reg[51]_0 ,
    \data_p2_reg[51]_1 ,
    \data_p2_reg[52] ,
    \data_p2_reg[52]_0 ,
    \data_p2_reg[52]_1 ,
    \data_p2_reg[53] ,
    \data_p2_reg[53]_0 ,
    \data_p2_reg[53]_1 ,
    \data_p2_reg[54] ,
    \data_p2_reg[54]_0 ,
    \data_p2_reg[54]_1 ,
    \data_p1_reg[55] ,
    \data_p2_reg[55]_0 ,
    \data_p2_reg[55]_1 ,
    \data_p2_reg[56] ,
    \data_p2_reg[56]_0 ,
    \data_p2_reg[56]_1 ,
    \data_p2_reg[57] ,
    \data_p2_reg[57]_0 ,
    \data_p2_reg[57]_1 ,
    \data_p2_reg[58] ,
    \data_p2_reg[58]_0 ,
    \data_p2_reg[58]_1 ,
    \data_p2_reg[59] ,
    \data_p2_reg[59]_0 ,
    \data_p2_reg[59]_1 ,
    \data_p2_reg[60] ,
    \data_p2_reg[60]_0 ,
    \data_p2_reg[60]_1 ,
    \data_p2_reg[61] ,
    \data_p2_reg[61]_0 ,
    \data_p2_reg[61]_1 ,
    \data_p2_reg[62] ,
    \data_p2_reg[62]_0 ,
    \data_p2_reg[62]_1 ,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_ready_t_reg_1,
    \data_p2[0]_i_2_0 ,
    ap_enable_reg_pp0_iter0,
    \B_V_data_1_state_reg[1] ,
    and_ln58_5_reg_2185,
    icmp_ln59_5_reg_2189,
    and_ln58_6_reg_2202,
    icmp_ln59_6_reg_2206,
    \ap_CS_fsm_reg[1]_0 ,
    mem_reg_i_94_0,
    \ap_CS_fsm_reg[1]_1 ,
    \current_rate_10_reg[0] ,
    CO,
    \icmp_ln59_10_reg_2274_reg[0]_0 ,
    icmp_ln59_10_fu_1790_p2,
    \icmp_ln59_reg_2104_reg[0]_0 ,
    \icmp_ln59_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_740_p2,
    \icmp_ln59_6_reg_2206_reg[0]_0 ,
    \icmp_ln59_6_reg_2206_reg[0]_1 ,
    icmp_ln59_6_fu_1370_p2,
    \icmp_ln59_5_reg_2189_reg[0]_0 ,
    \icmp_ln59_5_reg_2189_reg[0]_1 ,
    icmp_ln59_5_fu_1265_p2,
    \icmp_ln59_4_reg_2172_reg[0]_0 ,
    \icmp_ln59_4_reg_2172_reg[0]_1 ,
    icmp_ln59_4_fu_1160_p2,
    \icmp_ln59_9_reg_2257_reg[0]_0 ,
    \icmp_ln59_9_reg_2257_reg[0]_1 ,
    icmp_ln59_9_fu_1685_p2,
    \icmp_ln59_7_reg_2223_reg[0]_0 ,
    \icmp_ln59_7_reg_2223_reg[0]_1 ,
    icmp_ln59_7_fu_1475_p2,
    \icmp_ln59_1_reg_2121_reg[0]_0 ,
    \icmp_ln59_1_reg_2121_reg[0]_1 ,
    icmp_ln59_1_fu_845_p2,
    \icmp_ln59_2_reg_2138_reg[0]_0 ,
    \icmp_ln59_2_reg_2138_reg[0]_1 ,
    icmp_ln59_2_fu_950_p2,
    \icmp_ln59_8_reg_2240_reg[0]_0 ,
    \icmp_ln59_8_reg_2240_reg[0]_1 ,
    icmp_ln59_8_fu_1580_p2,
    \icmp_ln59_3_reg_2155_reg[0]_0 ,
    \icmp_ln59_3_reg_2155_reg[0]_1 ,
    icmp_ln59_3_fu_1055_p2,
    \icmp_ln59_11_reg_2291_reg[0]_0 ,
    \icmp_ln59_11_reg_2291_reg[0]_1 ,
    icmp_ln59_11_fu_1895_p2,
    \data_p2_reg[62]_2 ,
    \data_p2_reg[62]_3 ,
    \data_p2_reg[0]_3 ,
    \data_p2_reg[62]_4 ,
    \data_p2_reg[0]_4 ,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    \current_rate_10_reg[0]_0 ,
    \data_p2[0]_i_2_1 ,
    full_n_i_4,
    full_n_i_4_0,
    \ap_CS_fsm_reg[2] ,
    and_ln58_6_reg_2202_pp0_iter1_reg,
    icmp_ln59_6_reg_2206_pp0_iter1_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    icmp_ln59_11_reg_2291,
    and_ln58_11_reg_2287,
    and_ln58_3_reg_2151,
    \data_p2[62]_i_7 ,
    \data_p2[62]_i_7_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    icmp_ln59_3_reg_2155,
    \ap_CS_fsm_reg[6] ,
    and_ln58_10_reg_2270_pp0_iter1_reg,
    icmp_ln59_10_reg_2274_pp0_iter1_reg,
    and_ln58_4_reg_2168,
    icmp_ln59_4_reg_2172,
    \data_p2[0]_i_2_2 ,
    icmp_ln59_9_reg_2257,
    and_ln58_9_reg_2253,
    and_ln58_8_reg_2236,
    icmp_ln59_8_reg_2240,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \B_V_data_1_state_reg[1]_0 ,
    and_ln58_7_reg_2219,
    icmp_ln59_7_reg_2223,
    \B_V_data_1_state_reg[1]_1 ,
    icmp_ln59_2_reg_2138,
    and_ln58_2_reg_2134,
    empty_n_reg_0,
    icmp_ln59_1_reg_2121,
    icmp_ln59_10_reg_2274,
    and_ln58_10_reg_2270,
    icmp_ln59_11_reg_2291_pp0_iter1_reg,
    and_ln58_11_reg_2287_pp0_iter1_reg,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    m_axi_gmem_WSTRB,
    ap_rst_n,
    \current_factor_7_reg[31] ,
    \current_factor_5_reg[31] ,
    \current_factor_2_reg[31] ,
    \current_factor_8_reg[31] ,
    \current_factor_6_reg[31] ,
    \current_factor_9_reg[31] ,
    \current_factor_11_reg[31] ,
    \current_factor_reg[31] ,
    \current_factor_4_reg[31] ,
    \current_factor_3_reg[31] ,
    \current_factor_1_reg[31] ,
    \current_rate_10_reg[31] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    burst_valid,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    m_axi_gmem_WREADY,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    \data_p1_reg[55]_0 ,
    \data_p1_reg[55]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_2 ,
    \q_tmp_reg[0]_3 );
  output full_n_reg_0;
  output data_valid;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter0_reg;
  output \and_ln58_7_reg_2219_reg[0] ;
  output \and_ln58_5_reg_2185_reg[0] ;
  output [62:0]\gmem_addr_10_reg_2278_reg[62] ;
  output \gmem_addr_11_reg_2295_reg[0] ;
  output full_n_reg_1;
  output \gmem_addr_11_reg_2295_reg[1] ;
  output \gmem_addr_10_reg_2278_reg[2] ;
  output \gmem_addr_10_reg_2278_reg[3] ;
  output \gmem_addr_10_reg_2278_reg[4] ;
  output \gmem_addr_11_reg_2295_reg[5] ;
  output \gmem_addr_10_reg_2278_reg[6] ;
  output \gmem_addr_11_reg_2295_reg[7] ;
  output \gmem_addr_10_reg_2278_reg[8] ;
  output \gmem_addr_10_reg_2278_reg[9] ;
  output \gmem_addr_10_reg_2278_reg[10] ;
  output \gmem_addr_10_reg_2278_reg[11] ;
  output \gmem_addr_10_reg_2278_reg[12] ;
  output \gmem_addr_10_reg_2278_reg[13] ;
  output \gmem_addr_10_reg_2278_reg[14] ;
  output \gmem_addr_11_reg_2295_reg[15] ;
  output \gmem_addr_11_reg_2295_reg[16] ;
  output \gmem_addr_10_reg_2278_reg[17] ;
  output \gmem_addr_10_reg_2278_reg[18] ;
  output \gmem_addr_10_reg_2278_reg[19] ;
  output \gmem_addr_10_reg_2278_reg[20] ;
  output \gmem_addr_11_reg_2295_reg[21] ;
  output \gmem_addr_10_reg_2278_reg[22] ;
  output \gmem_addr_10_reg_2278_reg[24] ;
  output \gmem_addr_10_reg_2278_reg[25] ;
  output \gmem_addr_10_reg_2278_reg[26] ;
  output \gmem_addr_10_reg_2278_reg[27] ;
  output \gmem_addr_10_reg_2278_reg[28] ;
  output \gmem_addr_10_reg_2278_reg[29] ;
  output \gmem_addr_10_reg_2278_reg[30] ;
  output \gmem_addr_10_reg_2278_reg[31] ;
  output \gmem_addr_11_reg_2295_reg[32] ;
  output \gmem_addr_10_reg_2278_reg[33] ;
  output \gmem_addr_10_reg_2278_reg[34] ;
  output \gmem_addr_10_reg_2278_reg[35] ;
  output \gmem_addr_10_reg_2278_reg[36] ;
  output \gmem_addr_10_reg_2278_reg[37] ;
  output \gmem_addr_11_reg_2295_reg[38] ;
  output \gmem_addr_10_reg_2278_reg[39] ;
  output \gmem_addr_10_reg_2278_reg[40] ;
  output \gmem_addr_11_reg_2295_reg[41] ;
  output \gmem_addr_11_reg_2295_reg[42] ;
  output \gmem_addr_11_reg_2295_reg[43] ;
  output \gmem_addr_10_reg_2278_reg[44] ;
  output \gmem_addr_10_reg_2278_reg[45] ;
  output \gmem_addr_10_reg_2278_reg[46] ;
  output \gmem_addr_11_reg_2295_reg[47] ;
  output \gmem_addr_11_reg_2295_reg[48] ;
  output \gmem_addr_11_reg_2295_reg[49] ;
  output \gmem_addr_10_reg_2278_reg[50] ;
  output \gmem_addr_11_reg_2295_reg[51] ;
  output \gmem_addr_10_reg_2278_reg[52] ;
  output \gmem_addr_10_reg_2278_reg[53] ;
  output \gmem_addr_10_reg_2278_reg[54] ;
  output \gmem_addr_11_reg_2295_reg[56] ;
  output \gmem_addr_11_reg_2295_reg[57] ;
  output \gmem_addr_10_reg_2278_reg[58] ;
  output \gmem_addr_10_reg_2278_reg[59] ;
  output \gmem_addr_11_reg_2295_reg[60] ;
  output \gmem_addr_10_reg_2278_reg[61] ;
  output \gmem_addr_10_reg_2278_reg[62]_0 ;
  output gmem_AWVALID;
  output \ap_CS_fsm_reg[8] ;
  output \and_ln58_6_reg_2202_reg[0] ;
  output full_n_reg_2;
  output [0:0]E;
  output p_50_in;
  output [0:0]\and_ln58_10_reg_2270_reg[0] ;
  output ap_condition_916;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \and_ln58_reg_2100_reg[0] ;
  output \and_ln58_10_reg_2270_reg[0]_10 ;
  output \and_ln58_5_reg_2185_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output [2:0]\ap_CS_fsm_reg[7] ;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output ap_enable_reg_pp0_iter0_reg_2;
  output \ap_CS_fsm_reg[5] ;
  output \and_ln58_3_reg_2151_reg[0] ;
  output \and_ln58_8_reg_2236_reg[0] ;
  output full_n_reg_3;
  output \and_ln58_2_reg_2134_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output \and_ln58_8_reg_2236_reg[0]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output full_n_reg_4;
  output \icmp_ln59_11_reg_2291_reg[0] ;
  output \icmp_ln59_reg_2104_reg[0] ;
  output \icmp_ln59_6_reg_2206_reg[0] ;
  output \icmp_ln59_5_reg_2189_reg[0] ;
  output \icmp_ln59_4_reg_2172_reg[0] ;
  output \icmp_ln59_9_reg_2257_reg[0] ;
  output \icmp_ln59_7_reg_2223_reg[0] ;
  output \icmp_ln59_1_reg_2121_reg[0] ;
  output \icmp_ln59_2_reg_2138_reg[0] ;
  output \icmp_ln59_8_reg_2240_reg[0] ;
  output \icmp_ln59_3_reg_2155_reg[0] ;
  output \icmp_ln59_10_reg_2274_reg[0] ;
  output \icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output dout_valid_reg_0;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output [17:0]Q;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output sel;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output ap_enable_reg_pp0_iter0_reg_10;
  output ap_enable_reg_pp0_iter0_reg_11;
  output ap_enable_reg_pp0_iter0_reg_12;
  output current_factor_100;
  output ap_condition_973;
  output ap_condition_968;
  output ap_condition_933;
  output ap_condition_958;
  output ap_condition_928;
  output ap_condition_923;
  output ap_condition_953;
  output ap_condition_963;
  output ap_condition_938;
  output ap_condition_943;
  output ap_condition_948;
  output ap_condition_917;
  output [0:0]dout_valid_reg_1;
  output [1:0]\data_p2_reg[55] ;
  output dout_valid_reg_2;
  input ap_clk;
  input [15:0]D;
  input [0:0]WEA;
  input [0:0]SR;
  input \ap_CS_fsm_reg[7]_0 ;
  input \mOutPtr_reg[8]_0 ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input \data_p2_reg[0]_2 ;
  input \data_p2_reg[1] ;
  input \data_p2_reg[1]_0 ;
  input \data_p2_reg[1]_1 ;
  input \data_p2_reg[2] ;
  input \data_p2_reg[2]_0 ;
  input \data_p2_reg[2]_1 ;
  input \data_p2_reg[3] ;
  input \data_p2_reg[3]_0 ;
  input \data_p2_reg[3]_1 ;
  input \data_p2_reg[4] ;
  input \data_p2_reg[4]_0 ;
  input \data_p2_reg[4]_1 ;
  input \data_p2_reg[5] ;
  input \data_p2_reg[5]_0 ;
  input \data_p2_reg[5]_1 ;
  input \data_p2_reg[6] ;
  input \data_p2_reg[6]_0 ;
  input \data_p2_reg[6]_1 ;
  input \data_p2_reg[7] ;
  input \data_p2_reg[7]_0 ;
  input \data_p2_reg[7]_1 ;
  input \data_p2_reg[8] ;
  input \data_p2_reg[8]_0 ;
  input \data_p2_reg[8]_1 ;
  input \data_p2_reg[9] ;
  input \data_p2_reg[9]_0 ;
  input \data_p2_reg[9]_1 ;
  input \data_p2_reg[10] ;
  input \data_p2_reg[10]_0 ;
  input \data_p2_reg[10]_1 ;
  input \data_p2_reg[11] ;
  input \data_p2_reg[11]_0 ;
  input \data_p2_reg[11]_1 ;
  input \data_p2_reg[12] ;
  input \data_p2_reg[12]_0 ;
  input \data_p2_reg[12]_1 ;
  input \data_p2_reg[13] ;
  input \data_p2_reg[13]_0 ;
  input \data_p2_reg[13]_1 ;
  input \data_p2_reg[14] ;
  input \data_p2_reg[14]_0 ;
  input \data_p2_reg[14]_1 ;
  input \data_p2_reg[15] ;
  input \data_p2_reg[15]_0 ;
  input \data_p2_reg[15]_1 ;
  input \data_p2_reg[16] ;
  input \data_p2_reg[16]_0 ;
  input \data_p2_reg[16]_1 ;
  input \data_p2_reg[17] ;
  input \data_p2_reg[17]_0 ;
  input \data_p2_reg[17]_1 ;
  input \data_p2_reg[18] ;
  input \data_p2_reg[18]_0 ;
  input \data_p2_reg[18]_1 ;
  input \data_p2_reg[19] ;
  input \data_p2_reg[19]_0 ;
  input \data_p2_reg[19]_1 ;
  input \data_p2_reg[20] ;
  input \data_p2_reg[20]_0 ;
  input \data_p2_reg[20]_1 ;
  input \data_p2_reg[21] ;
  input \data_p2_reg[21]_0 ;
  input \data_p2_reg[21]_1 ;
  input \data_p2_reg[22] ;
  input \data_p2_reg[22]_0 ;
  input \data_p2_reg[22]_1 ;
  input \data_p1_reg[23] ;
  input \data_p2_reg[23] ;
  input \data_p2_reg[23]_0 ;
  input \data_p2_reg[24] ;
  input \data_p2_reg[24]_0 ;
  input \data_p2_reg[24]_1 ;
  input \data_p2_reg[25] ;
  input \data_p2_reg[25]_0 ;
  input \data_p2_reg[25]_1 ;
  input \data_p2_reg[26] ;
  input \data_p2_reg[26]_0 ;
  input \data_p2_reg[26]_1 ;
  input \data_p2_reg[27] ;
  input \data_p2_reg[27]_0 ;
  input \data_p2_reg[27]_1 ;
  input \data_p2_reg[28] ;
  input \data_p2_reg[28]_0 ;
  input \data_p2_reg[28]_1 ;
  input \data_p2_reg[29] ;
  input \data_p2_reg[29]_0 ;
  input \data_p2_reg[29]_1 ;
  input \data_p2_reg[30] ;
  input \data_p2_reg[30]_0 ;
  input \data_p2_reg[30]_1 ;
  input \data_p2_reg[31] ;
  input \data_p2_reg[31]_0 ;
  input \data_p2_reg[31]_1 ;
  input \data_p2_reg[32] ;
  input \data_p2_reg[32]_0 ;
  input \data_p2_reg[32]_1 ;
  input \data_p2_reg[33] ;
  input \data_p2_reg[33]_0 ;
  input \data_p2_reg[33]_1 ;
  input \data_p2_reg[34] ;
  input \data_p2_reg[34]_0 ;
  input \data_p2_reg[34]_1 ;
  input \data_p2_reg[35] ;
  input \data_p2_reg[35]_0 ;
  input \data_p2_reg[35]_1 ;
  input \data_p2_reg[36] ;
  input \data_p2_reg[36]_0 ;
  input \data_p2_reg[36]_1 ;
  input \data_p2_reg[37] ;
  input \data_p2_reg[37]_0 ;
  input \data_p2_reg[37]_1 ;
  input \data_p2_reg[38] ;
  input \data_p2_reg[38]_0 ;
  input \data_p2_reg[38]_1 ;
  input \data_p2_reg[39] ;
  input \data_p2_reg[39]_0 ;
  input \data_p2_reg[39]_1 ;
  input \data_p2_reg[40] ;
  input \data_p2_reg[40]_0 ;
  input \data_p2_reg[40]_1 ;
  input \data_p2_reg[41] ;
  input \data_p2_reg[41]_0 ;
  input \data_p2_reg[41]_1 ;
  input \data_p2_reg[42] ;
  input \data_p2_reg[42]_0 ;
  input \data_p2_reg[42]_1 ;
  input \data_p2_reg[43] ;
  input \data_p2_reg[43]_0 ;
  input \data_p2_reg[43]_1 ;
  input \data_p2_reg[44] ;
  input \data_p2_reg[44]_0 ;
  input \data_p2_reg[44]_1 ;
  input \data_p2_reg[45] ;
  input \data_p2_reg[45]_0 ;
  input \data_p2_reg[45]_1 ;
  input \data_p2_reg[46] ;
  input \data_p2_reg[46]_0 ;
  input \data_p2_reg[46]_1 ;
  input \data_p2_reg[47] ;
  input \data_p2_reg[47]_0 ;
  input \data_p2_reg[47]_1 ;
  input \data_p2_reg[48] ;
  input \data_p2_reg[48]_0 ;
  input \data_p2_reg[48]_1 ;
  input \data_p2_reg[49] ;
  input \data_p2_reg[49]_0 ;
  input \data_p2_reg[49]_1 ;
  input \data_p2_reg[50] ;
  input \data_p2_reg[50]_0 ;
  input \data_p2_reg[50]_1 ;
  input \data_p2_reg[51] ;
  input \data_p2_reg[51]_0 ;
  input \data_p2_reg[51]_1 ;
  input \data_p2_reg[52] ;
  input \data_p2_reg[52]_0 ;
  input \data_p2_reg[52]_1 ;
  input \data_p2_reg[53] ;
  input \data_p2_reg[53]_0 ;
  input \data_p2_reg[53]_1 ;
  input \data_p2_reg[54] ;
  input \data_p2_reg[54]_0 ;
  input \data_p2_reg[54]_1 ;
  input \data_p1_reg[55] ;
  input \data_p2_reg[55]_0 ;
  input \data_p2_reg[55]_1 ;
  input \data_p2_reg[56] ;
  input \data_p2_reg[56]_0 ;
  input \data_p2_reg[56]_1 ;
  input \data_p2_reg[57] ;
  input \data_p2_reg[57]_0 ;
  input \data_p2_reg[57]_1 ;
  input \data_p2_reg[58] ;
  input \data_p2_reg[58]_0 ;
  input \data_p2_reg[58]_1 ;
  input \data_p2_reg[59] ;
  input \data_p2_reg[59]_0 ;
  input \data_p2_reg[59]_1 ;
  input \data_p2_reg[60] ;
  input \data_p2_reg[60]_0 ;
  input \data_p2_reg[60]_1 ;
  input \data_p2_reg[61] ;
  input \data_p2_reg[61]_0 ;
  input \data_p2_reg[61]_1 ;
  input \data_p2_reg[62] ;
  input \data_p2_reg[62]_0 ;
  input \data_p2_reg[62]_1 ;
  input s_ready_t_reg;
  input s_ready_t_reg_0;
  input s_ready_t_reg_1;
  input [8:0]\data_p2[0]_i_2_0 ;
  input ap_enable_reg_pp0_iter0;
  input \B_V_data_1_state_reg[1] ;
  input and_ln58_5_reg_2185;
  input icmp_ln59_5_reg_2189;
  input and_ln58_6_reg_2202;
  input icmp_ln59_6_reg_2206;
  input \ap_CS_fsm_reg[1]_0 ;
  input mem_reg_i_94_0;
  input \ap_CS_fsm_reg[1]_1 ;
  input \current_rate_10_reg[0] ;
  input [0:0]CO;
  input [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  input icmp_ln59_10_fu_1790_p2;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_740_p2;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  input icmp_ln59_6_fu_1370_p2;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  input icmp_ln59_5_fu_1265_p2;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  input icmp_ln59_4_fu_1160_p2;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  input icmp_ln59_9_fu_1685_p2;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  input icmp_ln59_7_fu_1475_p2;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  input icmp_ln59_1_fu_845_p2;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_0 ;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  input icmp_ln59_2_fu_950_p2;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  input icmp_ln59_8_fu_1580_p2;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  input icmp_ln59_3_fu_1055_p2;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  input icmp_ln59_11_fu_1895_p2;
  input [62:0]\data_p2_reg[62]_2 ;
  input [62:0]\data_p2_reg[62]_3 ;
  input \data_p2_reg[0]_3 ;
  input [62:0]\data_p2_reg[62]_4 ;
  input \data_p2_reg[0]_4 ;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input \current_rate_10_reg[0]_0 ;
  input \data_p2[0]_i_2_1 ;
  input full_n_i_4;
  input full_n_i_4_0;
  input \ap_CS_fsm_reg[2] ;
  input and_ln58_6_reg_2202_pp0_iter1_reg;
  input icmp_ln59_6_reg_2206_pp0_iter1_reg;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input icmp_ln59_11_reg_2291;
  input and_ln58_11_reg_2287;
  input and_ln58_3_reg_2151;
  input \data_p2[62]_i_7 ;
  input \data_p2[62]_i_7_0 ;
  input \ap_CS_fsm_reg[7]_1 ;
  input \ap_CS_fsm_reg[7]_2 ;
  input icmp_ln59_3_reg_2155;
  input \ap_CS_fsm_reg[6] ;
  input and_ln58_10_reg_2270_pp0_iter1_reg;
  input icmp_ln59_10_reg_2274_pp0_iter1_reg;
  input and_ln58_4_reg_2168;
  input icmp_ln59_4_reg_2172;
  input \data_p2[0]_i_2_2 ;
  input icmp_ln59_9_reg_2257;
  input and_ln58_9_reg_2253;
  input and_ln58_8_reg_2236;
  input icmp_ln59_8_reg_2240;
  input \ap_CS_fsm_reg[6]_0 ;
  input \ap_CS_fsm_reg[6]_1 ;
  input \B_V_data_1_state_reg[1]_0 ;
  input and_ln58_7_reg_2219;
  input icmp_ln59_7_reg_2223;
  input \B_V_data_1_state_reg[1]_1 ;
  input icmp_ln59_2_reg_2138;
  input and_ln58_2_reg_2134;
  input empty_n_reg_0;
  input icmp_ln59_1_reg_2121;
  input icmp_ln59_10_reg_2274;
  input and_ln58_10_reg_2270;
  input icmp_ln59_11_reg_2291_pp0_iter1_reg;
  input and_ln58_11_reg_2287_pp0_iter1_reg;
  input \bus_wide_gen.strb_buf_reg[1]_0 ;
  input [1:0]m_axi_gmem_WSTRB;
  input ap_rst_n;
  input [0:0]\current_factor_7_reg[31] ;
  input [0:0]\current_factor_5_reg[31] ;
  input [0:0]\current_factor_2_reg[31] ;
  input [0:0]\current_factor_8_reg[31] ;
  input [0:0]\current_factor_6_reg[31] ;
  input [0:0]\current_factor_9_reg[31] ;
  input [0:0]\current_factor_11_reg[31] ;
  input [0:0]\current_factor_reg[31] ;
  input [0:0]\current_factor_4_reg[31] ;
  input [0:0]\current_factor_3_reg[31] ;
  input [0:0]\current_factor_1_reg[31] ;
  input [0:0]\current_rate_10_reg[31] ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input burst_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input m_axi_gmem_WREADY;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \data_p1_reg[23]_0 ;
  input \data_p1_reg[23]_1 ;
  input [1:0]\data_p1_reg[55]_0 ;
  input \data_p1_reg[55]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_2 ;
  input [0:0]\q_tmp_reg[0]_3 ;

  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire [17:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire and_ln58_10_reg_2270;
  wire and_ln58_10_reg_2270_pp0_iter1_reg;
  wire [0:0]\and_ln58_10_reg_2270_reg[0] ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  wire \and_ln58_10_reg_2270_reg[0]_10 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  wire and_ln58_11_reg_2287;
  wire \and_ln58_11_reg_2287[0]_i_3_n_0 ;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire and_ln58_2_reg_2134;
  wire \and_ln58_2_reg_2134_reg[0] ;
  wire and_ln58_3_reg_2151;
  wire \and_ln58_3_reg_2151_reg[0] ;
  wire and_ln58_4_reg_2168;
  wire and_ln58_5_reg_2185;
  wire \and_ln58_5_reg_2185_reg[0] ;
  wire \and_ln58_5_reg_2185_reg[0]_0 ;
  wire and_ln58_6_reg_2202;
  wire and_ln58_6_reg_2202_pp0_iter1_reg;
  wire \and_ln58_6_reg_2202_reg[0] ;
  wire and_ln58_7_reg_2219;
  wire \and_ln58_7_reg_2219_reg[0] ;
  wire and_ln58_8_reg_2236;
  wire \and_ln58_8_reg_2236_reg[0] ;
  wire \and_ln58_8_reg_2236_reg[0]_0 ;
  wire and_ln58_9_reg_2253;
  wire and_ln58_reg_2100;
  wire \and_ln58_reg_2100_reg[0] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire [2:0]\ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_condition_916;
  wire ap_condition_917;
  wire ap_condition_923;
  wire ap_condition_928;
  wire ap_condition_933;
  wire ap_condition_938;
  wire ap_condition_943;
  wire ap_condition_948;
  wire ap_condition_953;
  wire ap_condition_958;
  wire ap_condition_963;
  wire ap_condition_968;
  wire ap_condition_973;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_10;
  wire ap_enable_reg_pp0_iter0_reg_11;
  wire ap_enable_reg_pp0_iter0_reg_12;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_2 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[1]_0 ;
  wire current_factor_100;
  wire [0:0]\current_factor_11_reg[31] ;
  wire [0:0]\current_factor_1_reg[31] ;
  wire [0:0]\current_factor_2_reg[31] ;
  wire [0:0]\current_factor_3_reg[31] ;
  wire [0:0]\current_factor_4_reg[31] ;
  wire [0:0]\current_factor_5_reg[31] ;
  wire [0:0]\current_factor_6_reg[31] ;
  wire [0:0]\current_factor_7_reg[31] ;
  wire [0:0]\current_factor_8_reg[31] ;
  wire [0:0]\current_factor_9_reg[31] ;
  wire [0:0]\current_factor_reg[31] ;
  wire \current_rate_10_reg[0] ;
  wire \current_rate_10_reg[0]_0 ;
  wire [0:0]\current_rate_10_reg[31] ;
  wire \data_p1_reg[23] ;
  wire \data_p1_reg[23]_0 ;
  wire \data_p1_reg[23]_1 ;
  wire \data_p1_reg[55] ;
  wire [1:0]\data_p1_reg[55]_0 ;
  wire \data_p1_reg[55]_1 ;
  wire [8:0]\data_p2[0]_i_2_0 ;
  wire \data_p2[0]_i_2_1 ;
  wire \data_p2[0]_i_2_2 ;
  wire \data_p2[23]_i_2_n_0 ;
  wire \data_p2[55]_i_2_n_0 ;
  wire \data_p2[62]_i_17_n_0 ;
  wire \data_p2[62]_i_19_n_0 ;
  wire \data_p2[62]_i_7 ;
  wire \data_p2[62]_i_7_0 ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire \data_p2_reg[0]_3 ;
  wire \data_p2_reg[0]_4 ;
  wire \data_p2_reg[10] ;
  wire \data_p2_reg[10]_0 ;
  wire \data_p2_reg[10]_1 ;
  wire \data_p2_reg[11] ;
  wire \data_p2_reg[11]_0 ;
  wire \data_p2_reg[11]_1 ;
  wire \data_p2_reg[12] ;
  wire \data_p2_reg[12]_0 ;
  wire \data_p2_reg[12]_1 ;
  wire \data_p2_reg[13] ;
  wire \data_p2_reg[13]_0 ;
  wire \data_p2_reg[13]_1 ;
  wire \data_p2_reg[14] ;
  wire \data_p2_reg[14]_0 ;
  wire \data_p2_reg[14]_1 ;
  wire \data_p2_reg[15] ;
  wire \data_p2_reg[15]_0 ;
  wire \data_p2_reg[15]_1 ;
  wire \data_p2_reg[16] ;
  wire \data_p2_reg[16]_0 ;
  wire \data_p2_reg[16]_1 ;
  wire \data_p2_reg[17] ;
  wire \data_p2_reg[17]_0 ;
  wire \data_p2_reg[17]_1 ;
  wire \data_p2_reg[18] ;
  wire \data_p2_reg[18]_0 ;
  wire \data_p2_reg[18]_1 ;
  wire \data_p2_reg[19] ;
  wire \data_p2_reg[19]_0 ;
  wire \data_p2_reg[19]_1 ;
  wire \data_p2_reg[1] ;
  wire \data_p2_reg[1]_0 ;
  wire \data_p2_reg[1]_1 ;
  wire \data_p2_reg[20] ;
  wire \data_p2_reg[20]_0 ;
  wire \data_p2_reg[20]_1 ;
  wire \data_p2_reg[21] ;
  wire \data_p2_reg[21]_0 ;
  wire \data_p2_reg[21]_1 ;
  wire \data_p2_reg[22] ;
  wire \data_p2_reg[22]_0 ;
  wire \data_p2_reg[22]_1 ;
  wire \data_p2_reg[23] ;
  wire \data_p2_reg[23]_0 ;
  wire \data_p2_reg[24] ;
  wire \data_p2_reg[24]_0 ;
  wire \data_p2_reg[24]_1 ;
  wire \data_p2_reg[25] ;
  wire \data_p2_reg[25]_0 ;
  wire \data_p2_reg[25]_1 ;
  wire \data_p2_reg[26] ;
  wire \data_p2_reg[26]_0 ;
  wire \data_p2_reg[26]_1 ;
  wire \data_p2_reg[27] ;
  wire \data_p2_reg[27]_0 ;
  wire \data_p2_reg[27]_1 ;
  wire \data_p2_reg[28] ;
  wire \data_p2_reg[28]_0 ;
  wire \data_p2_reg[28]_1 ;
  wire \data_p2_reg[29] ;
  wire \data_p2_reg[29]_0 ;
  wire \data_p2_reg[29]_1 ;
  wire \data_p2_reg[2] ;
  wire \data_p2_reg[2]_0 ;
  wire \data_p2_reg[2]_1 ;
  wire \data_p2_reg[30] ;
  wire \data_p2_reg[30]_0 ;
  wire \data_p2_reg[30]_1 ;
  wire \data_p2_reg[31] ;
  wire \data_p2_reg[31]_0 ;
  wire \data_p2_reg[31]_1 ;
  wire \data_p2_reg[32] ;
  wire \data_p2_reg[32]_0 ;
  wire \data_p2_reg[32]_1 ;
  wire \data_p2_reg[33] ;
  wire \data_p2_reg[33]_0 ;
  wire \data_p2_reg[33]_1 ;
  wire \data_p2_reg[34] ;
  wire \data_p2_reg[34]_0 ;
  wire \data_p2_reg[34]_1 ;
  wire \data_p2_reg[35] ;
  wire \data_p2_reg[35]_0 ;
  wire \data_p2_reg[35]_1 ;
  wire \data_p2_reg[36] ;
  wire \data_p2_reg[36]_0 ;
  wire \data_p2_reg[36]_1 ;
  wire \data_p2_reg[37] ;
  wire \data_p2_reg[37]_0 ;
  wire \data_p2_reg[37]_1 ;
  wire \data_p2_reg[38] ;
  wire \data_p2_reg[38]_0 ;
  wire \data_p2_reg[38]_1 ;
  wire \data_p2_reg[39] ;
  wire \data_p2_reg[39]_0 ;
  wire \data_p2_reg[39]_1 ;
  wire \data_p2_reg[3] ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[3]_1 ;
  wire \data_p2_reg[40] ;
  wire \data_p2_reg[40]_0 ;
  wire \data_p2_reg[40]_1 ;
  wire \data_p2_reg[41] ;
  wire \data_p2_reg[41]_0 ;
  wire \data_p2_reg[41]_1 ;
  wire \data_p2_reg[42] ;
  wire \data_p2_reg[42]_0 ;
  wire \data_p2_reg[42]_1 ;
  wire \data_p2_reg[43] ;
  wire \data_p2_reg[43]_0 ;
  wire \data_p2_reg[43]_1 ;
  wire \data_p2_reg[44] ;
  wire \data_p2_reg[44]_0 ;
  wire \data_p2_reg[44]_1 ;
  wire \data_p2_reg[45] ;
  wire \data_p2_reg[45]_0 ;
  wire \data_p2_reg[45]_1 ;
  wire \data_p2_reg[46] ;
  wire \data_p2_reg[46]_0 ;
  wire \data_p2_reg[46]_1 ;
  wire \data_p2_reg[47] ;
  wire \data_p2_reg[47]_0 ;
  wire \data_p2_reg[47]_1 ;
  wire \data_p2_reg[48] ;
  wire \data_p2_reg[48]_0 ;
  wire \data_p2_reg[48]_1 ;
  wire \data_p2_reg[49] ;
  wire \data_p2_reg[49]_0 ;
  wire \data_p2_reg[49]_1 ;
  wire \data_p2_reg[4] ;
  wire \data_p2_reg[4]_0 ;
  wire \data_p2_reg[4]_1 ;
  wire \data_p2_reg[50] ;
  wire \data_p2_reg[50]_0 ;
  wire \data_p2_reg[50]_1 ;
  wire \data_p2_reg[51] ;
  wire \data_p2_reg[51]_0 ;
  wire \data_p2_reg[51]_1 ;
  wire \data_p2_reg[52] ;
  wire \data_p2_reg[52]_0 ;
  wire \data_p2_reg[52]_1 ;
  wire \data_p2_reg[53] ;
  wire \data_p2_reg[53]_0 ;
  wire \data_p2_reg[53]_1 ;
  wire \data_p2_reg[54] ;
  wire \data_p2_reg[54]_0 ;
  wire \data_p2_reg[54]_1 ;
  wire [1:0]\data_p2_reg[55] ;
  wire \data_p2_reg[55]_0 ;
  wire \data_p2_reg[55]_1 ;
  wire \data_p2_reg[56] ;
  wire \data_p2_reg[56]_0 ;
  wire \data_p2_reg[56]_1 ;
  wire \data_p2_reg[57] ;
  wire \data_p2_reg[57]_0 ;
  wire \data_p2_reg[57]_1 ;
  wire \data_p2_reg[58] ;
  wire \data_p2_reg[58]_0 ;
  wire \data_p2_reg[58]_1 ;
  wire \data_p2_reg[59] ;
  wire \data_p2_reg[59]_0 ;
  wire \data_p2_reg[59]_1 ;
  wire \data_p2_reg[5] ;
  wire \data_p2_reg[5]_0 ;
  wire \data_p2_reg[5]_1 ;
  wire \data_p2_reg[60] ;
  wire \data_p2_reg[60]_0 ;
  wire \data_p2_reg[60]_1 ;
  wire \data_p2_reg[61] ;
  wire \data_p2_reg[61]_0 ;
  wire \data_p2_reg[61]_1 ;
  wire \data_p2_reg[62] ;
  wire \data_p2_reg[62]_0 ;
  wire \data_p2_reg[62]_1 ;
  wire [62:0]\data_p2_reg[62]_2 ;
  wire [62:0]\data_p2_reg[62]_3 ;
  wire [62:0]\data_p2_reg[62]_4 ;
  wire \data_p2_reg[6] ;
  wire \data_p2_reg[6]_0 ;
  wire \data_p2_reg[6]_1 ;
  wire \data_p2_reg[7] ;
  wire \data_p2_reg[7]_0 ;
  wire \data_p2_reg[7]_1 ;
  wire \data_p2_reg[8] ;
  wire \data_p2_reg[8]_0 ;
  wire \data_p2_reg[8]_1 ;
  wire \data_p2_reg[9] ;
  wire \data_p2_reg[9]_0 ;
  wire \data_p2_reg[9]_1 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_2_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire [0:0]dout_valid_reg_1;
  wire dout_valid_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_4__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4;
  wire full_n_i_4_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire gmem_AWVALID;
  wire \gmem_addr_10_reg_2278_reg[10] ;
  wire \gmem_addr_10_reg_2278_reg[11] ;
  wire \gmem_addr_10_reg_2278_reg[12] ;
  wire \gmem_addr_10_reg_2278_reg[13] ;
  wire \gmem_addr_10_reg_2278_reg[14] ;
  wire \gmem_addr_10_reg_2278_reg[17] ;
  wire \gmem_addr_10_reg_2278_reg[18] ;
  wire \gmem_addr_10_reg_2278_reg[19] ;
  wire \gmem_addr_10_reg_2278_reg[20] ;
  wire \gmem_addr_10_reg_2278_reg[22] ;
  wire \gmem_addr_10_reg_2278_reg[24] ;
  wire \gmem_addr_10_reg_2278_reg[25] ;
  wire \gmem_addr_10_reg_2278_reg[26] ;
  wire \gmem_addr_10_reg_2278_reg[27] ;
  wire \gmem_addr_10_reg_2278_reg[28] ;
  wire \gmem_addr_10_reg_2278_reg[29] ;
  wire \gmem_addr_10_reg_2278_reg[2] ;
  wire \gmem_addr_10_reg_2278_reg[30] ;
  wire \gmem_addr_10_reg_2278_reg[31] ;
  wire \gmem_addr_10_reg_2278_reg[33] ;
  wire \gmem_addr_10_reg_2278_reg[34] ;
  wire \gmem_addr_10_reg_2278_reg[35] ;
  wire \gmem_addr_10_reg_2278_reg[36] ;
  wire \gmem_addr_10_reg_2278_reg[37] ;
  wire \gmem_addr_10_reg_2278_reg[39] ;
  wire \gmem_addr_10_reg_2278_reg[3] ;
  wire \gmem_addr_10_reg_2278_reg[40] ;
  wire \gmem_addr_10_reg_2278_reg[44] ;
  wire \gmem_addr_10_reg_2278_reg[45] ;
  wire \gmem_addr_10_reg_2278_reg[46] ;
  wire \gmem_addr_10_reg_2278_reg[4] ;
  wire \gmem_addr_10_reg_2278_reg[50] ;
  wire \gmem_addr_10_reg_2278_reg[52] ;
  wire \gmem_addr_10_reg_2278_reg[53] ;
  wire \gmem_addr_10_reg_2278_reg[54] ;
  wire \gmem_addr_10_reg_2278_reg[58] ;
  wire \gmem_addr_10_reg_2278_reg[59] ;
  wire \gmem_addr_10_reg_2278_reg[61] ;
  wire [62:0]\gmem_addr_10_reg_2278_reg[62] ;
  wire \gmem_addr_10_reg_2278_reg[62]_0 ;
  wire \gmem_addr_10_reg_2278_reg[6] ;
  wire \gmem_addr_10_reg_2278_reg[8] ;
  wire \gmem_addr_10_reg_2278_reg[9] ;
  wire \gmem_addr_11_reg_2295_reg[0] ;
  wire \gmem_addr_11_reg_2295_reg[15] ;
  wire \gmem_addr_11_reg_2295_reg[16] ;
  wire \gmem_addr_11_reg_2295_reg[1] ;
  wire \gmem_addr_11_reg_2295_reg[21] ;
  wire \gmem_addr_11_reg_2295_reg[32] ;
  wire \gmem_addr_11_reg_2295_reg[38] ;
  wire \gmem_addr_11_reg_2295_reg[41] ;
  wire \gmem_addr_11_reg_2295_reg[42] ;
  wire \gmem_addr_11_reg_2295_reg[43] ;
  wire \gmem_addr_11_reg_2295_reg[47] ;
  wire \gmem_addr_11_reg_2295_reg[48] ;
  wire \gmem_addr_11_reg_2295_reg[49] ;
  wire \gmem_addr_11_reg_2295_reg[51] ;
  wire \gmem_addr_11_reg_2295_reg[56] ;
  wire \gmem_addr_11_reg_2295_reg[57] ;
  wire \gmem_addr_11_reg_2295_reg[5] ;
  wire \gmem_addr_11_reg_2295_reg[60] ;
  wire \gmem_addr_11_reg_2295_reg[7] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire icmp_ln59_10_fu_1790_p2;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_10_reg_2274_pp0_iter1_reg;
  wire \icmp_ln59_10_reg_2274_reg[0] ;
  wire [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  wire icmp_ln59_11_fu_1895_p2;
  wire icmp_ln59_11_reg_2291;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire \icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln59_11_reg_2291_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  wire icmp_ln59_1_fu_845_p2;
  wire icmp_ln59_1_reg_2121;
  wire \icmp_ln59_1_reg_2121_reg[0] ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  wire icmp_ln59_2_fu_950_p2;
  wire icmp_ln59_2_reg_2138;
  wire \icmp_ln59_2_reg_2138_reg[0] ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_0 ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  wire icmp_ln59_3_fu_1055_p2;
  wire icmp_ln59_3_reg_2155;
  wire \icmp_ln59_3_reg_2155_reg[0] ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  wire icmp_ln59_4_fu_1160_p2;
  wire icmp_ln59_4_reg_2172;
  wire \icmp_ln59_4_reg_2172_reg[0] ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  wire icmp_ln59_5_fu_1265_p2;
  wire icmp_ln59_5_reg_2189;
  wire \icmp_ln59_5_reg_2189_reg[0] ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  wire icmp_ln59_6_fu_1370_p2;
  wire icmp_ln59_6_reg_2206;
  wire icmp_ln59_6_reg_2206_pp0_iter1_reg;
  wire \icmp_ln59_6_reg_2206_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  wire icmp_ln59_7_fu_1475_p2;
  wire icmp_ln59_7_reg_2223;
  wire \icmp_ln59_7_reg_2223_reg[0] ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  wire icmp_ln59_8_fu_1580_p2;
  wire icmp_ln59_8_reg_2240;
  wire \icmp_ln59_8_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  wire icmp_ln59_9_fu_1685_p2;
  wire icmp_ln59_9_reg_2257;
  wire \icmp_ln59_9_reg_2257_reg[0] ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  wire icmp_ln59_fu_740_p2;
  wire icmp_ln59_reg_2104;
  wire \icmp_ln59_reg_2104_reg[0] ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry__0_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_0 ;
  wire \mOutPtr0_inferred__0/i__carry_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[8]_0 ;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_axi_gmem_WSTRB;
  wire mem_reg_i_187_n_0;
  wire mem_reg_i_188_n_0;
  wire mem_reg_i_189_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_94_0;
  wire p_1_in;
  wire p_50_in;
  wire pop;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire [0:0]\q_tmp_reg[0]_3 ;
  wire [7:0]raddr;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire [7:0]rnext;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire sel;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_6_n_0 ;
  wire \waddr[7]_i_7_n_0 ;
  wire [3:3]\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF7FF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\data_p2[0]_i_2_0 [5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\and_ln58_5_reg_2185_reg[0] ),
        .I3(\B_V_data_1_state_reg[1] ),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__2 
       (.I0(and_ln58_3_reg_2151),
        .I1(ap_enable_reg_pp0_iter0_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(raw_data_real_1_o_stream_TREADY_int_regslice));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \B_V_data_1_state[1]_i_2__7 
       (.I0(\data_p2[0]_i_2_0 [7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\and_ln58_7_reg_2219_reg[0] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \B_V_data_1_state[1]_i_2__8 
       (.I0(\data_p2[0]_i_2_0 [6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\and_ln58_6_reg_2202_reg[0] ),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(and_ln58_5_reg_2185),
        .I1(icmp_ln59_5_reg_2189),
        .I2(full_n_reg_0),
        .I3(and_ln58_6_reg_2202),
        .I4(icmp_ln59_6_reg_2206),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\and_ln58_5_reg_2185_reg[0] ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \B_V_data_1_state[1]_i_3__1 
       (.I0(and_ln58_7_reg_2219),
        .I1(icmp_ln59_7_reg_2223),
        .I2(full_n_reg_0),
        .I3(and_ln58_8_reg_2236),
        .I4(icmp_ln59_8_reg_2240),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\and_ln58_7_reg_2219_reg[0] ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \B_V_data_1_state[1]_i_3__2 
       (.I0(and_ln58_6_reg_2202),
        .I1(icmp_ln59_6_reg_2206),
        .I2(full_n_reg_0),
        .I3(and_ln58_7_reg_2219),
        .I4(icmp_ln59_7_reg_2223),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\and_ln58_6_reg_2202_reg[0] ));
  LUT6 #(
    .INIT(64'hF7F7F7F700F7F7F7)) 
    \B_V_data_1_state[1]_i_4__0 
       (.I0(and_ln58_8_reg_2236),
        .I1(icmp_ln59_8_reg_2240),
        .I2(full_n_reg_0),
        .I3(and_ln58_9_reg_2253),
        .I4(icmp_ln59_9_reg_2257),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\and_ln58_8_reg_2236_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(s_ready_t_reg),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(s_ready_t_reg_0),
        .I5(s_ready_t_reg_1),
        .O(gmem_AWVALID));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\data_p2[62]_i_19_n_0 ),
        .I1(\data_p2_reg[0]_3 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\data_p2[62]_i_17_n_0 ),
        .I1(\data_p2_reg[0]_4 ),
        .I2(icmp_ln59_reg_2104),
        .I3(and_ln58_reg_2100),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln58_11_reg_2287[0]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .O(p_50_in));
  LUT6 #(
    .INIT(64'hFF080000FFFFFFFF)) 
    \and_ln58_11_reg_2287[0]_i_3 
       (.I0(and_ln58_10_reg_2270),
        .I1(icmp_ln59_10_reg_2274),
        .I2(full_n_reg_0),
        .I3(\current_rate_10_reg[0]_0 ),
        .I4(\current_rate_10_reg[0] ),
        .I5(\data_p2[0]_i_2_0 [0]),
        .O(\and_ln58_11_reg_2287[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[13]_i_4 
       (.I0(and_ln58_5_reg_2185),
        .I1(icmp_ln59_5_reg_2189),
        .O(\and_ln58_5_reg_2185_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0E000E0E0E0E0E0E)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[1]_2 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(icmp_ln59_11_reg_2291),
        .I5(and_ln58_11_reg_2287),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFD55555555555)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(and_ln58_6_reg_2202_pp0_iter1_reg),
        .I3(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(\data_p2[0]_i_2_0 [1]),
        .O(\ap_CS_fsm_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(and_ln58_10_reg_2270_pp0_iter1_reg),
        .I3(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\data_p2[0]_i_2_0 [3]),
        .O(\ap_CS_fsm_reg[7] [1]));
  LUT6 #(
    .INIT(64'h000000002A2A2A22)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\data_p2[0]_i_2_0 [2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[6]_0 ),
        .I3(full_n_reg_0),
        .I4(\and_ln58_2_reg_2134_reg[0] ),
        .I5(\ap_CS_fsm_reg[6]_1 ),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg_1),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(\data_p2[0]_i_2_0 [4]),
        .O(\ap_CS_fsm_reg[7] [2]));
  LUT6 #(
    .INIT(64'h000000005555FF7F)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln59_3_reg_2155),
        .I2(and_ln58_3_reg_2151),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[7]_1 ),
        .I5(\ap_CS_fsm_reg[7]_2 ),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .I1(and_ln58_11_reg_2287_pp0_iter1_reg),
        .I2(\current_rate_10_reg[0] ),
        .O(\icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter0_retval_0_i81_reg_623[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .O(ap_condition_916));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(dout_valid_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(dout_valid_reg_0));
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_2 ),
        .O(dout_valid_reg_2));
  LUT6 #(
    .INIT(64'hCF02CD0000000000)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 ),
        .I3(m_axi_gmem_WSTRB[0]),
        .I4(Q[16]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCF02CD0000000000)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 ),
        .I3(m_axi_gmem_WSTRB[1]),
        .I4(Q[17]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .I3(\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .I4(\current_factor_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .I3(\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .O(ap_condition_963));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_10[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_reg_2104_reg[0]_1 ),
        .I3(\icmp_ln59_reg_2104_reg[0]_0 ),
        .I4(\current_rate_10_reg[31] ),
        .O(current_factor_100));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_10[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_reg_2104_reg[0]_1 ),
        .I3(\icmp_ln59_reg_2104_reg[0]_0 ),
        .O(ap_condition_917));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_11[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .I3(\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .I4(\current_factor_11_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_11[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .I3(\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .O(ap_condition_953));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_1[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .I3(\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .I4(\current_factor_1_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_1[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .I3(\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .O(ap_condition_948));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_2[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .I3(\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .I4(\current_factor_2_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_2[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .I3(\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .O(ap_condition_933));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_3[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .I3(\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .I4(\current_factor_3_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_3[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .I3(\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .O(ap_condition_943));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_4[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .I3(\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .I4(\current_factor_4_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_4[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .I3(\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .O(ap_condition_938));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_5[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .I3(CO),
        .I4(\current_factor_5_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_5[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .I3(CO),
        .O(ap_condition_968));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_6[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .I3(\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .I4(\current_factor_6_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_6[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .I3(\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .O(ap_condition_928));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_7[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .I3(\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .I4(\current_factor_7_reg[31] ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_7[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .I3(\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .O(ap_condition_973));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_8[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .I3(\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .I4(\current_factor_8_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_8[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .I3(\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .O(ap_condition_958));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \current_rate_9[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .I3(\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .I4(\current_factor_9_reg[31] ),
        .O(ap_enable_reg_pp0_iter0_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \current_rate_9[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I2(\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .I3(\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .O(ap_condition_923));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\data_p1_reg[23] ),
        .I3(\data_p1_reg[23]_0 ),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[55]_0 [0]),
        .O(\data_p2_reg[55] [0]));
  LUT6 #(
    .INIT(64'hA8AAFFFFA8AA0000)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2[55]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\data_p1_reg[55] ),
        .I3(\data_p1_reg[55]_1 ),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[55]_0 [1]),
        .O(\data_p2_reg[55] [1]));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[0]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[0] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[0] ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2_reg[62]_2 [0]),
        .I1(\data_p2_reg[62]_3 [0]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [0]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[10]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[10] ),
        .I2(\data_p2_reg[10]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[10]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[10] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [10]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[10]_i_5 
       (.I0(\data_p2_reg[62]_3 [10]),
        .I1(\data_p2_reg[62]_4 [10]),
        .I2(\data_p2_reg[62]_2 [10]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[10] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[11]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[11] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[11] ),
        .I3(\data_p2_reg[11]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[11]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [11]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2_reg[62]_3 [11]),
        .I1(\data_p2_reg[62]_4 [11]),
        .I2(\data_p2_reg[62]_2 [11]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[11] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[12]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[12] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[12] ),
        .I3(\data_p2_reg[12]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[12]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [12]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2_reg[62]_3 [12]),
        .I1(\data_p2_reg[62]_4 [12]),
        .I2(\data_p2_reg[62]_2 [12]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[12] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[13]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[13] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[13] ),
        .I3(\data_p2_reg[13]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[13]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [13]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2_reg[62]_3 [13]),
        .I1(\data_p2_reg[62]_4 [13]),
        .I2(\data_p2_reg[62]_2 [13]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[13] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[14]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[14] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[14] ),
        .I3(\data_p2_reg[14]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[14]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [14]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2_reg[62]_3 [14]),
        .I1(\data_p2_reg[62]_4 [14]),
        .I2(\data_p2_reg[62]_2 [14]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[14] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[15]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[15] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[15] ),
        .I3(\data_p2_reg[15]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[15]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2_reg[62]_2 [15]),
        .I1(\data_p2_reg[62]_3 [15]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [15]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[15] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[16]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[16] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[16] ),
        .I3(\data_p2_reg[16]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[16]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [16]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2_reg[62]_2 [16]),
        .I1(\data_p2_reg[62]_3 [16]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [16]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[16] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[17]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[17] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[17] ),
        .I3(\data_p2_reg[17]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[17]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [17]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2_reg[62]_3 [17]),
        .I1(\data_p2_reg[62]_4 [17]),
        .I2(\data_p2_reg[62]_2 [17]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[17] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[18]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[18] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[18] ),
        .I3(\data_p2_reg[18]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[18]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [18]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2_reg[62]_3 [18]),
        .I1(\data_p2_reg[62]_4 [18]),
        .I2(\data_p2_reg[62]_2 [18]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[18] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[19]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[19] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[19] ),
        .I3(\data_p2_reg[19]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[19]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [19]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2_reg[62]_3 [19]),
        .I1(\data_p2_reg[62]_4 [19]),
        .I2(\data_p2_reg[62]_2 [19]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[19] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[1]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[1] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[1] ),
        .I3(\data_p2_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[1]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2_reg[62]_2 [1]),
        .I1(\data_p2_reg[62]_3 [1]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [1]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[1] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[20]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[20] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[20] ),
        .I3(\data_p2_reg[20]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[20]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [20]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2_reg[62]_3 [20]),
        .I1(\data_p2_reg[62]_4 [20]),
        .I2(\data_p2_reg[62]_2 [20]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[20] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[21]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[21] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[21] ),
        .I3(\data_p2_reg[21]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[21]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [21]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2_reg[62]_2 [21]),
        .I1(\data_p2_reg[62]_3 [21]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [21]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[21] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[22]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[22] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[22] ),
        .I3(\data_p2_reg[22]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[22]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [22]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2_reg[62]_3 [22]),
        .I1(\data_p2_reg[62]_4 [22]),
        .I2(\data_p2_reg[62]_2 [22]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[22] ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\data_p1_reg[23] ),
        .I3(\data_p2_reg[23] ),
        .I4(\data_p2_reg[23]_0 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [23]));
  LUT6 #(
    .INIT(64'hFFFFCFCA0000CFCA)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2_reg[62]_4 [23]),
        .I1(\data_p2_reg[62]_3 [23]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2[62]_i_19_n_0 ),
        .I4(\data_p2[62]_i_17_n_0 ),
        .I5(\data_p2_reg[62]_2 [23]),
        .O(\data_p2[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[24]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[24] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[24] ),
        .I3(\data_p2_reg[24]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[24]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [24]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2_reg[62]_3 [24]),
        .I1(\data_p2_reg[62]_4 [24]),
        .I2(\data_p2_reg[62]_2 [24]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[24] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[25]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[25] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[25] ),
        .I3(\data_p2_reg[25]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[25]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [25]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2_reg[62]_3 [25]),
        .I1(\data_p2_reg[62]_4 [25]),
        .I2(\data_p2_reg[62]_2 [25]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[25] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[26]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[26] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[26] ),
        .I3(\data_p2_reg[26]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[26]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [26]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2_reg[62]_3 [26]),
        .I1(\data_p2_reg[62]_4 [26]),
        .I2(\data_p2_reg[62]_2 [26]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[26] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[27]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[27] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[27] ),
        .I3(\data_p2_reg[27]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[27]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [27]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2_reg[62]_3 [27]),
        .I1(\data_p2_reg[62]_4 [27]),
        .I2(\data_p2_reg[62]_2 [27]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[27] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[28]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[28] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[28] ),
        .I3(\data_p2_reg[28]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[28]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [28]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2_reg[62]_3 [28]),
        .I1(\data_p2_reg[62]_4 [28]),
        .I2(\data_p2_reg[62]_2 [28]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[29]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[29] ),
        .I2(\data_p2_reg[29]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[29]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[29] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [29]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[29]_i_5 
       (.I0(\data_p2_reg[62]_3 [29]),
        .I1(\data_p2_reg[62]_4 [29]),
        .I2(\data_p2_reg[62]_2 [29]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[29] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[2]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[2] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[2] ),
        .I3(\data_p2_reg[2]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[2]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [2]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2_reg[62]_3 [2]),
        .I1(\data_p2_reg[62]_4 [2]),
        .I2(\data_p2_reg[62]_2 [2]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[2] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[30]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[30] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[30] ),
        .I3(\data_p2_reg[30]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[30]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [30]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[30]_i_2 
       (.I0(\data_p2_reg[62]_3 [30]),
        .I1(\data_p2_reg[62]_4 [30]),
        .I2(\data_p2_reg[62]_2 [30]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[31]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[31] ),
        .I2(\data_p2_reg[31]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[31]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[31] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [31]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[31]_i_5 
       (.I0(\data_p2_reg[62]_3 [31]),
        .I1(\data_p2_reg[62]_4 [31]),
        .I2(\data_p2_reg[62]_2 [31]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[31] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[32]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[32] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[32] ),
        .I3(\data_p2_reg[32]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[32]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[32]_i_2 
       (.I0(\data_p2_reg[62]_2 [32]),
        .I1(\data_p2_reg[62]_3 [32]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [32]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[32] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[33]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[33] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[33] ),
        .I3(\data_p2_reg[33]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[33]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [33]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[33]_i_2 
       (.I0(\data_p2_reg[62]_3 [33]),
        .I1(\data_p2_reg[62]_4 [33]),
        .I2(\data_p2_reg[62]_2 [33]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[33] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[34]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[34] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[34] ),
        .I3(\data_p2_reg[34]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[34]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [34]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[34]_i_2 
       (.I0(\data_p2_reg[62]_3 [34]),
        .I1(\data_p2_reg[62]_4 [34]),
        .I2(\data_p2_reg[62]_2 [34]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[34] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[35]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[35] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[35] ),
        .I3(\data_p2_reg[35]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[35]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [35]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[35]_i_2 
       (.I0(\data_p2_reg[62]_3 [35]),
        .I1(\data_p2_reg[62]_4 [35]),
        .I2(\data_p2_reg[62]_2 [35]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[35] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[36]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[36] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[36] ),
        .I3(\data_p2_reg[36]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[36]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [36]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[36]_i_2 
       (.I0(\data_p2_reg[62]_3 [36]),
        .I1(\data_p2_reg[62]_4 [36]),
        .I2(\data_p2_reg[62]_2 [36]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[36] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[37]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[37] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[37] ),
        .I3(\data_p2_reg[37]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[37]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [37]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[37]_i_2 
       (.I0(\data_p2_reg[62]_3 [37]),
        .I1(\data_p2_reg[62]_4 [37]),
        .I2(\data_p2_reg[62]_2 [37]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[37] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[38]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[38] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[38] ),
        .I3(\data_p2_reg[38]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[38]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [38]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[38]_i_2 
       (.I0(\data_p2_reg[62]_2 [38]),
        .I1(\data_p2_reg[62]_3 [38]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [38]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[38] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[39]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[39] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[39] ),
        .I3(\data_p2_reg[39]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[39]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [39]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[39]_i_2 
       (.I0(\data_p2_reg[62]_3 [39]),
        .I1(\data_p2_reg[62]_4 [39]),
        .I2(\data_p2_reg[62]_2 [39]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[39] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[3]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[3] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[3] ),
        .I3(\data_p2_reg[3]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[3]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [3]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2_reg[62]_3 [3]),
        .I1(\data_p2_reg[62]_4 [3]),
        .I2(\data_p2_reg[62]_2 [3]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[40]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[40] ),
        .I2(\data_p2_reg[40]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[40]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[40] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [40]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[40]_i_5 
       (.I0(\data_p2_reg[62]_3 [40]),
        .I1(\data_p2_reg[62]_4 [40]),
        .I2(\data_p2_reg[62]_2 [40]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[40] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[41]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[41] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[41] ),
        .I3(\data_p2_reg[41]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[41]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [41]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[41]_i_2 
       (.I0(\data_p2_reg[62]_2 [41]),
        .I1(\data_p2_reg[62]_3 [41]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [41]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[41] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[42]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[42] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[42] ),
        .I3(\data_p2_reg[42]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[42]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [42]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[42]_i_2 
       (.I0(\data_p2_reg[62]_2 [42]),
        .I1(\data_p2_reg[62]_3 [42]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [42]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[42] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[43]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[43] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[43] ),
        .I3(\data_p2_reg[43]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[43]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [43]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[43]_i_2 
       (.I0(\data_p2_reg[62]_2 [43]),
        .I1(\data_p2_reg[62]_3 [43]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [43]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[43] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[44]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[44] ),
        .I2(\data_p2_reg[44]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[44]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[44] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [44]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[44]_i_5 
       (.I0(\data_p2_reg[62]_3 [44]),
        .I1(\data_p2_reg[62]_4 [44]),
        .I2(\data_p2_reg[62]_2 [44]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[44] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[45]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[45] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[45] ),
        .I3(\data_p2_reg[45]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[45]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [45]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[45]_i_2 
       (.I0(\data_p2_reg[62]_3 [45]),
        .I1(\data_p2_reg[62]_4 [45]),
        .I2(\data_p2_reg[62]_2 [45]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[45] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[46]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[46] ),
        .I2(\data_p2_reg[46]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[46]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[46] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [46]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[46]_i_5 
       (.I0(\data_p2_reg[62]_3 [46]),
        .I1(\data_p2_reg[62]_4 [46]),
        .I2(\data_p2_reg[62]_2 [46]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[46] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[47]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[47] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[47] ),
        .I3(\data_p2_reg[47]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[47]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [47]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[47]_i_2 
       (.I0(\data_p2_reg[62]_2 [47]),
        .I1(\data_p2_reg[62]_3 [47]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [47]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[47] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[48]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[48] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[48] ),
        .I3(\data_p2_reg[48]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[48]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [48]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[48]_i_2 
       (.I0(\data_p2_reg[62]_2 [48]),
        .I1(\data_p2_reg[62]_3 [48]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [48]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[48] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[49]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[49] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[49] ),
        .I3(\data_p2_reg[49]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[49]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [49]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[49]_i_2 
       (.I0(\data_p2_reg[62]_2 [49]),
        .I1(\data_p2_reg[62]_3 [49]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [49]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[49] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[4]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[4] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[4] ),
        .I3(\data_p2_reg[4]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[4]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [4]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2_reg[62]_3 [4]),
        .I1(\data_p2_reg[62]_4 [4]),
        .I2(\data_p2_reg[62]_2 [4]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[4] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[50]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[50] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[50] ),
        .I3(\data_p2_reg[50]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[50]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [50]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[50]_i_2 
       (.I0(\data_p2_reg[62]_3 [50]),
        .I1(\data_p2_reg[62]_4 [50]),
        .I2(\data_p2_reg[62]_2 [50]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[50] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[51]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[51] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[51] ),
        .I3(\data_p2_reg[51]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[51]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [51]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[51]_i_2 
       (.I0(\data_p2_reg[62]_2 [51]),
        .I1(\data_p2_reg[62]_3 [51]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [51]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[52]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[52] ),
        .I2(\data_p2_reg[52]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[52]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[52] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [52]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[52]_i_5 
       (.I0(\data_p2_reg[62]_3 [52]),
        .I1(\data_p2_reg[62]_4 [52]),
        .I2(\data_p2_reg[62]_2 [52]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[52] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[53]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[53] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[53] ),
        .I3(\data_p2_reg[53]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[53]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [53]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[53]_i_2 
       (.I0(\data_p2_reg[62]_3 [53]),
        .I1(\data_p2_reg[62]_4 [53]),
        .I2(\data_p2_reg[62]_2 [53]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[53] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[54]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[54] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[54] ),
        .I3(\data_p2_reg[54]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[54]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [54]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[54]_i_2 
       (.I0(\data_p2_reg[62]_3 [54]),
        .I1(\data_p2_reg[62]_4 [54]),
        .I2(\data_p2_reg[62]_2 [54]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[54] ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    \data_p2[55]_i_1 
       (.I0(\data_p2[55]_i_2_n_0 ),
        .I1(full_n_reg_1),
        .I2(\data_p1_reg[55] ),
        .I3(\data_p2_reg[55]_0 ),
        .I4(\data_p2_reg[55]_1 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [55]));
  LUT6 #(
    .INIT(64'hFFFFCFCA0000CFCA)) 
    \data_p2[55]_i_2 
       (.I0(\data_p2_reg[62]_4 [55]),
        .I1(\data_p2_reg[62]_3 [55]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2[62]_i_19_n_0 ),
        .I4(\data_p2[62]_i_17_n_0 ),
        .I5(\data_p2_reg[62]_2 [55]),
        .O(\data_p2[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[56]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[56] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[56] ),
        .I3(\data_p2_reg[56]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[56]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [56]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[56]_i_2 
       (.I0(\data_p2_reg[62]_2 [56]),
        .I1(\data_p2_reg[62]_3 [56]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [56]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[56] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[57]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[57] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[57] ),
        .I3(\data_p2_reg[57]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[57]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [57]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[57]_i_2 
       (.I0(\data_p2_reg[62]_2 [57]),
        .I1(\data_p2_reg[62]_3 [57]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [57]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[57] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[58]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[58] ),
        .I2(\data_p2_reg[58]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[58]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[58] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [58]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[58]_i_5 
       (.I0(\data_p2_reg[62]_3 [58]),
        .I1(\data_p2_reg[62]_4 [58]),
        .I2(\data_p2_reg[62]_2 [58]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[58] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[59]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[59] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[59] ),
        .I3(\data_p2_reg[59]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[59]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [59]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[59]_i_2 
       (.I0(\data_p2_reg[62]_3 [59]),
        .I1(\data_p2_reg[62]_4 [59]),
        .I2(\data_p2_reg[62]_2 [59]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[59] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[5]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[5] ),
        .I3(\data_p2_reg[5]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[5]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2_reg[62]_2 [5]),
        .I1(\data_p2_reg[62]_3 [5]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [5]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[60]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[60] ),
        .I2(\data_p2_reg[60]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[60]_1 ),
        .I5(\gmem_addr_11_reg_2295_reg[60] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [60]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[60]_i_5 
       (.I0(\data_p2_reg[62]_2 [60]),
        .I1(\data_p2_reg[62]_3 [60]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [60]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[60] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[61]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[61] ),
        .I2(\data_p2_reg[61]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[61]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[61] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [61]));
  LUT6 #(
    .INIT(64'hFFFFB1A00000B1A0)) 
    \data_p2[61]_i_5 
       (.I0(\data_p2_reg[0]_3 ),
        .I1(\data_p2[62]_i_19_n_0 ),
        .I2(\data_p2_reg[62]_3 [61]),
        .I3(\data_p2_reg[62]_4 [61]),
        .I4(\data_p2[62]_i_17_n_0 ),
        .I5(\data_p2_reg[62]_2 [61]),
        .O(\gmem_addr_10_reg_2278_reg[61] ));
  LUT3 #(
    .INIT(8'hBF)) 
    \data_p2[62]_i_13 
       (.I0(full_n_reg_0),
        .I1(icmp_ln59_reg_2104),
        .I2(and_ln58_reg_2100),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'h000000000E000000)) 
    \data_p2[62]_i_17 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(full_n_reg_0),
        .I2(\current_rate_10_reg[0]_0 ),
        .I3(\current_rate_10_reg[0] ),
        .I4(\data_p2[0]_i_2_0 [0]),
        .I5(\data_p2[0]_i_2_1 ),
        .O(\data_p2[62]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \data_p2[62]_i_19 
       (.I0(icmp_ln59_9_reg_2257),
        .I1(and_ln58_9_reg_2253),
        .I2(\and_ln58_8_reg_2236_reg[0] ),
        .I3(\data_p2[0]_i_2_0 [8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\data_p2[0]_i_2_2 ),
        .O(\data_p2[62]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[62]_i_2 
       (.I0(\gmem_addr_10_reg_2278_reg[62]_0 ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[62] ),
        .I3(\data_p2_reg[62]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[62]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [62]));
  LUT6 #(
    .INIT(64'h0000000000004440)) 
    \data_p2[62]_i_21 
       (.I0(\data_p2[62]_i_7 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\data_p2[62]_i_7_0 ),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[7]_1 ),
        .I5(\ap_CS_fsm_reg[7]_2 ),
        .O(ap_enable_reg_pp0_iter0_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data_p2[62]_i_25 
       (.I0(full_n_reg_0),
        .I1(icmp_ln59_2_reg_2138),
        .I2(and_ln58_2_reg_2134),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFF02FFFFFFFF)) 
    \data_p2[62]_i_6 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_reg_2100_reg[0] ),
        .I2(\data_p2_reg[0]_4 ),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[62]_i_8 
       (.I0(\data_p2_reg[62]_3 [62]),
        .I1(\data_p2_reg[62]_4 [62]),
        .I2(\data_p2_reg[62]_2 [62]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[62]_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data_p2[62]_i_9 
       (.I0(\data_p2[62]_i_17_n_0 ),
        .I1(\data_p2_reg[0]_3 ),
        .I2(\data_p2[62]_i_19_n_0 ),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[6]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[6] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[6] ),
        .I3(\data_p2_reg[6]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[6]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [6]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2_reg[62]_3 [6]),
        .I1(\data_p2_reg[62]_4 [6]),
        .I2(\data_p2_reg[62]_2 [6]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[6] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[7]_i_1 
       (.I0(\gmem_addr_11_reg_2295_reg[7] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[7] ),
        .I3(\data_p2_reg[7]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[7]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0C0CFC0)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2_reg[62]_2 [7]),
        .I1(\data_p2_reg[62]_3 [7]),
        .I2(\data_p2_reg[0]_3 ),
        .I3(\data_p2_reg[62]_4 [7]),
        .I4(\data_p2[62]_i_19_n_0 ),
        .I5(\data_p2[62]_i_17_n_0 ),
        .O(\gmem_addr_11_reg_2295_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111011)) 
    \data_p2[8]_i_1 
       (.I0(full_n_reg_1),
        .I1(\data_p2_reg[8] ),
        .I2(\data_p2_reg[8]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[8]_1 ),
        .I5(\gmem_addr_10_reg_2278_reg[8] ),
        .O(\gmem_addr_10_reg_2278_reg[62] [8]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[8]_i_5 
       (.I0(\data_p2_reg[62]_3 [8]),
        .I1(\data_p2_reg[62]_4 [8]),
        .I2(\data_p2_reg[62]_2 [8]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[8] ));
  LUT6 #(
    .INIT(64'hABABABABABAAABAB)) 
    \data_p2[9]_i_1 
       (.I0(\gmem_addr_10_reg_2278_reg[9] ),
        .I1(full_n_reg_1),
        .I2(\data_p2_reg[9] ),
        .I3(\data_p2_reg[9]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[9]_1 ),
        .O(\gmem_addr_10_reg_2278_reg[62] [9]));
  LUT6 #(
    .INIT(64'hF0AAF000F0AAF0CC)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2_reg[62]_3 [9]),
        .I1(\data_p2_reg[62]_4 [9]),
        .I2(\data_p2_reg[62]_2 [9]),
        .I3(\data_p2[62]_i_17_n_0 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2[62]_i_19_n_0 ),
        .O(\gmem_addr_10_reg_2278_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \dout_buf[17]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(burst_valid),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hFFA2)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFBBBBB33388888)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    empty_n_i_2
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(empty_n_i_4__0_n_0),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_4__0
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5D5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(empty_n_reg_0),
        .I5(pop),
        .O(full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_11
       (.I0(and_ln58_3_reg_2151),
        .I1(icmp_ln59_3_reg_2155),
        .I2(\and_ln58_8_reg_2236_reg[0] ),
        .I3(\data_p2[0]_i_2_0 [8]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\data_p2[0]_i_2_2 ),
        .O(\and_ln58_3_reg_2151_reg[0] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__3
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[1]),
        .I3(full_n_i_3__0_n_0),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[7]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[5]),
        .O(full_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    full_n_i_8
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\and_ln58_5_reg_2185_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg_1),
        .I3(full_n_i_4),
        .I4(full_n_i_4_0),
        .I5(\data_p2_reg[0]_4 ),
        .O(\and_ln58_10_reg_2270_reg[0]_10 ));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_10_reg_2278[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(CO),
        .I2(\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .I3(icmp_ln59_10_fu_1790_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_11_reg_2295[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .I2(\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .I3(icmp_ln59_11_fu_1895_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_1_reg_2125[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .I2(\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .I3(icmp_ln59_1_fu_845_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_2_reg_2142[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .I2(\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .I3(icmp_ln59_2_fu_950_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_3_reg_2159[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .I2(\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .I3(icmp_ln59_3_fu_1055_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_4_reg_2176[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .I2(\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .I3(icmp_ln59_4_fu_1160_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_5_reg_2193[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .I2(\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .I3(icmp_ln59_5_fu_1265_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_6_reg_2210[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .I2(\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .I3(icmp_ln59_6_fu_1370_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_7_reg_2227[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .I2(\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .I3(icmp_ln59_7_fu_1475_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_8_reg_2244[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .I2(\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .I3(icmp_ln59_8_fu_1580_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_9_reg_2261[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .I2(\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .I3(icmp_ln59_9_fu_1685_p2),
        .O(\and_ln58_10_reg_2270_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gmem_addr_reg_2108[62]_i_1 
       (.I0(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I1(\icmp_ln59_reg_2104_reg[0]_0 ),
        .I2(\icmp_ln59_reg_2104_reg[0]_1 ),
        .I3(icmp_ln59_fu_740_p2),
        .O(\and_ln58_10_reg_2270_reg[0] ));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry__0_i_1
       (.I0(mOutPtr[8]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry__0_i_2
       (.I0(mOutPtr[7]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry__0_i_3
       (.I0(mOutPtr[6]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry__0_i_4
       (.I0(mOutPtr[5]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry_i_1__0
       (.I0(mOutPtr[4]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry_i_2
       (.I0(mOutPtr[3]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry_i_3
       (.I0(mOutPtr[2]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6666666555555555)) 
    i__carry_i_4
       (.I0(mOutPtr[1]),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\mOutPtr_reg[8]_0 ),
        .I5(full_n_reg_0),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_10_reg_2274[0]_i_1 
       (.I0(icmp_ln59_10_fu_1790_p2),
        .I1(\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .I2(CO),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_10_reg_2274),
        .O(\icmp_ln59_10_reg_2274_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_11_reg_2291[0]_i_1 
       (.I0(icmp_ln59_11_fu_1895_p2),
        .I1(\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .I2(\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_11_reg_2291),
        .O(\icmp_ln59_11_reg_2291_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_1_reg_2121[0]_i_1 
       (.I0(icmp_ln59_1_fu_845_p2),
        .I1(\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .I2(\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_1_reg_2121),
        .O(\icmp_ln59_1_reg_2121_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_2_reg_2138[0]_i_1 
       (.I0(icmp_ln59_2_fu_950_p2),
        .I1(\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .I2(\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_2_reg_2138),
        .O(\icmp_ln59_2_reg_2138_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_3_reg_2155[0]_i_1 
       (.I0(icmp_ln59_3_fu_1055_p2),
        .I1(\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .I2(\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_3_reg_2155),
        .O(\icmp_ln59_3_reg_2155_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_4_reg_2172[0]_i_1 
       (.I0(icmp_ln59_4_fu_1160_p2),
        .I1(\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .I2(\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_4_reg_2172),
        .O(\icmp_ln59_4_reg_2172_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_5_reg_2189[0]_i_1 
       (.I0(icmp_ln59_5_fu_1265_p2),
        .I1(\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .I2(\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_5_reg_2189),
        .O(\icmp_ln59_5_reg_2189_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_6_reg_2206[0]_i_1 
       (.I0(icmp_ln59_6_fu_1370_p2),
        .I1(\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .I2(\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_6_reg_2206),
        .O(\icmp_ln59_6_reg_2206_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_7_reg_2223[0]_i_1 
       (.I0(icmp_ln59_7_fu_1475_p2),
        .I1(\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .I2(\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_7_reg_2223),
        .O(\icmp_ln59_7_reg_2223_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_8_reg_2240[0]_i_1 
       (.I0(icmp_ln59_8_fu_1580_p2),
        .I1(\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .I2(\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_8_reg_2240),
        .O(\icmp_ln59_8_reg_2240_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_9_reg_2257[0]_i_1 
       (.I0(icmp_ln59_9_fu_1685_p2),
        .I1(\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .I2(\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_9_reg_2257),
        .O(\icmp_ln59_9_reg_2257_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln59_reg_2104[0]_i_1 
       (.I0(icmp_ln59_fu_740_p2),
        .I1(\icmp_ln59_reg_2104_reg[0]_1 ),
        .I2(\icmp_ln59_reg_2104_reg[0]_0 ),
        .I3(\and_ln58_11_reg_2287[0]_i_3_n_0 ),
        .I4(icmp_ln59_reg_2104),
        .O(\icmp_ln59_reg_2104_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mOutPtr0_inferred__0/i__carry_n_0 ,\mOutPtr0_inferred__0/i__carry_n_1 ,\mOutPtr0_inferred__0/i__carry_n_2 ,\mOutPtr0_inferred__0/i__carry_n_3 }),
        .CYINIT(mOutPtr[0]),
        .DI(mOutPtr[4:1]),
        .O({\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry__0 
       (.CI(\mOutPtr0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mOutPtr0_inferred__0/i__carry__0_n_1 ,\mOutPtr0_inferred__0/i__carry__0_n_2 ,\mOutPtr0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr[7:5]}),
        .O({\mOutPtr0_inferred__0/i__carry__0_n_4 ,\mOutPtr0_inferred__0/i__carry__0_n_5 ,\mOutPtr0_inferred__0/i__carry__0_n_6 ,\mOutPtr0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h666A666A666A6666)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\and_ln58_2_reg_2134_reg[0] ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_7 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_6 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_5 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_4 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_7 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_6 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_5 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_4 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(full_n_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_26_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    mem_reg_i_187
       (.I0(\and_ln58_7_reg_2219_reg[0] ),
        .I1(\q_tmp_reg[0]_1 ),
        .I2(\and_ln58_5_reg_2185_reg[0] ),
        .I3(\q_tmp_reg[0]_2 ),
        .O(mem_reg_i_187_n_0));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    mem_reg_i_188
       (.I0(\and_ln58_6_reg_2202_reg[0] ),
        .I1(mem_reg_i_94_0),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(\data_p2[0]_i_2_0 [0]),
        .I4(\current_rate_10_reg[0] ),
        .I5(full_n_reg_2),
        .O(mem_reg_i_188_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_189
       (.I0(and_ln58_4_reg_2168),
        .I1(icmp_ln59_4_reg_2172),
        .I2(\data_p2[0]_i_2_0 [4]),
        .I3(ap_enable_reg_pp0_iter0),
        .O(mem_reg_i_189_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_191
       (.I0(and_ln58_reg_2100),
        .I1(icmp_ln59_reg_2104),
        .O(\and_ln58_reg_2100_reg[0] ));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_193
       (.I0(and_ln58_8_reg_2236),
        .I1(icmp_ln59_8_reg_2240),
        .O(\and_ln58_8_reg_2236_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_26_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_26
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_26_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_27
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_27_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_27_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    mem_reg_i_94
       (.I0(mem_reg_i_187_n_0),
        .I1(mem_reg_i_188_n_0),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(mem_reg_i_189_n_0),
        .I4(\mOutPtr_reg[8]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_98
       (.I0(and_ln58_2_reg_2134),
        .I1(icmp_ln59_2_reg_2138),
        .O(\and_ln58_2_reg_2134_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8880888088808888)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\and_ln58_2_reg_2134_reg[0] ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_6_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_7_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \waddr[7]_i_4 
       (.I0(\q_tmp_reg[0]_0 ),
        .I1(mem_reg_i_188_n_0),
        .I2(\and_ln58_7_reg_2219_reg[0] ),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\and_ln58_5_reg_2185_reg[0] ),
        .I5(\q_tmp_reg[0]_2 ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_6 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_7 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\q_tmp_reg[0]_3 ),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_buffer" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    ap_rst_n_0,
    dout_valid_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_RVALID,
    dout_valid_reg_1,
    rdata_ack_t,
    dout_valid_reg_2);
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_valid_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_RVALID;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input dout_valid_reg_2;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire dout_valid_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire m_axi_gmem_RVALID;
  wire pop;
  wire rdata_ack_t;

  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hEF22)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(dout_valid_reg_2),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h00A08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(dout_valid_reg_2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_2),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__0
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[5]),
        .I2(mOutPtr[8]),
        .I3(mOutPtr[7]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__1_n_0),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_2__4
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[4]),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__1
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    full_n_i_4__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_2),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr19_out),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr19_out),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr19_out),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA95555AAA9)) 
    \mOutPtr[5]_i_1 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[4]),
        .I3(\mOutPtr[5]_i_2_n_0 ),
        .I4(mOutPtr19_out),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .O(\mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h4B78)) 
    \mOutPtr[6]_i_1 
       (.I0(full_n_i_2__4_n_0),
        .I1(mOutPtr19_out),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_3_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h78C378F0)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_i_2__4_n_0),
        .I1(mOutPtr19_out),
        .I2(mOutPtr[7]),
        .I3(mOutPtr[6]),
        .I4(\mOutPtr[8]_i_3_n_0 ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1__0 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(mOutPtr[6]),
        .I4(mOutPtr19_out),
        .I5(full_n_i_2__4_n_0),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(pop),
        .O(mOutPtr19_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    ap_rst_n_1,
    last_sect_buf,
    ap_rst_n_2,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \q_reg[8]_0 ,
    E,
    \bus_wide_gen.len_cnt_reg[5] ,
    \bus_wide_gen.len_cnt_reg[6] ,
    \bus_wide_gen.len_cnt_reg[6]_0 ,
    \bus_wide_gen.first_pad_reg ,
    wreq_handling_reg,
    next_wreq,
    D,
    \sect_len_buf_reg[7] ,
    in,
    \could_multi_bursts.loop_cnt_reg[1] ,
    wreq_handling_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg ,
    dout_valid_reg,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    \q_reg[9]_0 ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    Q,
    CO,
    \bus_wide_gen.len_cnt_reg[0] ,
    m_axi_gmem_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    m_axi_gmem_WSTRB,
    \bus_wide_gen.strb_buf_reg[3]_0 ,
    push,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.len_cnt_reg[0]_0 ,
    data_valid,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_1,
    \sect_end_buf_reg[1] ,
    wreq_handling_reg_2,
    fifo_wreq_valid,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.awaddr_buf_reg[63] ,
    \q_reg[9]_1 ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_end_buf_reg[1]_1 );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output last_sect_buf;
  output [0:0]ap_rst_n_2;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [0:0]\q_reg[8]_0 ;
  output [0:0]E;
  output \bus_wide_gen.len_cnt_reg[5] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[6] ;
  output \bus_wide_gen.len_cnt_reg[6]_0 ;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]wreq_handling_reg;
  output next_wreq;
  output [51:0]D;
  output \sect_len_buf_reg[7] ;
  output [3:0]in;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output wreq_handling_reg_0;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output dout_valid_reg;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \q_reg[9]_0 ;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input [7:0]Q;
  input [0:0]CO;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input m_axi_gmem_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg_1 ;
  input [1:0]m_axi_gmem_WSTRB;
  input [1:0]\bus_wide_gen.strb_buf_reg[3]_0 ;
  input push;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.len_cnt_reg[0]_0 ;
  input data_valid;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_1;
  input [0:0]\sect_end_buf_reg[1] ;
  input wreq_handling_reg_2;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input [5:0]\could_multi_bursts.awaddr_buf_reg[63] ;
  input [0:0]\q_reg[9]_1 ;
  input m_axi_gmem_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_end_buf_reg[1]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [9:9]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.len_cnt_reg[0]_0 ;
  wire \bus_wide_gen.len_cnt_reg[5] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[6] ;
  wire \bus_wide_gen.len_cnt_reg[6]_0 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [1:0]\bus_wide_gen.strb_buf_reg[3]_0 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.awaddr_buf_reg[63] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire dout_valid_reg;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire last_sect_buf;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_burst;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [8:0]q;
  wire [0:0]\q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire [0:0]\sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(next_burst),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\q_reg[9]_0 ),
        .I3(q[8]),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I5(empty_n_i_2__1_n_0),
        .O(next_burst));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(E),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg[6]_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.len_cnt_reg[6] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\bus_wide_gen.len_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(burst_valid),
        .I4(Q[2]),
        .I5(\bus_wide_gen.burst_pack ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(q[8]),
        .I1(empty_n_i_2__1_n_0),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[5] ),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 ),
        .I3(data_valid),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(E),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .O(dout_valid_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000000000EF00000)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[5] ),
        .I4(data_valid),
        .I5(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.len_cnt_reg[5] ));
  LUT4 #(
    .INIT(16'hB0FF)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[0] ),
        .I1(m_axi_gmem_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCF02CD0000000000)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(m_axi_gmem_WSTRB[0]),
        .I4(\bus_wide_gen.strb_buf_reg[3]_0 [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCF02CD0000000000)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(m_axi_gmem_WSTRB[1]),
        .I4(\bus_wide_gen.strb_buf_reg[3]_0 [1]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf_reg[63] [1]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[63] [2]),
        .I3(\could_multi_bursts.awaddr_buf_reg[63] [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [4]),
        .I5(\could_multi_bursts.awaddr_buf_reg[63] [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[63] [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[63] [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(empty_n_i_1__2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h00004540FFFFFFFF)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__1_n_0),
        .I1(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I2(q[8]),
        .I3(\q_reg[9]_0 ),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I5(burst_valid),
        .O(empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    empty_n_i_2__1
       (.I0(empty_n_i_3_n_0),
        .I1(empty_n_i_4_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hEFFE)) 
    empty_n_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(q[3]),
        .I3(Q[3]),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(Q[1]),
        .I1(q[1]),
        .I2(Q[2]),
        .I3(q[2]),
        .I4(q[0]),
        .I5(Q[0]),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_1),
        .I1(\sect_end_buf_reg[1] ),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_2),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2_n_0),
        .I3(push),
        .I4(empty_n_i_1__2_n_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_1 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(empty_n_i_1__2_n_0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__2_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__2_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(last_sect_buf),
        .I1(next_wreq),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\sect_end_buf_reg[1]_1 ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(last_sect_buf),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_1),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(wreq_handling_reg_2),
        .I2(\sect_end_buf_reg[1] ),
        .I3(last_sect_buf),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    S,
    empty_n_reg_0,
    \q_reg[64]_0 ,
    E,
    empty_n_reg_1,
    \q_reg[64]_1 ,
    SR,
    ap_clk,
    Q,
    last_sect_carry__3,
    last_sect_buf,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    ap_rst_n,
    \pout_reg[1]_0 ,
    \q_reg[62]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [1:0]S;
  output [0:0]empty_n_reg_0;
  output [63:0]\q_reg[64]_0 ;
  output [0:0]E;
  output empty_n_reg_1;
  output [0:0]\q_reg[64]_1 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [3:0]last_sect_carry__3;
  input last_sect_buf;
  input [0:0]\q_reg[0]_0 ;
  input \q_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]\pout_reg[1]_0 ;
  input [62:0]\q_reg[62]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__0_n_0;
  wire last_sect_buf;
  wire [3:0]last_sect_carry__3;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[0]_i_2_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[1]_i_2_n_0 ;
  wire \pout[1]_i_3_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire [0:0]\pout_reg[1]_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire [62:0]\q_reg[62]_0 ;
  wire [63:0]\q_reg[64]_0 ;
  wire [0:0]\q_reg[64]_1 ;
  wire rs2f_wreq_ack;

  LUT6 #(
    .INIT(64'h000080AAFFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .I4(\q_reg[64]_0 [63]),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout[1]_i_3_n_0 ),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__3
       (.I0(\pout[1]_i_3_n_0 ),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(\pout[2]_i_3_n_0 ),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[64]_0 [63]),
        .O(\q_reg[64]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[64]_0 [63]),
        .O(empty_n_reg_1));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_carry__3[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(Q[2]),
        .I1(last_sect_carry__3[2]),
        .I2(last_sect_carry__3[1]),
        .I3(Q[1]),
        .I4(last_sect_carry__3[0]),
        .I5(Q[0]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(\pout_reg[1]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [62]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[0]_i_2_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \pout[0]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(last_sect_buf),
        .O(\pout[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9F999F9F60666060)) 
    \pout[1]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout[2]_i_3_n_0 ),
        .I3(\pout[1]_i_2_n_0 ),
        .I4(\pout[1]_i_3_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h8888888F)) 
    \pout[1]_i_2 
       (.I0(\pout_reg[1]_0 ),
        .I1(rs2f_wreq_ack),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    \pout[1]_i_3 
       (.I0(data_vld_reg_n_0),
        .I1(last_sect_buf),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[0]_1 ),
        .I4(fifo_wreq_valid),
        .O(\pout[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBDBDBDFF42424200)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout[2]_i_3_n_0 ),
        .I4(\pout[2]_i_4_n_0 ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \pout[2]_i_2 
       (.I0(\q_reg[0]_1 ),
        .I1(\q_reg[0]_0 ),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \pout[2]_i_3 
       (.I0(last_sect_buf),
        .I1(\q_reg[0]_0 ),
        .I2(\q_reg[0]_1 ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F7770000)) 
    \pout[2]_i_4 
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(last_sect_buf),
        .I4(data_vld_reg_n_0),
        .I5(\pout[1]_i_2_n_0 ),
        .O(\pout[2]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [62]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2_reg,
    push,
    next_resp0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    next_resp,
    in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output invalid_len_event_reg2_reg;
  output push;
  output next_resp0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input [0:0]in;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__1_n_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__1
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    full_n_i_3
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp_reg),
        .I4(next_resp),
        .O(push_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    D,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    \tmp_11_reg_2313_reg[6] ,
    \tmp_11_reg_2313_reg[12] ,
    ap_enable_reg_pp0_iter0_reg_1,
    \ap_CS_fsm_reg[11] ,
    empty_n_reg_1,
    \gmem_addr_1_reg_2125_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln59_2_reg_2138_reg[0] ,
    \gmem_addr_1_reg_2125_reg[1] ,
    \gmem_addr_1_reg_2125_reg[2] ,
    \gmem_addr_1_reg_2125_reg[3] ,
    \gmem_addr_1_reg_2125_reg[4] ,
    \gmem_addr_1_reg_2125_reg[5] ,
    \gmem_addr_1_reg_2125_reg[6] ,
    \gmem_addr_1_reg_2125_reg[7] ,
    \gmem_addr_1_reg_2125_reg[8] ,
    \gmem_addr_1_reg_2125_reg[9] ,
    \gmem_addr_1_reg_2125_reg[10] ,
    \gmem_addr_1_reg_2125_reg[11] ,
    \gmem_addr_1_reg_2125_reg[12] ,
    \gmem_addr_1_reg_2125_reg[13] ,
    \gmem_addr_1_reg_2125_reg[14] ,
    \gmem_addr_1_reg_2125_reg[15] ,
    \gmem_addr_1_reg_2125_reg[16] ,
    \gmem_addr_1_reg_2125_reg[17] ,
    \gmem_addr_1_reg_2125_reg[18] ,
    \gmem_addr_1_reg_2125_reg[19] ,
    \gmem_addr_1_reg_2125_reg[20] ,
    \gmem_addr_1_reg_2125_reg[21] ,
    \gmem_addr_1_reg_2125_reg[22] ,
    \gmem_addr_1_reg_2125_reg[23] ,
    \gmem_addr_1_reg_2125_reg[24] ,
    \gmem_addr_1_reg_2125_reg[25] ,
    \gmem_addr_1_reg_2125_reg[26] ,
    \gmem_addr_1_reg_2125_reg[27] ,
    \gmem_addr_1_reg_2125_reg[28] ,
    \gmem_addr_1_reg_2125_reg[29] ,
    \gmem_addr_1_reg_2125_reg[30] ,
    \gmem_addr_1_reg_2125_reg[31] ,
    \gmem_addr_1_reg_2125_reg[32] ,
    \gmem_addr_1_reg_2125_reg[33] ,
    \gmem_addr_1_reg_2125_reg[34] ,
    \gmem_addr_1_reg_2125_reg[35] ,
    \gmem_addr_1_reg_2125_reg[36] ,
    \gmem_addr_1_reg_2125_reg[37] ,
    \gmem_addr_1_reg_2125_reg[38] ,
    \gmem_addr_1_reg_2125_reg[39] ,
    \gmem_addr_1_reg_2125_reg[40] ,
    \gmem_addr_1_reg_2125_reg[41] ,
    \gmem_addr_1_reg_2125_reg[42] ,
    \gmem_addr_1_reg_2125_reg[43] ,
    \gmem_addr_1_reg_2125_reg[44] ,
    \gmem_addr_1_reg_2125_reg[45] ,
    \gmem_addr_1_reg_2125_reg[46] ,
    \gmem_addr_1_reg_2125_reg[47] ,
    \gmem_addr_1_reg_2125_reg[48] ,
    \gmem_addr_1_reg_2125_reg[49] ,
    \gmem_addr_1_reg_2125_reg[50] ,
    \gmem_addr_1_reg_2125_reg[51] ,
    \gmem_addr_1_reg_2125_reg[52] ,
    \gmem_addr_1_reg_2125_reg[53] ,
    \gmem_addr_1_reg_2125_reg[54] ,
    \gmem_addr_1_reg_2125_reg[55] ,
    \gmem_addr_1_reg_2125_reg[56] ,
    \gmem_addr_1_reg_2125_reg[57] ,
    \gmem_addr_1_reg_2125_reg[58] ,
    \gmem_addr_1_reg_2125_reg[59] ,
    \gmem_addr_1_reg_2125_reg[60] ,
    \gmem_addr_1_reg_2125_reg[61] ,
    \gmem_addr_1_reg_2125_reg[62] ,
    ap_enable_reg_pp0_iter0_reg_2,
    empty_n_reg_2,
    \shouldContinue_reg_2304_reg[0] ,
    \and_ln58_11_reg_2287_reg[0] ,
    \and_ln58_10_reg_2270_reg[0] ,
    empty_n_reg_3,
    \ap_CS_fsm_reg[4] ,
    \and_ln58_1_reg_2117_reg[0] ,
    \and_ln58_1_reg_2117_reg[0]_0 ,
    empty_n_reg_4,
    \gmem_addr_1_reg_2125_reg[0]_0 ,
    \gmem_addr_1_reg_2125_reg[1]_0 ,
    \gmem_addr_1_reg_2125_reg[2]_0 ,
    \gmem_addr_1_reg_2125_reg[3]_0 ,
    \gmem_addr_1_reg_2125_reg[4]_0 ,
    \gmem_addr_1_reg_2125_reg[5]_0 ,
    \gmem_addr_1_reg_2125_reg[6]_0 ,
    \gmem_addr_1_reg_2125_reg[7]_0 ,
    \gmem_addr_1_reg_2125_reg[8]_0 ,
    \gmem_addr_1_reg_2125_reg[9]_0 ,
    \gmem_addr_1_reg_2125_reg[10]_0 ,
    \gmem_addr_1_reg_2125_reg[11]_0 ,
    \gmem_addr_1_reg_2125_reg[12]_0 ,
    \gmem_addr_1_reg_2125_reg[13]_0 ,
    \gmem_addr_1_reg_2125_reg[14]_0 ,
    \gmem_addr_1_reg_2125_reg[15]_0 ,
    \gmem_addr_1_reg_2125_reg[16]_0 ,
    \gmem_addr_1_reg_2125_reg[17]_0 ,
    \gmem_addr_1_reg_2125_reg[18]_0 ,
    \gmem_addr_1_reg_2125_reg[19]_0 ,
    \gmem_addr_1_reg_2125_reg[20]_0 ,
    \gmem_addr_1_reg_2125_reg[21]_0 ,
    \gmem_addr_1_reg_2125_reg[22]_0 ,
    \gmem_addr_1_reg_2125_reg[24]_0 ,
    \gmem_addr_1_reg_2125_reg[25]_0 ,
    \gmem_addr_1_reg_2125_reg[26]_0 ,
    \gmem_addr_1_reg_2125_reg[27]_0 ,
    \gmem_addr_1_reg_2125_reg[28]_0 ,
    \gmem_addr_1_reg_2125_reg[29]_0 ,
    \gmem_addr_1_reg_2125_reg[30]_0 ,
    \gmem_addr_1_reg_2125_reg[31]_0 ,
    \gmem_addr_1_reg_2125_reg[32]_0 ,
    \gmem_addr_1_reg_2125_reg[33]_0 ,
    \gmem_addr_1_reg_2125_reg[34]_0 ,
    \gmem_addr_1_reg_2125_reg[35]_0 ,
    \gmem_addr_1_reg_2125_reg[36]_0 ,
    \gmem_addr_1_reg_2125_reg[37]_0 ,
    \gmem_addr_1_reg_2125_reg[38]_0 ,
    \gmem_addr_1_reg_2125_reg[39]_0 ,
    \gmem_addr_1_reg_2125_reg[40]_0 ,
    \gmem_addr_1_reg_2125_reg[41]_0 ,
    \gmem_addr_1_reg_2125_reg[42]_0 ,
    \gmem_addr_1_reg_2125_reg[43]_0 ,
    \gmem_addr_1_reg_2125_reg[44]_0 ,
    \gmem_addr_1_reg_2125_reg[45]_0 ,
    \gmem_addr_1_reg_2125_reg[46]_0 ,
    \gmem_addr_1_reg_2125_reg[47]_0 ,
    \gmem_addr_1_reg_2125_reg[48]_0 ,
    \gmem_addr_1_reg_2125_reg[49]_0 ,
    \gmem_addr_1_reg_2125_reg[50]_0 ,
    \gmem_addr_1_reg_2125_reg[51]_0 ,
    \gmem_addr_1_reg_2125_reg[52]_0 ,
    \gmem_addr_1_reg_2125_reg[53]_0 ,
    \gmem_addr_1_reg_2125_reg[54]_0 ,
    \gmem_addr_1_reg_2125_reg[56]_0 ,
    \gmem_addr_1_reg_2125_reg[57]_0 ,
    \gmem_addr_1_reg_2125_reg[58]_0 ,
    \gmem_addr_1_reg_2125_reg[59]_0 ,
    \gmem_addr_1_reg_2125_reg[60]_0 ,
    \gmem_addr_1_reg_2125_reg[61]_0 ,
    \gmem_addr_1_reg_2125_reg[62]_0 ,
    empty_n_reg_5,
    \and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln59_2_reg_2138_reg[0]_0 ,
    empty_n_reg_6,
    mad_R_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter0_reg_3,
    \B_V_data_1_state_reg[0] ,
    \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] ,
    raw_data_real_o_stream_TREADY_int_regslice,
    empty_n_reg_7,
    \icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] ,
    \and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] ,
    \and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] ,
    \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0]_0 ,
    \and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] ,
    \gmem_addr_2_reg_2142_reg[55] ,
    \gmem_addr_2_reg_2142_reg[23] ,
    empty_n_reg_8,
    ap_enable_reg_pp0_iter0_reg_4,
    empty_n_reg_9,
    full_n_reg_1,
    ap_clk,
    SR,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    Q,
    filtered_real_0_o_stream_TDATA_int_regslice,
    \q_tmp_reg[15]_2 ,
    ap_NS_fsm1,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n,
    \ap_CS_fsm_reg[12] ,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    raw_data_im_1_o_stream_TVALID_int_regslice,
    and_ln58_5_reg_2185,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[1] ,
    ap_start,
    \ap_CS_fsm_reg[7] ,
    and_ln58_10_reg_2270,
    icmp_ln59_10_reg_2274,
    \data_p2_reg[62] ,
    \data_p2_reg[62]_0 ,
    \data_p2_reg[62]_1 ,
    \data_p1_reg[55] ,
    icmp_ln59_4_reg_2172,
    and_ln58_4_reg_2168,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    shouldContinue_reg_2304,
    and_ln58_11_reg_2287,
    \FSM_sequential_state[1]_i_3 ,
    \ap_CS_fsm_reg[12]_0 ,
    mem_reg_i_109,
    \ap_CS_fsm_reg[12]_1 ,
    \FSM_sequential_state[1]_i_3_0 ,
    \q_tmp_reg[0]_3 ,
    \q_tmp_reg[0]_4 ,
    std_R_o_stream_TVALID_int_regslice,
    and_ln58_9_reg_2253,
    icmp_ln59_9_reg_2257,
    and_ln58_6_reg_2202_pp0_iter1_reg,
    icmp_ln59_6_reg_2206_pp0_iter1_reg,
    filtered_im_0_o_stream_TVALID_int_regslice,
    and_ln58_8_reg_2236,
    \ap_CS_fsm_reg[11]_0 ,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \q_tmp_reg[0]_5 ,
    icmp_ln59_2_reg_2138,
    and_ln58_2_reg_2134,
    mad_R_o_stream_TVALID_int_regslice,
    \data_p2[62]_i_7 ,
    \ap_CS_fsm_reg[5]_0 ,
    icmp_ln59_9_reg_2257_pp0_iter1_reg,
    and_ln58_9_reg_2253_pp0_iter1_reg,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    and_ln58_3_reg_2151,
    icmp_ln59_3_reg_2155,
    and_ln58_10_reg_2270_pp0_iter1_reg,
    icmp_ln59_10_reg_2274_pp0_iter1_reg,
    and_ln58_1_reg_2117,
    icmp_ln59_1_reg_2121,
    \ap_CS_fsm_reg[5]_1 ,
    icmp_ln59_8_reg_2240_pp0_iter1_reg,
    and_ln58_8_reg_2236_pp0_iter1_reg,
    icmp_ln59_7_reg_2223_pp0_iter1_reg,
    and_ln58_7_reg_2219_pp0_iter1_reg,
    std_I_o_stream_TVALID_int_regslice,
    and_ln58_7_reg_2219,
    \ap_CS_fsm_reg[10] ,
    mad_I_o_stream_TVALID_int_regslice,
    and_ln58_6_reg_2202,
    \ap_CS_fsm_reg[10]_0 ,
    \data_p1_reg[55]_0 ,
    \data_p1_reg[55]_1 ,
    \data_p1_reg[23] ,
    icmp_ln59_5_reg_2189,
    mem_reg_i_31,
    and_ln58_11_reg_2287_pp0_iter1_reg,
    icmp_ln59_11_reg_2291_pp0_iter1_reg,
    \ap_CS_fsm_reg[3]_1 ,
    \q_tmp_reg[0]_6 ,
    \q_tmp_reg[0]_7 ,
    \q_tmp_reg[0]_8 ,
    push,
    pop0);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [13:0]D;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \tmp_11_reg_2313_reg[6] ;
  output \tmp_11_reg_2313_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output [6:0]\ap_CS_fsm_reg[11] ;
  output empty_n_reg_1;
  output \gmem_addr_1_reg_2125_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln59_2_reg_2138_reg[0] ;
  output \gmem_addr_1_reg_2125_reg[1] ;
  output \gmem_addr_1_reg_2125_reg[2] ;
  output \gmem_addr_1_reg_2125_reg[3] ;
  output \gmem_addr_1_reg_2125_reg[4] ;
  output \gmem_addr_1_reg_2125_reg[5] ;
  output \gmem_addr_1_reg_2125_reg[6] ;
  output \gmem_addr_1_reg_2125_reg[7] ;
  output \gmem_addr_1_reg_2125_reg[8] ;
  output \gmem_addr_1_reg_2125_reg[9] ;
  output \gmem_addr_1_reg_2125_reg[10] ;
  output \gmem_addr_1_reg_2125_reg[11] ;
  output \gmem_addr_1_reg_2125_reg[12] ;
  output \gmem_addr_1_reg_2125_reg[13] ;
  output \gmem_addr_1_reg_2125_reg[14] ;
  output \gmem_addr_1_reg_2125_reg[15] ;
  output \gmem_addr_1_reg_2125_reg[16] ;
  output \gmem_addr_1_reg_2125_reg[17] ;
  output \gmem_addr_1_reg_2125_reg[18] ;
  output \gmem_addr_1_reg_2125_reg[19] ;
  output \gmem_addr_1_reg_2125_reg[20] ;
  output \gmem_addr_1_reg_2125_reg[21] ;
  output \gmem_addr_1_reg_2125_reg[22] ;
  output \gmem_addr_1_reg_2125_reg[23] ;
  output \gmem_addr_1_reg_2125_reg[24] ;
  output \gmem_addr_1_reg_2125_reg[25] ;
  output \gmem_addr_1_reg_2125_reg[26] ;
  output \gmem_addr_1_reg_2125_reg[27] ;
  output \gmem_addr_1_reg_2125_reg[28] ;
  output \gmem_addr_1_reg_2125_reg[29] ;
  output \gmem_addr_1_reg_2125_reg[30] ;
  output \gmem_addr_1_reg_2125_reg[31] ;
  output \gmem_addr_1_reg_2125_reg[32] ;
  output \gmem_addr_1_reg_2125_reg[33] ;
  output \gmem_addr_1_reg_2125_reg[34] ;
  output \gmem_addr_1_reg_2125_reg[35] ;
  output \gmem_addr_1_reg_2125_reg[36] ;
  output \gmem_addr_1_reg_2125_reg[37] ;
  output \gmem_addr_1_reg_2125_reg[38] ;
  output \gmem_addr_1_reg_2125_reg[39] ;
  output \gmem_addr_1_reg_2125_reg[40] ;
  output \gmem_addr_1_reg_2125_reg[41] ;
  output \gmem_addr_1_reg_2125_reg[42] ;
  output \gmem_addr_1_reg_2125_reg[43] ;
  output \gmem_addr_1_reg_2125_reg[44] ;
  output \gmem_addr_1_reg_2125_reg[45] ;
  output \gmem_addr_1_reg_2125_reg[46] ;
  output \gmem_addr_1_reg_2125_reg[47] ;
  output \gmem_addr_1_reg_2125_reg[48] ;
  output \gmem_addr_1_reg_2125_reg[49] ;
  output \gmem_addr_1_reg_2125_reg[50] ;
  output \gmem_addr_1_reg_2125_reg[51] ;
  output \gmem_addr_1_reg_2125_reg[52] ;
  output \gmem_addr_1_reg_2125_reg[53] ;
  output \gmem_addr_1_reg_2125_reg[54] ;
  output \gmem_addr_1_reg_2125_reg[55] ;
  output \gmem_addr_1_reg_2125_reg[56] ;
  output \gmem_addr_1_reg_2125_reg[57] ;
  output \gmem_addr_1_reg_2125_reg[58] ;
  output \gmem_addr_1_reg_2125_reg[59] ;
  output \gmem_addr_1_reg_2125_reg[60] ;
  output \gmem_addr_1_reg_2125_reg[61] ;
  output \gmem_addr_1_reg_2125_reg[62] ;
  output ap_enable_reg_pp0_iter0_reg_2;
  output empty_n_reg_2;
  output \shouldContinue_reg_2304_reg[0] ;
  output [0:0]\and_ln58_11_reg_2287_reg[0] ;
  output [0:0]\and_ln58_10_reg_2270_reg[0] ;
  output empty_n_reg_3;
  output \ap_CS_fsm_reg[4] ;
  output \and_ln58_1_reg_2117_reg[0] ;
  output \and_ln58_1_reg_2117_reg[0]_0 ;
  output empty_n_reg_4;
  output \gmem_addr_1_reg_2125_reg[0]_0 ;
  output \gmem_addr_1_reg_2125_reg[1]_0 ;
  output \gmem_addr_1_reg_2125_reg[2]_0 ;
  output \gmem_addr_1_reg_2125_reg[3]_0 ;
  output \gmem_addr_1_reg_2125_reg[4]_0 ;
  output \gmem_addr_1_reg_2125_reg[5]_0 ;
  output \gmem_addr_1_reg_2125_reg[6]_0 ;
  output \gmem_addr_1_reg_2125_reg[7]_0 ;
  output \gmem_addr_1_reg_2125_reg[8]_0 ;
  output \gmem_addr_1_reg_2125_reg[9]_0 ;
  output \gmem_addr_1_reg_2125_reg[10]_0 ;
  output \gmem_addr_1_reg_2125_reg[11]_0 ;
  output \gmem_addr_1_reg_2125_reg[12]_0 ;
  output \gmem_addr_1_reg_2125_reg[13]_0 ;
  output \gmem_addr_1_reg_2125_reg[14]_0 ;
  output \gmem_addr_1_reg_2125_reg[15]_0 ;
  output \gmem_addr_1_reg_2125_reg[16]_0 ;
  output \gmem_addr_1_reg_2125_reg[17]_0 ;
  output \gmem_addr_1_reg_2125_reg[18]_0 ;
  output \gmem_addr_1_reg_2125_reg[19]_0 ;
  output \gmem_addr_1_reg_2125_reg[20]_0 ;
  output \gmem_addr_1_reg_2125_reg[21]_0 ;
  output \gmem_addr_1_reg_2125_reg[22]_0 ;
  output \gmem_addr_1_reg_2125_reg[24]_0 ;
  output \gmem_addr_1_reg_2125_reg[25]_0 ;
  output \gmem_addr_1_reg_2125_reg[26]_0 ;
  output \gmem_addr_1_reg_2125_reg[27]_0 ;
  output \gmem_addr_1_reg_2125_reg[28]_0 ;
  output \gmem_addr_1_reg_2125_reg[29]_0 ;
  output \gmem_addr_1_reg_2125_reg[30]_0 ;
  output \gmem_addr_1_reg_2125_reg[31]_0 ;
  output \gmem_addr_1_reg_2125_reg[32]_0 ;
  output \gmem_addr_1_reg_2125_reg[33]_0 ;
  output \gmem_addr_1_reg_2125_reg[34]_0 ;
  output \gmem_addr_1_reg_2125_reg[35]_0 ;
  output \gmem_addr_1_reg_2125_reg[36]_0 ;
  output \gmem_addr_1_reg_2125_reg[37]_0 ;
  output \gmem_addr_1_reg_2125_reg[38]_0 ;
  output \gmem_addr_1_reg_2125_reg[39]_0 ;
  output \gmem_addr_1_reg_2125_reg[40]_0 ;
  output \gmem_addr_1_reg_2125_reg[41]_0 ;
  output \gmem_addr_1_reg_2125_reg[42]_0 ;
  output \gmem_addr_1_reg_2125_reg[43]_0 ;
  output \gmem_addr_1_reg_2125_reg[44]_0 ;
  output \gmem_addr_1_reg_2125_reg[45]_0 ;
  output \gmem_addr_1_reg_2125_reg[46]_0 ;
  output \gmem_addr_1_reg_2125_reg[47]_0 ;
  output \gmem_addr_1_reg_2125_reg[48]_0 ;
  output \gmem_addr_1_reg_2125_reg[49]_0 ;
  output \gmem_addr_1_reg_2125_reg[50]_0 ;
  output \gmem_addr_1_reg_2125_reg[51]_0 ;
  output \gmem_addr_1_reg_2125_reg[52]_0 ;
  output \gmem_addr_1_reg_2125_reg[53]_0 ;
  output \gmem_addr_1_reg_2125_reg[54]_0 ;
  output \gmem_addr_1_reg_2125_reg[56]_0 ;
  output \gmem_addr_1_reg_2125_reg[57]_0 ;
  output \gmem_addr_1_reg_2125_reg[58]_0 ;
  output \gmem_addr_1_reg_2125_reg[59]_0 ;
  output \gmem_addr_1_reg_2125_reg[60]_0 ;
  output \gmem_addr_1_reg_2125_reg[61]_0 ;
  output \gmem_addr_1_reg_2125_reg[62]_0 ;
  output empty_n_reg_5;
  output \and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln59_2_reg_2138_reg[0]_0 ;
  output empty_n_reg_6;
  output mad_R_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter0_reg_3;
  output \B_V_data_1_state_reg[0] ;
  output \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] ;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output empty_n_reg_7;
  output \icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] ;
  output \and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] ;
  output \and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] ;
  output \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0]_0 ;
  output \and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] ;
  output \gmem_addr_2_reg_2142_reg[55] ;
  output \gmem_addr_2_reg_2142_reg[23] ;
  output empty_n_reg_8;
  output ap_enable_reg_pp0_iter0_reg_4;
  output empty_n_reg_9;
  output [0:0]full_n_reg_1;
  input ap_clk;
  input [0:0]SR;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[15]_1 ;
  input [15:0]Q;
  input [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [15:0]\q_tmp_reg[15]_2 ;
  input ap_NS_fsm1;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n;
  input [12:0]\ap_CS_fsm_reg[12] ;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input raw_data_im_1_o_stream_TVALID_int_regslice;
  input and_ln58_5_reg_2185;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[1] ;
  input ap_start;
  input \ap_CS_fsm_reg[7] ;
  input and_ln58_10_reg_2270;
  input icmp_ln59_10_reg_2274;
  input [62:0]\data_p2_reg[62] ;
  input [62:0]\data_p2_reg[62]_0 ;
  input [62:0]\data_p2_reg[62]_1 ;
  input \data_p1_reg[55] ;
  input icmp_ln59_4_reg_2172;
  input and_ln58_4_reg_2168;
  input \ap_CS_fsm_reg[7]_0 ;
  input \ap_CS_fsm_reg[7]_1 ;
  input \ap_CS_fsm_reg[7]_2 ;
  input shouldContinue_reg_2304;
  input and_ln58_11_reg_2287;
  input \FSM_sequential_state[1]_i_3 ;
  input \ap_CS_fsm_reg[12]_0 ;
  input mem_reg_i_109;
  input \ap_CS_fsm_reg[12]_1 ;
  input \FSM_sequential_state[1]_i_3_0 ;
  input \q_tmp_reg[0]_3 ;
  input \q_tmp_reg[0]_4 ;
  input std_R_o_stream_TVALID_int_regslice;
  input and_ln58_9_reg_2253;
  input icmp_ln59_9_reg_2257;
  input and_ln58_6_reg_2202_pp0_iter1_reg;
  input icmp_ln59_6_reg_2206_pp0_iter1_reg;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input and_ln58_8_reg_2236;
  input \ap_CS_fsm_reg[11]_0 ;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input \ap_CS_fsm_reg[3]_0 ;
  input \q_tmp_reg[0]_5 ;
  input icmp_ln59_2_reg_2138;
  input and_ln58_2_reg_2134;
  input mad_R_o_stream_TVALID_int_regslice;
  input \data_p2[62]_i_7 ;
  input \ap_CS_fsm_reg[5]_0 ;
  input icmp_ln59_9_reg_2257_pp0_iter1_reg;
  input and_ln58_9_reg_2253_pp0_iter1_reg;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input and_ln58_3_reg_2151;
  input icmp_ln59_3_reg_2155;
  input and_ln58_10_reg_2270_pp0_iter1_reg;
  input icmp_ln59_10_reg_2274_pp0_iter1_reg;
  input and_ln58_1_reg_2117;
  input icmp_ln59_1_reg_2121;
  input \ap_CS_fsm_reg[5]_1 ;
  input icmp_ln59_8_reg_2240_pp0_iter1_reg;
  input and_ln58_8_reg_2236_pp0_iter1_reg;
  input icmp_ln59_7_reg_2223_pp0_iter1_reg;
  input and_ln58_7_reg_2219_pp0_iter1_reg;
  input std_I_o_stream_TVALID_int_regslice;
  input and_ln58_7_reg_2219;
  input \ap_CS_fsm_reg[10] ;
  input mad_I_o_stream_TVALID_int_regslice;
  input and_ln58_6_reg_2202;
  input \ap_CS_fsm_reg[10]_0 ;
  input \data_p1_reg[55]_0 ;
  input \data_p1_reg[55]_1 ;
  input \data_p1_reg[23] ;
  input icmp_ln59_5_reg_2189;
  input mem_reg_i_31;
  input and_ln58_11_reg_2287_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291_pp0_iter1_reg;
  input \ap_CS_fsm_reg[3]_1 ;
  input \q_tmp_reg[0]_6 ;
  input \q_tmp_reg[0]_7 ;
  input \q_tmp_reg[0]_8 ;
  input push;
  input pop0;

  wire \B_V_data_1_state_reg[0] ;
  wire [13:0]D;
  wire \FSM_sequential_state[1]_i_3 ;
  wire \FSM_sequential_state[1]_i_3_0 ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire and_ln58_10_reg_2270;
  wire and_ln58_10_reg_2270_pp0_iter1_reg;
  wire \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] ;
  wire \and_ln58_10_reg_2270_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0] ;
  wire and_ln58_11_reg_2287;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire [0:0]\and_ln58_11_reg_2287_reg[0] ;
  wire and_ln58_1_reg_2117;
  wire \and_ln58_1_reg_2117_reg[0] ;
  wire \and_ln58_1_reg_2117_reg[0]_0 ;
  wire and_ln58_2_reg_2134;
  wire and_ln58_3_reg_2151;
  wire and_ln58_4_reg_2168;
  wire and_ln58_5_reg_2185;
  wire and_ln58_6_reg_2202;
  wire and_ln58_6_reg_2202_pp0_iter1_reg;
  wire \and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] ;
  wire and_ln58_7_reg_2219;
  wire and_ln58_7_reg_2219_pp0_iter1_reg;
  wire \and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] ;
  wire and_ln58_8_reg_2236;
  wire and_ln58_8_reg_2236_pp0_iter1_reg;
  wire \and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] ;
  wire and_ln58_9_reg_2253;
  wire and_ln58_9_reg_2253_pp0_iter1_reg;
  wire \and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] ;
  wire and_ln58_reg_2100;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire \ap_CS_fsm[11]_i_2_n_0 ;
  wire \ap_CS_fsm[12]_i_2_n_0 ;
  wire \ap_CS_fsm[12]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [6:0]\ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire [12:0]\ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_rst_n;
  wire ap_start;
  wire \data_p1[23]_i_3_n_0 ;
  wire \data_p1[55]_i_3_n_0 ;
  wire \data_p1_reg[23] ;
  wire \data_p1_reg[55] ;
  wire \data_p1_reg[55]_0 ;
  wire \data_p1_reg[55]_1 ;
  wire \data_p2[62]_i_7 ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire [62:0]\data_p2_reg[62] ;
  wire [62:0]\data_p2_reg[62]_0 ;
  wire [62:0]\data_p2_reg[62]_1 ;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire empty_n_reg_4;
  wire empty_n_reg_5;
  wire empty_n_reg_6;
  wire empty_n_reg_7;
  wire empty_n_reg_8;
  wire empty_n_reg_9;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire \gmem_addr_1_reg_2125_reg[0] ;
  wire \gmem_addr_1_reg_2125_reg[0]_0 ;
  wire \gmem_addr_1_reg_2125_reg[10] ;
  wire \gmem_addr_1_reg_2125_reg[10]_0 ;
  wire \gmem_addr_1_reg_2125_reg[11] ;
  wire \gmem_addr_1_reg_2125_reg[11]_0 ;
  wire \gmem_addr_1_reg_2125_reg[12] ;
  wire \gmem_addr_1_reg_2125_reg[12]_0 ;
  wire \gmem_addr_1_reg_2125_reg[13] ;
  wire \gmem_addr_1_reg_2125_reg[13]_0 ;
  wire \gmem_addr_1_reg_2125_reg[14] ;
  wire \gmem_addr_1_reg_2125_reg[14]_0 ;
  wire \gmem_addr_1_reg_2125_reg[15] ;
  wire \gmem_addr_1_reg_2125_reg[15]_0 ;
  wire \gmem_addr_1_reg_2125_reg[16] ;
  wire \gmem_addr_1_reg_2125_reg[16]_0 ;
  wire \gmem_addr_1_reg_2125_reg[17] ;
  wire \gmem_addr_1_reg_2125_reg[17]_0 ;
  wire \gmem_addr_1_reg_2125_reg[18] ;
  wire \gmem_addr_1_reg_2125_reg[18]_0 ;
  wire \gmem_addr_1_reg_2125_reg[19] ;
  wire \gmem_addr_1_reg_2125_reg[19]_0 ;
  wire \gmem_addr_1_reg_2125_reg[1] ;
  wire \gmem_addr_1_reg_2125_reg[1]_0 ;
  wire \gmem_addr_1_reg_2125_reg[20] ;
  wire \gmem_addr_1_reg_2125_reg[20]_0 ;
  wire \gmem_addr_1_reg_2125_reg[21] ;
  wire \gmem_addr_1_reg_2125_reg[21]_0 ;
  wire \gmem_addr_1_reg_2125_reg[22] ;
  wire \gmem_addr_1_reg_2125_reg[22]_0 ;
  wire \gmem_addr_1_reg_2125_reg[23] ;
  wire \gmem_addr_1_reg_2125_reg[24] ;
  wire \gmem_addr_1_reg_2125_reg[24]_0 ;
  wire \gmem_addr_1_reg_2125_reg[25] ;
  wire \gmem_addr_1_reg_2125_reg[25]_0 ;
  wire \gmem_addr_1_reg_2125_reg[26] ;
  wire \gmem_addr_1_reg_2125_reg[26]_0 ;
  wire \gmem_addr_1_reg_2125_reg[27] ;
  wire \gmem_addr_1_reg_2125_reg[27]_0 ;
  wire \gmem_addr_1_reg_2125_reg[28] ;
  wire \gmem_addr_1_reg_2125_reg[28]_0 ;
  wire \gmem_addr_1_reg_2125_reg[29] ;
  wire \gmem_addr_1_reg_2125_reg[29]_0 ;
  wire \gmem_addr_1_reg_2125_reg[2] ;
  wire \gmem_addr_1_reg_2125_reg[2]_0 ;
  wire \gmem_addr_1_reg_2125_reg[30] ;
  wire \gmem_addr_1_reg_2125_reg[30]_0 ;
  wire \gmem_addr_1_reg_2125_reg[31] ;
  wire \gmem_addr_1_reg_2125_reg[31]_0 ;
  wire \gmem_addr_1_reg_2125_reg[32] ;
  wire \gmem_addr_1_reg_2125_reg[32]_0 ;
  wire \gmem_addr_1_reg_2125_reg[33] ;
  wire \gmem_addr_1_reg_2125_reg[33]_0 ;
  wire \gmem_addr_1_reg_2125_reg[34] ;
  wire \gmem_addr_1_reg_2125_reg[34]_0 ;
  wire \gmem_addr_1_reg_2125_reg[35] ;
  wire \gmem_addr_1_reg_2125_reg[35]_0 ;
  wire \gmem_addr_1_reg_2125_reg[36] ;
  wire \gmem_addr_1_reg_2125_reg[36]_0 ;
  wire \gmem_addr_1_reg_2125_reg[37] ;
  wire \gmem_addr_1_reg_2125_reg[37]_0 ;
  wire \gmem_addr_1_reg_2125_reg[38] ;
  wire \gmem_addr_1_reg_2125_reg[38]_0 ;
  wire \gmem_addr_1_reg_2125_reg[39] ;
  wire \gmem_addr_1_reg_2125_reg[39]_0 ;
  wire \gmem_addr_1_reg_2125_reg[3] ;
  wire \gmem_addr_1_reg_2125_reg[3]_0 ;
  wire \gmem_addr_1_reg_2125_reg[40] ;
  wire \gmem_addr_1_reg_2125_reg[40]_0 ;
  wire \gmem_addr_1_reg_2125_reg[41] ;
  wire \gmem_addr_1_reg_2125_reg[41]_0 ;
  wire \gmem_addr_1_reg_2125_reg[42] ;
  wire \gmem_addr_1_reg_2125_reg[42]_0 ;
  wire \gmem_addr_1_reg_2125_reg[43] ;
  wire \gmem_addr_1_reg_2125_reg[43]_0 ;
  wire \gmem_addr_1_reg_2125_reg[44] ;
  wire \gmem_addr_1_reg_2125_reg[44]_0 ;
  wire \gmem_addr_1_reg_2125_reg[45] ;
  wire \gmem_addr_1_reg_2125_reg[45]_0 ;
  wire \gmem_addr_1_reg_2125_reg[46] ;
  wire \gmem_addr_1_reg_2125_reg[46]_0 ;
  wire \gmem_addr_1_reg_2125_reg[47] ;
  wire \gmem_addr_1_reg_2125_reg[47]_0 ;
  wire \gmem_addr_1_reg_2125_reg[48] ;
  wire \gmem_addr_1_reg_2125_reg[48]_0 ;
  wire \gmem_addr_1_reg_2125_reg[49] ;
  wire \gmem_addr_1_reg_2125_reg[49]_0 ;
  wire \gmem_addr_1_reg_2125_reg[4] ;
  wire \gmem_addr_1_reg_2125_reg[4]_0 ;
  wire \gmem_addr_1_reg_2125_reg[50] ;
  wire \gmem_addr_1_reg_2125_reg[50]_0 ;
  wire \gmem_addr_1_reg_2125_reg[51] ;
  wire \gmem_addr_1_reg_2125_reg[51]_0 ;
  wire \gmem_addr_1_reg_2125_reg[52] ;
  wire \gmem_addr_1_reg_2125_reg[52]_0 ;
  wire \gmem_addr_1_reg_2125_reg[53] ;
  wire \gmem_addr_1_reg_2125_reg[53]_0 ;
  wire \gmem_addr_1_reg_2125_reg[54] ;
  wire \gmem_addr_1_reg_2125_reg[54]_0 ;
  wire \gmem_addr_1_reg_2125_reg[55] ;
  wire \gmem_addr_1_reg_2125_reg[56] ;
  wire \gmem_addr_1_reg_2125_reg[56]_0 ;
  wire \gmem_addr_1_reg_2125_reg[57] ;
  wire \gmem_addr_1_reg_2125_reg[57]_0 ;
  wire \gmem_addr_1_reg_2125_reg[58] ;
  wire \gmem_addr_1_reg_2125_reg[58]_0 ;
  wire \gmem_addr_1_reg_2125_reg[59] ;
  wire \gmem_addr_1_reg_2125_reg[59]_0 ;
  wire \gmem_addr_1_reg_2125_reg[5] ;
  wire \gmem_addr_1_reg_2125_reg[5]_0 ;
  wire \gmem_addr_1_reg_2125_reg[60] ;
  wire \gmem_addr_1_reg_2125_reg[60]_0 ;
  wire \gmem_addr_1_reg_2125_reg[61] ;
  wire \gmem_addr_1_reg_2125_reg[61]_0 ;
  wire \gmem_addr_1_reg_2125_reg[62] ;
  wire \gmem_addr_1_reg_2125_reg[62]_0 ;
  wire \gmem_addr_1_reg_2125_reg[6] ;
  wire \gmem_addr_1_reg_2125_reg[6]_0 ;
  wire \gmem_addr_1_reg_2125_reg[7] ;
  wire \gmem_addr_1_reg_2125_reg[7]_0 ;
  wire \gmem_addr_1_reg_2125_reg[8] ;
  wire \gmem_addr_1_reg_2125_reg[8]_0 ;
  wire \gmem_addr_1_reg_2125_reg[9] ;
  wire \gmem_addr_1_reg_2125_reg[9]_0 ;
  wire \gmem_addr_2_reg_2142_reg[23] ;
  wire \gmem_addr_2_reg_2142_reg[55] ;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_10_reg_2274_pp0_iter1_reg;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire icmp_ln59_1_reg_2121;
  wire icmp_ln59_2_reg_2138;
  wire \icmp_ln59_2_reg_2138_reg[0] ;
  wire \icmp_ln59_2_reg_2138_reg[0]_0 ;
  wire icmp_ln59_3_reg_2155;
  wire icmp_ln59_4_reg_2172;
  wire icmp_ln59_5_reg_2189;
  wire icmp_ln59_6_reg_2206_pp0_iter1_reg;
  wire \icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] ;
  wire icmp_ln59_7_reg_2223_pp0_iter1_reg;
  wire icmp_ln59_8_reg_2240_pp0_iter1_reg;
  wire icmp_ln59_9_reg_2257;
  wire icmp_ln59_9_reg_2257_pp0_iter1_reg;
  wire icmp_ln59_reg_2104;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_109;
  wire mem_reg_i_194_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_31;
  wire mem_reg_i_34_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_90_n_0;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[0]_3 ;
  wire \q_tmp_reg[0]_4 ;
  wire \q_tmp_reg[0]_5 ;
  wire \q_tmp_reg[0]_6 ;
  wire \q_tmp_reg[0]_7 ;
  wire \q_tmp_reg[0]_8 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire [15:0]\q_tmp_reg[15]_2 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire shouldContinue_reg_2304;
  wire \shouldContinue_reg_2304_reg[0] ;
  wire std_I_o_stream_TVALID_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;
  wire \tmp_11_reg_2313_reg[12] ;
  wire \tmp_11_reg_2313_reg[6] ;

  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \B_V_data_1_state[1]_i_2__5 
       (.I0(and_ln58_2_reg_2134),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12] [5]),
        .I3(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(mad_R_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \B_V_data_1_state[1]_i_2__6 
       (.I0(and_ln58_1_reg_2117),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12] [4]),
        .I3(\and_ln58_1_reg_2117_reg[0] ),
        .O(raw_data_real_o_stream_TREADY_int_regslice));
  LUT5 #(
    .INIT(32'h8CFC8C8C)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[10]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[12] [9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[11]_i_2_n_0 ),
        .I4(\ap_CS_fsm_reg[12] [10]),
        .O(\ap_CS_fsm_reg[11] [4]));
  LUT6 #(
    .INIT(64'h00000000BF00BFBF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(empty_n_reg_0),
        .I1(icmp_ln59_1_reg_2121),
        .I2(and_ln58_1_reg_2117),
        .I3(mad_I_o_stream_TVALID_int_regslice),
        .I4(and_ln58_6_reg_2202),
        .I5(\ap_CS_fsm_reg[10]_0 ),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[11]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg[12] [10]),
        .I3(\ap_CS_fsm[12]_i_2_n_0 ),
        .I4(\ap_CS_fsm_reg[12] [11]),
        .O(\ap_CS_fsm_reg[11] [5]));
  LUT6 #(
    .INIT(64'h00000000BF00BFBF)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(empty_n_reg_0),
        .I1(icmp_ln59_2_reg_2138),
        .I2(and_ln58_2_reg_2134),
        .I3(std_I_o_stream_TVALID_int_regslice),
        .I4(and_ln58_7_reg_2219),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(\ap_CS_fsm[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[12] [11]),
        .I2(\ap_CS_fsm[12]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg[12] [12]),
        .O(\ap_CS_fsm_reg[11] [6]));
  LUT6 #(
    .INIT(64'h202020AAAAAAAAAA)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(filtered_im_0_o_stream_TVALID_int_regslice),
        .I2(and_ln58_8_reg_2236),
        .I3(\q_tmp_reg[0]_3 ),
        .I4(empty_n_reg_0),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(\ap_CS_fsm[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00004555FFFFFFFF)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(\ap_CS_fsm_reg[12]_0 ),
        .I1(empty_n_reg_0),
        .I2(and_ln58_4_reg_2168),
        .I3(icmp_ln59_4_reg_2172),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[13]_i_5 
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(and_ln58_11_reg_2287_pp0_iter1_reg),
        .I3(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .O(empty_n_reg_9));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[12] [1]),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(ap_start),
        .I5(\ap_CS_fsm_reg[12] [0]),
        .O(\ap_CS_fsm_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[12] [12]),
        .I1(\ap_CS_fsm[12]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(empty_n_reg_0),
        .I1(icmp_ln59_5_reg_2189),
        .I2(and_ln58_5_reg_2185),
        .O(empty_n_reg_8));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[12] [3]),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .O(\ap_CS_fsm_reg[11] [1]));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\q_tmp_reg[0]_5 ),
        .I4(\data_p2_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(and_ln58_7_reg_2219_pp0_iter1_reg),
        .I1(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .O(\and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .I1(and_ln58_6_reg_2202_pp0_iter1_reg),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .O(\icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[12] [4]),
        .I1(\and_ln58_1_reg_2117_reg[0] ),
        .I2(\ap_CS_fsm[5]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg[12] [5]),
        .O(\ap_CS_fsm_reg[11] [2]));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(empty_n_reg_7),
        .I1(and_ln58_1_reg_2117),
        .I2(icmp_ln59_1_reg_2121),
        .I3(\q_tmp_reg[0]_5 ),
        .I4(\ap_CS_fsm_reg[5]_1 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\and_ln58_1_reg_2117_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFAAEAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(empty_n_reg_6),
        .I1(and_ln58_2_reg_2134),
        .I2(icmp_ln59_2_reg_2138),
        .I3(\q_tmp_reg[0]_5 ),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .I3(and_ln58_8_reg_2236_pp0_iter1_reg),
        .O(empty_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(empty_n_reg_0),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .I3(and_ln58_9_reg_2253_pp0_iter1_reg),
        .O(empty_n_reg_6));
  LUT6 #(
    .INIT(64'hFFFF111F11111111)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(empty_n_reg_0),
        .I2(\ap_CS_fsm_reg[7] ),
        .I3(\ap_CS_fsm_reg[7]_1 ),
        .I4(\ap_CS_fsm_reg[7]_2 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(empty_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(and_ln58_10_reg_2270_pp0_iter1_reg),
        .I1(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(empty_n_reg_0),
        .I4(\ap_CS_fsm_reg[12] [6]),
        .O(\and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h8CFC8C8C)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(empty_n_reg_1),
        .I1(\ap_CS_fsm_reg[12] [8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[10]_i_2_n_0 ),
        .I4(\ap_CS_fsm_reg[12] [9]),
        .O(\ap_CS_fsm_reg[11] [3]));
  LUT6 #(
    .INIT(64'h00000000BF00BFBF)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(empty_n_reg_0),
        .I1(icmp_ln59_reg_2104),
        .I2(and_ln58_reg_2100),
        .I3(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I4(and_ln58_5_reg_2185),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(shouldContinue_reg_2304),
        .I2(\ap_CS_fsm_reg[12] [0]),
        .I3(ap_start),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\shouldContinue_reg_2304_reg[0] ));
  LUT6 #(
    .INIT(64'hDD10CC0000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[0]_i_3 
       (.I0(\data_p2_reg[62] [0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [0]),
        .O(\gmem_addr_1_reg_2125_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[10]_i_3 
       (.I0(\data_p2_reg[62] [10]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [10]),
        .O(\gmem_addr_1_reg_2125_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[11]_i_3 
       (.I0(\data_p2_reg[62] [11]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [11]),
        .O(\gmem_addr_1_reg_2125_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[12]_i_3 
       (.I0(\data_p2_reg[62] [12]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [12]),
        .O(\gmem_addr_1_reg_2125_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[13]_i_3 
       (.I0(\data_p2_reg[62] [13]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [13]),
        .O(\gmem_addr_1_reg_2125_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[14]_i_3 
       (.I0(\data_p2_reg[62] [14]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [14]),
        .O(\gmem_addr_1_reg_2125_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[15]_i_3 
       (.I0(\data_p2_reg[62] [15]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [15]),
        .O(\gmem_addr_1_reg_2125_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[16]_i_3 
       (.I0(\data_p2_reg[62] [16]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [16]),
        .O(\gmem_addr_1_reg_2125_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[17]_i_3 
       (.I0(\data_p2_reg[62] [17]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [17]),
        .O(\gmem_addr_1_reg_2125_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[18]_i_3 
       (.I0(\data_p2_reg[62] [18]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [18]),
        .O(\gmem_addr_1_reg_2125_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[19]_i_3 
       (.I0(\data_p2_reg[62] [19]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [19]),
        .O(\gmem_addr_1_reg_2125_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[1]_i_3 
       (.I0(\data_p2_reg[62] [1]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [1]),
        .O(\gmem_addr_1_reg_2125_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[20]_i_3 
       (.I0(\data_p2_reg[62] [20]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [20]),
        .O(\gmem_addr_1_reg_2125_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[21]_i_3 
       (.I0(\data_p2_reg[62] [21]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [21]),
        .O(\gmem_addr_1_reg_2125_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[22]_i_3 
       (.I0(\data_p2_reg[62] [22]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [22]),
        .O(\gmem_addr_1_reg_2125_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \data_p1[23]_i_2 
       (.I0(\data_p1[23]_i_3_n_0 ),
        .I1(\icmp_ln59_2_reg_2138_reg[0] ),
        .I2(\data_p2_reg[62]_1 [23]),
        .I3(\data_p1_reg[55] ),
        .I4(\data_p1_reg[23] ),
        .I5(\data_p1_reg[55]_1 ),
        .O(\gmem_addr_2_reg_2142_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[23]_i_3 
       (.I0(\data_p2_reg[62] [23]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [23]),
        .O(\data_p1[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[24]_i_3 
       (.I0(\data_p2_reg[62] [24]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [24]),
        .O(\gmem_addr_1_reg_2125_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[25]_i_3 
       (.I0(\data_p2_reg[62] [25]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [25]),
        .O(\gmem_addr_1_reg_2125_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[26]_i_3 
       (.I0(\data_p2_reg[62] [26]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [26]),
        .O(\gmem_addr_1_reg_2125_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[27]_i_3 
       (.I0(\data_p2_reg[62] [27]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [27]),
        .O(\gmem_addr_1_reg_2125_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[28]_i_3 
       (.I0(\data_p2_reg[62] [28]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [28]),
        .O(\gmem_addr_1_reg_2125_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[29]_i_3 
       (.I0(\data_p2_reg[62] [29]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [29]),
        .O(\gmem_addr_1_reg_2125_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[2]_i_3 
       (.I0(\data_p2_reg[62] [2]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [2]),
        .O(\gmem_addr_1_reg_2125_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[30]_i_3 
       (.I0(\data_p2_reg[62] [30]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [30]),
        .O(\gmem_addr_1_reg_2125_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[31]_i_3 
       (.I0(\data_p2_reg[62] [31]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [31]),
        .O(\gmem_addr_1_reg_2125_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[32]_i_3 
       (.I0(\data_p2_reg[62] [32]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [32]),
        .O(\gmem_addr_1_reg_2125_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[33]_i_3 
       (.I0(\data_p2_reg[62] [33]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [33]),
        .O(\gmem_addr_1_reg_2125_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[34]_i_3 
       (.I0(\data_p2_reg[62] [34]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [34]),
        .O(\gmem_addr_1_reg_2125_reg[34]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[35]_i_3 
       (.I0(\data_p2_reg[62] [35]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [35]),
        .O(\gmem_addr_1_reg_2125_reg[35]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[36]_i_3 
       (.I0(\data_p2_reg[62] [36]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [36]),
        .O(\gmem_addr_1_reg_2125_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[37]_i_3 
       (.I0(\data_p2_reg[62] [37]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [37]),
        .O(\gmem_addr_1_reg_2125_reg[37]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[38]_i_3 
       (.I0(\data_p2_reg[62] [38]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [38]),
        .O(\gmem_addr_1_reg_2125_reg[38]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[39]_i_3 
       (.I0(\data_p2_reg[62] [39]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [39]),
        .O(\gmem_addr_1_reg_2125_reg[39]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[3]_i_3 
       (.I0(\data_p2_reg[62] [3]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [3]),
        .O(\gmem_addr_1_reg_2125_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[40]_i_3 
       (.I0(\data_p2_reg[62] [40]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [40]),
        .O(\gmem_addr_1_reg_2125_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[41]_i_3 
       (.I0(\data_p2_reg[62] [41]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [41]),
        .O(\gmem_addr_1_reg_2125_reg[41]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[42]_i_3 
       (.I0(\data_p2_reg[62] [42]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [42]),
        .O(\gmem_addr_1_reg_2125_reg[42]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[43]_i_3 
       (.I0(\data_p2_reg[62] [43]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [43]),
        .O(\gmem_addr_1_reg_2125_reg[43]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[44]_i_3 
       (.I0(\data_p2_reg[62] [44]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [44]),
        .O(\gmem_addr_1_reg_2125_reg[44]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[45]_i_3 
       (.I0(\data_p2_reg[62] [45]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [45]),
        .O(\gmem_addr_1_reg_2125_reg[45]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[46]_i_3 
       (.I0(\data_p2_reg[62] [46]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [46]),
        .O(\gmem_addr_1_reg_2125_reg[46]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[47]_i_3 
       (.I0(\data_p2_reg[62] [47]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [47]),
        .O(\gmem_addr_1_reg_2125_reg[47]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[48]_i_3 
       (.I0(\data_p2_reg[62] [48]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [48]),
        .O(\gmem_addr_1_reg_2125_reg[48]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[49]_i_3 
       (.I0(\data_p2_reg[62] [49]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [49]),
        .O(\gmem_addr_1_reg_2125_reg[49]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[4]_i_3 
       (.I0(\data_p2_reg[62] [4]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [4]),
        .O(\gmem_addr_1_reg_2125_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[50]_i_3 
       (.I0(\data_p2_reg[62] [50]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [50]),
        .O(\gmem_addr_1_reg_2125_reg[50]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[51]_i_3 
       (.I0(\data_p2_reg[62] [51]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [51]),
        .O(\gmem_addr_1_reg_2125_reg[51]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[52]_i_3 
       (.I0(\data_p2_reg[62] [52]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [52]),
        .O(\gmem_addr_1_reg_2125_reg[52]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[53]_i_3 
       (.I0(\data_p2_reg[62] [53]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [53]),
        .O(\gmem_addr_1_reg_2125_reg[53]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[54]_i_3 
       (.I0(\data_p2_reg[62] [54]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [54]),
        .O(\gmem_addr_1_reg_2125_reg[54]_0 ));
  LUT6 #(
    .INIT(64'hFF1D0000FFFFFFFF)) 
    \data_p1[55]_i_2 
       (.I0(\data_p1[55]_i_3_n_0 ),
        .I1(\icmp_ln59_2_reg_2138_reg[0] ),
        .I2(\data_p2_reg[62]_1 [55]),
        .I3(\data_p1_reg[55] ),
        .I4(\data_p1_reg[55]_0 ),
        .I5(\data_p1_reg[55]_1 ),
        .O(\gmem_addr_2_reg_2142_reg[55] ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[55]_i_3 
       (.I0(\data_p2_reg[62] [55]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [55]),
        .O(\data_p1[55]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[56]_i_3 
       (.I0(\data_p2_reg[62] [56]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [56]),
        .O(\gmem_addr_1_reg_2125_reg[56]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[57]_i_3 
       (.I0(\data_p2_reg[62] [57]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [57]),
        .O(\gmem_addr_1_reg_2125_reg[57]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[58]_i_3 
       (.I0(\data_p2_reg[62] [58]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [58]),
        .O(\gmem_addr_1_reg_2125_reg[58]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[59]_i_3 
       (.I0(\data_p2_reg[62] [59]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [59]),
        .O(\gmem_addr_1_reg_2125_reg[59]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[5]_i_3 
       (.I0(\data_p2_reg[62] [5]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [5]),
        .O(\gmem_addr_1_reg_2125_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[60]_i_3 
       (.I0(\data_p2_reg[62] [60]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [60]),
        .O(\gmem_addr_1_reg_2125_reg[60]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[61]_i_3 
       (.I0(\data_p2_reg[62] [61]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [61]),
        .O(\gmem_addr_1_reg_2125_reg[61]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[62]_i_5 
       (.I0(\data_p2_reg[62] [62]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [62]),
        .O(\gmem_addr_1_reg_2125_reg[62]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[6]_i_3 
       (.I0(\data_p2_reg[62] [6]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [6]),
        .O(\gmem_addr_1_reg_2125_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[7]_i_3 
       (.I0(\data_p2_reg[62] [7]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [7]),
        .O(\gmem_addr_1_reg_2125_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[8]_i_3 
       (.I0(\data_p2_reg[62] [8]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [8]),
        .O(\gmem_addr_1_reg_2125_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[9]_i_3 
       (.I0(\data_p2_reg[62] [9]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [9]),
        .O(\gmem_addr_1_reg_2125_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[0]_i_5 
       (.I0(\data_p2_reg[62] [0]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [0]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [0]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[10]_i_4 
       (.I0(\data_p2_reg[62] [10]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [10]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [10]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[11]_i_5 
       (.I0(\data_p2_reg[62] [11]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [11]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [11]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[12]_i_5 
       (.I0(\data_p2_reg[62] [12]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [12]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [12]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[13]_i_5 
       (.I0(\data_p2_reg[62] [13]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [13]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [13]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[14]_i_5 
       (.I0(\data_p2_reg[62] [14]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [14]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [14]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[14] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[15]_i_5 
       (.I0(\data_p2_reg[62] [15]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [15]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [15]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[16]_i_5 
       (.I0(\data_p2_reg[62] [16]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [16]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [16]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[16] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[17]_i_5 
       (.I0(\data_p2_reg[62] [17]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [17]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [17]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[17] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[18]_i_5 
       (.I0(\data_p2_reg[62] [18]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [18]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [18]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[18] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[19]_i_5 
       (.I0(\data_p2_reg[62] [19]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [19]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [19]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[1]_i_5 
       (.I0(\data_p2_reg[62] [1]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [1]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [1]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[20]_i_5 
       (.I0(\data_p2_reg[62] [20]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [20]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [20]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[20] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[21]_i_5 
       (.I0(\data_p2_reg[62] [21]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [21]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [21]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[21] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[22]_i_5 
       (.I0(\data_p2_reg[62] [22]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [22]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [22]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[22] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[23]_i_4 
       (.I0(\data_p2_reg[62] [23]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [23]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [23]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[24]_i_5 
       (.I0(\data_p2_reg[62] [24]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [24]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [24]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[24] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[25]_i_5 
       (.I0(\data_p2_reg[62] [25]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [25]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [25]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[25] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[26]_i_5 
       (.I0(\data_p2_reg[62] [26]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [26]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [26]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[26] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[27]_i_5 
       (.I0(\data_p2_reg[62] [27]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [27]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [27]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[27] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[28]_i_5 
       (.I0(\data_p2_reg[62] [28]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [28]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [28]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[28] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[29]_i_4 
       (.I0(\data_p2_reg[62] [29]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [29]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [29]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[29] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[2]_i_5 
       (.I0(\data_p2_reg[62] [2]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [2]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [2]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[30]_i_5 
       (.I0(\data_p2_reg[62] [30]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [30]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [30]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[30] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[31]_i_4 
       (.I0(\data_p2_reg[62] [31]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [31]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [31]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[31] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[32]_i_5 
       (.I0(\data_p2_reg[62] [32]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [32]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [32]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[32] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[33]_i_5 
       (.I0(\data_p2_reg[62] [33]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [33]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [33]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[33] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[34]_i_5 
       (.I0(\data_p2_reg[62] [34]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [34]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [34]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[34] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[35]_i_5 
       (.I0(\data_p2_reg[62] [35]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [35]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [35]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[35] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[36]_i_5 
       (.I0(\data_p2_reg[62] [36]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [36]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [36]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[36] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[37]_i_5 
       (.I0(\data_p2_reg[62] [37]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [37]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [37]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[37] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[38]_i_5 
       (.I0(\data_p2_reg[62] [38]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [38]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [38]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[38] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[39]_i_5 
       (.I0(\data_p2_reg[62] [39]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [39]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [39]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[39] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[3]_i_5 
       (.I0(\data_p2_reg[62] [3]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [3]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [3]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[40]_i_4 
       (.I0(\data_p2_reg[62] [40]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [40]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [40]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[40] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[41]_i_5 
       (.I0(\data_p2_reg[62] [41]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [41]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [41]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[41] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[42]_i_5 
       (.I0(\data_p2_reg[62] [42]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [42]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [42]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[42] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[43]_i_5 
       (.I0(\data_p2_reg[62] [43]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [43]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [43]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[43] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[44]_i_4 
       (.I0(\data_p2_reg[62] [44]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [44]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [44]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[44] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[45]_i_5 
       (.I0(\data_p2_reg[62] [45]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [45]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [45]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[45] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[46]_i_4 
       (.I0(\data_p2_reg[62] [46]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [46]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [46]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[46] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[47]_i_5 
       (.I0(\data_p2_reg[62] [47]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [47]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [47]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[47] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[48]_i_5 
       (.I0(\data_p2_reg[62] [48]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [48]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [48]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[48] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[49]_i_5 
       (.I0(\data_p2_reg[62] [49]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [49]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [49]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[49] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[4]_i_5 
       (.I0(\data_p2_reg[62] [4]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [4]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [4]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[50]_i_5 
       (.I0(\data_p2_reg[62] [50]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [50]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [50]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[50] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[51]_i_5 
       (.I0(\data_p2_reg[62] [51]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [51]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [51]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[51] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[52]_i_4 
       (.I0(\data_p2_reg[62] [52]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [52]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [52]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[52] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[53]_i_5 
       (.I0(\data_p2_reg[62] [53]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [53]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [53]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[53] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[54]_i_5 
       (.I0(\data_p2_reg[62] [54]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [54]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [54]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[54] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[55]_i_4 
       (.I0(\data_p2_reg[62] [55]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [55]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [55]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[55] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[56]_i_5 
       (.I0(\data_p2_reg[62] [56]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [56]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [56]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[56] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[57]_i_5 
       (.I0(\data_p2_reg[62] [57]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [57]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [57]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[57] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[58]_i_4 
       (.I0(\data_p2_reg[62] [58]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [58]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [58]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[58] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[59]_i_5 
       (.I0(\data_p2_reg[62] [59]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [59]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [59]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[59] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[5]_i_5 
       (.I0(\data_p2_reg[62] [5]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [5]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [5]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[60]_i_4 
       (.I0(\data_p2_reg[62] [60]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [60]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [60]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[60] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[61]_i_4 
       (.I0(\data_p2_reg[62] [61]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [61]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [61]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[61] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[62]_i_12 
       (.I0(\data_p2_reg[62] [62]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [62]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [62]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[62] ));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    \data_p2[62]_i_18 
       (.I0(\FSM_sequential_state[1]_i_3 ),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(empty_n_reg_0),
        .I3(mem_reg_i_109),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(\FSM_sequential_state[1]_i_3_0 ),
        .O(empty_n_reg_3));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data_p2[62]_i_22 
       (.I0(\q_tmp_reg[0]_3 ),
        .I1(empty_n_reg_6),
        .I2(\data_p2[62]_i_7 ),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12] [5]),
        .O(ap_enable_reg_pp0_iter0_reg_3));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[62]_i_3 
       (.I0(icmp_ln59_2_reg_2138),
        .I1(and_ln58_2_reg_2134),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[12] [4]),
        .I4(\and_ln58_1_reg_2117_reg[0] ),
        .O(\icmp_ln59_2_reg_2138_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data_p2[62]_i_4 
       (.I0(empty_n_reg_5),
        .I1(\data_p2_reg[0] ),
        .I2(\data_p2_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[12] [3]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\and_ln58_1_reg_2117_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[6]_i_5 
       (.I0(\data_p2_reg[62] [6]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [6]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [6]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[7]_i_5 
       (.I0(\data_p2_reg[62] [7]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [7]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [7]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[8]_i_4 
       (.I0(\data_p2_reg[62] [8]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [8]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [8]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \data_p2[9]_i_5 
       (.I0(\data_p2_reg[62] [9]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\data_p2_reg[62]_0 [9]),
        .I3(\icmp_ln59_2_reg_2138_reg[0] ),
        .I4(\data_p2_reg[62]_1 [9]),
        .I5(\data_p1_reg[55] ),
        .O(\gmem_addr_1_reg_2125_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_14
       (.I0(and_ln58_8_reg_2236_pp0_iter1_reg),
        .I1(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .O(\and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_15
       (.I0(and_ln58_9_reg_2253_pp0_iter1_reg),
        .I1(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .O(\and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_16
       (.I0(and_ln58_10_reg_2270_pp0_iter1_reg),
        .I1(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .O(\and_ln58_10_reg_2270_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_17
       (.I0(and_ln58_6_reg_2202_pp0_iter1_reg),
        .I1(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .O(\and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(full_n_i_2__2_n_0),
        .I3(push),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD5D5555)) 
    mem_reg_i_10
       (.I0(mem_reg_i_34_n_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\q_tmp_reg[14] ),
        .I3(\q_tmp_reg[14]_0 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(\q_tmp_reg[14]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h00000000DFFF0000)) 
    mem_reg_i_101
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(empty_n_reg_0),
        .I2(and_ln58_6_reg_2202_pp0_iter1_reg),
        .I3(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[12] [2]),
        .I5(\ap_CS_fsm_reg[7]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_102
       (.I0(mem_reg_i_194_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12] [12]),
        .I3(and_ln58_9_reg_2253),
        .I4(icmp_ln59_9_reg_2257),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    mem_reg_i_103
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(empty_n_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\ap_CS_fsm_reg[12] [1]),
        .I4(and_ln58_10_reg_2270),
        .I5(icmp_ln59_10_reg_2274),
        .O(mem_reg_i_103_n_0));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_11
       (.I0(mem_reg_i_38_n_0),
        .I1(\q_tmp_reg[13] ),
        .I2(\q_tmp_reg[13]_0 ),
        .I3(\q_tmp_reg[13]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    mem_reg_i_111
       (.I0(empty_n_reg_6),
        .I1(icmp_ln59_2_reg_2138),
        .I2(and_ln58_2_reg_2134),
        .I3(mad_R_o_stream_TVALID_int_regslice),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12] [5]),
        .O(\icmp_ln59_2_reg_2138_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_112
       (.I0(mem_reg_i_31),
        .I1(\B_V_data_1_state_reg[0] ),
        .I2(empty_n_reg_4),
        .O(ap_enable_reg_pp0_iter0_reg_4));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_13
       (.I0(mem_reg_i_46_n_0),
        .I1(\q_tmp_reg[11] ),
        .I2(\q_tmp_reg[11]_0 ),
        .I3(\q_tmp_reg[11]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_14
       (.I0(mem_reg_i_50_n_0),
        .I1(\q_tmp_reg[10] ),
        .I2(\q_tmp_reg[10]_0 ),
        .I3(\q_tmp_reg[10]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFBAAAAAAAAAA)) 
    mem_reg_i_15
       (.I0(mem_reg_i_54_n_0),
        .I1(\q_tmp_reg[9] ),
        .I2(\q_tmp_reg[9]_0 ),
        .I3(\q_tmp_reg[0]_2 ),
        .I4(\q_tmp_reg[9]_1 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_16
       (.I0(mem_reg_i_58_n_0),
        .I1(\q_tmp_reg[8] ),
        .I2(\q_tmp_reg[8]_0 ),
        .I3(\q_tmp_reg[8]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD5D5555)) 
    mem_reg_i_17
       (.I0(mem_reg_i_62_n_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\q_tmp_reg[7] ),
        .I3(\q_tmp_reg[7]_0 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(\q_tmp_reg[7]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD5D5555)) 
    mem_reg_i_19
       (.I0(mem_reg_i_70_n_0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\q_tmp_reg[5] ),
        .I3(\q_tmp_reg[5]_0 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(\q_tmp_reg[5]_1 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_192
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_2),
        .I2(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .I3(and_ln58_7_reg_2219_pp0_iter1_reg),
        .O(empty_n_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    mem_reg_i_194
       (.I0(icmp_ln59_4_reg_2172),
        .I1(and_ln58_4_reg_2168),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .O(mem_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'h00E0000000000000)) 
    mem_reg_i_197
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(empty_n_reg_0),
        .I2(std_R_o_stream_TVALID_int_regslice),
        .I3(mem_reg_i_109),
        .I4(\ap_CS_fsm_reg[12] [7]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(empty_n_reg_4));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    mem_reg_i_198
       (.I0(\and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] ),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(and_ln58_3_reg_2151),
        .I3(icmp_ln59_3_reg_2155),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_20
       (.I0(mem_reg_i_74_n_0),
        .I1(\q_tmp_reg[4] ),
        .I2(\q_tmp_reg[4]_0 ),
        .I3(\q_tmp_reg[4]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFBAAAAAAAAAA)) 
    mem_reg_i_21
       (.I0(mem_reg_i_78_n_0),
        .I1(\q_tmp_reg[3] ),
        .I2(\q_tmp_reg[3]_0 ),
        .I3(\q_tmp_reg[0]_2 ),
        .I4(\q_tmp_reg[3]_1 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_22
       (.I0(mem_reg_i_82_n_0),
        .I1(\q_tmp_reg[2] ),
        .I2(\q_tmp_reg[2]_0 ),
        .I3(\q_tmp_reg[2]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_23
       (.I0(mem_reg_i_86_n_0),
        .I1(\q_tmp_reg[1] ),
        .I2(\q_tmp_reg[1]_0 ),
        .I3(\q_tmp_reg[1]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFBFBBBBAAAAAAAA)) 
    mem_reg_i_24
       (.I0(mem_reg_i_90_n_0),
        .I1(\q_tmp_reg[0] ),
        .I2(\q_tmp_reg[0]_0 ),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_28
       (.I0(Q[15]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[15]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [15]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_i_33
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(mem_reg_i_103_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    mem_reg_i_34
       (.I0(Q[14]),
        .I1(mem_reg_i_103_n_0),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[14]),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\q_tmp_reg[15]_2 [14]),
        .O(mem_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_38
       (.I0(Q[13]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[13]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [13]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    mem_reg_i_45
       (.I0(\q_tmp_reg[15]_2 [12]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[12]),
        .I3(mem_reg_i_103_n_0),
        .I4(filtered_real_0_o_stream_TDATA_int_regslice[12]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\tmp_11_reg_2313_reg[12] ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_46
       (.I0(Q[11]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[11]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [11]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_50
       (.I0(Q[10]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[10]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [10]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_54
       (.I0(Q[9]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[9]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [9]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_58
       (.I0(Q[8]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[8]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [8]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    mem_reg_i_62
       (.I0(Q[7]),
        .I1(mem_reg_i_103_n_0),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[7]),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\q_tmp_reg[15]_2 [7]),
        .O(mem_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    mem_reg_i_69
       (.I0(\q_tmp_reg[15]_2 [6]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[6]),
        .I3(mem_reg_i_103_n_0),
        .I4(filtered_real_0_o_stream_TDATA_int_regslice[6]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\tmp_11_reg_2313_reg[6] ));
  LUT6 #(
    .INIT(64'h00004777FFFF4777)) 
    mem_reg_i_70
       (.I0(Q[5]),
        .I1(mem_reg_i_103_n_0),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[5]),
        .I3(ap_enable_reg_pp0_iter0_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\q_tmp_reg[15]_2 [5]),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_74
       (.I0(Q[4]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[4]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [4]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_78
       (.I0(Q[3]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[3]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [3]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_82
       (.I0(Q[2]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[2]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [2]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_86
       (.I0(Q[1]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[1]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [1]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFBBBBBAAAAAAAA)) 
    mem_reg_i_9
       (.I0(mem_reg_i_28_n_0),
        .I1(\q_tmp_reg[15] ),
        .I2(\q_tmp_reg[15]_0 ),
        .I3(\q_tmp_reg[15]_1 ),
        .I4(\q_tmp_reg[0]_2 ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    mem_reg_i_90
       (.I0(Q[0]),
        .I1(filtered_real_0_o_stream_TDATA_int_regslice[0]),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\q_tmp_reg[15]_2 [0]),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(mem_reg_i_103_n_0),
        .O(mem_reg_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    mem_reg_i_99
       (.I0(\ap_CS_fsm[5]_i_3_n_0 ),
        .I1(\ap_CS_fsm_reg[12] [5]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFF0F0FFF00F0E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_10_reg_2308[15]_i_1 
       (.I0(and_ln58_10_reg_2270),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\and_ln58_10_reg_2270_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_11_reg_2313[15]_i_1 
       (.I0(and_ln58_11_reg_2287),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(\and_ln58_11_reg_2287_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[7]_i_11 
       (.I0(and_ln58_1_reg_2117),
        .I1(icmp_ln59_1_reg_2121),
        .O(\and_ln58_1_reg_2117_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF100000000)) 
    \waddr[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(\q_tmp_reg[0]_6 ),
        .I2(\q_tmp_reg[0]_7 ),
        .I3(\q_tmp_reg[0]_8 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\q_tmp_reg[0]_5 ),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h10FF000010100000)) 
    \waddr[7]_i_5 
       (.I0(\and_ln58_1_reg_2117_reg[0] ),
        .I1(\and_ln58_1_reg_2117_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[12] [4]),
        .I3(\q_tmp_reg[0]_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\q_tmp_reg[0]_4 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \waddr[7]_i_9 
       (.I0(empty_n_reg_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12] [7]),
        .I3(icmp_ln59_4_reg_2172),
        .I4(and_ln58_4_reg_2168),
        .O(ap_enable_reg_pp0_iter0_reg_2));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_read" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_read
   (full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_RVALID);
  output full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_2;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire full_n_reg;
  wire m_axi_gmem_RVALID;
  wire rdata_ack_t;

  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_rdata_n_1),
        .dout_valid_reg_0(buff_rdata_n_2),
        .dout_valid_reg_1(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .dout_valid_reg_2(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_1),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_reg_slice" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    WEA,
    D,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln59_4_reg_2172_reg[0] ,
    \gmem_addr_4_reg_2176_reg[62] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \gmem_addr_4_reg_2176_reg[61] ,
    \gmem_addr_4_reg_2176_reg[60] ,
    \gmem_addr_4_reg_2176_reg[59] ,
    \gmem_addr_4_reg_2176_reg[58] ,
    \gmem_addr_4_reg_2176_reg[57] ,
    \gmem_addr_4_reg_2176_reg[56] ,
    \gmem_addr_4_reg_2176_reg[54] ,
    \gmem_addr_4_reg_2176_reg[53] ,
    \gmem_addr_4_reg_2176_reg[52] ,
    \gmem_addr_4_reg_2176_reg[51] ,
    \gmem_addr_4_reg_2176_reg[50] ,
    \gmem_addr_4_reg_2176_reg[49] ,
    \gmem_addr_4_reg_2176_reg[48] ,
    \gmem_addr_4_reg_2176_reg[47] ,
    \gmem_addr_4_reg_2176_reg[46] ,
    \gmem_addr_4_reg_2176_reg[45] ,
    \gmem_addr_4_reg_2176_reg[44] ,
    \gmem_addr_4_reg_2176_reg[43] ,
    \gmem_addr_4_reg_2176_reg[42] ,
    \gmem_addr_4_reg_2176_reg[41] ,
    \gmem_addr_4_reg_2176_reg[40] ,
    \gmem_addr_4_reg_2176_reg[39] ,
    \gmem_addr_4_reg_2176_reg[38] ,
    \gmem_addr_4_reg_2176_reg[37] ,
    \gmem_addr_4_reg_2176_reg[36] ,
    \gmem_addr_4_reg_2176_reg[35] ,
    \gmem_addr_4_reg_2176_reg[34] ,
    \gmem_addr_4_reg_2176_reg[33] ,
    \gmem_addr_4_reg_2176_reg[32] ,
    \gmem_addr_4_reg_2176_reg[31] ,
    \gmem_addr_4_reg_2176_reg[30] ,
    \gmem_addr_4_reg_2176_reg[29] ,
    \gmem_addr_4_reg_2176_reg[28] ,
    \gmem_addr_4_reg_2176_reg[27] ,
    \gmem_addr_4_reg_2176_reg[26] ,
    \gmem_addr_4_reg_2176_reg[25] ,
    \gmem_addr_4_reg_2176_reg[24] ,
    \gmem_addr_4_reg_2176_reg[22] ,
    \gmem_addr_4_reg_2176_reg[21] ,
    \gmem_addr_4_reg_2176_reg[20] ,
    \gmem_addr_4_reg_2176_reg[19] ,
    \gmem_addr_4_reg_2176_reg[18] ,
    \gmem_addr_4_reg_2176_reg[17] ,
    \gmem_addr_4_reg_2176_reg[16] ,
    \gmem_addr_4_reg_2176_reg[15] ,
    \gmem_addr_4_reg_2176_reg[14] ,
    \gmem_addr_4_reg_2176_reg[13] ,
    \gmem_addr_4_reg_2176_reg[12] ,
    \gmem_addr_4_reg_2176_reg[11] ,
    \gmem_addr_4_reg_2176_reg[10] ,
    \gmem_addr_4_reg_2176_reg[9] ,
    \gmem_addr_4_reg_2176_reg[8] ,
    \gmem_addr_4_reg_2176_reg[7] ,
    \gmem_addr_4_reg_2176_reg[6] ,
    \gmem_addr_4_reg_2176_reg[5] ,
    \gmem_addr_4_reg_2176_reg[4] ,
    \gmem_addr_4_reg_2176_reg[3] ,
    \gmem_addr_4_reg_2176_reg[2] ,
    \gmem_addr_4_reg_2176_reg[1] ,
    \gmem_addr_4_reg_2176_reg[0] ,
    \and_ln58_11_reg_2287_reg[0] ,
    \gmem_addr_4_reg_2176_reg[23] ,
    \gmem_addr_4_reg_2176_reg[55] ,
    std_R_o_stream_TREADY_int_regslice,
    \and_ln58_11_reg_2287_reg[0]_0 ,
    \ap_CS_fsm_reg[5] ,
    \and_ln58_10_reg_2270_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_1,
    \icmp_ln59_reg_2104_reg[0] ,
    \and_ln58_10_reg_2270_reg[0]_0 ,
    raw_data_im_o_stream_TREADY_int_regslice,
    \and_ln58_1_reg_2117_reg[0] ,
    \and_ln58_2_reg_2134_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_2,
    \icmp_ln59_3_reg_2155_reg[0] ,
    \shouldContinue_reg_2304_reg[0] ,
    s_ready_t_reg_1,
    Q,
    pop0,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p2_reg[55]_0 ,
    \data_p1_reg[62]_0 ,
    SR,
    ap_clk,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    \ap_CS_fsm_reg[8] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[8]_0 ,
    \B_V_data_1_state_reg[1] ,
    full_n_i_4_0,
    full_n_i_4_1,
    full_n_i_4_2,
    full_n_i_4_3,
    \data_p2_reg[0]_0 ,
    \data_p1_reg[62]_1 ,
    \data_p2_reg[0]_1 ,
    \data_p1_reg[62]_2 ,
    \data_p1_reg[61]_0 ,
    \data_p1_reg[60]_0 ,
    \data_p1_reg[59]_0 ,
    \data_p1_reg[58]_0 ,
    \data_p1_reg[57]_0 ,
    \data_p1_reg[56]_0 ,
    \data_p1_reg[54]_0 ,
    \data_p1_reg[53]_0 ,
    \data_p1_reg[52]_0 ,
    \data_p1_reg[51]_0 ,
    \data_p1_reg[50]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[48]_0 ,
    \data_p1_reg[47]_0 ,
    \data_p1_reg[46]_0 ,
    \data_p1_reg[45]_0 ,
    \data_p1_reg[44]_0 ,
    \data_p1_reg[43]_0 ,
    \data_p1_reg[42]_0 ,
    \data_p1_reg[41]_0 ,
    \data_p1_reg[40]_0 ,
    \data_p1_reg[39]_0 ,
    \data_p1_reg[38]_0 ,
    \data_p1_reg[37]_0 ,
    \data_p1_reg[36]_0 ,
    \data_p1_reg[35]_0 ,
    \data_p1_reg[34]_0 ,
    \data_p1_reg[33]_0 ,
    \data_p1_reg[32]_0 ,
    \data_p1_reg[31]_0 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[28]_0 ,
    \data_p1_reg[27]_0 ,
    \data_p1_reg[26]_0 ,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[24]_0 ,
    \data_p1_reg[22]_0 ,
    \data_p1_reg[21]_0 ,
    \data_p1_reg[20]_0 ,
    \data_p1_reg[19]_0 ,
    \data_p1_reg[18]_0 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[16]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[14]_0 ,
    \data_p1_reg[13]_0 ,
    \data_p1_reg[12]_0 ,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[10]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[8]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[6]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[4]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[2]_0 ,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[0]_0 ,
    and_ln58_11_reg_2287,
    icmp_ln59_11_reg_2291,
    and_ln58_5_reg_2185,
    icmp_ln59_5_reg_2189,
    \pout_reg[2] ,
    \data_p2_reg[62]_0 ,
    \data_p2_reg[62]_1 ,
    \data_p2_reg[0]_2 ,
    \data_p2_reg[0]_3 ,
    \data_p2_reg[62]_2 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    and_ln58_4_reg_2168,
    and_ln58_11_reg_2287_pp0_iter1_reg,
    icmp_ln59_11_reg_2291_pp0_iter1_reg,
    empty_n_reg,
    \q_tmp_reg[0] ,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    \B_V_data_1_state_reg[1]_0 ,
    and_ln58_10_reg_2270,
    icmp_ln59_10_reg_2274,
    and_ln58_9_reg_2253,
    icmp_ln59_9_reg_2257,
    \shouldContinue_reg_2304_reg[0]_0 ,
    icmp_ln59_4_reg_2172,
    and_ln58_8_reg_2236,
    icmp_ln59_8_reg_2240,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    \shouldContinue_reg_2304_reg[0]_1 ,
    \ap_CS_fsm_reg[4] ,
    full_n_i_4_4,
    full_n_i_4_5,
    full_n_i_4_6,
    full_n_i_4_7,
    \ap_CS_fsm_reg[4]_0 ,
    full_n_i_7_0,
    full_n_i_7_1,
    and_ln58_2_reg_2134,
    icmp_ln59_2_reg_2138,
    raw_data_real_o_stream_TVALID_int_regslice,
    and_ln58_1_reg_2117,
    icmp_ln59_1_reg_2121,
    raw_data_im_o_stream_TVALID_int_regslice,
    icmp_ln59_3_reg_2155,
    and_ln58_3_reg_2151,
    shouldContinue_reg_2304,
    shouldContinue_fu_2034_p2,
    \shouldContinue_reg_2304_reg[0]_2 ,
    gmem_AWVALID,
    rs2f_wreq_ack,
    \data_p2_reg[0]_4 ,
    \data_p2_reg[0]_5 ,
    \pout_reg[2]_0 ,
    \data_p1_reg[0]_1 ,
    \data_p1_reg[0]_2 ,
    \data_p1_reg[0]_3 ,
    \data_p1_reg[1]_1 ,
    \data_p1_reg[1]_2 ,
    \data_p1_reg[2]_1 ,
    \data_p1_reg[2]_2 ,
    \data_p1_reg[3]_1 ,
    \data_p1_reg[3]_2 ,
    \data_p1_reg[4]_1 ,
    \data_p1_reg[4]_2 ,
    \data_p1_reg[5]_1 ,
    \data_p1_reg[5]_2 ,
    \data_p1_reg[6]_1 ,
    \data_p1_reg[6]_2 ,
    \data_p1_reg[7]_1 ,
    \data_p1_reg[7]_2 ,
    \data_p1_reg[8]_1 ,
    \data_p1_reg[8]_2 ,
    \data_p1_reg[9]_1 ,
    \data_p1_reg[9]_2 ,
    \data_p1_reg[10]_1 ,
    \data_p1_reg[10]_2 ,
    \data_p1_reg[11]_1 ,
    \data_p1_reg[11]_2 ,
    \data_p1_reg[12]_1 ,
    \data_p1_reg[12]_2 ,
    \data_p1_reg[13]_1 ,
    \data_p1_reg[13]_2 ,
    \data_p1_reg[14]_1 ,
    \data_p1_reg[14]_2 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[15]_2 ,
    \data_p1_reg[16]_1 ,
    \data_p1_reg[16]_2 ,
    \data_p1_reg[17]_1 ,
    \data_p1_reg[17]_2 ,
    \data_p1_reg[18]_1 ,
    \data_p1_reg[18]_2 ,
    \data_p1_reg[19]_1 ,
    \data_p1_reg[19]_2 ,
    \data_p1_reg[20]_1 ,
    \data_p1_reg[20]_2 ,
    \data_p1_reg[21]_1 ,
    \data_p1_reg[21]_2 ,
    \data_p1_reg[22]_1 ,
    \data_p1_reg[22]_2 ,
    \data_p1_reg[24]_1 ,
    \data_p1_reg[24]_2 ,
    \data_p1_reg[25]_1 ,
    \data_p1_reg[25]_2 ,
    \data_p1_reg[26]_1 ,
    \data_p1_reg[26]_2 ,
    \data_p1_reg[27]_1 ,
    \data_p1_reg[27]_2 ,
    \data_p1_reg[28]_1 ,
    \data_p1_reg[28]_2 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[29]_2 ,
    \data_p1_reg[30]_1 ,
    \data_p1_reg[30]_2 ,
    \data_p1_reg[31]_1 ,
    \data_p1_reg[31]_2 ,
    \data_p1_reg[32]_1 ,
    \data_p1_reg[32]_2 ,
    \data_p1_reg[33]_1 ,
    \data_p1_reg[33]_2 ,
    \data_p1_reg[34]_1 ,
    \data_p1_reg[34]_2 ,
    \data_p1_reg[35]_1 ,
    \data_p1_reg[35]_2 ,
    \data_p1_reg[36]_1 ,
    \data_p1_reg[36]_2 ,
    \data_p1_reg[37]_1 ,
    \data_p1_reg[37]_2 ,
    \data_p1_reg[38]_1 ,
    \data_p1_reg[38]_2 ,
    \data_p1_reg[39]_1 ,
    \data_p1_reg[39]_2 ,
    \data_p1_reg[40]_1 ,
    \data_p1_reg[40]_2 ,
    \data_p1_reg[41]_1 ,
    \data_p1_reg[41]_2 ,
    \data_p1_reg[42]_1 ,
    \data_p1_reg[42]_2 ,
    \data_p1_reg[43]_1 ,
    \data_p1_reg[43]_2 ,
    \data_p1_reg[44]_1 ,
    \data_p1_reg[44]_2 ,
    \data_p1_reg[45]_1 ,
    \data_p1_reg[45]_2 ,
    \data_p1_reg[46]_1 ,
    \data_p1_reg[46]_2 ,
    \data_p1_reg[47]_1 ,
    \data_p1_reg[47]_2 ,
    \data_p1_reg[48]_1 ,
    \data_p1_reg[48]_2 ,
    \data_p1_reg[49]_1 ,
    \data_p1_reg[49]_2 ,
    \data_p1_reg[50]_1 ,
    \data_p1_reg[50]_2 ,
    \data_p1_reg[51]_1 ,
    \data_p1_reg[51]_2 ,
    \data_p1_reg[52]_1 ,
    \data_p1_reg[52]_2 ,
    \data_p1_reg[53]_1 ,
    \data_p1_reg[53]_2 ,
    \data_p1_reg[54]_1 ,
    \data_p1_reg[54]_2 ,
    \data_p1_reg[56]_1 ,
    \data_p1_reg[56]_2 ,
    \data_p1_reg[57]_1 ,
    \data_p1_reg[57]_2 ,
    \data_p1_reg[58]_1 ,
    \data_p1_reg[58]_2 ,
    \data_p1_reg[59]_1 ,
    \data_p1_reg[59]_2 ,
    \data_p1_reg[60]_1 ,
    \data_p1_reg[60]_2 ,
    \data_p1_reg[61]_1 ,
    \data_p1_reg[61]_2 ,
    \data_p1_reg[62]_3 ,
    \data_p1_reg[62]_4 ,
    \data_p2_reg[62]_3 ,
    \data_p1_reg[55]_0 );
  output s_ready_t_reg_0;
  output [0:0]WEA;
  output [2:0]D;
  output ap_enable_reg_pp0_iter0_reg;
  output \ap_CS_fsm_reg[12] ;
  output \icmp_ln59_4_reg_2172_reg[0] ;
  output \gmem_addr_4_reg_2176_reg[62] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \gmem_addr_4_reg_2176_reg[61] ;
  output \gmem_addr_4_reg_2176_reg[60] ;
  output \gmem_addr_4_reg_2176_reg[59] ;
  output \gmem_addr_4_reg_2176_reg[58] ;
  output \gmem_addr_4_reg_2176_reg[57] ;
  output \gmem_addr_4_reg_2176_reg[56] ;
  output \gmem_addr_4_reg_2176_reg[54] ;
  output \gmem_addr_4_reg_2176_reg[53] ;
  output \gmem_addr_4_reg_2176_reg[52] ;
  output \gmem_addr_4_reg_2176_reg[51] ;
  output \gmem_addr_4_reg_2176_reg[50] ;
  output \gmem_addr_4_reg_2176_reg[49] ;
  output \gmem_addr_4_reg_2176_reg[48] ;
  output \gmem_addr_4_reg_2176_reg[47] ;
  output \gmem_addr_4_reg_2176_reg[46] ;
  output \gmem_addr_4_reg_2176_reg[45] ;
  output \gmem_addr_4_reg_2176_reg[44] ;
  output \gmem_addr_4_reg_2176_reg[43] ;
  output \gmem_addr_4_reg_2176_reg[42] ;
  output \gmem_addr_4_reg_2176_reg[41] ;
  output \gmem_addr_4_reg_2176_reg[40] ;
  output \gmem_addr_4_reg_2176_reg[39] ;
  output \gmem_addr_4_reg_2176_reg[38] ;
  output \gmem_addr_4_reg_2176_reg[37] ;
  output \gmem_addr_4_reg_2176_reg[36] ;
  output \gmem_addr_4_reg_2176_reg[35] ;
  output \gmem_addr_4_reg_2176_reg[34] ;
  output \gmem_addr_4_reg_2176_reg[33] ;
  output \gmem_addr_4_reg_2176_reg[32] ;
  output \gmem_addr_4_reg_2176_reg[31] ;
  output \gmem_addr_4_reg_2176_reg[30] ;
  output \gmem_addr_4_reg_2176_reg[29] ;
  output \gmem_addr_4_reg_2176_reg[28] ;
  output \gmem_addr_4_reg_2176_reg[27] ;
  output \gmem_addr_4_reg_2176_reg[26] ;
  output \gmem_addr_4_reg_2176_reg[25] ;
  output \gmem_addr_4_reg_2176_reg[24] ;
  output \gmem_addr_4_reg_2176_reg[22] ;
  output \gmem_addr_4_reg_2176_reg[21] ;
  output \gmem_addr_4_reg_2176_reg[20] ;
  output \gmem_addr_4_reg_2176_reg[19] ;
  output \gmem_addr_4_reg_2176_reg[18] ;
  output \gmem_addr_4_reg_2176_reg[17] ;
  output \gmem_addr_4_reg_2176_reg[16] ;
  output \gmem_addr_4_reg_2176_reg[15] ;
  output \gmem_addr_4_reg_2176_reg[14] ;
  output \gmem_addr_4_reg_2176_reg[13] ;
  output \gmem_addr_4_reg_2176_reg[12] ;
  output \gmem_addr_4_reg_2176_reg[11] ;
  output \gmem_addr_4_reg_2176_reg[10] ;
  output \gmem_addr_4_reg_2176_reg[9] ;
  output \gmem_addr_4_reg_2176_reg[8] ;
  output \gmem_addr_4_reg_2176_reg[7] ;
  output \gmem_addr_4_reg_2176_reg[6] ;
  output \gmem_addr_4_reg_2176_reg[5] ;
  output \gmem_addr_4_reg_2176_reg[4] ;
  output \gmem_addr_4_reg_2176_reg[3] ;
  output \gmem_addr_4_reg_2176_reg[2] ;
  output \gmem_addr_4_reg_2176_reg[1] ;
  output \gmem_addr_4_reg_2176_reg[0] ;
  output \and_ln58_11_reg_2287_reg[0] ;
  output \gmem_addr_4_reg_2176_reg[23] ;
  output \gmem_addr_4_reg_2176_reg[55] ;
  output std_R_o_stream_TREADY_int_regslice;
  output \and_ln58_11_reg_2287_reg[0]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output \and_ln58_10_reg_2270_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output \icmp_ln59_reg_2104_reg[0] ;
  output \and_ln58_10_reg_2270_reg[0]_0 ;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \and_ln58_1_reg_2117_reg[0] ;
  output \and_ln58_2_reg_2134_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_2;
  output \icmp_ln59_3_reg_2155_reg[0] ;
  output \shouldContinue_reg_2304_reg[0] ;
  output s_ready_t_reg_1;
  output [0:0]Q;
  output pop0;
  output \FSM_sequential_state_reg[1]_0 ;
  output [1:0]\data_p2_reg[55]_0 ;
  output [62:0]\data_p1_reg[62]_0 ;
  input [0:0]SR;
  input ap_clk;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input \ap_CS_fsm_reg[8] ;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[8]_0 ;
  input [5:0]\B_V_data_1_state_reg[1] ;
  input full_n_i_4_0;
  input full_n_i_4_1;
  input full_n_i_4_2;
  input full_n_i_4_3;
  input \data_p2_reg[0]_0 ;
  input \data_p1_reg[62]_1 ;
  input \data_p2_reg[0]_1 ;
  input [60:0]\data_p1_reg[62]_2 ;
  input \data_p1_reg[61]_0 ;
  input \data_p1_reg[60]_0 ;
  input \data_p1_reg[59]_0 ;
  input \data_p1_reg[58]_0 ;
  input \data_p1_reg[57]_0 ;
  input \data_p1_reg[56]_0 ;
  input \data_p1_reg[54]_0 ;
  input \data_p1_reg[53]_0 ;
  input \data_p1_reg[52]_0 ;
  input \data_p1_reg[51]_0 ;
  input \data_p1_reg[50]_0 ;
  input \data_p1_reg[49]_0 ;
  input \data_p1_reg[48]_0 ;
  input \data_p1_reg[47]_0 ;
  input \data_p1_reg[46]_0 ;
  input \data_p1_reg[45]_0 ;
  input \data_p1_reg[44]_0 ;
  input \data_p1_reg[43]_0 ;
  input \data_p1_reg[42]_0 ;
  input \data_p1_reg[41]_0 ;
  input \data_p1_reg[40]_0 ;
  input \data_p1_reg[39]_0 ;
  input \data_p1_reg[38]_0 ;
  input \data_p1_reg[37]_0 ;
  input \data_p1_reg[36]_0 ;
  input \data_p1_reg[35]_0 ;
  input \data_p1_reg[34]_0 ;
  input \data_p1_reg[33]_0 ;
  input \data_p1_reg[32]_0 ;
  input \data_p1_reg[31]_0 ;
  input \data_p1_reg[30]_0 ;
  input \data_p1_reg[29]_0 ;
  input \data_p1_reg[28]_0 ;
  input \data_p1_reg[27]_0 ;
  input \data_p1_reg[26]_0 ;
  input \data_p1_reg[25]_0 ;
  input \data_p1_reg[24]_0 ;
  input \data_p1_reg[22]_0 ;
  input \data_p1_reg[21]_0 ;
  input \data_p1_reg[20]_0 ;
  input \data_p1_reg[19]_0 ;
  input \data_p1_reg[18]_0 ;
  input \data_p1_reg[17]_0 ;
  input \data_p1_reg[16]_0 ;
  input \data_p1_reg[15]_0 ;
  input \data_p1_reg[14]_0 ;
  input \data_p1_reg[13]_0 ;
  input \data_p1_reg[12]_0 ;
  input \data_p1_reg[11]_0 ;
  input \data_p1_reg[10]_0 ;
  input \data_p1_reg[9]_0 ;
  input \data_p1_reg[8]_0 ;
  input \data_p1_reg[7]_0 ;
  input \data_p1_reg[6]_0 ;
  input \data_p1_reg[5]_0 ;
  input \data_p1_reg[4]_0 ;
  input \data_p1_reg[3]_0 ;
  input \data_p1_reg[2]_0 ;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[0]_0 ;
  input and_ln58_11_reg_2287;
  input icmp_ln59_11_reg_2291;
  input and_ln58_5_reg_2185;
  input icmp_ln59_5_reg_2189;
  input \pout_reg[2] ;
  input [62:0]\data_p2_reg[62]_0 ;
  input [62:0]\data_p2_reg[62]_1 ;
  input \data_p2_reg[0]_2 ;
  input \data_p2_reg[0]_3 ;
  input [62:0]\data_p2_reg[62]_2 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input \ap_CS_fsm_reg[8]_2 ;
  input \ap_CS_fsm_reg[8]_3 ;
  input and_ln58_4_reg_2168;
  input and_ln58_11_reg_2287_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291_pp0_iter1_reg;
  input empty_n_reg;
  input \q_tmp_reg[0] ;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input \B_V_data_1_state_reg[1]_0 ;
  input and_ln58_10_reg_2270;
  input icmp_ln59_10_reg_2274;
  input and_ln58_9_reg_2253;
  input icmp_ln59_9_reg_2257;
  input \shouldContinue_reg_2304_reg[0]_0 ;
  input icmp_ln59_4_reg_2172;
  input and_ln58_8_reg_2236;
  input icmp_ln59_8_reg_2240;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input \shouldContinue_reg_2304_reg[0]_1 ;
  input \ap_CS_fsm_reg[4] ;
  input full_n_i_4_4;
  input full_n_i_4_5;
  input full_n_i_4_6;
  input full_n_i_4_7;
  input \ap_CS_fsm_reg[4]_0 ;
  input full_n_i_7_0;
  input full_n_i_7_1;
  input and_ln58_2_reg_2134;
  input icmp_ln59_2_reg_2138;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input and_ln58_1_reg_2117;
  input icmp_ln59_1_reg_2121;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input icmp_ln59_3_reg_2155;
  input and_ln58_3_reg_2151;
  input shouldContinue_reg_2304;
  input shouldContinue_fu_2034_p2;
  input \shouldContinue_reg_2304_reg[0]_2 ;
  input gmem_AWVALID;
  input rs2f_wreq_ack;
  input \data_p2_reg[0]_4 ;
  input \data_p2_reg[0]_5 ;
  input \pout_reg[2]_0 ;
  input \data_p1_reg[0]_1 ;
  input \data_p1_reg[0]_2 ;
  input \data_p1_reg[0]_3 ;
  input \data_p1_reg[1]_1 ;
  input \data_p1_reg[1]_2 ;
  input \data_p1_reg[2]_1 ;
  input \data_p1_reg[2]_2 ;
  input \data_p1_reg[3]_1 ;
  input \data_p1_reg[3]_2 ;
  input \data_p1_reg[4]_1 ;
  input \data_p1_reg[4]_2 ;
  input \data_p1_reg[5]_1 ;
  input \data_p1_reg[5]_2 ;
  input \data_p1_reg[6]_1 ;
  input \data_p1_reg[6]_2 ;
  input \data_p1_reg[7]_1 ;
  input \data_p1_reg[7]_2 ;
  input \data_p1_reg[8]_1 ;
  input \data_p1_reg[8]_2 ;
  input \data_p1_reg[9]_1 ;
  input \data_p1_reg[9]_2 ;
  input \data_p1_reg[10]_1 ;
  input \data_p1_reg[10]_2 ;
  input \data_p1_reg[11]_1 ;
  input \data_p1_reg[11]_2 ;
  input \data_p1_reg[12]_1 ;
  input \data_p1_reg[12]_2 ;
  input \data_p1_reg[13]_1 ;
  input \data_p1_reg[13]_2 ;
  input \data_p1_reg[14]_1 ;
  input \data_p1_reg[14]_2 ;
  input \data_p1_reg[15]_1 ;
  input \data_p1_reg[15]_2 ;
  input \data_p1_reg[16]_1 ;
  input \data_p1_reg[16]_2 ;
  input \data_p1_reg[17]_1 ;
  input \data_p1_reg[17]_2 ;
  input \data_p1_reg[18]_1 ;
  input \data_p1_reg[18]_2 ;
  input \data_p1_reg[19]_1 ;
  input \data_p1_reg[19]_2 ;
  input \data_p1_reg[20]_1 ;
  input \data_p1_reg[20]_2 ;
  input \data_p1_reg[21]_1 ;
  input \data_p1_reg[21]_2 ;
  input \data_p1_reg[22]_1 ;
  input \data_p1_reg[22]_2 ;
  input \data_p1_reg[24]_1 ;
  input \data_p1_reg[24]_2 ;
  input \data_p1_reg[25]_1 ;
  input \data_p1_reg[25]_2 ;
  input \data_p1_reg[26]_1 ;
  input \data_p1_reg[26]_2 ;
  input \data_p1_reg[27]_1 ;
  input \data_p1_reg[27]_2 ;
  input \data_p1_reg[28]_1 ;
  input \data_p1_reg[28]_2 ;
  input \data_p1_reg[29]_1 ;
  input \data_p1_reg[29]_2 ;
  input \data_p1_reg[30]_1 ;
  input \data_p1_reg[30]_2 ;
  input \data_p1_reg[31]_1 ;
  input \data_p1_reg[31]_2 ;
  input \data_p1_reg[32]_1 ;
  input \data_p1_reg[32]_2 ;
  input \data_p1_reg[33]_1 ;
  input \data_p1_reg[33]_2 ;
  input \data_p1_reg[34]_1 ;
  input \data_p1_reg[34]_2 ;
  input \data_p1_reg[35]_1 ;
  input \data_p1_reg[35]_2 ;
  input \data_p1_reg[36]_1 ;
  input \data_p1_reg[36]_2 ;
  input \data_p1_reg[37]_1 ;
  input \data_p1_reg[37]_2 ;
  input \data_p1_reg[38]_1 ;
  input \data_p1_reg[38]_2 ;
  input \data_p1_reg[39]_1 ;
  input \data_p1_reg[39]_2 ;
  input \data_p1_reg[40]_1 ;
  input \data_p1_reg[40]_2 ;
  input \data_p1_reg[41]_1 ;
  input \data_p1_reg[41]_2 ;
  input \data_p1_reg[42]_1 ;
  input \data_p1_reg[42]_2 ;
  input \data_p1_reg[43]_1 ;
  input \data_p1_reg[43]_2 ;
  input \data_p1_reg[44]_1 ;
  input \data_p1_reg[44]_2 ;
  input \data_p1_reg[45]_1 ;
  input \data_p1_reg[45]_2 ;
  input \data_p1_reg[46]_1 ;
  input \data_p1_reg[46]_2 ;
  input \data_p1_reg[47]_1 ;
  input \data_p1_reg[47]_2 ;
  input \data_p1_reg[48]_1 ;
  input \data_p1_reg[48]_2 ;
  input \data_p1_reg[49]_1 ;
  input \data_p1_reg[49]_2 ;
  input \data_p1_reg[50]_1 ;
  input \data_p1_reg[50]_2 ;
  input \data_p1_reg[51]_1 ;
  input \data_p1_reg[51]_2 ;
  input \data_p1_reg[52]_1 ;
  input \data_p1_reg[52]_2 ;
  input \data_p1_reg[53]_1 ;
  input \data_p1_reg[53]_2 ;
  input \data_p1_reg[54]_1 ;
  input \data_p1_reg[54]_2 ;
  input \data_p1_reg[56]_1 ;
  input \data_p1_reg[56]_2 ;
  input \data_p1_reg[57]_1 ;
  input \data_p1_reg[57]_2 ;
  input \data_p1_reg[58]_1 ;
  input \data_p1_reg[58]_2 ;
  input \data_p1_reg[59]_1 ;
  input \data_p1_reg[59]_2 ;
  input \data_p1_reg[60]_1 ;
  input \data_p1_reg[60]_2 ;
  input \data_p1_reg[61]_1 ;
  input \data_p1_reg[61]_2 ;
  input \data_p1_reg[62]_3 ;
  input \data_p1_reg[62]_4 ;
  input [62:0]\data_p2_reg[62]_3 ;
  input [1:0]\data_p1_reg[55]_0 ;

  wire [5:0]\B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [2:0]D;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire and_ln58_10_reg_2270;
  wire \and_ln58_10_reg_2270_reg[0] ;
  wire \and_ln58_10_reg_2270_reg[0]_0 ;
  wire and_ln58_11_reg_2287;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire \and_ln58_11_reg_2287_reg[0] ;
  wire \and_ln58_11_reg_2287_reg[0]_0 ;
  wire and_ln58_1_reg_2117;
  wire \and_ln58_1_reg_2117_reg[0] ;
  wire and_ln58_2_reg_2134;
  wire \and_ln58_2_reg_2134_reg[0] ;
  wire and_ln58_3_reg_2151;
  wire and_ln58_4_reg_2168;
  wire and_ln58_5_reg_2185;
  wire and_ln58_8_reg_2236;
  wire and_ln58_9_reg_2253;
  wire and_ln58_reg_2100;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[8]_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[0]_i_2_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[10]_i_2_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[11]_i_2_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[12]_i_2_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[13]_i_2_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[14]_i_2_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[15]_i_2_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[16]_i_2_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[17]_i_2_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[18]_i_2_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[19]_i_2_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[1]_i_2_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[20]_i_2_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[21]_i_2_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[22]_i_2_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[24]_i_2_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[25]_i_2_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[26]_i_2_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[27]_i_2_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[28]_i_2_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[29]_i_2_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[2]_i_2_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[30]_i_2_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[33]_i_2_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[34]_i_2_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[35]_i_2_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[36]_i_2_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[37]_i_2_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[38]_i_2_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[39]_i_2_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[40]_i_2_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[41]_i_2_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[42]_i_2_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[43]_i_2_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[44]_i_2_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[45]_i_2_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[46]_i_2_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[47]_i_2_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[48]_i_2_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[4]_i_2_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[50]_i_2_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[51]_i_2_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[52]_i_2_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[53]_i_2_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[54]_i_2_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[56]_i_2_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[57]_i_2_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[58]_i_2_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[59]_i_2_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[5]_i_2_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[60]_i_2_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[61]_i_2_n_0 ;
  wire \data_p1[62]_i_2_n_0 ;
  wire \data_p1[62]_i_3_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[6]_i_2_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[7]_i_2_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[8]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1[9]_i_2_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire \data_p1_reg[0]_2 ;
  wire \data_p1_reg[0]_3 ;
  wire \data_p1_reg[10]_0 ;
  wire \data_p1_reg[10]_1 ;
  wire \data_p1_reg[10]_2 ;
  wire \data_p1_reg[11]_0 ;
  wire \data_p1_reg[11]_1 ;
  wire \data_p1_reg[11]_2 ;
  wire \data_p1_reg[12]_0 ;
  wire \data_p1_reg[12]_1 ;
  wire \data_p1_reg[12]_2 ;
  wire \data_p1_reg[13]_0 ;
  wire \data_p1_reg[13]_1 ;
  wire \data_p1_reg[13]_2 ;
  wire \data_p1_reg[14]_0 ;
  wire \data_p1_reg[14]_1 ;
  wire \data_p1_reg[14]_2 ;
  wire \data_p1_reg[15]_0 ;
  wire \data_p1_reg[15]_1 ;
  wire \data_p1_reg[15]_2 ;
  wire \data_p1_reg[16]_0 ;
  wire \data_p1_reg[16]_1 ;
  wire \data_p1_reg[16]_2 ;
  wire \data_p1_reg[17]_0 ;
  wire \data_p1_reg[17]_1 ;
  wire \data_p1_reg[17]_2 ;
  wire \data_p1_reg[18]_0 ;
  wire \data_p1_reg[18]_1 ;
  wire \data_p1_reg[18]_2 ;
  wire \data_p1_reg[19]_0 ;
  wire \data_p1_reg[19]_1 ;
  wire \data_p1_reg[19]_2 ;
  wire \data_p1_reg[1]_0 ;
  wire \data_p1_reg[1]_1 ;
  wire \data_p1_reg[1]_2 ;
  wire \data_p1_reg[20]_0 ;
  wire \data_p1_reg[20]_1 ;
  wire \data_p1_reg[20]_2 ;
  wire \data_p1_reg[21]_0 ;
  wire \data_p1_reg[21]_1 ;
  wire \data_p1_reg[21]_2 ;
  wire \data_p1_reg[22]_0 ;
  wire \data_p1_reg[22]_1 ;
  wire \data_p1_reg[22]_2 ;
  wire \data_p1_reg[24]_0 ;
  wire \data_p1_reg[24]_1 ;
  wire \data_p1_reg[24]_2 ;
  wire \data_p1_reg[25]_0 ;
  wire \data_p1_reg[25]_1 ;
  wire \data_p1_reg[25]_2 ;
  wire \data_p1_reg[26]_0 ;
  wire \data_p1_reg[26]_1 ;
  wire \data_p1_reg[26]_2 ;
  wire \data_p1_reg[27]_0 ;
  wire \data_p1_reg[27]_1 ;
  wire \data_p1_reg[27]_2 ;
  wire \data_p1_reg[28]_0 ;
  wire \data_p1_reg[28]_1 ;
  wire \data_p1_reg[28]_2 ;
  wire \data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire \data_p1_reg[29]_2 ;
  wire \data_p1_reg[2]_0 ;
  wire \data_p1_reg[2]_1 ;
  wire \data_p1_reg[2]_2 ;
  wire \data_p1_reg[30]_0 ;
  wire \data_p1_reg[30]_1 ;
  wire \data_p1_reg[30]_2 ;
  wire \data_p1_reg[31]_0 ;
  wire \data_p1_reg[31]_1 ;
  wire \data_p1_reg[31]_2 ;
  wire \data_p1_reg[32]_0 ;
  wire \data_p1_reg[32]_1 ;
  wire \data_p1_reg[32]_2 ;
  wire \data_p1_reg[33]_0 ;
  wire \data_p1_reg[33]_1 ;
  wire \data_p1_reg[33]_2 ;
  wire \data_p1_reg[34]_0 ;
  wire \data_p1_reg[34]_1 ;
  wire \data_p1_reg[34]_2 ;
  wire \data_p1_reg[35]_0 ;
  wire \data_p1_reg[35]_1 ;
  wire \data_p1_reg[35]_2 ;
  wire \data_p1_reg[36]_0 ;
  wire \data_p1_reg[36]_1 ;
  wire \data_p1_reg[36]_2 ;
  wire \data_p1_reg[37]_0 ;
  wire \data_p1_reg[37]_1 ;
  wire \data_p1_reg[37]_2 ;
  wire \data_p1_reg[38]_0 ;
  wire \data_p1_reg[38]_1 ;
  wire \data_p1_reg[38]_2 ;
  wire \data_p1_reg[39]_0 ;
  wire \data_p1_reg[39]_1 ;
  wire \data_p1_reg[39]_2 ;
  wire \data_p1_reg[3]_0 ;
  wire \data_p1_reg[3]_1 ;
  wire \data_p1_reg[3]_2 ;
  wire \data_p1_reg[40]_0 ;
  wire \data_p1_reg[40]_1 ;
  wire \data_p1_reg[40]_2 ;
  wire \data_p1_reg[41]_0 ;
  wire \data_p1_reg[41]_1 ;
  wire \data_p1_reg[41]_2 ;
  wire \data_p1_reg[42]_0 ;
  wire \data_p1_reg[42]_1 ;
  wire \data_p1_reg[42]_2 ;
  wire \data_p1_reg[43]_0 ;
  wire \data_p1_reg[43]_1 ;
  wire \data_p1_reg[43]_2 ;
  wire \data_p1_reg[44]_0 ;
  wire \data_p1_reg[44]_1 ;
  wire \data_p1_reg[44]_2 ;
  wire \data_p1_reg[45]_0 ;
  wire \data_p1_reg[45]_1 ;
  wire \data_p1_reg[45]_2 ;
  wire \data_p1_reg[46]_0 ;
  wire \data_p1_reg[46]_1 ;
  wire \data_p1_reg[46]_2 ;
  wire \data_p1_reg[47]_0 ;
  wire \data_p1_reg[47]_1 ;
  wire \data_p1_reg[47]_2 ;
  wire \data_p1_reg[48]_0 ;
  wire \data_p1_reg[48]_1 ;
  wire \data_p1_reg[48]_2 ;
  wire \data_p1_reg[49]_0 ;
  wire \data_p1_reg[49]_1 ;
  wire \data_p1_reg[49]_2 ;
  wire \data_p1_reg[4]_0 ;
  wire \data_p1_reg[4]_1 ;
  wire \data_p1_reg[4]_2 ;
  wire \data_p1_reg[50]_0 ;
  wire \data_p1_reg[50]_1 ;
  wire \data_p1_reg[50]_2 ;
  wire \data_p1_reg[51]_0 ;
  wire \data_p1_reg[51]_1 ;
  wire \data_p1_reg[51]_2 ;
  wire \data_p1_reg[52]_0 ;
  wire \data_p1_reg[52]_1 ;
  wire \data_p1_reg[52]_2 ;
  wire \data_p1_reg[53]_0 ;
  wire \data_p1_reg[53]_1 ;
  wire \data_p1_reg[53]_2 ;
  wire \data_p1_reg[54]_0 ;
  wire \data_p1_reg[54]_1 ;
  wire \data_p1_reg[54]_2 ;
  wire [1:0]\data_p1_reg[55]_0 ;
  wire \data_p1_reg[56]_0 ;
  wire \data_p1_reg[56]_1 ;
  wire \data_p1_reg[56]_2 ;
  wire \data_p1_reg[57]_0 ;
  wire \data_p1_reg[57]_1 ;
  wire \data_p1_reg[57]_2 ;
  wire \data_p1_reg[58]_0 ;
  wire \data_p1_reg[58]_1 ;
  wire \data_p1_reg[58]_2 ;
  wire \data_p1_reg[59]_0 ;
  wire \data_p1_reg[59]_1 ;
  wire \data_p1_reg[59]_2 ;
  wire \data_p1_reg[5]_0 ;
  wire \data_p1_reg[5]_1 ;
  wire \data_p1_reg[5]_2 ;
  wire \data_p1_reg[60]_0 ;
  wire \data_p1_reg[60]_1 ;
  wire \data_p1_reg[60]_2 ;
  wire \data_p1_reg[61]_0 ;
  wire \data_p1_reg[61]_1 ;
  wire \data_p1_reg[61]_2 ;
  wire [62:0]\data_p1_reg[62]_0 ;
  wire \data_p1_reg[62]_1 ;
  wire [60:0]\data_p1_reg[62]_2 ;
  wire \data_p1_reg[62]_3 ;
  wire \data_p1_reg[62]_4 ;
  wire \data_p1_reg[6]_0 ;
  wire \data_p1_reg[6]_1 ;
  wire \data_p1_reg[6]_2 ;
  wire \data_p1_reg[7]_0 ;
  wire \data_p1_reg[7]_1 ;
  wire \data_p1_reg[7]_2 ;
  wire \data_p1_reg[8]_0 ;
  wire \data_p1_reg[8]_1 ;
  wire \data_p1_reg[8]_2 ;
  wire \data_p1_reg[9]_0 ;
  wire \data_p1_reg[9]_1 ;
  wire \data_p1_reg[9]_2 ;
  wire [62:0]data_p2;
  wire \data_p2[62]_i_20_n_0 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire \data_p2_reg[0]_3 ;
  wire \data_p2_reg[0]_4 ;
  wire \data_p2_reg[0]_5 ;
  wire [1:0]\data_p2_reg[55]_0 ;
  wire [62:0]\data_p2_reg[62]_0 ;
  wire [62:0]\data_p2_reg[62]_1 ;
  wire [62:0]\data_p2_reg[62]_2 ;
  wire [62:0]\data_p2_reg[62]_3 ;
  wire empty_n_i_5_n_0;
  wire empty_n_reg;
  wire full_n_i_13_n_0;
  wire full_n_i_4_0;
  wire full_n_i_4_1;
  wire full_n_i_4_2;
  wire full_n_i_4_3;
  wire full_n_i_4_4;
  wire full_n_i_4_5;
  wire full_n_i_4_6;
  wire full_n_i_4_7;
  wire full_n_i_5_n_0;
  wire full_n_i_6_n_0;
  wire full_n_i_7_0;
  wire full_n_i_7_1;
  wire full_n_i_7_n_0;
  wire gmem_AWVALID;
  wire \gmem_addr_4_reg_2176_reg[0] ;
  wire \gmem_addr_4_reg_2176_reg[10] ;
  wire \gmem_addr_4_reg_2176_reg[11] ;
  wire \gmem_addr_4_reg_2176_reg[12] ;
  wire \gmem_addr_4_reg_2176_reg[13] ;
  wire \gmem_addr_4_reg_2176_reg[14] ;
  wire \gmem_addr_4_reg_2176_reg[15] ;
  wire \gmem_addr_4_reg_2176_reg[16] ;
  wire \gmem_addr_4_reg_2176_reg[17] ;
  wire \gmem_addr_4_reg_2176_reg[18] ;
  wire \gmem_addr_4_reg_2176_reg[19] ;
  wire \gmem_addr_4_reg_2176_reg[1] ;
  wire \gmem_addr_4_reg_2176_reg[20] ;
  wire \gmem_addr_4_reg_2176_reg[21] ;
  wire \gmem_addr_4_reg_2176_reg[22] ;
  wire \gmem_addr_4_reg_2176_reg[23] ;
  wire \gmem_addr_4_reg_2176_reg[24] ;
  wire \gmem_addr_4_reg_2176_reg[25] ;
  wire \gmem_addr_4_reg_2176_reg[26] ;
  wire \gmem_addr_4_reg_2176_reg[27] ;
  wire \gmem_addr_4_reg_2176_reg[28] ;
  wire \gmem_addr_4_reg_2176_reg[29] ;
  wire \gmem_addr_4_reg_2176_reg[2] ;
  wire \gmem_addr_4_reg_2176_reg[30] ;
  wire \gmem_addr_4_reg_2176_reg[31] ;
  wire \gmem_addr_4_reg_2176_reg[32] ;
  wire \gmem_addr_4_reg_2176_reg[33] ;
  wire \gmem_addr_4_reg_2176_reg[34] ;
  wire \gmem_addr_4_reg_2176_reg[35] ;
  wire \gmem_addr_4_reg_2176_reg[36] ;
  wire \gmem_addr_4_reg_2176_reg[37] ;
  wire \gmem_addr_4_reg_2176_reg[38] ;
  wire \gmem_addr_4_reg_2176_reg[39] ;
  wire \gmem_addr_4_reg_2176_reg[3] ;
  wire \gmem_addr_4_reg_2176_reg[40] ;
  wire \gmem_addr_4_reg_2176_reg[41] ;
  wire \gmem_addr_4_reg_2176_reg[42] ;
  wire \gmem_addr_4_reg_2176_reg[43] ;
  wire \gmem_addr_4_reg_2176_reg[44] ;
  wire \gmem_addr_4_reg_2176_reg[45] ;
  wire \gmem_addr_4_reg_2176_reg[46] ;
  wire \gmem_addr_4_reg_2176_reg[47] ;
  wire \gmem_addr_4_reg_2176_reg[48] ;
  wire \gmem_addr_4_reg_2176_reg[49] ;
  wire \gmem_addr_4_reg_2176_reg[4] ;
  wire \gmem_addr_4_reg_2176_reg[50] ;
  wire \gmem_addr_4_reg_2176_reg[51] ;
  wire \gmem_addr_4_reg_2176_reg[52] ;
  wire \gmem_addr_4_reg_2176_reg[53] ;
  wire \gmem_addr_4_reg_2176_reg[54] ;
  wire \gmem_addr_4_reg_2176_reg[55] ;
  wire \gmem_addr_4_reg_2176_reg[56] ;
  wire \gmem_addr_4_reg_2176_reg[57] ;
  wire \gmem_addr_4_reg_2176_reg[58] ;
  wire \gmem_addr_4_reg_2176_reg[59] ;
  wire \gmem_addr_4_reg_2176_reg[5] ;
  wire \gmem_addr_4_reg_2176_reg[60] ;
  wire \gmem_addr_4_reg_2176_reg[61] ;
  wire \gmem_addr_4_reg_2176_reg[62] ;
  wire \gmem_addr_4_reg_2176_reg[6] ;
  wire \gmem_addr_4_reg_2176_reg[7] ;
  wire \gmem_addr_4_reg_2176_reg[8] ;
  wire \gmem_addr_4_reg_2176_reg[9] ;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_11_reg_2291;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire icmp_ln59_1_reg_2121;
  wire icmp_ln59_2_reg_2138;
  wire icmp_ln59_3_reg_2155;
  wire \icmp_ln59_3_reg_2155_reg[0] ;
  wire icmp_ln59_4_reg_2172;
  wire \icmp_ln59_4_reg_2172_reg[0] ;
  wire icmp_ln59_5_reg_2189;
  wire icmp_ln59_8_reg_2240;
  wire icmp_ln59_9_reg_2257;
  wire icmp_ln59_reg_2104;
  wire \icmp_ln59_reg_2104_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_n_0;
  wire [1:0]next__0;
  wire pop0;
  wire \pout_reg[2] ;
  wire \pout_reg[2]_0 ;
  wire \q_tmp_reg[0] ;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire shouldContinue_fu_2034_p2;
  wire shouldContinue_reg_2304;
  wire \shouldContinue_reg_2304_reg[0] ;
  wire \shouldContinue_reg_2304_reg[0]_0 ;
  wire \shouldContinue_reg_2304_reg[0]_1 ;
  wire \shouldContinue_reg_2304_reg[0]_2 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire std_R_o_stream_TREADY_int_regslice;
  wire \waddr[7]_i_8_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(and_ln58_4_reg_2168),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(std_R_o_stream_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F7F7FF)) 
    \B_V_data_1_state[1]_i_2__1 
       (.I0(\B_V_data_1_state_reg[1] [5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\and_ln58_10_reg_2270_reg[0] ),
        .I3(\icmp_ln59_4_reg_2172_reg[0] ),
        .I4(\pout_reg[2] ),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__4 
       (.I0(mem_reg_i_96_n_0),
        .I1(and_ln58_reg_2100),
        .I2(ap_enable_reg_pp0_iter0),
        .O(raw_data_im_o_stream_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \B_V_data_1_state[1]_i_3__0 
       (.I0(and_ln58_10_reg_2270),
        .I1(icmp_ln59_10_reg_2274),
        .I2(s_ready_t_reg_0),
        .I3(and_ln58_9_reg_2253),
        .I4(icmp_ln59_9_reg_2257),
        .I5(\shouldContinue_reg_2304_reg[0]_0 ),
        .O(\and_ln58_10_reg_2270_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(icmp_ln59_4_reg_2172),
        .I1(and_ln58_4_reg_2168),
        .O(\icmp_ln59_4_reg_2172_reg[0] ));
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(gmem_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \and_ln58_11_reg_2287[0]_i_6 
       (.I0(and_ln58_11_reg_2287),
        .I1(icmp_ln59_11_reg_2291),
        .I2(s_ready_t_reg_0),
        .I3(and_ln58_5_reg_2185),
        .I4(icmp_ln59_5_reg_2189),
        .I5(\pout_reg[2] ),
        .O(\and_ln58_11_reg_2287_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[8] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF888AFFFFFFFF)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[8]_2 ),
        .I4(\ap_CS_fsm_reg[8]_3 ),
        .I5(\B_V_data_1_state_reg[1] [3]),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(and_ln58_10_reg_2270),
        .I1(icmp_ln59_10_reg_2274),
        .O(\and_ln58_10_reg_2270_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h008000800080FFFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln59_reg_2104),
        .I1(and_ln58_reg_2100),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(\shouldContinue_reg_2304_reg[0]_1 ),
        .I5(\shouldContinue_reg_2304_reg[0]_0 ),
        .O(\icmp_ln59_reg_2104_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF111FFFFFFFFF)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(mem_reg_i_95_n_0),
        .I1(s_ready_t_reg_0),
        .I2(\shouldContinue_reg_2304_reg[0]_1 ),
        .I3(\shouldContinue_reg_2304_reg[0]_0 ),
        .I4(\shouldContinue_reg_2304_reg[0]_2 ),
        .I5(\B_V_data_1_state_reg[1] [0]),
        .O(s_ready_t_reg_1));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(mem_reg_i_96_n_0),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(\B_V_data_1_state_reg[1] [2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(and_ln58_2_reg_2134),
        .I1(icmp_ln59_2_reg_2138),
        .I2(s_ready_t_reg_0),
        .I3(raw_data_real_o_stream_TVALID_int_regslice),
        .I4(and_ln58_1_reg_2117),
        .O(\and_ln58_2_reg_2134_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'h51F15151)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(\B_V_data_1_state_reg[1] [4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[0]_i_1 
       (.I0(\data_p1_reg[0]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[0]_3 ),
        .I3(\data_p1[0]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[0]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[0] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[0]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [0]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[10]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[10]_1 ),
        .I2(\data_p1[10]_i_2_n_0 ),
        .I3(\data_p1_reg[10]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[10]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[10] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[10]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [10]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[11]_i_1 
       (.I0(\data_p1_reg[11]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[11]_2 ),
        .I3(\data_p1[11]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[11]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[11] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[11]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [11]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[12]_i_1 
       (.I0(\data_p1_reg[12]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[12]_2 ),
        .I3(\data_p1[12]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[12]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[12] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[12]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [12]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[13]_i_1 
       (.I0(\data_p1_reg[13]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[13]_2 ),
        .I3(\data_p1[13]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[13]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[13] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[13]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [13]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[14]_i_1 
       (.I0(\data_p1_reg[14]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[14]_2 ),
        .I3(\data_p1[14]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[14]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[14] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[14]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [14]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[15]_i_1 
       (.I0(\data_p1_reg[15]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[15]_2 ),
        .I3(\data_p1[15]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[15]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[15] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[15]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [15]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[16]_i_1 
       (.I0(\data_p1_reg[16]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[16]_2 ),
        .I3(\data_p1[16]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[16]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[16] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[16]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [16]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[17]_i_1 
       (.I0(\data_p1_reg[17]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[17]_2 ),
        .I3(\data_p1[17]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[17]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[17] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[17]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [17]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[18]_i_1 
       (.I0(\data_p1_reg[18]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[18]_2 ),
        .I3(\data_p1[18]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[18]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[18] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[18]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [18]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[19]_i_1 
       (.I0(\data_p1_reg[19]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[19]_2 ),
        .I3(\data_p1[19]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[19]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[19] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[19]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [19]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[1]_i_1 
       (.I0(\data_p1_reg[1]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[1]_2 ),
        .I3(\data_p1[1]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[1]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[1] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[1]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [1]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[20]_i_1 
       (.I0(\data_p1_reg[20]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[20]_2 ),
        .I3(\data_p1[20]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[20]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[20] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[20]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [20]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[21]_i_1 
       (.I0(\data_p1_reg[21]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[21]_2 ),
        .I3(\data_p1[21]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[21]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[21] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[21]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [21]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[22]_i_1 
       (.I0(\data_p1_reg[22]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[22]_2 ),
        .I3(\data_p1[22]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[22]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[22] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[22]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [22]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[24]_i_1 
       (.I0(\data_p1_reg[24]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[24]_2 ),
        .I3(\data_p1[24]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[24]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[24] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[24]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [23]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[25]_i_1 
       (.I0(\data_p1_reg[25]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[25]_2 ),
        .I3(\data_p1[25]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[25]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[25] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[25]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [24]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[26]_i_1 
       (.I0(\data_p1_reg[26]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[26]_2 ),
        .I3(\data_p1[26]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[26]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[26] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[26]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [25]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[27]_i_1 
       (.I0(\data_p1_reg[27]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[27]_2 ),
        .I3(\data_p1[27]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[27]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[27] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[27]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [26]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[28]_i_1 
       (.I0(\data_p1_reg[28]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[28]_2 ),
        .I3(\data_p1[28]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[28]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[28] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[28]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [27]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[29]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[29]_1 ),
        .I2(\data_p1[29]_i_2_n_0 ),
        .I3(\data_p1_reg[29]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[29]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[29] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[29]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [28]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[2]_i_1 
       (.I0(\data_p1_reg[2]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[2]_2 ),
        .I3(\data_p1[2]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[2]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[2] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[2]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [2]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[30]_i_1 
       (.I0(\data_p1_reg[30]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[30]_2 ),
        .I3(\data_p1[30]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[30]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[30] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[30]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [29]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[31]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[31]_1 ),
        .I2(\data_p1[31]_i_2_n_0 ),
        .I3(\data_p1_reg[31]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[31]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[31] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[31]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [30]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[32]_i_1 
       (.I0(\data_p1_reg[32]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[32]_2 ),
        .I3(\data_p1[32]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[32]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[32] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[32]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [31]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[33]_i_1 
       (.I0(\data_p1_reg[33]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[33]_2 ),
        .I3(\data_p1[33]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[33]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[33] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[33]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [32]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[34]_i_1 
       (.I0(\data_p1_reg[34]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[34]_2 ),
        .I3(\data_p1[34]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[34]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[34] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[34]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [33]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[35]_i_1 
       (.I0(\data_p1_reg[35]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[35]_2 ),
        .I3(\data_p1[35]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[35]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[35] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[35]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [34]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[36]_i_1 
       (.I0(\data_p1_reg[36]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[36]_2 ),
        .I3(\data_p1[36]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[36]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[36] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[36]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [35]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[37]_i_1 
       (.I0(\data_p1_reg[37]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[37]_2 ),
        .I3(\data_p1[37]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[37]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[37] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[37]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [36]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[38]_i_1 
       (.I0(\data_p1_reg[38]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[38]_2 ),
        .I3(\data_p1[38]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[38]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[38] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[38]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [37]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[39]_i_1 
       (.I0(\data_p1_reg[39]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[39]_2 ),
        .I3(\data_p1[39]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[39]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[39] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[39]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [38]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[3]_i_1 
       (.I0(\data_p1_reg[3]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[3]_2 ),
        .I3(\data_p1[3]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[3]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[3] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[3]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [3]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[40]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[40]_1 ),
        .I2(\data_p1[40]_i_2_n_0 ),
        .I3(\data_p1_reg[40]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[40]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[40] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[40]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [39]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[41]_i_1 
       (.I0(\data_p1_reg[41]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[41]_2 ),
        .I3(\data_p1[41]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[41]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[41] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[41]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [40]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[42]_i_1 
       (.I0(\data_p1_reg[42]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[42]_2 ),
        .I3(\data_p1[42]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[42]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[42] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[42]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [41]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[43]_i_1 
       (.I0(\data_p1_reg[43]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[43]_2 ),
        .I3(\data_p1[43]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[43]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[43] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[43]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [42]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[44]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[44]_1 ),
        .I2(\data_p1[44]_i_2_n_0 ),
        .I3(\data_p1_reg[44]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[44]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[44] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[44]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [43]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[45]_i_1 
       (.I0(\data_p1_reg[45]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[45]_2 ),
        .I3(\data_p1[45]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[45]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[45] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[45]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [44]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[46]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[46]_1 ),
        .I2(\data_p1[46]_i_2_n_0 ),
        .I3(\data_p1_reg[46]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[46]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[46] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[46]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [45]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[47]_i_1 
       (.I0(\data_p1_reg[47]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[47]_2 ),
        .I3(\data_p1[47]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[47]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[47] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[47]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [46]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[48]_i_1 
       (.I0(\data_p1_reg[48]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[48]_2 ),
        .I3(\data_p1[48]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[48]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[48] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[48]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [47]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[49]_i_1 
       (.I0(\data_p1_reg[49]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[49]_2 ),
        .I3(\data_p1[49]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[49]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[49] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[49]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [48]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[4]_i_1 
       (.I0(\data_p1_reg[4]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[4]_2 ),
        .I3(\data_p1[4]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[4]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[4] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[4]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [4]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[50]_i_1 
       (.I0(\data_p1_reg[50]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[50]_2 ),
        .I3(\data_p1[50]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[50]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[50] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[50]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [49]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[51]_i_1 
       (.I0(\data_p1_reg[51]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[51]_2 ),
        .I3(\data_p1[51]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[51]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[51] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[51]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [50]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[52]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[52]_1 ),
        .I2(\data_p1[52]_i_2_n_0 ),
        .I3(\data_p1_reg[52]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[52]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[52] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[52]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [51]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[53]_i_1 
       (.I0(\data_p1_reg[53]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[53]_2 ),
        .I3(\data_p1[53]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[53]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[53] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[53]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [52]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[54]_i_1 
       (.I0(\data_p1_reg[54]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[54]_2 ),
        .I3(\data_p1[54]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[54]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[54] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[54]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [53]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[56]_i_1 
       (.I0(\data_p1_reg[56]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[56]_2 ),
        .I3(\data_p1[56]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[56]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[56] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[56]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [54]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[57]_i_1 
       (.I0(\data_p1_reg[57]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[57]_2 ),
        .I3(\data_p1[57]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[57]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[57] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[57]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [55]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[58]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[58]_1 ),
        .I2(\data_p1[58]_i_2_n_0 ),
        .I3(\data_p1_reg[58]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[58]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[58] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[58]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [56]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[59]_i_1 
       (.I0(\data_p1_reg[59]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[59]_2 ),
        .I3(\data_p1[59]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[59]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[59] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[59]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [57]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[5]_i_1 
       (.I0(\data_p1_reg[5]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[5]_2 ),
        .I3(\data_p1[5]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[5]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[5] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[5]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [5]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[60]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[60]_1 ),
        .I2(\data_p1[60]_i_2_n_0 ),
        .I3(\data_p1_reg[60]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[60]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[60] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[60]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [58]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[61]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[61]_1 ),
        .I2(\data_p1[61]_i_2_n_0 ),
        .I3(\data_p1_reg[61]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[61]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[61] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[61]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [59]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[62]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(gmem_AWVALID),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[62]_i_2 
       (.I0(\data_p1_reg[62]_3 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[62]_4 ),
        .I3(\data_p1[62]_i_3_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[62]),
        .O(\data_p1[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[62]_i_3 
       (.I0(\gmem_addr_4_reg_2176_reg[62] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[62]_1 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [60]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[62]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[6]_i_1 
       (.I0(\data_p1_reg[6]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[6]_2 ),
        .I3(\data_p1[6]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[6]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[6] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[6]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [6]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[7]_i_1 
       (.I0(\data_p1_reg[7]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[7]_2 ),
        .I3(\data_p1[7]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[7]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[7] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[7]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [7]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[8]_i_1 
       (.I0(\data_p1_reg[0]_2 ),
        .I1(\data_p1_reg[8]_1 ),
        .I2(\data_p1[8]_i_2_n_0 ),
        .I3(\data_p1_reg[8]_2 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[8]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[8] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[8]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [8]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \data_p1[9]_i_1 
       (.I0(\data_p1_reg[9]_1 ),
        .I1(\data_p1_reg[0]_2 ),
        .I2(\data_p1_reg[9]_2 ),
        .I3(\data_p1[9]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFBBBFB)) 
    \data_p1[9]_i_2 
       (.I0(\gmem_addr_4_reg_2176_reg[9] ),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p1_reg[9]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p1_reg[62]_2 [9]),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(\data_p1[9]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[55]_0 [0]),
        .Q(\data_p1_reg[62]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[55]_0 [1]),
        .Q(\data_p1_reg[62]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2_n_0 ),
        .Q(\data_p1_reg[62]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[0]_i_4 
       (.I0(\data_p2_reg[62]_0 [0]),
        .I1(\data_p2_reg[62]_1 [0]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [0]),
        .O(\gmem_addr_4_reg_2176_reg[0] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[10]_i_3 
       (.I0(\data_p2_reg[62]_0 [10]),
        .I1(\data_p2_reg[62]_1 [10]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [10]),
        .O(\gmem_addr_4_reg_2176_reg[10] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[11]_i_4 
       (.I0(\data_p2_reg[62]_0 [11]),
        .I1(\data_p2_reg[62]_1 [11]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [11]),
        .O(\gmem_addr_4_reg_2176_reg[11] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[12]_i_4 
       (.I0(\data_p2_reg[62]_0 [12]),
        .I1(\data_p2_reg[62]_1 [12]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [12]),
        .O(\gmem_addr_4_reg_2176_reg[12] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[13]_i_4 
       (.I0(\data_p2_reg[62]_0 [13]),
        .I1(\data_p2_reg[62]_1 [13]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [13]),
        .O(\gmem_addr_4_reg_2176_reg[13] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[14]_i_4 
       (.I0(\data_p2_reg[62]_0 [14]),
        .I1(\data_p2_reg[62]_1 [14]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [14]),
        .O(\gmem_addr_4_reg_2176_reg[14] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[15]_i_4 
       (.I0(\data_p2_reg[62]_0 [15]),
        .I1(\data_p2_reg[62]_1 [15]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [15]),
        .O(\gmem_addr_4_reg_2176_reg[15] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[16]_i_4 
       (.I0(\data_p2_reg[62]_0 [16]),
        .I1(\data_p2_reg[62]_1 [16]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [16]),
        .O(\gmem_addr_4_reg_2176_reg[16] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[17]_i_4 
       (.I0(\data_p2_reg[62]_0 [17]),
        .I1(\data_p2_reg[62]_1 [17]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [17]),
        .O(\gmem_addr_4_reg_2176_reg[17] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[18]_i_4 
       (.I0(\data_p2_reg[62]_0 [18]),
        .I1(\data_p2_reg[62]_1 [18]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [18]),
        .O(\gmem_addr_4_reg_2176_reg[18] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[19]_i_4 
       (.I0(\data_p2_reg[62]_0 [19]),
        .I1(\data_p2_reg[62]_1 [19]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [19]),
        .O(\gmem_addr_4_reg_2176_reg[19] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[1]_i_4 
       (.I0(\data_p2_reg[62]_0 [1]),
        .I1(\data_p2_reg[62]_1 [1]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [1]),
        .O(\gmem_addr_4_reg_2176_reg[1] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[20]_i_4 
       (.I0(\data_p2_reg[62]_0 [20]),
        .I1(\data_p2_reg[62]_1 [20]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [20]),
        .O(\gmem_addr_4_reg_2176_reg[20] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[21]_i_4 
       (.I0(\data_p2_reg[62]_0 [21]),
        .I1(\data_p2_reg[62]_1 [21]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [21]),
        .O(\gmem_addr_4_reg_2176_reg[21] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[22]_i_4 
       (.I0(\data_p2_reg[62]_0 [22]),
        .I1(\data_p2_reg[62]_1 [22]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [22]),
        .O(\gmem_addr_4_reg_2176_reg[22] ));
  LUT6 #(
    .INIT(64'h050F0503F5FFF5F3)) 
    \data_p2[23]_i_5 
       (.I0(\data_p2_reg[62]_0 [23]),
        .I1(\data_p2_reg[62]_1 [23]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [23]),
        .O(\gmem_addr_4_reg_2176_reg[23] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[24]_i_4 
       (.I0(\data_p2_reg[62]_0 [24]),
        .I1(\data_p2_reg[62]_1 [24]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [24]),
        .O(\gmem_addr_4_reg_2176_reg[24] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[25]_i_4 
       (.I0(\data_p2_reg[62]_0 [25]),
        .I1(\data_p2_reg[62]_1 [25]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [25]),
        .O(\gmem_addr_4_reg_2176_reg[25] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[26]_i_4 
       (.I0(\data_p2_reg[62]_0 [26]),
        .I1(\data_p2_reg[62]_1 [26]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [26]),
        .O(\gmem_addr_4_reg_2176_reg[26] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[27]_i_4 
       (.I0(\data_p2_reg[62]_0 [27]),
        .I1(\data_p2_reg[62]_1 [27]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [27]),
        .O(\gmem_addr_4_reg_2176_reg[27] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[28]_i_4 
       (.I0(\data_p2_reg[62]_0 [28]),
        .I1(\data_p2_reg[62]_1 [28]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [28]),
        .O(\gmem_addr_4_reg_2176_reg[28] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[29]_i_3 
       (.I0(\data_p2_reg[62]_0 [29]),
        .I1(\data_p2_reg[62]_1 [29]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [29]),
        .O(\gmem_addr_4_reg_2176_reg[29] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[2]_i_4 
       (.I0(\data_p2_reg[62]_0 [2]),
        .I1(\data_p2_reg[62]_1 [2]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [2]),
        .O(\gmem_addr_4_reg_2176_reg[2] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[30]_i_4 
       (.I0(\data_p2_reg[62]_0 [30]),
        .I1(\data_p2_reg[62]_1 [30]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [30]),
        .O(\gmem_addr_4_reg_2176_reg[30] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[31]_i_3 
       (.I0(\data_p2_reg[62]_0 [31]),
        .I1(\data_p2_reg[62]_1 [31]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [31]),
        .O(\gmem_addr_4_reg_2176_reg[31] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[32]_i_4 
       (.I0(\data_p2_reg[62]_0 [32]),
        .I1(\data_p2_reg[62]_1 [32]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [32]),
        .O(\gmem_addr_4_reg_2176_reg[32] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[33]_i_4 
       (.I0(\data_p2_reg[62]_0 [33]),
        .I1(\data_p2_reg[62]_1 [33]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [33]),
        .O(\gmem_addr_4_reg_2176_reg[33] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[34]_i_4 
       (.I0(\data_p2_reg[62]_0 [34]),
        .I1(\data_p2_reg[62]_1 [34]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [34]),
        .O(\gmem_addr_4_reg_2176_reg[34] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[35]_i_4 
       (.I0(\data_p2_reg[62]_0 [35]),
        .I1(\data_p2_reg[62]_1 [35]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [35]),
        .O(\gmem_addr_4_reg_2176_reg[35] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[36]_i_4 
       (.I0(\data_p2_reg[62]_0 [36]),
        .I1(\data_p2_reg[62]_1 [36]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [36]),
        .O(\gmem_addr_4_reg_2176_reg[36] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[37]_i_4 
       (.I0(\data_p2_reg[62]_0 [37]),
        .I1(\data_p2_reg[62]_1 [37]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [37]),
        .O(\gmem_addr_4_reg_2176_reg[37] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[38]_i_4 
       (.I0(\data_p2_reg[62]_0 [38]),
        .I1(\data_p2_reg[62]_1 [38]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [38]),
        .O(\gmem_addr_4_reg_2176_reg[38] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[39]_i_4 
       (.I0(\data_p2_reg[62]_0 [39]),
        .I1(\data_p2_reg[62]_1 [39]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [39]),
        .O(\gmem_addr_4_reg_2176_reg[39] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[3]_i_4 
       (.I0(\data_p2_reg[62]_0 [3]),
        .I1(\data_p2_reg[62]_1 [3]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [3]),
        .O(\gmem_addr_4_reg_2176_reg[3] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[40]_i_3 
       (.I0(\data_p2_reg[62]_0 [40]),
        .I1(\data_p2_reg[62]_1 [40]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [40]),
        .O(\gmem_addr_4_reg_2176_reg[40] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[41]_i_4 
       (.I0(\data_p2_reg[62]_0 [41]),
        .I1(\data_p2_reg[62]_1 [41]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [41]),
        .O(\gmem_addr_4_reg_2176_reg[41] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[42]_i_4 
       (.I0(\data_p2_reg[62]_0 [42]),
        .I1(\data_p2_reg[62]_1 [42]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [42]),
        .O(\gmem_addr_4_reg_2176_reg[42] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[43]_i_4 
       (.I0(\data_p2_reg[62]_0 [43]),
        .I1(\data_p2_reg[62]_1 [43]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [43]),
        .O(\gmem_addr_4_reg_2176_reg[43] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[44]_i_3 
       (.I0(\data_p2_reg[62]_0 [44]),
        .I1(\data_p2_reg[62]_1 [44]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [44]),
        .O(\gmem_addr_4_reg_2176_reg[44] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[45]_i_4 
       (.I0(\data_p2_reg[62]_0 [45]),
        .I1(\data_p2_reg[62]_1 [45]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [45]),
        .O(\gmem_addr_4_reg_2176_reg[45] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[46]_i_3 
       (.I0(\data_p2_reg[62]_0 [46]),
        .I1(\data_p2_reg[62]_1 [46]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [46]),
        .O(\gmem_addr_4_reg_2176_reg[46] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[47]_i_4 
       (.I0(\data_p2_reg[62]_0 [47]),
        .I1(\data_p2_reg[62]_1 [47]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [47]),
        .O(\gmem_addr_4_reg_2176_reg[47] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[48]_i_4 
       (.I0(\data_p2_reg[62]_0 [48]),
        .I1(\data_p2_reg[62]_1 [48]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [48]),
        .O(\gmem_addr_4_reg_2176_reg[48] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[49]_i_4 
       (.I0(\data_p2_reg[62]_0 [49]),
        .I1(\data_p2_reg[62]_1 [49]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [49]),
        .O(\gmem_addr_4_reg_2176_reg[49] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[4]_i_4 
       (.I0(\data_p2_reg[62]_0 [4]),
        .I1(\data_p2_reg[62]_1 [4]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [4]),
        .O(\gmem_addr_4_reg_2176_reg[4] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[50]_i_4 
       (.I0(\data_p2_reg[62]_0 [50]),
        .I1(\data_p2_reg[62]_1 [50]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [50]),
        .O(\gmem_addr_4_reg_2176_reg[50] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[51]_i_4 
       (.I0(\data_p2_reg[62]_0 [51]),
        .I1(\data_p2_reg[62]_1 [51]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [51]),
        .O(\gmem_addr_4_reg_2176_reg[51] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[52]_i_3 
       (.I0(\data_p2_reg[62]_0 [52]),
        .I1(\data_p2_reg[62]_1 [52]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [52]),
        .O(\gmem_addr_4_reg_2176_reg[52] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[53]_i_4 
       (.I0(\data_p2_reg[62]_0 [53]),
        .I1(\data_p2_reg[62]_1 [53]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [53]),
        .O(\gmem_addr_4_reg_2176_reg[53] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[54]_i_4 
       (.I0(\data_p2_reg[62]_0 [54]),
        .I1(\data_p2_reg[62]_1 [54]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [54]),
        .O(\gmem_addr_4_reg_2176_reg[54] ));
  LUT6 #(
    .INIT(64'h050F0503F5FFF5F3)) 
    \data_p2[55]_i_5 
       (.I0(\data_p2_reg[62]_0 [55]),
        .I1(\data_p2_reg[62]_1 [55]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [55]),
        .O(\gmem_addr_4_reg_2176_reg[55] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[56]_i_4 
       (.I0(\data_p2_reg[62]_0 [56]),
        .I1(\data_p2_reg[62]_1 [56]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [56]),
        .O(\gmem_addr_4_reg_2176_reg[56] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[57]_i_4 
       (.I0(\data_p2_reg[62]_0 [57]),
        .I1(\data_p2_reg[62]_1 [57]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [57]),
        .O(\gmem_addr_4_reg_2176_reg[57] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[58]_i_3 
       (.I0(\data_p2_reg[62]_0 [58]),
        .I1(\data_p2_reg[62]_1 [58]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [58]),
        .O(\gmem_addr_4_reg_2176_reg[58] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[59]_i_4 
       (.I0(\data_p2_reg[62]_0 [59]),
        .I1(\data_p2_reg[62]_1 [59]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [59]),
        .O(\gmem_addr_4_reg_2176_reg[59] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[5]_i_4 
       (.I0(\data_p2_reg[62]_0 [5]),
        .I1(\data_p2_reg[62]_1 [5]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [5]),
        .O(\gmem_addr_4_reg_2176_reg[5] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[60]_i_3 
       (.I0(\data_p2_reg[62]_0 [60]),
        .I1(\data_p2_reg[62]_1 [60]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [60]),
        .O(\gmem_addr_4_reg_2176_reg[60] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[61]_i_3 
       (.I0(\data_p2_reg[62]_0 [61]),
        .I1(\data_p2_reg[62]_1 [61]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [61]),
        .O(\gmem_addr_4_reg_2176_reg[61] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \data_p2[62]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\data_p2_reg[0]_1 ),
        .I2(\data_p2_reg[0]_4 ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\data_p2_reg[0]_5 ),
        .I5(ap_enable_reg_pp0_iter0_reg_0),
        .O(load_p2));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[62]_i_11 
       (.I0(\data_p2_reg[62]_0 [62]),
        .I1(\data_p2_reg[62]_1 [62]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [62]),
        .O(\gmem_addr_4_reg_2176_reg[62] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \data_p2[62]_i_20 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[8]_1 ),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[8]_2 ),
        .I4(\ap_CS_fsm_reg[8]_3 ),
        .I5(\B_V_data_1_state_reg[1] [3]),
        .O(\data_p2[62]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data_p2[62]_i_23 
       (.I0(and_ln58_11_reg_2287),
        .I1(icmp_ln59_11_reg_2291),
        .O(\and_ln58_11_reg_2287_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_p2[62]_i_24 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\B_V_data_1_state_reg[1] [5]),
        .O(ap_enable_reg_pp0_iter0_reg_2));
  LUT3 #(
    .INIT(8'hEF)) 
    \data_p2[62]_i_7 
       (.I0(\data_p2[62]_i_20_n_0 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(\data_p2_reg[0]_3 ),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[6]_i_4 
       (.I0(\data_p2_reg[62]_0 [6]),
        .I1(\data_p2_reg[62]_1 [6]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [6]),
        .O(\gmem_addr_4_reg_2176_reg[6] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[7]_i_4 
       (.I0(\data_p2_reg[62]_0 [7]),
        .I1(\data_p2_reg[62]_1 [7]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [7]),
        .O(\gmem_addr_4_reg_2176_reg[7] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[8]_i_3 
       (.I0(\data_p2_reg[62]_0 [8]),
        .I1(\data_p2_reg[62]_1 [8]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [8]),
        .O(\gmem_addr_4_reg_2176_reg[8] ));
  LUT6 #(
    .INIT(64'hFAF0FAFC0A000A0C)) 
    \data_p2[9]_i_4 
       (.I0(\data_p2_reg[62]_0 [9]),
        .I1(\data_p2_reg[62]_1 [9]),
        .I2(\data_p2[62]_i_20_n_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_3 ),
        .I5(\data_p2_reg[62]_2 [9]),
        .O(\gmem_addr_4_reg_2176_reg[9] ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [23]),
        .Q(\data_p2_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [55]),
        .Q(\data_p2_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_3 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1F11)) 
    empty_n_i_3__1
       (.I0(mem_reg_1),
        .I1(mem_reg_0),
        .I2(\and_ln58_10_reg_2270_reg[0] ),
        .I3(empty_n_reg),
        .I4(\waddr[7]_i_8_n_0 ),
        .I5(empty_n_i_5_n_0),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    empty_n_i_5
       (.I0(mem_reg_i_96_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(and_ln58_reg_2100),
        .I3(icmp_ln59_reg_2104),
        .O(empty_n_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFF888AFFFFFFFF)) 
    full_n_i_13
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_2_reg_2134_reg[0] ),
        .I2(\shouldContinue_reg_2304_reg[0]_0 ),
        .I3(full_n_i_7_0),
        .I4(full_n_i_7_1),
        .I5(\B_V_data_1_state_reg[1] [2]),
        .O(full_n_i_13_n_0));
  LUT6 #(
    .INIT(64'hFEEEFEFEFFFFFFFF)) 
    full_n_i_4
       (.I0(full_n_i_5_n_0),
        .I1(full_n_i_6_n_0),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(full_n_i_7_n_0),
        .I4(\pout_reg[2]_0 ),
        .I5(\pout_reg[2] ),
        .O(pop0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_5
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(and_ln58_11_reg_2287_pp0_iter1_reg),
        .I2(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .O(full_n_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    full_n_i_6
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(\icmp_ln59_4_reg_2172_reg[0] ),
        .I2(full_n_i_4_0),
        .I3(full_n_i_4_1),
        .I4(full_n_i_4_2),
        .I5(full_n_i_4_3),
        .O(full_n_i_6_n_0));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    full_n_i_7
       (.I0(full_n_i_13_n_0),
        .I1(full_n_i_4_4),
        .I2(full_n_i_4_5),
        .I3(full_n_i_4_6),
        .I4(mem_reg_i_96_n_0),
        .I5(full_n_i_4_7),
        .O(full_n_i_7_n_0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    mem_reg_i_190
       (.I0(and_ln58_1_reg_2117),
        .I1(icmp_ln59_1_reg_2121),
        .I2(s_ready_t_reg_0),
        .I3(raw_data_im_o_stream_TVALID_int_regslice),
        .I4(and_ln58_reg_2100),
        .O(\and_ln58_1_reg_2117_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBAFFFF)) 
    mem_reg_i_25
       (.I0(mem_reg),
        .I1(mem_reg_i_95_n_0),
        .I2(mem_reg_i_96_n_0),
        .I3(mem_reg_i_97_n_0),
        .I4(mem_reg_0),
        .I5(mem_reg_1),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_95
       (.I0(icmp_ln59_reg_2104),
        .I1(and_ln58_reg_2100),
        .I2(ap_enable_reg_pp0_iter0),
        .O(mem_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'h000000002A2A2A22)) 
    mem_reg_i_96
       (.I0(\B_V_data_1_state_reg[1] [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\and_ln58_1_reg_2117_reg[0] ),
        .I3(\shouldContinue_reg_2304_reg[0]_0 ),
        .I4(\q_tmp_reg[0] ),
        .I5(\ap_CS_fsm_reg[4]_0 ),
        .O(mem_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h44F444F444F4FFFF)) 
    mem_reg_i_97
       (.I0(\and_ln58_10_reg_2270_reg[0] ),
        .I1(empty_n_reg),
        .I2(mem_reg_2),
        .I3(\icmp_ln59_reg_2104_reg[0] ),
        .I4(mem_reg_3),
        .I5(mem_reg_4),
        .O(mem_reg_i_97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(gmem_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \shouldContinue_reg_2304[0]_i_1 
       (.I0(shouldContinue_reg_2304),
        .I1(s_ready_t_reg_1),
        .I2(shouldContinue_fu_2034_p2),
        .O(\shouldContinue_reg_2304_reg[0] ));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(gmem_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(gmem_AWVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[7]_i_12 
       (.I0(icmp_ln59_3_reg_2155),
        .I1(and_ln58_3_reg_2151),
        .O(\icmp_ln59_3_reg_2155_reg[0] ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \waddr[7]_i_3 
       (.I0(\q_tmp_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(mem_reg_i_96_n_0),
        .I3(\waddr[7]_i_8_n_0 ),
        .I4(empty_n_reg),
        .I5(\and_ln58_10_reg_2270_reg[0] ),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \waddr[7]_i_8 
       (.I0(mem_reg_4),
        .I1(and_ln58_8_reg_2236),
        .I2(icmp_ln59_8_reg_2240),
        .I3(\icmp_ln59_reg_2104_reg[0] ),
        .I4(mem_reg_2),
        .O(\waddr[7]_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_reg_slice" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    s_ready_t_reg_0);
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__0
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_throttle" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_throttle
   (Q,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem_AWREADY_0,
    \throttl_cnt_reg[6]_0 ,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output \throttl_cnt_reg[0]_0 ;
  output m_axi_gmem_AWREADY_0;
  output \throttl_cnt_reg[6]_0 ;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \could_multi_bursts.awaddr_buf[63]_i_7_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWVALID_INST_0_i_2_n_0;
  wire m_axi_gmem_WREADY;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire [8:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire \throttl_cnt_reg[6]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0202000200020002)) 
    \could_multi_bursts.awaddr_buf[63]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ),
        .I2(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I3(Q),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_7 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .O(\throttl_cnt_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_2
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[1]),
        .O(m_axi_gmem_AWVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q),
        .I1(m_axi_gmem_AWVALID_INST_0_i_2_n_0),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[6]),
        .O(\throttl_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(p_0_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(p_0_out_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(Q),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_write" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_write
   (full_n_reg,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    ap_enable_reg_pp0_iter0_reg,
    \tmp_11_reg_2313_reg[6] ,
    \tmp_11_reg_2313_reg[12] ,
    ap_enable_reg_pp0_iter0_reg_0,
    \and_ln58_7_reg_2219_reg[0] ,
    \and_ln58_5_reg_2185_reg[0] ,
    D,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[8] ,
    \and_ln58_6_reg_2202_reg[0] ,
    E,
    p_50_in,
    \and_ln58_10_reg_2270_reg[0] ,
    ap_condition_916,
    \and_ln58_10_reg_2270_reg[0]_0 ,
    \and_ln58_10_reg_2270_reg[0]_1 ,
    \and_ln58_10_reg_2270_reg[0]_2 ,
    \and_ln58_10_reg_2270_reg[0]_3 ,
    \and_ln58_10_reg_2270_reg[0]_4 ,
    \and_ln58_10_reg_2270_reg[0]_5 ,
    \and_ln58_10_reg_2270_reg[0]_6 ,
    \and_ln58_10_reg_2270_reg[0]_7 ,
    \and_ln58_10_reg_2270_reg[0]_8 ,
    \and_ln58_10_reg_2270_reg[0]_9 ,
    std_R_o_stream_TREADY_int_regslice,
    \shouldContinue_reg_2304_reg[0] ,
    \and_ln58_11_reg_2287_reg[0] ,
    \and_ln58_10_reg_2270_reg[0]_10 ,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    empty_n_reg_0,
    \and_ln58_8_reg_2236_reg[0] ,
    raw_data_im_o_stream_TREADY_int_regslice,
    \icmp_ln59_2_reg_2138_reg[0] ,
    mad_R_o_stream_TREADY_int_regslice,
    \B_V_data_1_state_reg[0] ,
    empty_n_reg_1,
    raw_data_real_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[9] ,
    \shouldContinue_reg_2304_reg[0]_0 ,
    \icmp_ln59_11_reg_2291_reg[0] ,
    \icmp_ln59_reg_2104_reg[0] ,
    \icmp_ln59_6_reg_2206_reg[0] ,
    \icmp_ln59_5_reg_2189_reg[0] ,
    \icmp_ln59_4_reg_2172_reg[0] ,
    \icmp_ln59_9_reg_2257_reg[0] ,
    \icmp_ln59_7_reg_2223_reg[0] ,
    \icmp_ln59_1_reg_2121_reg[0] ,
    \icmp_ln59_2_reg_2138_reg[0]_0 ,
    \icmp_ln59_8_reg_2240_reg[0] ,
    \icmp_ln59_3_reg_2155_reg[0] ,
    \icmp_ln59_10_reg_2274_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_1,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    m_axi_gmem_WSTRB,
    sel,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    ap_enable_reg_pp0_iter0_reg_10,
    ap_enable_reg_pp0_iter0_reg_11,
    current_factor_100,
    ap_condition_973,
    ap_condition_968,
    ap_condition_933,
    ap_condition_958,
    ap_condition_928,
    ap_condition_923,
    ap_condition_953,
    ap_condition_963,
    ap_condition_938,
    ap_condition_943,
    ap_condition_948,
    ap_condition_917,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    m_axi_gmem_WDATA,
    ap_clk,
    I_WDATA,
    SR,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    Q,
    filtered_real_0_o_stream_TDATA_int_regslice,
    \q_tmp_reg[15]_2 ,
    ap_NS_fsm1,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[8]_0 ,
    ap_rst_n,
    \q_tmp_reg[0]_3 ,
    \q_tmp_reg[0]_4 ,
    \ap_CS_fsm_reg[12]_0 ,
    full_n_i_4,
    full_n_i_4_0,
    full_n_i_4_1,
    \data_p1_reg[0] ,
    \data_p2_reg[0] ,
    \data_p1_reg[1] ,
    \data_p1_reg[2] ,
    \data_p1_reg[3] ,
    \data_p1_reg[4] ,
    \data_p1_reg[5] ,
    \data_p1_reg[6] ,
    \data_p1_reg[7] ,
    \data_p1_reg[8] ,
    \data_p1_reg[9] ,
    \data_p1_reg[10] ,
    \data_p1_reg[11] ,
    \data_p1_reg[12] ,
    \data_p1_reg[13] ,
    \data_p1_reg[14] ,
    \data_p1_reg[15] ,
    \data_p1_reg[16] ,
    \data_p1_reg[17] ,
    \data_p1_reg[18] ,
    \data_p1_reg[19] ,
    \data_p1_reg[20] ,
    \data_p1_reg[21] ,
    \data_p1_reg[22] ,
    \data_p1_reg[23] ,
    \data_p1_reg[24] ,
    \data_p1_reg[25] ,
    \data_p1_reg[26] ,
    \data_p1_reg[27] ,
    \data_p1_reg[28] ,
    \data_p1_reg[29] ,
    \data_p1_reg[30] ,
    \data_p1_reg[31] ,
    \data_p1_reg[32] ,
    \data_p1_reg[33] ,
    \data_p1_reg[34] ,
    \data_p1_reg[35] ,
    \data_p1_reg[36] ,
    \data_p1_reg[37] ,
    \data_p1_reg[38] ,
    \data_p1_reg[39] ,
    \data_p1_reg[40] ,
    \data_p1_reg[41] ,
    \data_p1_reg[42] ,
    \data_p1_reg[43] ,
    \data_p1_reg[44] ,
    \data_p1_reg[45] ,
    \data_p1_reg[46] ,
    \data_p1_reg[47] ,
    \data_p1_reg[48] ,
    \data_p1_reg[49] ,
    \data_p1_reg[50] ,
    \data_p1_reg[51] ,
    \data_p1_reg[52] ,
    \data_p1_reg[53] ,
    \data_p1_reg[54] ,
    \data_p1_reg[55] ,
    \data_p1_reg[56] ,
    \data_p1_reg[57] ,
    \data_p1_reg[58] ,
    \data_p1_reg[59] ,
    \data_p1_reg[60] ,
    \data_p1_reg[61] ,
    \data_p1_reg[62] ,
    \data_p1_reg[62]_0 ,
    \B_V_data_1_state_reg[1] ,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    raw_data_im_1_o_stream_TVALID_int_regslice,
    and_ln58_5_reg_2185,
    icmp_ln59_5_reg_2189,
    and_ln58_6_reg_2202,
    icmp_ln59_6_reg_2206,
    ap_start,
    mem_reg_i_94,
    CO,
    \icmp_ln59_10_reg_2274_reg[0]_0 ,
    icmp_ln59_10_fu_1790_p2,
    \icmp_ln59_reg_2104_reg[0]_0 ,
    \icmp_ln59_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_740_p2,
    \icmp_ln59_6_reg_2206_reg[0]_0 ,
    \icmp_ln59_6_reg_2206_reg[0]_1 ,
    icmp_ln59_6_fu_1370_p2,
    \icmp_ln59_5_reg_2189_reg[0]_0 ,
    \icmp_ln59_5_reg_2189_reg[0]_1 ,
    icmp_ln59_5_fu_1265_p2,
    \icmp_ln59_4_reg_2172_reg[0]_0 ,
    \icmp_ln59_4_reg_2172_reg[0]_1 ,
    icmp_ln59_4_fu_1160_p2,
    \icmp_ln59_9_reg_2257_reg[0]_0 ,
    \icmp_ln59_9_reg_2257_reg[0]_1 ,
    icmp_ln59_9_fu_1685_p2,
    \icmp_ln59_7_reg_2223_reg[0]_0 ,
    \icmp_ln59_7_reg_2223_reg[0]_1 ,
    icmp_ln59_7_fu_1475_p2,
    \icmp_ln59_1_reg_2121_reg[0]_0 ,
    \icmp_ln59_1_reg_2121_reg[0]_1 ,
    icmp_ln59_1_fu_845_p2,
    \icmp_ln59_2_reg_2138_reg[0]_1 ,
    \icmp_ln59_2_reg_2138_reg[0]_2 ,
    icmp_ln59_2_fu_950_p2,
    \icmp_ln59_8_reg_2240_reg[0]_0 ,
    \icmp_ln59_8_reg_2240_reg[0]_1 ,
    icmp_ln59_8_fu_1580_p2,
    \icmp_ln59_3_reg_2155_reg[0]_0 ,
    \icmp_ln59_3_reg_2155_reg[0]_1 ,
    icmp_ln59_3_fu_1055_p2,
    \icmp_ln59_11_reg_2291_reg[0]_0 ,
    \icmp_ln59_11_reg_2291_reg[0]_1 ,
    icmp_ln59_11_fu_1895_p2,
    \data_p2_reg[62] ,
    \data_p2_reg[62]_0 ,
    \data_p2_reg[62]_1 ,
    and_ln58_6_reg_2202_pp0_iter1_reg,
    icmp_ln59_6_reg_2206_pp0_iter1_reg,
    icmp_ln59_11_reg_2291,
    and_ln58_11_reg_2287,
    and_ln58_10_reg_2270,
    icmp_ln59_10_reg_2274,
    \data_p2_reg[62]_2 ,
    \data_p2_reg[62]_3 ,
    \data_p2_reg[62]_4 ,
    \data_p2_reg[62]_5 ,
    \data_p2_reg[62]_6 ,
    \ap_CS_fsm_reg[8]_1 ,
    icmp_ln59_4_reg_2172,
    and_ln58_4_reg_2168,
    and_ln58_11_reg_2287_pp0_iter1_reg,
    icmp_ln59_11_reg_2291_pp0_iter1_reg,
    mem_reg,
    shouldContinue_reg_2304,
    \B_V_data_1_state_reg[1]_0 ,
    and_ln58_9_reg_2253,
    icmp_ln59_9_reg_2257,
    and_ln58_3_reg_2151,
    \ap_CS_fsm_reg[7] ,
    icmp_ln59_3_reg_2155,
    \ap_CS_fsm_reg[6] ,
    and_ln58_10_reg_2270_pp0_iter1_reg,
    icmp_ln59_10_reg_2274_pp0_iter1_reg,
    std_R_o_stream_TVALID_int_regslice,
    and_ln58_8_reg_2236,
    icmp_ln59_8_reg_2240,
    filtered_im_0_o_stream_TVALID_int_regslice,
    \data_p2[0]_i_2 ,
    icmp_ln59_2_reg_2138,
    and_ln58_2_reg_2134,
    mad_R_o_stream_TVALID_int_regslice,
    \ap_CS_fsm_reg[5] ,
    icmp_ln59_9_reg_2257_pp0_iter1_reg,
    and_ln58_9_reg_2253_pp0_iter1_reg,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    and_ln58_1_reg_2117,
    icmp_ln59_1_reg_2121,
    icmp_ln59_8_reg_2240_pp0_iter1_reg,
    and_ln58_8_reg_2236_pp0_iter1_reg,
    icmp_ln59_7_reg_2223_pp0_iter1_reg,
    and_ln58_7_reg_2219_pp0_iter1_reg,
    \B_V_data_1_state_reg[1]_1 ,
    std_I_o_stream_TVALID_int_regslice,
    and_ln58_7_reg_2219,
    icmp_ln59_7_reg_2223,
    \B_V_data_1_state_reg[1]_2 ,
    mad_I_o_stream_TVALID_int_regslice,
    raw_data_real_o_stream_TVALID_int_regslice,
    raw_data_im_o_stream_TVALID_int_regslice,
    m_axi_gmem_WVALID_0,
    m_axi_gmem_WREADY,
    shouldContinue_fu_2034_p2,
    \current_factor_7_reg[31] ,
    \current_factor_5_reg[31] ,
    \current_factor_2_reg[31] ,
    \current_factor_8_reg[31] ,
    \current_factor_6_reg[31] ,
    \current_factor_9_reg[31] ,
    \current_factor_11_reg[31] ,
    \current_factor_reg[31] ,
    \current_factor_4_reg[31] ,
    \current_factor_3_reg[31] ,
    \current_factor_1_reg[31] ,
    \current_rate_10_reg[31] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem_AWREADY,
    \throttl_cnt_reg[8] ,
    \throttl_cnt_reg[8]_0 ,
    m_axi_gmem_BVALID);
  output full_n_reg;
  output s_ready_t_reg;
  output full_n_reg_0;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output ap_enable_reg_pp0_iter0_reg;
  output \tmp_11_reg_2313_reg[6] ;
  output \tmp_11_reg_2313_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \and_ln58_7_reg_2219_reg[0] ;
  output \and_ln58_5_reg_2185_reg[0] ;
  output [12:0]D;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[8] ;
  output \and_ln58_6_reg_2202_reg[0] ;
  output [0:0]E;
  output p_50_in;
  output [0:0]\and_ln58_10_reg_2270_reg[0] ;
  output ap_condition_916;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  output std_R_o_stream_TREADY_int_regslice;
  output \shouldContinue_reg_2304_reg[0] ;
  output [0:0]\and_ln58_11_reg_2287_reg[0] ;
  output [0:0]\and_ln58_10_reg_2270_reg[0]_10 ;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output empty_n_reg_0;
  output \and_ln58_8_reg_2236_reg[0] ;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \icmp_ln59_2_reg_2138_reg[0] ;
  output mad_R_o_stream_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0] ;
  output empty_n_reg_1;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[9] ;
  output \shouldContinue_reg_2304_reg[0]_0 ;
  output \icmp_ln59_11_reg_2291_reg[0] ;
  output \icmp_ln59_reg_2104_reg[0] ;
  output \icmp_ln59_6_reg_2206_reg[0] ;
  output \icmp_ln59_5_reg_2189_reg[0] ;
  output \icmp_ln59_4_reg_2172_reg[0] ;
  output \icmp_ln59_9_reg_2257_reg[0] ;
  output \icmp_ln59_7_reg_2223_reg[0] ;
  output \icmp_ln59_1_reg_2121_reg[0] ;
  output \icmp_ln59_2_reg_2138_reg[0]_0 ;
  output \icmp_ln59_8_reg_2240_reg[0] ;
  output \icmp_ln59_3_reg_2155_reg[0] ;
  output \icmp_ln59_10_reg_2274_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output [61:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [3:0]m_axi_gmem_WSTRB;
  output sel;
  output ap_enable_reg_pp0_iter0_reg_2;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output ap_enable_reg_pp0_iter0_reg_10;
  output ap_enable_reg_pp0_iter0_reg_11;
  output current_factor_100;
  output ap_condition_973;
  output ap_condition_968;
  output ap_condition_933;
  output ap_condition_958;
  output ap_condition_928;
  output ap_condition_923;
  output ap_condition_953;
  output ap_condition_963;
  output ap_condition_938;
  output ap_condition_943;
  output ap_condition_948;
  output ap_condition_917;
  output [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output [31:0]m_axi_gmem_WDATA;
  input ap_clk;
  input [1:0]I_WDATA;
  input [0:0]SR;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[15]_1 ;
  input [15:0]Q;
  input [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [15:0]\q_tmp_reg[15]_2 ;
  input ap_NS_fsm1;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm_reg[8]_0 ;
  input ap_rst_n;
  input \q_tmp_reg[0]_3 ;
  input \q_tmp_reg[0]_4 ;
  input [12:0]\ap_CS_fsm_reg[12]_0 ;
  input full_n_i_4;
  input full_n_i_4_0;
  input full_n_i_4_1;
  input \data_p1_reg[0] ;
  input \data_p2_reg[0] ;
  input \data_p1_reg[1] ;
  input \data_p1_reg[2] ;
  input \data_p1_reg[3] ;
  input \data_p1_reg[4] ;
  input \data_p1_reg[5] ;
  input \data_p1_reg[6] ;
  input \data_p1_reg[7] ;
  input \data_p1_reg[8] ;
  input \data_p1_reg[9] ;
  input \data_p1_reg[10] ;
  input \data_p1_reg[11] ;
  input \data_p1_reg[12] ;
  input \data_p1_reg[13] ;
  input \data_p1_reg[14] ;
  input \data_p1_reg[15] ;
  input \data_p1_reg[16] ;
  input \data_p1_reg[17] ;
  input \data_p1_reg[18] ;
  input \data_p1_reg[19] ;
  input \data_p1_reg[20] ;
  input \data_p1_reg[21] ;
  input \data_p1_reg[22] ;
  input \data_p1_reg[23] ;
  input \data_p1_reg[24] ;
  input \data_p1_reg[25] ;
  input \data_p1_reg[26] ;
  input \data_p1_reg[27] ;
  input \data_p1_reg[28] ;
  input \data_p1_reg[29] ;
  input \data_p1_reg[30] ;
  input \data_p1_reg[31] ;
  input \data_p1_reg[32] ;
  input \data_p1_reg[33] ;
  input \data_p1_reg[34] ;
  input \data_p1_reg[35] ;
  input \data_p1_reg[36] ;
  input \data_p1_reg[37] ;
  input \data_p1_reg[38] ;
  input \data_p1_reg[39] ;
  input \data_p1_reg[40] ;
  input \data_p1_reg[41] ;
  input \data_p1_reg[42] ;
  input \data_p1_reg[43] ;
  input \data_p1_reg[44] ;
  input \data_p1_reg[45] ;
  input \data_p1_reg[46] ;
  input \data_p1_reg[47] ;
  input \data_p1_reg[48] ;
  input \data_p1_reg[49] ;
  input \data_p1_reg[50] ;
  input \data_p1_reg[51] ;
  input \data_p1_reg[52] ;
  input \data_p1_reg[53] ;
  input \data_p1_reg[54] ;
  input \data_p1_reg[55] ;
  input \data_p1_reg[56] ;
  input \data_p1_reg[57] ;
  input \data_p1_reg[58] ;
  input \data_p1_reg[59] ;
  input \data_p1_reg[60] ;
  input \data_p1_reg[61] ;
  input \data_p1_reg[62] ;
  input [62:0]\data_p1_reg[62]_0 ;
  input \B_V_data_1_state_reg[1] ;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input raw_data_im_1_o_stream_TVALID_int_regslice;
  input and_ln58_5_reg_2185;
  input icmp_ln59_5_reg_2189;
  input and_ln58_6_reg_2202;
  input icmp_ln59_6_reg_2206;
  input ap_start;
  input mem_reg_i_94;
  input [0:0]CO;
  input [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  input icmp_ln59_10_fu_1790_p2;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  input [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_740_p2;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  input icmp_ln59_6_fu_1370_p2;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  input [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  input icmp_ln59_5_fu_1265_p2;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  input [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  input icmp_ln59_4_fu_1160_p2;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  input [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  input icmp_ln59_9_fu_1685_p2;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  input [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  input icmp_ln59_7_fu_1475_p2;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  input [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  input icmp_ln59_1_fu_845_p2;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  input [0:0]\icmp_ln59_2_reg_2138_reg[0]_2 ;
  input icmp_ln59_2_fu_950_p2;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  input icmp_ln59_8_fu_1580_p2;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  input [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  input icmp_ln59_3_fu_1055_p2;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  input icmp_ln59_11_fu_1895_p2;
  input [62:0]\data_p2_reg[62] ;
  input [62:0]\data_p2_reg[62]_0 ;
  input [62:0]\data_p2_reg[62]_1 ;
  input and_ln58_6_reg_2202_pp0_iter1_reg;
  input icmp_ln59_6_reg_2206_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291;
  input and_ln58_11_reg_2287;
  input and_ln58_10_reg_2270;
  input icmp_ln59_10_reg_2274;
  input [62:0]\data_p2_reg[62]_2 ;
  input [62:0]\data_p2_reg[62]_3 ;
  input [62:0]\data_p2_reg[62]_4 ;
  input [62:0]\data_p2_reg[62]_5 ;
  input [62:0]\data_p2_reg[62]_6 ;
  input \ap_CS_fsm_reg[8]_1 ;
  input icmp_ln59_4_reg_2172;
  input and_ln58_4_reg_2168;
  input and_ln58_11_reg_2287_pp0_iter1_reg;
  input icmp_ln59_11_reg_2291_pp0_iter1_reg;
  input mem_reg;
  input shouldContinue_reg_2304;
  input \B_V_data_1_state_reg[1]_0 ;
  input and_ln58_9_reg_2253;
  input icmp_ln59_9_reg_2257;
  input and_ln58_3_reg_2151;
  input \ap_CS_fsm_reg[7] ;
  input icmp_ln59_3_reg_2155;
  input \ap_CS_fsm_reg[6] ;
  input and_ln58_10_reg_2270_pp0_iter1_reg;
  input icmp_ln59_10_reg_2274_pp0_iter1_reg;
  input std_R_o_stream_TVALID_int_regslice;
  input and_ln58_8_reg_2236;
  input icmp_ln59_8_reg_2240;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input \data_p2[0]_i_2 ;
  input icmp_ln59_2_reg_2138;
  input and_ln58_2_reg_2134;
  input mad_R_o_stream_TVALID_int_regslice;
  input \ap_CS_fsm_reg[5] ;
  input icmp_ln59_9_reg_2257_pp0_iter1_reg;
  input and_ln58_9_reg_2253_pp0_iter1_reg;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input and_ln58_1_reg_2117;
  input icmp_ln59_1_reg_2121;
  input icmp_ln59_8_reg_2240_pp0_iter1_reg;
  input and_ln58_8_reg_2236_pp0_iter1_reg;
  input icmp_ln59_7_reg_2223_pp0_iter1_reg;
  input and_ln58_7_reg_2219_pp0_iter1_reg;
  input \B_V_data_1_state_reg[1]_1 ;
  input std_I_o_stream_TVALID_int_regslice;
  input and_ln58_7_reg_2219;
  input icmp_ln59_7_reg_2223;
  input \B_V_data_1_state_reg[1]_2 ;
  input mad_I_o_stream_TVALID_int_regslice;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input m_axi_gmem_WVALID_0;
  input m_axi_gmem_WREADY;
  input shouldContinue_fu_2034_p2;
  input [0:0]\current_factor_7_reg[31] ;
  input [0:0]\current_factor_5_reg[31] ;
  input [0:0]\current_factor_2_reg[31] ;
  input [0:0]\current_factor_8_reg[31] ;
  input [0:0]\current_factor_6_reg[31] ;
  input [0:0]\current_factor_9_reg[31] ;
  input [0:0]\current_factor_11_reg[31] ;
  input [0:0]\current_factor_reg[31] ;
  input [0:0]\current_factor_4_reg[31] ;
  input [0:0]\current_factor_3_reg[31] ;
  input [0:0]\current_factor_1_reg[31] ;
  input [0:0]\current_rate_10_reg[31] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem_AWREADY;
  input \throttl_cnt_reg[8] ;
  input [0:0]\throttl_cnt_reg[8]_0 ;
  input m_axi_gmem_BVALID;

  wire AWVALID_Dummy;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [1:0]I_WDATA;
  wire [15:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[31] ;
  wire and_ln58_10_reg_2270;
  wire and_ln58_10_reg_2270_pp0_iter1_reg;
  wire [0:0]\and_ln58_10_reg_2270_reg[0] ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_0 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_1 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_10 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_2 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_3 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_4 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_5 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_6 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_7 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_8 ;
  wire [0:0]\and_ln58_10_reg_2270_reg[0]_9 ;
  wire and_ln58_11_reg_2287;
  wire and_ln58_11_reg_2287_pp0_iter1_reg;
  wire [0:0]\and_ln58_11_reg_2287_reg[0] ;
  wire and_ln58_1_reg_2117;
  wire and_ln58_2_reg_2134;
  wire and_ln58_3_reg_2151;
  wire and_ln58_4_reg_2168;
  wire and_ln58_5_reg_2185;
  wire \and_ln58_5_reg_2185_reg[0] ;
  wire and_ln58_6_reg_2202;
  wire and_ln58_6_reg_2202_pp0_iter1_reg;
  wire \and_ln58_6_reg_2202_reg[0] ;
  wire and_ln58_7_reg_2219;
  wire and_ln58_7_reg_2219_pp0_iter1_reg;
  wire \and_ln58_7_reg_2219_reg[0] ;
  wire and_ln58_8_reg_2236;
  wire and_ln58_8_reg_2236_pp0_iter1_reg;
  wire \and_ln58_8_reg_2236_reg[0] ;
  wire and_ln58_9_reg_2253;
  wire and_ln58_9_reg_2253_pp0_iter1_reg;
  wire and_ln58_reg_2100;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [12:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_916;
  wire ap_condition_917;
  wire ap_condition_923;
  wire ap_condition_928;
  wire ap_condition_933;
  wire ap_condition_938;
  wire ap_condition_943;
  wire ap_condition_948;
  wire ap_condition_953;
  wire ap_condition_958;
  wire ap_condition_963;
  wire ap_condition_968;
  wire ap_condition_973;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_10;
  wire ap_enable_reg_pp0_iter0_reg_11;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_rst_n;
  wire ap_start;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire buff_wdata_n_10;
  wire buff_wdata_n_100;
  wire buff_wdata_n_101;
  wire buff_wdata_n_102;
  wire buff_wdata_n_103;
  wire buff_wdata_n_104;
  wire buff_wdata_n_105;
  wire buff_wdata_n_106;
  wire buff_wdata_n_107;
  wire buff_wdata_n_108;
  wire buff_wdata_n_109;
  wire buff_wdata_n_11;
  wire buff_wdata_n_110;
  wire buff_wdata_n_111;
  wire buff_wdata_n_112;
  wire buff_wdata_n_113;
  wire buff_wdata_n_114;
  wire buff_wdata_n_115;
  wire buff_wdata_n_116;
  wire buff_wdata_n_117;
  wire buff_wdata_n_118;
  wire buff_wdata_n_119;
  wire buff_wdata_n_12;
  wire buff_wdata_n_120;
  wire buff_wdata_n_121;
  wire buff_wdata_n_122;
  wire buff_wdata_n_123;
  wire buff_wdata_n_124;
  wire buff_wdata_n_125;
  wire buff_wdata_n_126;
  wire buff_wdata_n_127;
  wire buff_wdata_n_128;
  wire buff_wdata_n_129;
  wire buff_wdata_n_13;
  wire buff_wdata_n_130;
  wire buff_wdata_n_134;
  wire buff_wdata_n_14;
  wire buff_wdata_n_149;
  wire buff_wdata_n_15;
  wire buff_wdata_n_150;
  wire buff_wdata_n_151;
  wire buff_wdata_n_152;
  wire buff_wdata_n_153;
  wire buff_wdata_n_158;
  wire buff_wdata_n_159;
  wire buff_wdata_n_16;
  wire buff_wdata_n_160;
  wire buff_wdata_n_162;
  wire buff_wdata_n_163;
  wire buff_wdata_n_165;
  wire buff_wdata_n_167;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_180;
  wire buff_wdata_n_181;
  wire buff_wdata_n_182;
  wire buff_wdata_n_183;
  wire buff_wdata_n_186;
  wire buff_wdata_n_187;
  wire buff_wdata_n_188;
  wire buff_wdata_n_189;
  wire buff_wdata_n_19;
  wire buff_wdata_n_190;
  wire buff_wdata_n_191;
  wire buff_wdata_n_192;
  wire buff_wdata_n_193;
  wire buff_wdata_n_194;
  wire buff_wdata_n_195;
  wire buff_wdata_n_196;
  wire buff_wdata_n_197;
  wire buff_wdata_n_198;
  wire buff_wdata_n_199;
  wire buff_wdata_n_2;
  wire buff_wdata_n_20;
  wire buff_wdata_n_200;
  wire buff_wdata_n_201;
  wire buff_wdata_n_202;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_228;
  wire buff_wdata_n_229;
  wire buff_wdata_n_23;
  wire buff_wdata_n_230;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_6;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_7;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_74;
  wire buff_wdata_n_75;
  wire buff_wdata_n_76;
  wire buff_wdata_n_77;
  wire buff_wdata_n_78;
  wire buff_wdata_n_79;
  wire buff_wdata_n_8;
  wire buff_wdata_n_80;
  wire buff_wdata_n_81;
  wire buff_wdata_n_82;
  wire buff_wdata_n_83;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_9;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf4_out ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_63 ;
  wire \bus_wide_gen.fifo_burst_n_64 ;
  wire \bus_wide_gen.fifo_burst_n_65 ;
  wire \bus_wide_gen.fifo_burst_n_66 ;
  wire \bus_wide_gen.fifo_burst_n_67 ;
  wire \bus_wide_gen.fifo_burst_n_68 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_73 ;
  wire \bus_wide_gen.fifo_burst_n_74 ;
  wire \bus_wide_gen.fifo_burst_n_75 ;
  wire \bus_wide_gen.fifo_burst_n_76 ;
  wire \bus_wide_gen.fifo_burst_n_77 ;
  wire \bus_wide_gen.fifo_burst_n_78 ;
  wire \bus_wide_gen.fifo_burst_n_79 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire current_factor_100;
  wire [0:0]\current_factor_11_reg[31] ;
  wire [0:0]\current_factor_1_reg[31] ;
  wire [0:0]\current_factor_2_reg[31] ;
  wire [0:0]\current_factor_3_reg[31] ;
  wire [0:0]\current_factor_4_reg[31] ;
  wire [0:0]\current_factor_5_reg[31] ;
  wire [0:0]\current_factor_6_reg[31] ;
  wire [0:0]\current_factor_7_reg[31] ;
  wire [0:0]\current_factor_8_reg[31] ;
  wire [0:0]\current_factor_9_reg[31] ;
  wire [0:0]\current_factor_reg[31] ;
  wire [0:0]\current_rate_10_reg[31] ;
  wire [63:2]data1;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[10] ;
  wire \data_p1_reg[11] ;
  wire \data_p1_reg[12] ;
  wire \data_p1_reg[13] ;
  wire \data_p1_reg[14] ;
  wire \data_p1_reg[15] ;
  wire \data_p1_reg[16] ;
  wire \data_p1_reg[17] ;
  wire \data_p1_reg[18] ;
  wire \data_p1_reg[19] ;
  wire \data_p1_reg[1] ;
  wire \data_p1_reg[20] ;
  wire \data_p1_reg[21] ;
  wire \data_p1_reg[22] ;
  wire \data_p1_reg[23] ;
  wire \data_p1_reg[24] ;
  wire \data_p1_reg[25] ;
  wire \data_p1_reg[26] ;
  wire \data_p1_reg[27] ;
  wire \data_p1_reg[28] ;
  wire \data_p1_reg[29] ;
  wire \data_p1_reg[2] ;
  wire \data_p1_reg[30] ;
  wire \data_p1_reg[31] ;
  wire \data_p1_reg[32] ;
  wire \data_p1_reg[33] ;
  wire \data_p1_reg[34] ;
  wire \data_p1_reg[35] ;
  wire \data_p1_reg[36] ;
  wire \data_p1_reg[37] ;
  wire \data_p1_reg[38] ;
  wire \data_p1_reg[39] ;
  wire \data_p1_reg[3] ;
  wire \data_p1_reg[40] ;
  wire \data_p1_reg[41] ;
  wire \data_p1_reg[42] ;
  wire \data_p1_reg[43] ;
  wire \data_p1_reg[44] ;
  wire \data_p1_reg[45] ;
  wire \data_p1_reg[46] ;
  wire \data_p1_reg[47] ;
  wire \data_p1_reg[48] ;
  wire \data_p1_reg[49] ;
  wire \data_p1_reg[4] ;
  wire \data_p1_reg[50] ;
  wire \data_p1_reg[51] ;
  wire \data_p1_reg[52] ;
  wire \data_p1_reg[53] ;
  wire \data_p1_reg[54] ;
  wire \data_p1_reg[55] ;
  wire \data_p1_reg[56] ;
  wire \data_p1_reg[57] ;
  wire \data_p1_reg[58] ;
  wire \data_p1_reg[59] ;
  wire \data_p1_reg[5] ;
  wire \data_p1_reg[60] ;
  wire \data_p1_reg[61] ;
  wire \data_p1_reg[62] ;
  wire [62:0]\data_p1_reg[62]_0 ;
  wire \data_p1_reg[6] ;
  wire \data_p1_reg[7] ;
  wire \data_p1_reg[8] ;
  wire \data_p1_reg[9] ;
  wire [55:23]data_p2;
  wire \data_p2[0]_i_2 ;
  wire \data_p2_reg[0] ;
  wire [62:0]\data_p2_reg[62] ;
  wire [62:0]\data_p2_reg[62]_0 ;
  wire [62:0]\data_p2_reg[62]_1 ;
  wire [62:0]\data_p2_reg[62]_2 ;
  wire [62:0]\data_p2_reg[62]_3 ;
  wire [62:0]\data_p2_reg[62]_4 ;
  wire [62:0]\data_p2_reg[62]_5 ;
  wire [62:0]\data_p2_reg[62]_6 ;
  wire data_valid;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [63:1]end_addr;
  wire \end_addr_buf[12]_i_2_n_0 ;
  wire \end_addr_buf[12]_i_3_n_0 ;
  wire \end_addr_buf[12]_i_4_n_0 ;
  wire \end_addr_buf[12]_i_5_n_0 ;
  wire \end_addr_buf[16]_i_2_n_0 ;
  wire \end_addr_buf[16]_i_3_n_0 ;
  wire \end_addr_buf[16]_i_4_n_0 ;
  wire \end_addr_buf[16]_i_5_n_0 ;
  wire \end_addr_buf[20]_i_2_n_0 ;
  wire \end_addr_buf[20]_i_3_n_0 ;
  wire \end_addr_buf[20]_i_4_n_0 ;
  wire \end_addr_buf[20]_i_5_n_0 ;
  wire \end_addr_buf[24]_i_2_n_0 ;
  wire \end_addr_buf[24]_i_3_n_0 ;
  wire \end_addr_buf[24]_i_4_n_0 ;
  wire \end_addr_buf[24]_i_5_n_0 ;
  wire \end_addr_buf[28]_i_2_n_0 ;
  wire \end_addr_buf[28]_i_3_n_0 ;
  wire \end_addr_buf[28]_i_4_n_0 ;
  wire \end_addr_buf[28]_i_5_n_0 ;
  wire \end_addr_buf[32]_i_2_n_0 ;
  wire \end_addr_buf[32]_i_3_n_0 ;
  wire \end_addr_buf[32]_i_4_n_0 ;
  wire \end_addr_buf[4]_i_2_n_0 ;
  wire \end_addr_buf[4]_i_3_n_0 ;
  wire \end_addr_buf[4]_i_4_n_0 ;
  wire \end_addr_buf[4]_i_5_n_0 ;
  wire \end_addr_buf[8]_i_2_n_0 ;
  wire \end_addr_buf[8]_i_3_n_0 ;
  wire \end_addr_buf[8]_i_4_n_0 ;
  wire \end_addr_buf[8]_i_5_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_1 ;
  wire \end_addr_buf_reg[12]_i_1_n_2 ;
  wire \end_addr_buf_reg[12]_i_1_n_3 ;
  wire \end_addr_buf_reg[16]_i_1_n_0 ;
  wire \end_addr_buf_reg[16]_i_1_n_1 ;
  wire \end_addr_buf_reg[16]_i_1_n_2 ;
  wire \end_addr_buf_reg[16]_i_1_n_3 ;
  wire \end_addr_buf_reg[20]_i_1_n_0 ;
  wire \end_addr_buf_reg[20]_i_1_n_1 ;
  wire \end_addr_buf_reg[20]_i_1_n_2 ;
  wire \end_addr_buf_reg[20]_i_1_n_3 ;
  wire \end_addr_buf_reg[24]_i_1_n_0 ;
  wire \end_addr_buf_reg[24]_i_1_n_1 ;
  wire \end_addr_buf_reg[24]_i_1_n_2 ;
  wire \end_addr_buf_reg[24]_i_1_n_3 ;
  wire \end_addr_buf_reg[28]_i_1_n_0 ;
  wire \end_addr_buf_reg[28]_i_1_n_1 ;
  wire \end_addr_buf_reg[28]_i_1_n_2 ;
  wire \end_addr_buf_reg[28]_i_1_n_3 ;
  wire \end_addr_buf_reg[32]_i_1_n_0 ;
  wire \end_addr_buf_reg[32]_i_1_n_1 ;
  wire \end_addr_buf_reg[32]_i_1_n_2 ;
  wire \end_addr_buf_reg[32]_i_1_n_3 ;
  wire \end_addr_buf_reg[36]_i_1_n_0 ;
  wire \end_addr_buf_reg[36]_i_1_n_1 ;
  wire \end_addr_buf_reg[36]_i_1_n_2 ;
  wire \end_addr_buf_reg[36]_i_1_n_3 ;
  wire \end_addr_buf_reg[40]_i_1_n_0 ;
  wire \end_addr_buf_reg[40]_i_1_n_1 ;
  wire \end_addr_buf_reg[40]_i_1_n_2 ;
  wire \end_addr_buf_reg[40]_i_1_n_3 ;
  wire \end_addr_buf_reg[44]_i_1_n_0 ;
  wire \end_addr_buf_reg[44]_i_1_n_1 ;
  wire \end_addr_buf_reg[44]_i_1_n_2 ;
  wire \end_addr_buf_reg[44]_i_1_n_3 ;
  wire \end_addr_buf_reg[48]_i_1_n_0 ;
  wire \end_addr_buf_reg[48]_i_1_n_1 ;
  wire \end_addr_buf_reg[48]_i_1_n_2 ;
  wire \end_addr_buf_reg[48]_i_1_n_3 ;
  wire \end_addr_buf_reg[4]_i_1_n_0 ;
  wire \end_addr_buf_reg[4]_i_1_n_1 ;
  wire \end_addr_buf_reg[4]_i_1_n_2 ;
  wire \end_addr_buf_reg[4]_i_1_n_3 ;
  wire \end_addr_buf_reg[52]_i_1_n_0 ;
  wire \end_addr_buf_reg[52]_i_1_n_1 ;
  wire \end_addr_buf_reg[52]_i_1_n_2 ;
  wire \end_addr_buf_reg[52]_i_1_n_3 ;
  wire \end_addr_buf_reg[56]_i_1_n_0 ;
  wire \end_addr_buf_reg[56]_i_1_n_1 ;
  wire \end_addr_buf_reg[56]_i_1_n_2 ;
  wire \end_addr_buf_reg[56]_i_1_n_3 ;
  wire \end_addr_buf_reg[60]_i_1_n_0 ;
  wire \end_addr_buf_reg[60]_i_1_n_1 ;
  wire \end_addr_buf_reg[60]_i_1_n_2 ;
  wire \end_addr_buf_reg[60]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_2 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[8]_i_1_n_0 ;
  wire \end_addr_buf_reg[8]_i_1_n_1 ;
  wire \end_addr_buf_reg[8]_i_1_n_2 ;
  wire \end_addr_buf_reg[8]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_2;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_100;
  wire fifo_resp_to_user_n_101;
  wire fifo_resp_to_user_n_102;
  wire fifo_resp_to_user_n_103;
  wire fifo_resp_to_user_n_105;
  wire fifo_resp_to_user_n_106;
  wire fifo_resp_to_user_n_107;
  wire fifo_resp_to_user_n_108;
  wire fifo_resp_to_user_n_109;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_110;
  wire fifo_resp_to_user_n_111;
  wire fifo_resp_to_user_n_112;
  wire fifo_resp_to_user_n_113;
  wire fifo_resp_to_user_n_114;
  wire fifo_resp_to_user_n_115;
  wire fifo_resp_to_user_n_116;
  wire fifo_resp_to_user_n_117;
  wire fifo_resp_to_user_n_118;
  wire fifo_resp_to_user_n_119;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_120;
  wire fifo_resp_to_user_n_121;
  wire fifo_resp_to_user_n_122;
  wire fifo_resp_to_user_n_123;
  wire fifo_resp_to_user_n_124;
  wire fifo_resp_to_user_n_125;
  wire fifo_resp_to_user_n_126;
  wire fifo_resp_to_user_n_127;
  wire fifo_resp_to_user_n_128;
  wire fifo_resp_to_user_n_129;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_130;
  wire fifo_resp_to_user_n_131;
  wire fifo_resp_to_user_n_132;
  wire fifo_resp_to_user_n_133;
  wire fifo_resp_to_user_n_134;
  wire fifo_resp_to_user_n_135;
  wire fifo_resp_to_user_n_136;
  wire fifo_resp_to_user_n_137;
  wire fifo_resp_to_user_n_138;
  wire fifo_resp_to_user_n_139;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_140;
  wire fifo_resp_to_user_n_141;
  wire fifo_resp_to_user_n_142;
  wire fifo_resp_to_user_n_143;
  wire fifo_resp_to_user_n_144;
  wire fifo_resp_to_user_n_145;
  wire fifo_resp_to_user_n_146;
  wire fifo_resp_to_user_n_147;
  wire fifo_resp_to_user_n_148;
  wire fifo_resp_to_user_n_149;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_150;
  wire fifo_resp_to_user_n_151;
  wire fifo_resp_to_user_n_152;
  wire fifo_resp_to_user_n_153;
  wire fifo_resp_to_user_n_154;
  wire fifo_resp_to_user_n_155;
  wire fifo_resp_to_user_n_156;
  wire fifo_resp_to_user_n_157;
  wire fifo_resp_to_user_n_158;
  wire fifo_resp_to_user_n_159;
  wire fifo_resp_to_user_n_160;
  wire fifo_resp_to_user_n_161;
  wire fifo_resp_to_user_n_162;
  wire fifo_resp_to_user_n_163;
  wire fifo_resp_to_user_n_164;
  wire fifo_resp_to_user_n_165;
  wire fifo_resp_to_user_n_166;
  wire fifo_resp_to_user_n_167;
  wire fifo_resp_to_user_n_168;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_170;
  wire fifo_resp_to_user_n_172;
  wire fifo_resp_to_user_n_173;
  wire fifo_resp_to_user_n_175;
  wire fifo_resp_to_user_n_178;
  wire fifo_resp_to_user_n_179;
  wire fifo_resp_to_user_n_18;
  wire fifo_resp_to_user_n_180;
  wire fifo_resp_to_user_n_181;
  wire fifo_resp_to_user_n_182;
  wire fifo_resp_to_user_n_183;
  wire fifo_resp_to_user_n_184;
  wire fifo_resp_to_user_n_185;
  wire fifo_resp_to_user_n_187;
  wire fifo_resp_to_user_n_2;
  wire fifo_resp_to_user_n_29;
  wire fifo_resp_to_user_n_3;
  wire fifo_resp_to_user_n_30;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_33;
  wire fifo_resp_to_user_n_34;
  wire fifo_resp_to_user_n_35;
  wire fifo_resp_to_user_n_36;
  wire fifo_resp_to_user_n_37;
  wire fifo_resp_to_user_n_38;
  wire fifo_resp_to_user_n_39;
  wire fifo_resp_to_user_n_4;
  wire fifo_resp_to_user_n_40;
  wire fifo_resp_to_user_n_41;
  wire fifo_resp_to_user_n_42;
  wire fifo_resp_to_user_n_43;
  wire fifo_resp_to_user_n_44;
  wire fifo_resp_to_user_n_45;
  wire fifo_resp_to_user_n_46;
  wire fifo_resp_to_user_n_47;
  wire fifo_resp_to_user_n_48;
  wire fifo_resp_to_user_n_49;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_50;
  wire fifo_resp_to_user_n_51;
  wire fifo_resp_to_user_n_52;
  wire fifo_resp_to_user_n_53;
  wire fifo_resp_to_user_n_54;
  wire fifo_resp_to_user_n_55;
  wire fifo_resp_to_user_n_56;
  wire fifo_resp_to_user_n_57;
  wire fifo_resp_to_user_n_58;
  wire fifo_resp_to_user_n_59;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_60;
  wire fifo_resp_to_user_n_61;
  wire fifo_resp_to_user_n_62;
  wire fifo_resp_to_user_n_63;
  wire fifo_resp_to_user_n_64;
  wire fifo_resp_to_user_n_65;
  wire fifo_resp_to_user_n_66;
  wire fifo_resp_to_user_n_67;
  wire fifo_resp_to_user_n_68;
  wire fifo_resp_to_user_n_69;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_70;
  wire fifo_resp_to_user_n_71;
  wire fifo_resp_to_user_n_72;
  wire fifo_resp_to_user_n_73;
  wire fifo_resp_to_user_n_74;
  wire fifo_resp_to_user_n_75;
  wire fifo_resp_to_user_n_76;
  wire fifo_resp_to_user_n_77;
  wire fifo_resp_to_user_n_78;
  wire fifo_resp_to_user_n_79;
  wire fifo_resp_to_user_n_8;
  wire fifo_resp_to_user_n_80;
  wire fifo_resp_to_user_n_81;
  wire fifo_resp_to_user_n_82;
  wire fifo_resp_to_user_n_83;
  wire fifo_resp_to_user_n_84;
  wire fifo_resp_to_user_n_85;
  wire fifo_resp_to_user_n_86;
  wire fifo_resp_to_user_n_87;
  wire fifo_resp_to_user_n_88;
  wire fifo_resp_to_user_n_89;
  wire fifo_resp_to_user_n_9;
  wire fifo_resp_to_user_n_90;
  wire fifo_resp_to_user_n_91;
  wire fifo_resp_to_user_n_92;
  wire fifo_resp_to_user_n_93;
  wire fifo_resp_to_user_n_94;
  wire fifo_resp_to_user_n_95;
  wire fifo_resp_to_user_n_96;
  wire [64:64]fifo_wreq_data;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_70;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_i_4;
  wire full_n_i_4_0;
  wire full_n_i_4_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWVALID;
  wire gmem_WVALID;
  wire icmp_ln59_10_fu_1790_p2;
  wire icmp_ln59_10_reg_2274;
  wire icmp_ln59_10_reg_2274_pp0_iter1_reg;
  wire \icmp_ln59_10_reg_2274_reg[0] ;
  wire [0:0]\icmp_ln59_10_reg_2274_reg[0]_0 ;
  wire icmp_ln59_11_fu_1895_p2;
  wire icmp_ln59_11_reg_2291;
  wire icmp_ln59_11_reg_2291_pp0_iter1_reg;
  wire \icmp_ln59_11_reg_2291_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2291_reg[0]_1 ;
  wire icmp_ln59_1_fu_845_p2;
  wire icmp_ln59_1_reg_2121;
  wire \icmp_ln59_1_reg_2121_reg[0] ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_0 ;
  wire [0:0]\icmp_ln59_1_reg_2121_reg[0]_1 ;
  wire icmp_ln59_2_fu_950_p2;
  wire icmp_ln59_2_reg_2138;
  wire \icmp_ln59_2_reg_2138_reg[0] ;
  wire \icmp_ln59_2_reg_2138_reg[0]_0 ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_1 ;
  wire [0:0]\icmp_ln59_2_reg_2138_reg[0]_2 ;
  wire icmp_ln59_3_fu_1055_p2;
  wire icmp_ln59_3_reg_2155;
  wire \icmp_ln59_3_reg_2155_reg[0] ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_0 ;
  wire [0:0]\icmp_ln59_3_reg_2155_reg[0]_1 ;
  wire icmp_ln59_4_fu_1160_p2;
  wire icmp_ln59_4_reg_2172;
  wire \icmp_ln59_4_reg_2172_reg[0] ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_0 ;
  wire [0:0]\icmp_ln59_4_reg_2172_reg[0]_1 ;
  wire icmp_ln59_5_fu_1265_p2;
  wire icmp_ln59_5_reg_2189;
  wire \icmp_ln59_5_reg_2189_reg[0] ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_0 ;
  wire [0:0]\icmp_ln59_5_reg_2189_reg[0]_1 ;
  wire icmp_ln59_6_fu_1370_p2;
  wire icmp_ln59_6_reg_2206;
  wire icmp_ln59_6_reg_2206_pp0_iter1_reg;
  wire \icmp_ln59_6_reg_2206_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2206_reg[0]_1 ;
  wire icmp_ln59_7_fu_1475_p2;
  wire icmp_ln59_7_reg_2223;
  wire icmp_ln59_7_reg_2223_pp0_iter1_reg;
  wire \icmp_ln59_7_reg_2223_reg[0] ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_0 ;
  wire [0:0]\icmp_ln59_7_reg_2223_reg[0]_1 ;
  wire icmp_ln59_8_fu_1580_p2;
  wire icmp_ln59_8_reg_2240;
  wire icmp_ln59_8_reg_2240_pp0_iter1_reg;
  wire \icmp_ln59_8_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_8_reg_2240_reg[0]_1 ;
  wire icmp_ln59_9_fu_1685_p2;
  wire icmp_ln59_9_reg_2257;
  wire icmp_ln59_9_reg_2257_pp0_iter1_reg;
  wire \icmp_ln59_9_reg_2257_reg[0] ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_0 ;
  wire [0:0]\icmp_ln59_9_reg_2257_reg[0]_1 ;
  wire icmp_ln59_fu_740_p2;
  wire icmp_ln59_reg_2104;
  wire \icmp_ln59_reg_2104_reg[0] ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_0 ;
  wire [0:0]\icmp_ln59_reg_2104_reg[0]_1 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_0;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg;
  wire mem_reg_i_94;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_50_in;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire [62:0]q__0;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[0]_3 ;
  wire \q_tmp_reg[0]_4 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire [15:0]\q_tmp_reg[15]_2 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire rs2f_wreq_ack;
  wire [62:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_10;
  wire rs_wreq_n_11;
  wire rs_wreq_n_12;
  wire rs_wreq_n_13;
  wire rs_wreq_n_14;
  wire rs_wreq_n_15;
  wire rs_wreq_n_16;
  wire rs_wreq_n_17;
  wire rs_wreq_n_18;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_86;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire s_ready_t_reg;
  wire [63:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire sel;
  wire shouldContinue_fu_2034_p2;
  wire shouldContinue_reg_2304;
  wire \shouldContinue_reg_2304_reg[0] ;
  wire \shouldContinue_reg_2304_reg[0]_0 ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire std_I_o_stream_TVALID_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;
  wire \throttl_cnt_reg[8] ;
  wire [0:0]\throttl_cnt_reg[8]_0 ;
  wire \tmp_11_reg_2313_reg[12] ;
  wire \tmp_11_reg_2313_reg[6] ;
  wire [1:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer buff_wdata
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1]_1 ),
        .\B_V_data_1_state_reg[1]_1 (\B_V_data_1_state_reg[1]_2 ),
        .CO(CO),
        .D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,I_WDATA[1],fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,I_WDATA[0],fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15}),
        .E(E),
        .Q({tmp_strb,buff_wdata_n_186,buff_wdata_n_187,buff_wdata_n_188,buff_wdata_n_189,buff_wdata_n_190,buff_wdata_n_191,buff_wdata_n_192,buff_wdata_n_193,buff_wdata_n_194,buff_wdata_n_195,buff_wdata_n_196,buff_wdata_n_197,buff_wdata_n_198,buff_wdata_n_199,buff_wdata_n_200,buff_wdata_n_201}),
        .SR(SR),
        .WEA(gmem_WVALID),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .and_ln58_10_reg_2270_pp0_iter1_reg(and_ln58_10_reg_2270_pp0_iter1_reg),
        .\and_ln58_10_reg_2270_reg[0] (\and_ln58_10_reg_2270_reg[0] ),
        .\and_ln58_10_reg_2270_reg[0]_0 (\and_ln58_10_reg_2270_reg[0]_0 ),
        .\and_ln58_10_reg_2270_reg[0]_1 (\and_ln58_10_reg_2270_reg[0]_1 ),
        .\and_ln58_10_reg_2270_reg[0]_10 (buff_wdata_n_151),
        .\and_ln58_10_reg_2270_reg[0]_2 (\and_ln58_10_reg_2270_reg[0]_2 ),
        .\and_ln58_10_reg_2270_reg[0]_3 (\and_ln58_10_reg_2270_reg[0]_3 ),
        .\and_ln58_10_reg_2270_reg[0]_4 (\and_ln58_10_reg_2270_reg[0]_4 ),
        .\and_ln58_10_reg_2270_reg[0]_5 (\and_ln58_10_reg_2270_reg[0]_5 ),
        .\and_ln58_10_reg_2270_reg[0]_6 (\and_ln58_10_reg_2270_reg[0]_6 ),
        .\and_ln58_10_reg_2270_reg[0]_7 (\and_ln58_10_reg_2270_reg[0]_7 ),
        .\and_ln58_10_reg_2270_reg[0]_8 (\and_ln58_10_reg_2270_reg[0]_8 ),
        .\and_ln58_10_reg_2270_reg[0]_9 (\and_ln58_10_reg_2270_reg[0]_9 ),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_11_reg_2287_pp0_iter1_reg(and_ln58_11_reg_2287_pp0_iter1_reg),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .\and_ln58_2_reg_2134_reg[0] (buff_wdata_n_163),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .\and_ln58_3_reg_2151_reg[0] (buff_wdata_n_160),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .\and_ln58_5_reg_2185_reg[0] (\and_ln58_5_reg_2185_reg[0] ),
        .\and_ln58_5_reg_2185_reg[0]_0 (buff_wdata_n_152),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .and_ln58_6_reg_2202_pp0_iter1_reg(and_ln58_6_reg_2202_pp0_iter1_reg),
        .\and_ln58_6_reg_2202_reg[0] (\and_ln58_6_reg_2202_reg[0] ),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .\and_ln58_7_reg_2219_reg[0] (\and_ln58_7_reg_2219_reg[0] ),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .\and_ln58_8_reg_2236_reg[0] (\and_ln58_8_reg_2236_reg[0] ),
        .\and_ln58_8_reg_2236_reg[0]_0 (buff_wdata_n_165),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .\and_ln58_reg_2100_reg[0] (buff_wdata_n_150),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[1] (buff_wdata_n_2),
        .\ap_CS_fsm_reg[1]_0 (s_ready_t_reg),
        .\ap_CS_fsm_reg[1]_1 (rs_wreq_n_79),
        .\ap_CS_fsm_reg[1]_2 (fifo_resp_to_user_n_185),
        .\ap_CS_fsm_reg[2] (fifo_resp_to_user_n_168),
        .\ap_CS_fsm_reg[2]_0 (rs_wreq_n_78),
        .\ap_CS_fsm_reg[5] (buff_wdata_n_159),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[6]_1 (fifo_resp_to_user_n_170),
        .\ap_CS_fsm_reg[7] ({D[6:5],D[1]}),
        .\ap_CS_fsm_reg[7]_0 (fifo_resp_to_user_n_96),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_2 (fifo_resp_to_user_n_175),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_condition_916(ap_condition_916),
        .ap_condition_917(ap_condition_917),
        .ap_condition_923(ap_condition_923),
        .ap_condition_928(ap_condition_928),
        .ap_condition_933(ap_condition_933),
        .ap_condition_938(ap_condition_938),
        .ap_condition_943(ap_condition_943),
        .ap_condition_948(ap_condition_948),
        .ap_condition_953(ap_condition_953),
        .ap_condition_958(ap_condition_958),
        .ap_condition_963(ap_condition_963),
        .ap_condition_968(ap_condition_968),
        .ap_condition_973(ap_condition_973),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(buff_wdata_n_3),
        .ap_enable_reg_pp0_iter0_reg_0(buff_wdata_n_149),
        .ap_enable_reg_pp0_iter0_reg_1(buff_wdata_n_153),
        .ap_enable_reg_pp0_iter0_reg_10(ap_enable_reg_pp0_iter0_reg_9),
        .ap_enable_reg_pp0_iter0_reg_11(ap_enable_reg_pp0_iter0_reg_10),
        .ap_enable_reg_pp0_iter0_reg_12(ap_enable_reg_pp0_iter0_reg_11),
        .ap_enable_reg_pp0_iter0_reg_2(buff_wdata_n_158),
        .ap_enable_reg_pp0_iter0_reg_3(ap_enable_reg_pp0_iter0_reg_2),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_3),
        .ap_enable_reg_pp0_iter0_reg_5(ap_enable_reg_pp0_iter0_reg_4),
        .ap_enable_reg_pp0_iter0_reg_6(ap_enable_reg_pp0_iter0_reg_5),
        .ap_enable_reg_pp0_iter0_reg_7(ap_enable_reg_pp0_iter0_reg_6),
        .ap_enable_reg_pp0_iter0_reg_8(ap_enable_reg_pp0_iter0_reg_7),
        .ap_enable_reg_pp0_iter0_reg_9(ap_enable_reg_pp0_iter0_reg_8),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (buff_wdata_n_183),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_10 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (WVALID_Dummy),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (m_axi_gmem_WVALID_0),
        .\bus_wide_gen.pad_oh_reg_reg[1]_2 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (buff_wdata_n_202),
        .\bus_wide_gen.strb_buf_reg[1] (buff_wdata_n_181),
        .\bus_wide_gen.strb_buf_reg[1]_0 (\bus_wide_gen.fifo_burst_n_12 ),
        .current_factor_100(current_factor_100),
        .\current_factor_11_reg[31] (\current_factor_11_reg[31] ),
        .\current_factor_1_reg[31] (\current_factor_1_reg[31] ),
        .\current_factor_2_reg[31] (\current_factor_2_reg[31] ),
        .\current_factor_3_reg[31] (\current_factor_3_reg[31] ),
        .\current_factor_4_reg[31] (\current_factor_4_reg[31] ),
        .\current_factor_5_reg[31] (\current_factor_5_reg[31] ),
        .\current_factor_6_reg[31] (\current_factor_6_reg[31] ),
        .\current_factor_7_reg[31] (\current_factor_7_reg[31] ),
        .\current_factor_8_reg[31] (\current_factor_8_reg[31] ),
        .\current_factor_9_reg[31] (\current_factor_9_reg[31] ),
        .\current_factor_reg[31] (\current_factor_reg[31] ),
        .\current_rate_10_reg[0] (\ap_CS_fsm_reg[8]_0 ),
        .\current_rate_10_reg[0]_0 (rs_wreq_n_70),
        .\current_rate_10_reg[31] (\current_rate_10_reg[31] ),
        .\data_p1_reg[23] (\data_p1_reg[23] ),
        .\data_p1_reg[23]_0 (fifo_resp_to_user_n_184),
        .\data_p1_reg[23]_1 (rs_wreq_n_89),
        .\data_p1_reg[55] (\data_p1_reg[55] ),
        .\data_p1_reg[55]_0 ({data_p2[55],data_p2[23]}),
        .\data_p1_reg[55]_1 (fifo_resp_to_user_n_183),
        .\data_p2[0]_i_2_0 ({\ap_CS_fsm_reg[12]_0 [11:5],\ap_CS_fsm_reg[12]_0 [2:1]}),
        .\data_p2[0]_i_2_1 (rs_wreq_n_74),
        .\data_p2[0]_i_2_2 (\data_p2[0]_i_2 ),
        .\data_p2[62]_i_7 (rs_wreq_n_7),
        .\data_p2[62]_i_7_0 (rs_wreq_n_84),
        .\data_p2_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[0]_0 (rs_wreq_n_69),
        .\data_p2_reg[0]_1 (\data_p2_reg[0] ),
        .\data_p2_reg[0]_2 (fifo_resp_to_user_n_30),
        .\data_p2_reg[0]_3 (fifo_resp_to_user_n_100),
        .\data_p2_reg[0]_4 (rs_wreq_n_86),
        .\data_p2_reg[10] (\data_p1_reg[10] ),
        .\data_p2_reg[10]_0 (rs_wreq_n_59),
        .\data_p2_reg[10]_1 (fifo_resp_to_user_n_42),
        .\data_p2_reg[11] (\data_p1_reg[11] ),
        .\data_p2_reg[11]_0 (rs_wreq_n_58),
        .\data_p2_reg[11]_1 (fifo_resp_to_user_n_43),
        .\data_p2_reg[12] (\data_p1_reg[12] ),
        .\data_p2_reg[12]_0 (rs_wreq_n_57),
        .\data_p2_reg[12]_1 (fifo_resp_to_user_n_44),
        .\data_p2_reg[13] (\data_p1_reg[13] ),
        .\data_p2_reg[13]_0 (rs_wreq_n_56),
        .\data_p2_reg[13]_1 (fifo_resp_to_user_n_45),
        .\data_p2_reg[14] (\data_p1_reg[14] ),
        .\data_p2_reg[14]_0 (rs_wreq_n_55),
        .\data_p2_reg[14]_1 (fifo_resp_to_user_n_46),
        .\data_p2_reg[15] (\data_p1_reg[15] ),
        .\data_p2_reg[15]_0 (rs_wreq_n_54),
        .\data_p2_reg[15]_1 (fifo_resp_to_user_n_47),
        .\data_p2_reg[16] (\data_p1_reg[16] ),
        .\data_p2_reg[16]_0 (rs_wreq_n_53),
        .\data_p2_reg[16]_1 (fifo_resp_to_user_n_48),
        .\data_p2_reg[17] (\data_p1_reg[17] ),
        .\data_p2_reg[17]_0 (rs_wreq_n_52),
        .\data_p2_reg[17]_1 (fifo_resp_to_user_n_49),
        .\data_p2_reg[18] (\data_p1_reg[18] ),
        .\data_p2_reg[18]_0 (rs_wreq_n_51),
        .\data_p2_reg[18]_1 (fifo_resp_to_user_n_50),
        .\data_p2_reg[19] (\data_p1_reg[19] ),
        .\data_p2_reg[19]_0 (rs_wreq_n_50),
        .\data_p2_reg[19]_1 (fifo_resp_to_user_n_51),
        .\data_p2_reg[1] (\data_p1_reg[1] ),
        .\data_p2_reg[1]_0 (rs_wreq_n_68),
        .\data_p2_reg[1]_1 (fifo_resp_to_user_n_33),
        .\data_p2_reg[20] (\data_p1_reg[20] ),
        .\data_p2_reg[20]_0 (rs_wreq_n_49),
        .\data_p2_reg[20]_1 (fifo_resp_to_user_n_52),
        .\data_p2_reg[21] (\data_p1_reg[21] ),
        .\data_p2_reg[21]_0 (rs_wreq_n_48),
        .\data_p2_reg[21]_1 (fifo_resp_to_user_n_53),
        .\data_p2_reg[22] (\data_p1_reg[22] ),
        .\data_p2_reg[22]_0 (rs_wreq_n_47),
        .\data_p2_reg[22]_1 (fifo_resp_to_user_n_54),
        .\data_p2_reg[23] (fifo_resp_to_user_n_55),
        .\data_p2_reg[23]_0 (rs_wreq_n_71),
        .\data_p2_reg[24] (\data_p1_reg[24] ),
        .\data_p2_reg[24]_0 (rs_wreq_n_46),
        .\data_p2_reg[24]_1 (fifo_resp_to_user_n_56),
        .\data_p2_reg[25] (\data_p1_reg[25] ),
        .\data_p2_reg[25]_0 (rs_wreq_n_45),
        .\data_p2_reg[25]_1 (fifo_resp_to_user_n_57),
        .\data_p2_reg[26] (\data_p1_reg[26] ),
        .\data_p2_reg[26]_0 (rs_wreq_n_44),
        .\data_p2_reg[26]_1 (fifo_resp_to_user_n_58),
        .\data_p2_reg[27] (\data_p1_reg[27] ),
        .\data_p2_reg[27]_0 (rs_wreq_n_43),
        .\data_p2_reg[27]_1 (fifo_resp_to_user_n_59),
        .\data_p2_reg[28] (\data_p1_reg[28] ),
        .\data_p2_reg[28]_0 (rs_wreq_n_42),
        .\data_p2_reg[28]_1 (fifo_resp_to_user_n_60),
        .\data_p2_reg[29] (\data_p1_reg[29] ),
        .\data_p2_reg[29]_0 (rs_wreq_n_41),
        .\data_p2_reg[29]_1 (fifo_resp_to_user_n_61),
        .\data_p2_reg[2] (\data_p1_reg[2] ),
        .\data_p2_reg[2]_0 (rs_wreq_n_67),
        .\data_p2_reg[2]_1 (fifo_resp_to_user_n_34),
        .\data_p2_reg[30] (\data_p1_reg[30] ),
        .\data_p2_reg[30]_0 (rs_wreq_n_40),
        .\data_p2_reg[30]_1 (fifo_resp_to_user_n_62),
        .\data_p2_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[31]_0 (rs_wreq_n_39),
        .\data_p2_reg[31]_1 (fifo_resp_to_user_n_63),
        .\data_p2_reg[32] (\data_p1_reg[32] ),
        .\data_p2_reg[32]_0 (rs_wreq_n_38),
        .\data_p2_reg[32]_1 (fifo_resp_to_user_n_64),
        .\data_p2_reg[33] (\data_p1_reg[33] ),
        .\data_p2_reg[33]_0 (rs_wreq_n_37),
        .\data_p2_reg[33]_1 (fifo_resp_to_user_n_65),
        .\data_p2_reg[34] (\data_p1_reg[34] ),
        .\data_p2_reg[34]_0 (rs_wreq_n_36),
        .\data_p2_reg[34]_1 (fifo_resp_to_user_n_66),
        .\data_p2_reg[35] (\data_p1_reg[35] ),
        .\data_p2_reg[35]_0 (rs_wreq_n_35),
        .\data_p2_reg[35]_1 (fifo_resp_to_user_n_67),
        .\data_p2_reg[36] (\data_p1_reg[36] ),
        .\data_p2_reg[36]_0 (rs_wreq_n_34),
        .\data_p2_reg[36]_1 (fifo_resp_to_user_n_68),
        .\data_p2_reg[37] (\data_p1_reg[37] ),
        .\data_p2_reg[37]_0 (rs_wreq_n_33),
        .\data_p2_reg[37]_1 (fifo_resp_to_user_n_69),
        .\data_p2_reg[38] (\data_p1_reg[38] ),
        .\data_p2_reg[38]_0 (rs_wreq_n_32),
        .\data_p2_reg[38]_1 (fifo_resp_to_user_n_70),
        .\data_p2_reg[39] (\data_p1_reg[39] ),
        .\data_p2_reg[39]_0 (rs_wreq_n_31),
        .\data_p2_reg[39]_1 (fifo_resp_to_user_n_71),
        .\data_p2_reg[3] (\data_p1_reg[3] ),
        .\data_p2_reg[3]_0 (rs_wreq_n_66),
        .\data_p2_reg[3]_1 (fifo_resp_to_user_n_35),
        .\data_p2_reg[40] (\data_p1_reg[40] ),
        .\data_p2_reg[40]_0 (rs_wreq_n_30),
        .\data_p2_reg[40]_1 (fifo_resp_to_user_n_72),
        .\data_p2_reg[41] (\data_p1_reg[41] ),
        .\data_p2_reg[41]_0 (rs_wreq_n_29),
        .\data_p2_reg[41]_1 (fifo_resp_to_user_n_73),
        .\data_p2_reg[42] (\data_p1_reg[42] ),
        .\data_p2_reg[42]_0 (rs_wreq_n_28),
        .\data_p2_reg[42]_1 (fifo_resp_to_user_n_74),
        .\data_p2_reg[43] (\data_p1_reg[43] ),
        .\data_p2_reg[43]_0 (rs_wreq_n_27),
        .\data_p2_reg[43]_1 (fifo_resp_to_user_n_75),
        .\data_p2_reg[44] (\data_p1_reg[44] ),
        .\data_p2_reg[44]_0 (rs_wreq_n_26),
        .\data_p2_reg[44]_1 (fifo_resp_to_user_n_76),
        .\data_p2_reg[45] (\data_p1_reg[45] ),
        .\data_p2_reg[45]_0 (rs_wreq_n_25),
        .\data_p2_reg[45]_1 (fifo_resp_to_user_n_77),
        .\data_p2_reg[46] (\data_p1_reg[46] ),
        .\data_p2_reg[46]_0 (rs_wreq_n_24),
        .\data_p2_reg[46]_1 (fifo_resp_to_user_n_78),
        .\data_p2_reg[47] (\data_p1_reg[47] ),
        .\data_p2_reg[47]_0 (rs_wreq_n_23),
        .\data_p2_reg[47]_1 (fifo_resp_to_user_n_79),
        .\data_p2_reg[48] (\data_p1_reg[48] ),
        .\data_p2_reg[48]_0 (rs_wreq_n_22),
        .\data_p2_reg[48]_1 (fifo_resp_to_user_n_80),
        .\data_p2_reg[49] (\data_p1_reg[49] ),
        .\data_p2_reg[49]_0 (rs_wreq_n_21),
        .\data_p2_reg[49]_1 (fifo_resp_to_user_n_81),
        .\data_p2_reg[4] (\data_p1_reg[4] ),
        .\data_p2_reg[4]_0 (rs_wreq_n_65),
        .\data_p2_reg[4]_1 (fifo_resp_to_user_n_36),
        .\data_p2_reg[50] (\data_p1_reg[50] ),
        .\data_p2_reg[50]_0 (rs_wreq_n_20),
        .\data_p2_reg[50]_1 (fifo_resp_to_user_n_82),
        .\data_p2_reg[51] (\data_p1_reg[51] ),
        .\data_p2_reg[51]_0 (rs_wreq_n_19),
        .\data_p2_reg[51]_1 (fifo_resp_to_user_n_83),
        .\data_p2_reg[52] (\data_p1_reg[52] ),
        .\data_p2_reg[52]_0 (rs_wreq_n_18),
        .\data_p2_reg[52]_1 (fifo_resp_to_user_n_84),
        .\data_p2_reg[53] (\data_p1_reg[53] ),
        .\data_p2_reg[53]_0 (rs_wreq_n_17),
        .\data_p2_reg[53]_1 (fifo_resp_to_user_n_85),
        .\data_p2_reg[54] (\data_p1_reg[54] ),
        .\data_p2_reg[54]_0 (rs_wreq_n_16),
        .\data_p2_reg[54]_1 (fifo_resp_to_user_n_86),
        .\data_p2_reg[55] ({buff_wdata_n_228,buff_wdata_n_229}),
        .\data_p2_reg[55]_0 (fifo_resp_to_user_n_87),
        .\data_p2_reg[55]_1 (rs_wreq_n_72),
        .\data_p2_reg[56] (\data_p1_reg[56] ),
        .\data_p2_reg[56]_0 (rs_wreq_n_15),
        .\data_p2_reg[56]_1 (fifo_resp_to_user_n_88),
        .\data_p2_reg[57] (\data_p1_reg[57] ),
        .\data_p2_reg[57]_0 (rs_wreq_n_14),
        .\data_p2_reg[57]_1 (fifo_resp_to_user_n_89),
        .\data_p2_reg[58] (\data_p1_reg[58] ),
        .\data_p2_reg[58]_0 (rs_wreq_n_13),
        .\data_p2_reg[58]_1 (fifo_resp_to_user_n_90),
        .\data_p2_reg[59] (\data_p1_reg[59] ),
        .\data_p2_reg[59]_0 (rs_wreq_n_12),
        .\data_p2_reg[59]_1 (fifo_resp_to_user_n_91),
        .\data_p2_reg[5] (\data_p1_reg[5] ),
        .\data_p2_reg[5]_0 (rs_wreq_n_64),
        .\data_p2_reg[5]_1 (fifo_resp_to_user_n_37),
        .\data_p2_reg[60] (\data_p1_reg[60] ),
        .\data_p2_reg[60]_0 (rs_wreq_n_11),
        .\data_p2_reg[60]_1 (fifo_resp_to_user_n_92),
        .\data_p2_reg[61] (\data_p1_reg[61] ),
        .\data_p2_reg[61]_0 (rs_wreq_n_10),
        .\data_p2_reg[61]_1 (fifo_resp_to_user_n_93),
        .\data_p2_reg[62] (\data_p1_reg[62] ),
        .\data_p2_reg[62]_0 (rs_wreq_n_8),
        .\data_p2_reg[62]_1 (fifo_resp_to_user_n_94),
        .\data_p2_reg[62]_2 (\data_p2_reg[62] ),
        .\data_p2_reg[62]_3 (\data_p2_reg[62]_0 ),
        .\data_p2_reg[62]_4 (\data_p2_reg[62]_1 ),
        .\data_p2_reg[6] (\data_p1_reg[6] ),
        .\data_p2_reg[6]_0 (rs_wreq_n_63),
        .\data_p2_reg[6]_1 (fifo_resp_to_user_n_38),
        .\data_p2_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[7]_0 (rs_wreq_n_62),
        .\data_p2_reg[7]_1 (fifo_resp_to_user_n_39),
        .\data_p2_reg[8] (\data_p1_reg[8] ),
        .\data_p2_reg[8]_0 (rs_wreq_n_61),
        .\data_p2_reg[8]_1 (fifo_resp_to_user_n_40),
        .\data_p2_reg[9] (\data_p1_reg[9] ),
        .\data_p2_reg[9]_0 (rs_wreq_n_60),
        .\data_p2_reg[9]_1 (fifo_resp_to_user_n_41),
        .data_valid(data_valid),
        .dout_valid_reg_0(buff_wdata_n_182),
        .dout_valid_reg_1(\bus_wide_gen.data_buf2_out ),
        .dout_valid_reg_2(buff_wdata_n_230),
        .empty_n_reg_0(rs_wreq_n_75),
        .full_n_i_4(fifo_resp_to_user_n_181),
        .full_n_i_4_0(fifo_resp_to_user_n_179),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(buff_wdata_n_70),
        .full_n_reg_2(buff_wdata_n_134),
        .full_n_reg_3(buff_wdata_n_162),
        .full_n_reg_4(buff_wdata_n_167),
        .gmem_AWVALID(gmem_AWVALID),
        .\gmem_addr_10_reg_2278_reg[10] (buff_wdata_n_80),
        .\gmem_addr_10_reg_2278_reg[11] (buff_wdata_n_81),
        .\gmem_addr_10_reg_2278_reg[12] (buff_wdata_n_82),
        .\gmem_addr_10_reg_2278_reg[13] (buff_wdata_n_83),
        .\gmem_addr_10_reg_2278_reg[14] (buff_wdata_n_84),
        .\gmem_addr_10_reg_2278_reg[17] (buff_wdata_n_87),
        .\gmem_addr_10_reg_2278_reg[18] (buff_wdata_n_88),
        .\gmem_addr_10_reg_2278_reg[19] (buff_wdata_n_89),
        .\gmem_addr_10_reg_2278_reg[20] (buff_wdata_n_90),
        .\gmem_addr_10_reg_2278_reg[22] (buff_wdata_n_92),
        .\gmem_addr_10_reg_2278_reg[24] (buff_wdata_n_93),
        .\gmem_addr_10_reg_2278_reg[25] (buff_wdata_n_94),
        .\gmem_addr_10_reg_2278_reg[26] (buff_wdata_n_95),
        .\gmem_addr_10_reg_2278_reg[27] (buff_wdata_n_96),
        .\gmem_addr_10_reg_2278_reg[28] (buff_wdata_n_97),
        .\gmem_addr_10_reg_2278_reg[29] (buff_wdata_n_98),
        .\gmem_addr_10_reg_2278_reg[2] (buff_wdata_n_72),
        .\gmem_addr_10_reg_2278_reg[30] (buff_wdata_n_99),
        .\gmem_addr_10_reg_2278_reg[31] (buff_wdata_n_100),
        .\gmem_addr_10_reg_2278_reg[33] (buff_wdata_n_102),
        .\gmem_addr_10_reg_2278_reg[34] (buff_wdata_n_103),
        .\gmem_addr_10_reg_2278_reg[35] (buff_wdata_n_104),
        .\gmem_addr_10_reg_2278_reg[36] (buff_wdata_n_105),
        .\gmem_addr_10_reg_2278_reg[37] (buff_wdata_n_106),
        .\gmem_addr_10_reg_2278_reg[39] (buff_wdata_n_108),
        .\gmem_addr_10_reg_2278_reg[3] (buff_wdata_n_73),
        .\gmem_addr_10_reg_2278_reg[40] (buff_wdata_n_109),
        .\gmem_addr_10_reg_2278_reg[44] (buff_wdata_n_113),
        .\gmem_addr_10_reg_2278_reg[45] (buff_wdata_n_114),
        .\gmem_addr_10_reg_2278_reg[46] (buff_wdata_n_115),
        .\gmem_addr_10_reg_2278_reg[4] (buff_wdata_n_74),
        .\gmem_addr_10_reg_2278_reg[50] (buff_wdata_n_119),
        .\gmem_addr_10_reg_2278_reg[52] (buff_wdata_n_121),
        .\gmem_addr_10_reg_2278_reg[53] (buff_wdata_n_122),
        .\gmem_addr_10_reg_2278_reg[54] (buff_wdata_n_123),
        .\gmem_addr_10_reg_2278_reg[58] (buff_wdata_n_126),
        .\gmem_addr_10_reg_2278_reg[59] (buff_wdata_n_127),
        .\gmem_addr_10_reg_2278_reg[61] (buff_wdata_n_129),
        .\gmem_addr_10_reg_2278_reg[62] ({buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68}),
        .\gmem_addr_10_reg_2278_reg[62]_0 (buff_wdata_n_130),
        .\gmem_addr_10_reg_2278_reg[6] (buff_wdata_n_76),
        .\gmem_addr_10_reg_2278_reg[8] (buff_wdata_n_78),
        .\gmem_addr_10_reg_2278_reg[9] (buff_wdata_n_79),
        .\gmem_addr_11_reg_2295_reg[0] (buff_wdata_n_69),
        .\gmem_addr_11_reg_2295_reg[15] (buff_wdata_n_85),
        .\gmem_addr_11_reg_2295_reg[16] (buff_wdata_n_86),
        .\gmem_addr_11_reg_2295_reg[1] (buff_wdata_n_71),
        .\gmem_addr_11_reg_2295_reg[21] (buff_wdata_n_91),
        .\gmem_addr_11_reg_2295_reg[32] (buff_wdata_n_101),
        .\gmem_addr_11_reg_2295_reg[38] (buff_wdata_n_107),
        .\gmem_addr_11_reg_2295_reg[41] (buff_wdata_n_110),
        .\gmem_addr_11_reg_2295_reg[42] (buff_wdata_n_111),
        .\gmem_addr_11_reg_2295_reg[43] (buff_wdata_n_112),
        .\gmem_addr_11_reg_2295_reg[47] (buff_wdata_n_116),
        .\gmem_addr_11_reg_2295_reg[48] (buff_wdata_n_117),
        .\gmem_addr_11_reg_2295_reg[49] (buff_wdata_n_118),
        .\gmem_addr_11_reg_2295_reg[51] (buff_wdata_n_120),
        .\gmem_addr_11_reg_2295_reg[56] (buff_wdata_n_124),
        .\gmem_addr_11_reg_2295_reg[57] (buff_wdata_n_125),
        .\gmem_addr_11_reg_2295_reg[5] (buff_wdata_n_75),
        .\gmem_addr_11_reg_2295_reg[60] (buff_wdata_n_128),
        .\gmem_addr_11_reg_2295_reg[7] (buff_wdata_n_77),
        .icmp_ln59_10_fu_1790_p2(icmp_ln59_10_fu_1790_p2),
        .icmp_ln59_10_reg_2274(icmp_ln59_10_reg_2274),
        .icmp_ln59_10_reg_2274_pp0_iter1_reg(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .\icmp_ln59_10_reg_2274_reg[0] (\icmp_ln59_10_reg_2274_reg[0] ),
        .\icmp_ln59_10_reg_2274_reg[0]_0 (\icmp_ln59_10_reg_2274_reg[0]_0 ),
        .icmp_ln59_11_fu_1895_p2(icmp_ln59_11_fu_1895_p2),
        .icmp_ln59_11_reg_2291(icmp_ln59_11_reg_2291),
        .icmp_ln59_11_reg_2291_pp0_iter1_reg(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .\icmp_ln59_11_reg_2291_pp0_iter1_reg_reg[0] (buff_wdata_n_180),
        .\icmp_ln59_11_reg_2291_reg[0] (\icmp_ln59_11_reg_2291_reg[0] ),
        .\icmp_ln59_11_reg_2291_reg[0]_0 (\icmp_ln59_11_reg_2291_reg[0]_0 ),
        .\icmp_ln59_11_reg_2291_reg[0]_1 (\icmp_ln59_11_reg_2291_reg[0]_1 ),
        .icmp_ln59_1_fu_845_p2(icmp_ln59_1_fu_845_p2),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .\icmp_ln59_1_reg_2121_reg[0] (\icmp_ln59_1_reg_2121_reg[0] ),
        .\icmp_ln59_1_reg_2121_reg[0]_0 (\icmp_ln59_1_reg_2121_reg[0]_0 ),
        .\icmp_ln59_1_reg_2121_reg[0]_1 (\icmp_ln59_1_reg_2121_reg[0]_1 ),
        .icmp_ln59_2_fu_950_p2(icmp_ln59_2_fu_950_p2),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .\icmp_ln59_2_reg_2138_reg[0] (\icmp_ln59_2_reg_2138_reg[0]_0 ),
        .\icmp_ln59_2_reg_2138_reg[0]_0 (\icmp_ln59_2_reg_2138_reg[0]_1 ),
        .\icmp_ln59_2_reg_2138_reg[0]_1 (\icmp_ln59_2_reg_2138_reg[0]_2 ),
        .icmp_ln59_3_fu_1055_p2(icmp_ln59_3_fu_1055_p2),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .\icmp_ln59_3_reg_2155_reg[0] (\icmp_ln59_3_reg_2155_reg[0] ),
        .\icmp_ln59_3_reg_2155_reg[0]_0 (\icmp_ln59_3_reg_2155_reg[0]_0 ),
        .\icmp_ln59_3_reg_2155_reg[0]_1 (\icmp_ln59_3_reg_2155_reg[0]_1 ),
        .icmp_ln59_4_fu_1160_p2(icmp_ln59_4_fu_1160_p2),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .\icmp_ln59_4_reg_2172_reg[0] (\icmp_ln59_4_reg_2172_reg[0] ),
        .\icmp_ln59_4_reg_2172_reg[0]_0 (\icmp_ln59_4_reg_2172_reg[0]_0 ),
        .\icmp_ln59_4_reg_2172_reg[0]_1 (\icmp_ln59_4_reg_2172_reg[0]_1 ),
        .icmp_ln59_5_fu_1265_p2(icmp_ln59_5_fu_1265_p2),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .\icmp_ln59_5_reg_2189_reg[0] (\icmp_ln59_5_reg_2189_reg[0] ),
        .\icmp_ln59_5_reg_2189_reg[0]_0 (\icmp_ln59_5_reg_2189_reg[0]_0 ),
        .\icmp_ln59_5_reg_2189_reg[0]_1 (\icmp_ln59_5_reg_2189_reg[0]_1 ),
        .icmp_ln59_6_fu_1370_p2(icmp_ln59_6_fu_1370_p2),
        .icmp_ln59_6_reg_2206(icmp_ln59_6_reg_2206),
        .icmp_ln59_6_reg_2206_pp0_iter1_reg(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .\icmp_ln59_6_reg_2206_reg[0] (\icmp_ln59_6_reg_2206_reg[0] ),
        .\icmp_ln59_6_reg_2206_reg[0]_0 (\icmp_ln59_6_reg_2206_reg[0]_0 ),
        .\icmp_ln59_6_reg_2206_reg[0]_1 (\icmp_ln59_6_reg_2206_reg[0]_1 ),
        .icmp_ln59_7_fu_1475_p2(icmp_ln59_7_fu_1475_p2),
        .icmp_ln59_7_reg_2223(icmp_ln59_7_reg_2223),
        .\icmp_ln59_7_reg_2223_reg[0] (\icmp_ln59_7_reg_2223_reg[0] ),
        .\icmp_ln59_7_reg_2223_reg[0]_0 (\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .\icmp_ln59_7_reg_2223_reg[0]_1 (\icmp_ln59_7_reg_2223_reg[0]_1 ),
        .icmp_ln59_8_fu_1580_p2(icmp_ln59_8_fu_1580_p2),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .\icmp_ln59_8_reg_2240_reg[0] (\icmp_ln59_8_reg_2240_reg[0] ),
        .\icmp_ln59_8_reg_2240_reg[0]_0 (\icmp_ln59_8_reg_2240_reg[0]_0 ),
        .\icmp_ln59_8_reg_2240_reg[0]_1 (\icmp_ln59_8_reg_2240_reg[0]_1 ),
        .icmp_ln59_9_fu_1685_p2(icmp_ln59_9_fu_1685_p2),
        .icmp_ln59_9_reg_2257(icmp_ln59_9_reg_2257),
        .\icmp_ln59_9_reg_2257_reg[0] (\icmp_ln59_9_reg_2257_reg[0] ),
        .\icmp_ln59_9_reg_2257_reg[0]_0 (\icmp_ln59_9_reg_2257_reg[0]_0 ),
        .\icmp_ln59_9_reg_2257_reg[0]_1 (\icmp_ln59_9_reg_2257_reg[0]_1 ),
        .icmp_ln59_fu_740_p2(icmp_ln59_fu_740_p2),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .\icmp_ln59_reg_2104_reg[0] (\icmp_ln59_reg_2104_reg[0] ),
        .\icmp_ln59_reg_2104_reg[0]_0 (\icmp_ln59_reg_2104_reg[0]_0 ),
        .\icmp_ln59_reg_2104_reg[0]_1 (\icmp_ln59_reg_2104_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (rs_wreq_n_77),
        .\mOutPtr_reg[0]_1 (fifo_resp_to_user_n_172),
        .\mOutPtr_reg[8]_0 (fifo_resp_to_user_n_101),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[1:0]),
        .mem_reg_i_94_0(mem_reg_i_94),
        .p_50_in(p_50_in),
        .\q_tmp_reg[0]_0 (fifo_resp_to_user_n_95),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_3 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_4 ),
        .\q_tmp_reg[0]_3 (push_1),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .s_ready_t_reg(rs_wreq_n_9),
        .s_ready_t_reg_0(fifo_resp_to_user_n_31),
        .s_ready_t_reg_1(fifo_resp_to_user_n_32),
        .sel(sel));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_77 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_75 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_201),
        .Q(m_axi_gmem_WDATA[0]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_191),
        .Q(m_axi_gmem_WDATA[10]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_190),
        .Q(m_axi_gmem_WDATA[11]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_189),
        .Q(m_axi_gmem_WDATA[12]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_188),
        .Q(m_axi_gmem_WDATA[13]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_187),
        .Q(m_axi_gmem_WDATA[14]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_186),
        .Q(m_axi_gmem_WDATA[15]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_201),
        .Q(m_axi_gmem_WDATA[16]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_200),
        .Q(m_axi_gmem_WDATA[17]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_199),
        .Q(m_axi_gmem_WDATA[18]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_198),
        .Q(m_axi_gmem_WDATA[19]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_200),
        .Q(m_axi_gmem_WDATA[1]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_197),
        .Q(m_axi_gmem_WDATA[20]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_196),
        .Q(m_axi_gmem_WDATA[21]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_195),
        .Q(m_axi_gmem_WDATA[22]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_194),
        .Q(m_axi_gmem_WDATA[23]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_193),
        .Q(m_axi_gmem_WDATA[24]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_192),
        .Q(m_axi_gmem_WDATA[25]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_191),
        .Q(m_axi_gmem_WDATA[26]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_190),
        .Q(m_axi_gmem_WDATA[27]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_189),
        .Q(m_axi_gmem_WDATA[28]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_188),
        .Q(m_axi_gmem_WDATA[29]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_199),
        .Q(m_axi_gmem_WDATA[2]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_187),
        .Q(m_axi_gmem_WDATA[30]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_186),
        .Q(m_axi_gmem_WDATA[31]),
        .R(\bus_wide_gen.data_buf1_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_198),
        .Q(m_axi_gmem_WDATA[3]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_197),
        .Q(m_axi_gmem_WDATA[4]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_196),
        .Q(m_axi_gmem_WDATA[5]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_195),
        .Q(m_axi_gmem_WDATA[6]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_194),
        .Q(m_axi_gmem_WDATA[7]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_193),
        .Q(m_axi_gmem_WDATA[8]),
        .R(\bus_wide_gen.data_buf4_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf2_out ),
        .D(buff_wdata_n_192),
        .Q(m_axi_gmem_WDATA[9]),
        .R(\bus_wide_gen.data_buf4_out ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .D({\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 ,\bus_wide_gen.fifo_burst_n_47 ,\bus_wide_gen.fifo_burst_n_48 ,\bus_wide_gen.fifo_burst_n_49 ,\bus_wide_gen.fifo_burst_n_50 ,\bus_wide_gen.fifo_burst_n_51 ,\bus_wide_gen.fifo_burst_n_52 ,\bus_wide_gen.fifo_burst_n_53 ,\bus_wide_gen.fifo_burst_n_54 ,\bus_wide_gen.fifo_burst_n_55 ,\bus_wide_gen.fifo_burst_n_56 ,\bus_wide_gen.fifo_burst_n_57 ,\bus_wide_gen.fifo_burst_n_58 ,\bus_wide_gen.fifo_burst_n_59 ,\bus_wide_gen.fifo_burst_n_60 ,\bus_wide_gen.fifo_burst_n_61 ,\bus_wide_gen.fifo_burst_n_62 ,\bus_wide_gen.fifo_burst_n_63 ,\bus_wide_gen.fifo_burst_n_64 ,\bus_wide_gen.fifo_burst_n_65 ,\bus_wide_gen.fifo_burst_n_66 ,\bus_wide_gen.fifo_burst_n_67 }),
        .E(\bus_wide_gen.first_pad ),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_2 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_3 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_5 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_77 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_75 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (buff_wdata_n_183),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (m_axi_gmem_WVALID_0),
        .\bus_wide_gen.len_cnt_reg[0]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.len_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_10 ),
        .\bus_wide_gen.len_cnt_reg[6] (\bus_wide_gen.data_buf4_out ),
        .\bus_wide_gen.len_cnt_reg[6]_0 (\bus_wide_gen.fifo_burst_n_12 ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_7 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_6 ),
        .\bus_wide_gen.strb_buf_reg[3]_0 (tmp_strb),
        .\could_multi_bursts.awaddr_buf_reg[63] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_78 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_73 ),
        .data_valid(data_valid),
        .dout_valid_reg(\bus_wide_gen.fifo_burst_n_76 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_79 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB[3:2]),
        .next_wreq(next_wreq),
        .push(push_0),
        .\q_reg[8]_0 (\bus_wide_gen.data_buf1_out ),
        .\q_reg[9]_0 (buff_wdata_n_182),
        .\q_reg[9]_1 (\sect_addr_buf_reg_n_0_[1] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_end_buf_reg[1]_1 (\end_addr_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_68 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_14 ),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_74 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_76 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_230),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_202),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_181),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_2),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_73 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem_AWADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem_AWADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_78 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[12]_i_2 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[12]_i_3 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[12]_i_4 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[12]_i_5 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_2 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_3 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_4 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[16]_i_5 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[20]_i_2 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[20]_i_3 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[20]_i_4 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[20]_i_5 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[24]_i_2 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[24]_i_3 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[24]_i_4 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[24]_i_5 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[28]_i_2 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[28]_i_3 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[28]_i_4 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[28]_i_5 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[32]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[32]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[32]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_2 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_3 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_4 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_5 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_2 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_3 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_4 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_5 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[12]_i_1 
       (.CI(\end_addr_buf_reg[8]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[12]_i_1_n_0 ,\end_addr_buf_reg[12]_i_1_n_1 ,\end_addr_buf_reg[12]_i_1_n_2 ,\end_addr_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] }),
        .O(end_addr[12:9]),
        .S({\end_addr_buf[12]_i_2_n_0 ,\end_addr_buf[12]_i_3_n_0 ,\end_addr_buf[12]_i_4_n_0 ,\end_addr_buf[12]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[16]_i_1 
       (.CI(\end_addr_buf_reg[12]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[16]_i_1_n_0 ,\end_addr_buf_reg[16]_i_1_n_1 ,\end_addr_buf_reg[16]_i_1_n_2 ,\end_addr_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] }),
        .O(end_addr[16:13]),
        .S({\end_addr_buf[16]_i_2_n_0 ,\end_addr_buf[16]_i_3_n_0 ,\end_addr_buf[16]_i_4_n_0 ,\end_addr_buf[16]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[20]_i_1 
       (.CI(\end_addr_buf_reg[16]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[20]_i_1_n_0 ,\end_addr_buf_reg[20]_i_1_n_1 ,\end_addr_buf_reg[20]_i_1_n_2 ,\end_addr_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] }),
        .O(end_addr[20:17]),
        .S({\end_addr_buf[20]_i_2_n_0 ,\end_addr_buf[20]_i_3_n_0 ,\end_addr_buf[20]_i_4_n_0 ,\end_addr_buf[20]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[24]_i_1 
       (.CI(\end_addr_buf_reg[20]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[24]_i_1_n_0 ,\end_addr_buf_reg[24]_i_1_n_1 ,\end_addr_buf_reg[24]_i_1_n_2 ,\end_addr_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] }),
        .O(end_addr[24:21]),
        .S({\end_addr_buf[24]_i_2_n_0 ,\end_addr_buf[24]_i_3_n_0 ,\end_addr_buf[24]_i_4_n_0 ,\end_addr_buf[24]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[28]_i_1 
       (.CI(\end_addr_buf_reg[24]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[28]_i_1_n_0 ,\end_addr_buf_reg[28]_i_1_n_1 ,\end_addr_buf_reg[28]_i_1_n_2 ,\end_addr_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] }),
        .O(end_addr[28:25]),
        .S({\end_addr_buf[28]_i_2_n_0 ,\end_addr_buf[28]_i_3_n_0 ,\end_addr_buf[28]_i_4_n_0 ,\end_addr_buf[28]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[32]_i_1 
       (.CI(\end_addr_buf_reg[28]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[32]_i_1_n_0 ,\end_addr_buf_reg[32]_i_1_n_1 ,\end_addr_buf_reg[32]_i_1_n_2 ,\end_addr_buf_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] }),
        .O(end_addr[32:29]),
        .S({\start_addr_reg_n_0_[32] ,\end_addr_buf[32]_i_2_n_0 ,\end_addr_buf[32]_i_3_n_0 ,\end_addr_buf[32]_i_4_n_0 }));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[36]_i_1 
       (.CI(\end_addr_buf_reg[32]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[36]_i_1_n_0 ,\end_addr_buf_reg[36]_i_1_n_1 ,\end_addr_buf_reg[36]_i_1_n_2 ,\end_addr_buf_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[36:33]),
        .S({\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] }));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[40]_i_1 
       (.CI(\end_addr_buf_reg[36]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[40]_i_1_n_0 ,\end_addr_buf_reg[40]_i_1_n_1 ,\end_addr_buf_reg[40]_i_1_n_2 ,\end_addr_buf_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[40:37]),
        .S({\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] }));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[44]_i_1 
       (.CI(\end_addr_buf_reg[40]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[44]_i_1_n_0 ,\end_addr_buf_reg[44]_i_1_n_1 ,\end_addr_buf_reg[44]_i_1_n_2 ,\end_addr_buf_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[44:41]),
        .S({\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] }));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[48]_i_1 
       (.CI(\end_addr_buf_reg[44]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[48]_i_1_n_0 ,\end_addr_buf_reg[48]_i_1_n_1 ,\end_addr_buf_reg[48]_i_1_n_2 ,\end_addr_buf_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[48:45]),
        .S({\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] }));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[4]_i_1_n_0 ,\end_addr_buf_reg[4]_i_1_n_1 ,\end_addr_buf_reg[4]_i_1_n_2 ,\end_addr_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O(end_addr[4:1]),
        .S({\end_addr_buf[4]_i_2_n_0 ,\end_addr_buf[4]_i_3_n_0 ,\end_addr_buf[4]_i_4_n_0 ,\end_addr_buf[4]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[52]_i_1 
       (.CI(\end_addr_buf_reg[48]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[52]_i_1_n_0 ,\end_addr_buf_reg[52]_i_1_n_1 ,\end_addr_buf_reg[52]_i_1_n_2 ,\end_addr_buf_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[52:49]),
        .S({\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] }));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[56]_i_1 
       (.CI(\end_addr_buf_reg[52]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[56]_i_1_n_0 ,\end_addr_buf_reg[56]_i_1_n_1 ,\end_addr_buf_reg[56]_i_1_n_2 ,\end_addr_buf_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[56:53]),
        .S({\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] }));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[60]_i_1 
       (.CI(\end_addr_buf_reg[56]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[60]_i_1_n_0 ,\end_addr_buf_reg[60]_i_1_n_1 ,\end_addr_buf_reg[60]_i_1_n_2 ,\end_addr_buf_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[60:57]),
        .S({\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] }));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[60]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:2],\end_addr_buf_reg[63]_i_1_n_2 ,\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3],end_addr[63:61]}),
        .S({1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[8]_i_1 
       (.CI(\end_addr_buf_reg[4]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[8]_i_1_n_0 ,\end_addr_buf_reg[8]_i_1_n_1 ,\end_addr_buf_reg[8]_i_1_n_2 ,\end_addr_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({\end_addr_buf[8]_i_2_n_0 ,\end_addr_buf[8]_i_3_n_0 ,\end_addr_buf[8]_i_4_n_0 ,\end_addr_buf[8]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_68 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_0),
        .push(push_0),
        .push_0(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.\B_V_data_1_state_reg[0] (\B_V_data_1_state_reg[0] ),
        .D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15}),
        .\FSM_sequential_state[1]_i_3 (rs_wreq_n_79),
        .\FSM_sequential_state[1]_i_3_0 (rs_wreq_n_83),
        .Q(Q),
        .SR(SR),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .and_ln58_10_reg_2270_pp0_iter1_reg(and_ln58_10_reg_2270_pp0_iter1_reg),
        .\and_ln58_10_reg_2270_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_175),
        .\and_ln58_10_reg_2270_pp0_iter1_reg_reg[0]_0 (fifo_resp_to_user_n_181),
        .\and_ln58_10_reg_2270_reg[0] (\and_ln58_10_reg_2270_reg[0]_10 ),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_11_reg_2287_pp0_iter1_reg(and_ln58_11_reg_2287_pp0_iter1_reg),
        .\and_ln58_11_reg_2287_reg[0] (\and_ln58_11_reg_2287_reg[0] ),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .\and_ln58_1_reg_2117_reg[0] (fifo_resp_to_user_n_102),
        .\and_ln58_1_reg_2117_reg[0]_0 (fifo_resp_to_user_n_103),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .and_ln58_6_reg_2202(and_ln58_6_reg_2202),
        .and_ln58_6_reg_2202_pp0_iter1_reg(and_ln58_6_reg_2202_pp0_iter1_reg),
        .\and_ln58_6_reg_2202_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_179),
        .and_ln58_7_reg_2219(and_ln58_7_reg_2219),
        .and_ln58_7_reg_2219_pp0_iter1_reg(and_ln58_7_reg_2219_pp0_iter1_reg),
        .\and_ln58_7_reg_2219_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_167),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .and_ln58_8_reg_2236_pp0_iter1_reg(and_ln58_8_reg_2236_pp0_iter1_reg),
        .\and_ln58_8_reg_2236_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_180),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .and_ln58_9_reg_2253_pp0_iter1_reg(and_ln58_9_reg_2253_pp0_iter1_reg),
        .\and_ln58_9_reg_2253_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_182),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .\ap_CS_fsm_reg[10] (\and_ln58_7_reg_2219_reg[0] ),
        .\ap_CS_fsm_reg[10]_0 (\and_ln58_6_reg_2202_reg[0] ),
        .\ap_CS_fsm_reg[11] ({D[11:8],D[4],D[2],D[0]}),
        .\ap_CS_fsm_reg[11]_0 (\and_ln58_8_reg_2236_reg[0] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[12]_0 (\B_V_data_1_state_reg[1]_0 ),
        .\ap_CS_fsm_reg[12]_1 (rs_wreq_n_76),
        .\ap_CS_fsm_reg[1] (buff_wdata_n_134),
        .\ap_CS_fsm_reg[3] (fifo_resp_to_user_n_31),
        .\ap_CS_fsm_reg[3]_0 (buff_wdata_n_150),
        .\ap_CS_fsm_reg[3]_1 (rs_wreq_n_86),
        .\ap_CS_fsm_reg[4] (fifo_resp_to_user_n_101),
        .\ap_CS_fsm_reg[5] (fifo_resp_to_user_n_172),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (rs_wreq_n_82),
        .\ap_CS_fsm_reg[7] (buff_wdata_n_152),
        .\ap_CS_fsm_reg[7]_0 (buff_wdata_n_180),
        .\ap_CS_fsm_reg[7]_1 (s_ready_t_reg),
        .\ap_CS_fsm_reg[7]_2 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[9] (\and_ln58_5_reg_2185_reg[0] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(fifo_resp_to_user_n_18),
        .ap_enable_reg_pp0_iter0_reg_1(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_2(fifo_resp_to_user_n_95),
        .ap_enable_reg_pp0_iter0_reg_3(fifo_resp_to_user_n_173),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter1_reg(fifo_resp_to_user_n_17),
        .ap_enable_reg_pp0_iter1_reg_0(fifo_resp_to_user_n_168),
        .ap_enable_reg_pp0_iter1_reg_1(rs_wreq_n_5),
        .ap_enable_reg_pp0_iter1_reg_2(\ap_CS_fsm_reg[8]_0 ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\data_p1_reg[23] (rs_wreq_n_71),
        .\data_p1_reg[55] (rs_wreq_n_9),
        .\data_p1_reg[55]_0 (rs_wreq_n_72),
        .\data_p1_reg[55]_1 (\data_p2_reg[0] ),
        .\data_p2[62]_i_7 (buff_wdata_n_167),
        .\data_p2_reg[0] (buff_wdata_n_162),
        .\data_p2_reg[0]_0 (rs_wreq_n_81),
        .\data_p2_reg[62] (\data_p2_reg[62]_5 ),
        .\data_p2_reg[62]_0 (\data_p2_reg[62]_6 ),
        .\data_p2_reg[62]_1 (\data_p1_reg[62]_0 ),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(fifo_resp_to_user_n_29),
        .empty_n_reg_2(fifo_resp_to_user_n_96),
        .empty_n_reg_3(fifo_resp_to_user_n_100),
        .empty_n_reg_4(empty_n_reg_0),
        .empty_n_reg_5(fifo_resp_to_user_n_166),
        .empty_n_reg_6(fifo_resp_to_user_n_170),
        .empty_n_reg_7(empty_n_reg_1),
        .empty_n_reg_8(fifo_resp_to_user_n_185),
        .empty_n_reg_9(fifo_resp_to_user_n_187),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(push_1),
        .\gmem_addr_1_reg_2125_reg[0] (fifo_resp_to_user_n_30),
        .\gmem_addr_1_reg_2125_reg[0]_0 (fifo_resp_to_user_n_105),
        .\gmem_addr_1_reg_2125_reg[10] (fifo_resp_to_user_n_42),
        .\gmem_addr_1_reg_2125_reg[10]_0 (fifo_resp_to_user_n_115),
        .\gmem_addr_1_reg_2125_reg[11] (fifo_resp_to_user_n_43),
        .\gmem_addr_1_reg_2125_reg[11]_0 (fifo_resp_to_user_n_116),
        .\gmem_addr_1_reg_2125_reg[12] (fifo_resp_to_user_n_44),
        .\gmem_addr_1_reg_2125_reg[12]_0 (fifo_resp_to_user_n_117),
        .\gmem_addr_1_reg_2125_reg[13] (fifo_resp_to_user_n_45),
        .\gmem_addr_1_reg_2125_reg[13]_0 (fifo_resp_to_user_n_118),
        .\gmem_addr_1_reg_2125_reg[14] (fifo_resp_to_user_n_46),
        .\gmem_addr_1_reg_2125_reg[14]_0 (fifo_resp_to_user_n_119),
        .\gmem_addr_1_reg_2125_reg[15] (fifo_resp_to_user_n_47),
        .\gmem_addr_1_reg_2125_reg[15]_0 (fifo_resp_to_user_n_120),
        .\gmem_addr_1_reg_2125_reg[16] (fifo_resp_to_user_n_48),
        .\gmem_addr_1_reg_2125_reg[16]_0 (fifo_resp_to_user_n_121),
        .\gmem_addr_1_reg_2125_reg[17] (fifo_resp_to_user_n_49),
        .\gmem_addr_1_reg_2125_reg[17]_0 (fifo_resp_to_user_n_122),
        .\gmem_addr_1_reg_2125_reg[18] (fifo_resp_to_user_n_50),
        .\gmem_addr_1_reg_2125_reg[18]_0 (fifo_resp_to_user_n_123),
        .\gmem_addr_1_reg_2125_reg[19] (fifo_resp_to_user_n_51),
        .\gmem_addr_1_reg_2125_reg[19]_0 (fifo_resp_to_user_n_124),
        .\gmem_addr_1_reg_2125_reg[1] (fifo_resp_to_user_n_33),
        .\gmem_addr_1_reg_2125_reg[1]_0 (fifo_resp_to_user_n_106),
        .\gmem_addr_1_reg_2125_reg[20] (fifo_resp_to_user_n_52),
        .\gmem_addr_1_reg_2125_reg[20]_0 (fifo_resp_to_user_n_125),
        .\gmem_addr_1_reg_2125_reg[21] (fifo_resp_to_user_n_53),
        .\gmem_addr_1_reg_2125_reg[21]_0 (fifo_resp_to_user_n_126),
        .\gmem_addr_1_reg_2125_reg[22] (fifo_resp_to_user_n_54),
        .\gmem_addr_1_reg_2125_reg[22]_0 (fifo_resp_to_user_n_127),
        .\gmem_addr_1_reg_2125_reg[23] (fifo_resp_to_user_n_55),
        .\gmem_addr_1_reg_2125_reg[24] (fifo_resp_to_user_n_56),
        .\gmem_addr_1_reg_2125_reg[24]_0 (fifo_resp_to_user_n_128),
        .\gmem_addr_1_reg_2125_reg[25] (fifo_resp_to_user_n_57),
        .\gmem_addr_1_reg_2125_reg[25]_0 (fifo_resp_to_user_n_129),
        .\gmem_addr_1_reg_2125_reg[26] (fifo_resp_to_user_n_58),
        .\gmem_addr_1_reg_2125_reg[26]_0 (fifo_resp_to_user_n_130),
        .\gmem_addr_1_reg_2125_reg[27] (fifo_resp_to_user_n_59),
        .\gmem_addr_1_reg_2125_reg[27]_0 (fifo_resp_to_user_n_131),
        .\gmem_addr_1_reg_2125_reg[28] (fifo_resp_to_user_n_60),
        .\gmem_addr_1_reg_2125_reg[28]_0 (fifo_resp_to_user_n_132),
        .\gmem_addr_1_reg_2125_reg[29] (fifo_resp_to_user_n_61),
        .\gmem_addr_1_reg_2125_reg[29]_0 (fifo_resp_to_user_n_133),
        .\gmem_addr_1_reg_2125_reg[2] (fifo_resp_to_user_n_34),
        .\gmem_addr_1_reg_2125_reg[2]_0 (fifo_resp_to_user_n_107),
        .\gmem_addr_1_reg_2125_reg[30] (fifo_resp_to_user_n_62),
        .\gmem_addr_1_reg_2125_reg[30]_0 (fifo_resp_to_user_n_134),
        .\gmem_addr_1_reg_2125_reg[31] (fifo_resp_to_user_n_63),
        .\gmem_addr_1_reg_2125_reg[31]_0 (fifo_resp_to_user_n_135),
        .\gmem_addr_1_reg_2125_reg[32] (fifo_resp_to_user_n_64),
        .\gmem_addr_1_reg_2125_reg[32]_0 (fifo_resp_to_user_n_136),
        .\gmem_addr_1_reg_2125_reg[33] (fifo_resp_to_user_n_65),
        .\gmem_addr_1_reg_2125_reg[33]_0 (fifo_resp_to_user_n_137),
        .\gmem_addr_1_reg_2125_reg[34] (fifo_resp_to_user_n_66),
        .\gmem_addr_1_reg_2125_reg[34]_0 (fifo_resp_to_user_n_138),
        .\gmem_addr_1_reg_2125_reg[35] (fifo_resp_to_user_n_67),
        .\gmem_addr_1_reg_2125_reg[35]_0 (fifo_resp_to_user_n_139),
        .\gmem_addr_1_reg_2125_reg[36] (fifo_resp_to_user_n_68),
        .\gmem_addr_1_reg_2125_reg[36]_0 (fifo_resp_to_user_n_140),
        .\gmem_addr_1_reg_2125_reg[37] (fifo_resp_to_user_n_69),
        .\gmem_addr_1_reg_2125_reg[37]_0 (fifo_resp_to_user_n_141),
        .\gmem_addr_1_reg_2125_reg[38] (fifo_resp_to_user_n_70),
        .\gmem_addr_1_reg_2125_reg[38]_0 (fifo_resp_to_user_n_142),
        .\gmem_addr_1_reg_2125_reg[39] (fifo_resp_to_user_n_71),
        .\gmem_addr_1_reg_2125_reg[39]_0 (fifo_resp_to_user_n_143),
        .\gmem_addr_1_reg_2125_reg[3] (fifo_resp_to_user_n_35),
        .\gmem_addr_1_reg_2125_reg[3]_0 (fifo_resp_to_user_n_108),
        .\gmem_addr_1_reg_2125_reg[40] (fifo_resp_to_user_n_72),
        .\gmem_addr_1_reg_2125_reg[40]_0 (fifo_resp_to_user_n_144),
        .\gmem_addr_1_reg_2125_reg[41] (fifo_resp_to_user_n_73),
        .\gmem_addr_1_reg_2125_reg[41]_0 (fifo_resp_to_user_n_145),
        .\gmem_addr_1_reg_2125_reg[42] (fifo_resp_to_user_n_74),
        .\gmem_addr_1_reg_2125_reg[42]_0 (fifo_resp_to_user_n_146),
        .\gmem_addr_1_reg_2125_reg[43] (fifo_resp_to_user_n_75),
        .\gmem_addr_1_reg_2125_reg[43]_0 (fifo_resp_to_user_n_147),
        .\gmem_addr_1_reg_2125_reg[44] (fifo_resp_to_user_n_76),
        .\gmem_addr_1_reg_2125_reg[44]_0 (fifo_resp_to_user_n_148),
        .\gmem_addr_1_reg_2125_reg[45] (fifo_resp_to_user_n_77),
        .\gmem_addr_1_reg_2125_reg[45]_0 (fifo_resp_to_user_n_149),
        .\gmem_addr_1_reg_2125_reg[46] (fifo_resp_to_user_n_78),
        .\gmem_addr_1_reg_2125_reg[46]_0 (fifo_resp_to_user_n_150),
        .\gmem_addr_1_reg_2125_reg[47] (fifo_resp_to_user_n_79),
        .\gmem_addr_1_reg_2125_reg[47]_0 (fifo_resp_to_user_n_151),
        .\gmem_addr_1_reg_2125_reg[48] (fifo_resp_to_user_n_80),
        .\gmem_addr_1_reg_2125_reg[48]_0 (fifo_resp_to_user_n_152),
        .\gmem_addr_1_reg_2125_reg[49] (fifo_resp_to_user_n_81),
        .\gmem_addr_1_reg_2125_reg[49]_0 (fifo_resp_to_user_n_153),
        .\gmem_addr_1_reg_2125_reg[4] (fifo_resp_to_user_n_36),
        .\gmem_addr_1_reg_2125_reg[4]_0 (fifo_resp_to_user_n_109),
        .\gmem_addr_1_reg_2125_reg[50] (fifo_resp_to_user_n_82),
        .\gmem_addr_1_reg_2125_reg[50]_0 (fifo_resp_to_user_n_154),
        .\gmem_addr_1_reg_2125_reg[51] (fifo_resp_to_user_n_83),
        .\gmem_addr_1_reg_2125_reg[51]_0 (fifo_resp_to_user_n_155),
        .\gmem_addr_1_reg_2125_reg[52] (fifo_resp_to_user_n_84),
        .\gmem_addr_1_reg_2125_reg[52]_0 (fifo_resp_to_user_n_156),
        .\gmem_addr_1_reg_2125_reg[53] (fifo_resp_to_user_n_85),
        .\gmem_addr_1_reg_2125_reg[53]_0 (fifo_resp_to_user_n_157),
        .\gmem_addr_1_reg_2125_reg[54] (fifo_resp_to_user_n_86),
        .\gmem_addr_1_reg_2125_reg[54]_0 (fifo_resp_to_user_n_158),
        .\gmem_addr_1_reg_2125_reg[55] (fifo_resp_to_user_n_87),
        .\gmem_addr_1_reg_2125_reg[56] (fifo_resp_to_user_n_88),
        .\gmem_addr_1_reg_2125_reg[56]_0 (fifo_resp_to_user_n_159),
        .\gmem_addr_1_reg_2125_reg[57] (fifo_resp_to_user_n_89),
        .\gmem_addr_1_reg_2125_reg[57]_0 (fifo_resp_to_user_n_160),
        .\gmem_addr_1_reg_2125_reg[58] (fifo_resp_to_user_n_90),
        .\gmem_addr_1_reg_2125_reg[58]_0 (fifo_resp_to_user_n_161),
        .\gmem_addr_1_reg_2125_reg[59] (fifo_resp_to_user_n_91),
        .\gmem_addr_1_reg_2125_reg[59]_0 (fifo_resp_to_user_n_162),
        .\gmem_addr_1_reg_2125_reg[5] (fifo_resp_to_user_n_37),
        .\gmem_addr_1_reg_2125_reg[5]_0 (fifo_resp_to_user_n_110),
        .\gmem_addr_1_reg_2125_reg[60] (fifo_resp_to_user_n_92),
        .\gmem_addr_1_reg_2125_reg[60]_0 (fifo_resp_to_user_n_163),
        .\gmem_addr_1_reg_2125_reg[61] (fifo_resp_to_user_n_93),
        .\gmem_addr_1_reg_2125_reg[61]_0 (fifo_resp_to_user_n_164),
        .\gmem_addr_1_reg_2125_reg[62] (fifo_resp_to_user_n_94),
        .\gmem_addr_1_reg_2125_reg[62]_0 (fifo_resp_to_user_n_165),
        .\gmem_addr_1_reg_2125_reg[6] (fifo_resp_to_user_n_38),
        .\gmem_addr_1_reg_2125_reg[6]_0 (fifo_resp_to_user_n_111),
        .\gmem_addr_1_reg_2125_reg[7] (fifo_resp_to_user_n_39),
        .\gmem_addr_1_reg_2125_reg[7]_0 (fifo_resp_to_user_n_112),
        .\gmem_addr_1_reg_2125_reg[8] (fifo_resp_to_user_n_40),
        .\gmem_addr_1_reg_2125_reg[8]_0 (fifo_resp_to_user_n_113),
        .\gmem_addr_1_reg_2125_reg[9] (fifo_resp_to_user_n_41),
        .\gmem_addr_1_reg_2125_reg[9]_0 (fifo_resp_to_user_n_114),
        .\gmem_addr_2_reg_2142_reg[23] (fifo_resp_to_user_n_184),
        .\gmem_addr_2_reg_2142_reg[55] (fifo_resp_to_user_n_183),
        .icmp_ln59_10_reg_2274(icmp_ln59_10_reg_2274),
        .icmp_ln59_10_reg_2274_pp0_iter1_reg(icmp_ln59_10_reg_2274_pp0_iter1_reg),
        .icmp_ln59_11_reg_2291_pp0_iter1_reg(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .\icmp_ln59_2_reg_2138_reg[0] (fifo_resp_to_user_n_32),
        .\icmp_ln59_2_reg_2138_reg[0]_0 (\icmp_ln59_2_reg_2138_reg[0] ),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .icmp_ln59_6_reg_2206_pp0_iter1_reg(icmp_ln59_6_reg_2206_pp0_iter1_reg),
        .\icmp_ln59_6_reg_2206_pp0_iter1_reg_reg[0] (fifo_resp_to_user_n_178),
        .icmp_ln59_7_reg_2223_pp0_iter1_reg(icmp_ln59_7_reg_2223_pp0_iter1_reg),
        .icmp_ln59_8_reg_2240_pp0_iter1_reg(icmp_ln59_8_reg_2240_pp0_iter1_reg),
        .icmp_ln59_9_reg_2257(icmp_ln59_9_reg_2257),
        .icmp_ln59_9_reg_2257_pp0_iter1_reg(icmp_ln59_9_reg_2257_pp0_iter1_reg),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg_i_109(rs_wreq_n_7),
        .mem_reg_i_31(\q_tmp_reg[0]_4 ),
        .pop0(pop0),
        .push(push),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0]_0 ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_1 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[0]_3 (rs_wreq_n_84),
        .\q_tmp_reg[0]_4 (buff_wdata_n_153),
        .\q_tmp_reg[0]_5 (full_n_reg),
        .\q_tmp_reg[0]_6 (buff_wdata_n_163),
        .\q_tmp_reg[0]_7 (rs_wreq_n_77),
        .\q_tmp_reg[0]_8 (buff_wdata_n_3),
        .\q_tmp_reg[10] (\q_tmp_reg[10] ),
        .\q_tmp_reg[10]_0 (\q_tmp_reg[10]_0 ),
        .\q_tmp_reg[10]_1 (\q_tmp_reg[10]_1 ),
        .\q_tmp_reg[11] (\q_tmp_reg[11] ),
        .\q_tmp_reg[11]_0 (\q_tmp_reg[11]_0 ),
        .\q_tmp_reg[11]_1 (\q_tmp_reg[11]_1 ),
        .\q_tmp_reg[13] (\q_tmp_reg[13] ),
        .\q_tmp_reg[13]_0 (\q_tmp_reg[13]_0 ),
        .\q_tmp_reg[13]_1 (\q_tmp_reg[13]_1 ),
        .\q_tmp_reg[14] (\q_tmp_reg[14] ),
        .\q_tmp_reg[14]_0 (\q_tmp_reg[14]_0 ),
        .\q_tmp_reg[14]_1 (\q_tmp_reg[14]_1 ),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15]_0 ),
        .\q_tmp_reg[15]_1 (\q_tmp_reg[15]_1 ),
        .\q_tmp_reg[15]_2 (\q_tmp_reg[15]_2 ),
        .\q_tmp_reg[1] (\q_tmp_reg[1] ),
        .\q_tmp_reg[1]_0 (\q_tmp_reg[1]_0 ),
        .\q_tmp_reg[1]_1 (\q_tmp_reg[1]_1 ),
        .\q_tmp_reg[2] (\q_tmp_reg[2] ),
        .\q_tmp_reg[2]_0 (\q_tmp_reg[2]_0 ),
        .\q_tmp_reg[2]_1 (\q_tmp_reg[2]_1 ),
        .\q_tmp_reg[3] (\q_tmp_reg[3] ),
        .\q_tmp_reg[3]_0 (\q_tmp_reg[3]_0 ),
        .\q_tmp_reg[3]_1 (\q_tmp_reg[3]_1 ),
        .\q_tmp_reg[4] (\q_tmp_reg[4] ),
        .\q_tmp_reg[4]_0 (\q_tmp_reg[4]_0 ),
        .\q_tmp_reg[4]_1 (\q_tmp_reg[4]_1 ),
        .\q_tmp_reg[5] (\q_tmp_reg[5] ),
        .\q_tmp_reg[5]_0 (\q_tmp_reg[5]_0 ),
        .\q_tmp_reg[5]_1 (\q_tmp_reg[5]_1 ),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\q_tmp_reg[7]_0 (\q_tmp_reg[7]_0 ),
        .\q_tmp_reg[7]_1 (\q_tmp_reg[7]_1 ),
        .\q_tmp_reg[8] (\q_tmp_reg[8] ),
        .\q_tmp_reg[8]_0 (\q_tmp_reg[8]_0 ),
        .\q_tmp_reg[8]_1 (\q_tmp_reg[8]_1 ),
        .\q_tmp_reg[9] (\q_tmp_reg[9] ),
        .\q_tmp_reg[9]_0 (\q_tmp_reg[9]_0 ),
        .\q_tmp_reg[9]_1 (\q_tmp_reg[9]_1 ),
        .raw_data_im_1_o_stream_TVALID_int_regslice(raw_data_im_1_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .shouldContinue_reg_2304(shouldContinue_reg_2304),
        .\shouldContinue_reg_2304_reg[0] (\shouldContinue_reg_2304_reg[0] ),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice),
        .\tmp_11_reg_2313_reg[12] (\tmp_11_reg_2313_reg[12] ),
        .\tmp_11_reg_2313_reg[6] (\tmp_11_reg_2313_reg[6] ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.E(align_len0),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_wreq_n_2,fifo_wreq_n_3}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(fifo_wreq_n_4),
        .empty_n_reg_1(fifo_wreq_n_70),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\pout_reg[1]_0 (rs2f_wreq_valid),
        .\q_reg[0]_0 (last_sect),
        .\q_reg[0]_1 (wreq_handling_reg_n_0),
        .\q_reg[62]_0 (rs2f_wreq_data),
        .\q_reg[64]_0 ({fifo_wreq_data,q__0}),
        .\q_reg[64]_1 (zero_len_event0),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in_0[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in_0[21]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in_0[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in_0[18]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in_0[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(p_0_in_0[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in_0[43]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in_0[42]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in_0[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(p_0_in_0[2]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in0_in[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in0_in[15]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[32] ),
        .I1(p_0_in0_in[32]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[31]),
        .I5(\sect_cnt_reg_n_0_[31] ),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in0_in[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in0_in[46]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_2,fifo_wreq_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in0_in[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h22020202)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(\throttl_cnt_reg[8] ),
        .I2(\throttl_cnt_reg[8]_0 ),
        .I3(m_axi_gmem_WREADY),
        .I4(WVALID_Dummy),
        .O(m_axi_gmem_AWVALID));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WVALID_0),
        .O(m_axi_gmem_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice rs_wreq
       (.\B_V_data_1_state_reg[1] ({\ap_CS_fsm_reg[12]_0 [12],\ap_CS_fsm_reg[12]_0 [8:7],\ap_CS_fsm_reg[12]_0 [4:2]}),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1]_0 ),
        .D({D[12],D[7],D[3]}),
        .\FSM_sequential_state_reg[1]_0 (rs_wreq_n_89),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .WEA(gmem_WVALID),
        .and_ln58_10_reg_2270(and_ln58_10_reg_2270),
        .\and_ln58_10_reg_2270_reg[0] (rs_wreq_n_76),
        .\and_ln58_10_reg_2270_reg[0]_0 (rs_wreq_n_79),
        .and_ln58_11_reg_2287(and_ln58_11_reg_2287),
        .and_ln58_11_reg_2287_pp0_iter1_reg(and_ln58_11_reg_2287_pp0_iter1_reg),
        .\and_ln58_11_reg_2287_reg[0] (rs_wreq_n_70),
        .\and_ln58_11_reg_2287_reg[0]_0 (rs_wreq_n_74),
        .and_ln58_1_reg_2117(and_ln58_1_reg_2117),
        .\and_ln58_1_reg_2117_reg[0] (rs_wreq_n_81),
        .and_ln58_2_reg_2134(and_ln58_2_reg_2134),
        .\and_ln58_2_reg_2134_reg[0] (rs_wreq_n_82),
        .and_ln58_3_reg_2151(and_ln58_3_reg_2151),
        .and_ln58_4_reg_2168(and_ln58_4_reg_2168),
        .and_ln58_5_reg_2185(and_ln58_5_reg_2185),
        .and_ln58_8_reg_2236(and_ln58_8_reg_2236),
        .and_ln58_9_reg_2253(and_ln58_9_reg_2253),
        .and_ln58_reg_2100(and_ln58_reg_2100),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[4] (fifo_resp_to_user_n_102),
        .\ap_CS_fsm_reg[4]_0 (fifo_resp_to_user_n_166),
        .\ap_CS_fsm_reg[5] (rs_wreq_n_75),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_0 (fifo_resp_to_user_n_29),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_2 (buff_wdata_n_152),
        .\ap_CS_fsm_reg[8]_3 (fifo_resp_to_user_n_187),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(rs_wreq_n_5),
        .ap_enable_reg_pp0_iter0_reg_0(rs_wreq_n_9),
        .ap_enable_reg_pp0_iter0_reg_1(rs_wreq_n_77),
        .ap_enable_reg_pp0_iter0_reg_2(rs_wreq_n_83),
        .\data_p1_reg[0]_0 (fifo_resp_to_user_n_105),
        .\data_p1_reg[0]_1 (buff_wdata_n_69),
        .\data_p1_reg[0]_2 (buff_wdata_n_70),
        .\data_p1_reg[0]_3 (\data_p1_reg[0] ),
        .\data_p1_reg[10]_0 (fifo_resp_to_user_n_115),
        .\data_p1_reg[10]_1 (\data_p1_reg[10] ),
        .\data_p1_reg[10]_2 (buff_wdata_n_80),
        .\data_p1_reg[11]_0 (fifo_resp_to_user_n_116),
        .\data_p1_reg[11]_1 (buff_wdata_n_81),
        .\data_p1_reg[11]_2 (\data_p1_reg[11] ),
        .\data_p1_reg[12]_0 (fifo_resp_to_user_n_117),
        .\data_p1_reg[12]_1 (buff_wdata_n_82),
        .\data_p1_reg[12]_2 (\data_p1_reg[12] ),
        .\data_p1_reg[13]_0 (fifo_resp_to_user_n_118),
        .\data_p1_reg[13]_1 (buff_wdata_n_83),
        .\data_p1_reg[13]_2 (\data_p1_reg[13] ),
        .\data_p1_reg[14]_0 (fifo_resp_to_user_n_119),
        .\data_p1_reg[14]_1 (buff_wdata_n_84),
        .\data_p1_reg[14]_2 (\data_p1_reg[14] ),
        .\data_p1_reg[15]_0 (fifo_resp_to_user_n_120),
        .\data_p1_reg[15]_1 (buff_wdata_n_85),
        .\data_p1_reg[15]_2 (\data_p1_reg[15] ),
        .\data_p1_reg[16]_0 (fifo_resp_to_user_n_121),
        .\data_p1_reg[16]_1 (buff_wdata_n_86),
        .\data_p1_reg[16]_2 (\data_p1_reg[16] ),
        .\data_p1_reg[17]_0 (fifo_resp_to_user_n_122),
        .\data_p1_reg[17]_1 (buff_wdata_n_87),
        .\data_p1_reg[17]_2 (\data_p1_reg[17] ),
        .\data_p1_reg[18]_0 (fifo_resp_to_user_n_123),
        .\data_p1_reg[18]_1 (buff_wdata_n_88),
        .\data_p1_reg[18]_2 (\data_p1_reg[18] ),
        .\data_p1_reg[19]_0 (fifo_resp_to_user_n_124),
        .\data_p1_reg[19]_1 (buff_wdata_n_89),
        .\data_p1_reg[19]_2 (\data_p1_reg[19] ),
        .\data_p1_reg[1]_0 (fifo_resp_to_user_n_106),
        .\data_p1_reg[1]_1 (buff_wdata_n_71),
        .\data_p1_reg[1]_2 (\data_p1_reg[1] ),
        .\data_p1_reg[20]_0 (fifo_resp_to_user_n_125),
        .\data_p1_reg[20]_1 (buff_wdata_n_90),
        .\data_p1_reg[20]_2 (\data_p1_reg[20] ),
        .\data_p1_reg[21]_0 (fifo_resp_to_user_n_126),
        .\data_p1_reg[21]_1 (buff_wdata_n_91),
        .\data_p1_reg[21]_2 (\data_p1_reg[21] ),
        .\data_p1_reg[22]_0 (fifo_resp_to_user_n_127),
        .\data_p1_reg[22]_1 (buff_wdata_n_92),
        .\data_p1_reg[22]_2 (\data_p1_reg[22] ),
        .\data_p1_reg[24]_0 (fifo_resp_to_user_n_128),
        .\data_p1_reg[24]_1 (buff_wdata_n_93),
        .\data_p1_reg[24]_2 (\data_p1_reg[24] ),
        .\data_p1_reg[25]_0 (fifo_resp_to_user_n_129),
        .\data_p1_reg[25]_1 (buff_wdata_n_94),
        .\data_p1_reg[25]_2 (\data_p1_reg[25] ),
        .\data_p1_reg[26]_0 (fifo_resp_to_user_n_130),
        .\data_p1_reg[26]_1 (buff_wdata_n_95),
        .\data_p1_reg[26]_2 (\data_p1_reg[26] ),
        .\data_p1_reg[27]_0 (fifo_resp_to_user_n_131),
        .\data_p1_reg[27]_1 (buff_wdata_n_96),
        .\data_p1_reg[27]_2 (\data_p1_reg[27] ),
        .\data_p1_reg[28]_0 (fifo_resp_to_user_n_132),
        .\data_p1_reg[28]_1 (buff_wdata_n_97),
        .\data_p1_reg[28]_2 (\data_p1_reg[28] ),
        .\data_p1_reg[29]_0 (fifo_resp_to_user_n_133),
        .\data_p1_reg[29]_1 (\data_p1_reg[29] ),
        .\data_p1_reg[29]_2 (buff_wdata_n_98),
        .\data_p1_reg[2]_0 (fifo_resp_to_user_n_107),
        .\data_p1_reg[2]_1 (buff_wdata_n_72),
        .\data_p1_reg[2]_2 (\data_p1_reg[2] ),
        .\data_p1_reg[30]_0 (fifo_resp_to_user_n_134),
        .\data_p1_reg[30]_1 (buff_wdata_n_99),
        .\data_p1_reg[30]_2 (\data_p1_reg[30] ),
        .\data_p1_reg[31]_0 (fifo_resp_to_user_n_135),
        .\data_p1_reg[31]_1 (\data_p1_reg[31] ),
        .\data_p1_reg[31]_2 (buff_wdata_n_100),
        .\data_p1_reg[32]_0 (fifo_resp_to_user_n_136),
        .\data_p1_reg[32]_1 (buff_wdata_n_101),
        .\data_p1_reg[32]_2 (\data_p1_reg[32] ),
        .\data_p1_reg[33]_0 (fifo_resp_to_user_n_137),
        .\data_p1_reg[33]_1 (buff_wdata_n_102),
        .\data_p1_reg[33]_2 (\data_p1_reg[33] ),
        .\data_p1_reg[34]_0 (fifo_resp_to_user_n_138),
        .\data_p1_reg[34]_1 (buff_wdata_n_103),
        .\data_p1_reg[34]_2 (\data_p1_reg[34] ),
        .\data_p1_reg[35]_0 (fifo_resp_to_user_n_139),
        .\data_p1_reg[35]_1 (buff_wdata_n_104),
        .\data_p1_reg[35]_2 (\data_p1_reg[35] ),
        .\data_p1_reg[36]_0 (fifo_resp_to_user_n_140),
        .\data_p1_reg[36]_1 (buff_wdata_n_105),
        .\data_p1_reg[36]_2 (\data_p1_reg[36] ),
        .\data_p1_reg[37]_0 (fifo_resp_to_user_n_141),
        .\data_p1_reg[37]_1 (buff_wdata_n_106),
        .\data_p1_reg[37]_2 (\data_p1_reg[37] ),
        .\data_p1_reg[38]_0 (fifo_resp_to_user_n_142),
        .\data_p1_reg[38]_1 (buff_wdata_n_107),
        .\data_p1_reg[38]_2 (\data_p1_reg[38] ),
        .\data_p1_reg[39]_0 (fifo_resp_to_user_n_143),
        .\data_p1_reg[39]_1 (buff_wdata_n_108),
        .\data_p1_reg[39]_2 (\data_p1_reg[39] ),
        .\data_p1_reg[3]_0 (fifo_resp_to_user_n_108),
        .\data_p1_reg[3]_1 (buff_wdata_n_73),
        .\data_p1_reg[3]_2 (\data_p1_reg[3] ),
        .\data_p1_reg[40]_0 (fifo_resp_to_user_n_144),
        .\data_p1_reg[40]_1 (\data_p1_reg[40] ),
        .\data_p1_reg[40]_2 (buff_wdata_n_109),
        .\data_p1_reg[41]_0 (fifo_resp_to_user_n_145),
        .\data_p1_reg[41]_1 (buff_wdata_n_110),
        .\data_p1_reg[41]_2 (\data_p1_reg[41] ),
        .\data_p1_reg[42]_0 (fifo_resp_to_user_n_146),
        .\data_p1_reg[42]_1 (buff_wdata_n_111),
        .\data_p1_reg[42]_2 (\data_p1_reg[42] ),
        .\data_p1_reg[43]_0 (fifo_resp_to_user_n_147),
        .\data_p1_reg[43]_1 (buff_wdata_n_112),
        .\data_p1_reg[43]_2 (\data_p1_reg[43] ),
        .\data_p1_reg[44]_0 (fifo_resp_to_user_n_148),
        .\data_p1_reg[44]_1 (\data_p1_reg[44] ),
        .\data_p1_reg[44]_2 (buff_wdata_n_113),
        .\data_p1_reg[45]_0 (fifo_resp_to_user_n_149),
        .\data_p1_reg[45]_1 (buff_wdata_n_114),
        .\data_p1_reg[45]_2 (\data_p1_reg[45] ),
        .\data_p1_reg[46]_0 (fifo_resp_to_user_n_150),
        .\data_p1_reg[46]_1 (\data_p1_reg[46] ),
        .\data_p1_reg[46]_2 (buff_wdata_n_115),
        .\data_p1_reg[47]_0 (fifo_resp_to_user_n_151),
        .\data_p1_reg[47]_1 (buff_wdata_n_116),
        .\data_p1_reg[47]_2 (\data_p1_reg[47] ),
        .\data_p1_reg[48]_0 (fifo_resp_to_user_n_152),
        .\data_p1_reg[48]_1 (buff_wdata_n_117),
        .\data_p1_reg[48]_2 (\data_p1_reg[48] ),
        .\data_p1_reg[49]_0 (fifo_resp_to_user_n_153),
        .\data_p1_reg[49]_1 (buff_wdata_n_118),
        .\data_p1_reg[49]_2 (\data_p1_reg[49] ),
        .\data_p1_reg[4]_0 (fifo_resp_to_user_n_109),
        .\data_p1_reg[4]_1 (buff_wdata_n_74),
        .\data_p1_reg[4]_2 (\data_p1_reg[4] ),
        .\data_p1_reg[50]_0 (fifo_resp_to_user_n_154),
        .\data_p1_reg[50]_1 (buff_wdata_n_119),
        .\data_p1_reg[50]_2 (\data_p1_reg[50] ),
        .\data_p1_reg[51]_0 (fifo_resp_to_user_n_155),
        .\data_p1_reg[51]_1 (buff_wdata_n_120),
        .\data_p1_reg[51]_2 (\data_p1_reg[51] ),
        .\data_p1_reg[52]_0 (fifo_resp_to_user_n_156),
        .\data_p1_reg[52]_1 (\data_p1_reg[52] ),
        .\data_p1_reg[52]_2 (buff_wdata_n_121),
        .\data_p1_reg[53]_0 (fifo_resp_to_user_n_157),
        .\data_p1_reg[53]_1 (buff_wdata_n_122),
        .\data_p1_reg[53]_2 (\data_p1_reg[53] ),
        .\data_p1_reg[54]_0 (fifo_resp_to_user_n_158),
        .\data_p1_reg[54]_1 (buff_wdata_n_123),
        .\data_p1_reg[54]_2 (\data_p1_reg[54] ),
        .\data_p1_reg[55]_0 ({buff_wdata_n_228,buff_wdata_n_229}),
        .\data_p1_reg[56]_0 (fifo_resp_to_user_n_159),
        .\data_p1_reg[56]_1 (buff_wdata_n_124),
        .\data_p1_reg[56]_2 (\data_p1_reg[56] ),
        .\data_p1_reg[57]_0 (fifo_resp_to_user_n_160),
        .\data_p1_reg[57]_1 (buff_wdata_n_125),
        .\data_p1_reg[57]_2 (\data_p1_reg[57] ),
        .\data_p1_reg[58]_0 (fifo_resp_to_user_n_161),
        .\data_p1_reg[58]_1 (\data_p1_reg[58] ),
        .\data_p1_reg[58]_2 (buff_wdata_n_126),
        .\data_p1_reg[59]_0 (fifo_resp_to_user_n_162),
        .\data_p1_reg[59]_1 (buff_wdata_n_127),
        .\data_p1_reg[59]_2 (\data_p1_reg[59] ),
        .\data_p1_reg[5]_0 (fifo_resp_to_user_n_110),
        .\data_p1_reg[5]_1 (buff_wdata_n_75),
        .\data_p1_reg[5]_2 (\data_p1_reg[5] ),
        .\data_p1_reg[60]_0 (fifo_resp_to_user_n_163),
        .\data_p1_reg[60]_1 (\data_p1_reg[60] ),
        .\data_p1_reg[60]_2 (buff_wdata_n_128),
        .\data_p1_reg[61]_0 (fifo_resp_to_user_n_164),
        .\data_p1_reg[61]_1 (\data_p1_reg[61] ),
        .\data_p1_reg[61]_2 (buff_wdata_n_129),
        .\data_p1_reg[62]_0 (rs2f_wreq_data),
        .\data_p1_reg[62]_1 (fifo_resp_to_user_n_165),
        .\data_p1_reg[62]_2 ({\data_p1_reg[62]_0 [62:56],\data_p1_reg[62]_0 [54:24],\data_p1_reg[62]_0 [22:0]}),
        .\data_p1_reg[62]_3 (buff_wdata_n_130),
        .\data_p1_reg[62]_4 (\data_p1_reg[62] ),
        .\data_p1_reg[6]_0 (fifo_resp_to_user_n_111),
        .\data_p1_reg[6]_1 (buff_wdata_n_76),
        .\data_p1_reg[6]_2 (\data_p1_reg[6] ),
        .\data_p1_reg[7]_0 (fifo_resp_to_user_n_112),
        .\data_p1_reg[7]_1 (buff_wdata_n_77),
        .\data_p1_reg[7]_2 (\data_p1_reg[7] ),
        .\data_p1_reg[8]_0 (fifo_resp_to_user_n_113),
        .\data_p1_reg[8]_1 (\data_p1_reg[8] ),
        .\data_p1_reg[8]_2 (buff_wdata_n_78),
        .\data_p1_reg[9]_0 (fifo_resp_to_user_n_114),
        .\data_p1_reg[9]_1 (buff_wdata_n_79),
        .\data_p1_reg[9]_2 (\data_p1_reg[9] ),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[0]_1 (fifo_resp_to_user_n_32),
        .\data_p2_reg[0]_2 (buff_wdata_n_158),
        .\data_p2_reg[0]_3 (fifo_resp_to_user_n_173),
        .\data_p2_reg[0]_4 (fifo_resp_to_user_n_31),
        .\data_p2_reg[0]_5 (buff_wdata_n_149),
        .\data_p2_reg[55]_0 ({data_p2[55],data_p2[23]}),
        .\data_p2_reg[62]_0 (\data_p2_reg[62]_2 ),
        .\data_p2_reg[62]_1 (\data_p2_reg[62]_3 ),
        .\data_p2_reg[62]_2 (\data_p2_reg[62]_4 ),
        .\data_p2_reg[62]_3 ({buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68}),
        .empty_n_reg(fifo_resp_to_user_n_18),
        .full_n_i_4_0(full_n_i_4),
        .full_n_i_4_1(full_n_i_4_0),
        .full_n_i_4_2(buff_wdata_n_160),
        .full_n_i_4_3(full_n_i_4_1),
        .full_n_i_4_4(fifo_resp_to_user_n_180),
        .full_n_i_4_5(buff_wdata_n_159),
        .full_n_i_4_6(fifo_resp_to_user_n_182),
        .full_n_i_4_7(fifo_resp_to_user_n_167),
        .full_n_i_7_0(fifo_resp_to_user_n_103),
        .full_n_i_7_1(empty_n_reg_1),
        .gmem_AWVALID(gmem_AWVALID),
        .\gmem_addr_4_reg_2176_reg[0] (rs_wreq_n_69),
        .\gmem_addr_4_reg_2176_reg[10] (rs_wreq_n_59),
        .\gmem_addr_4_reg_2176_reg[11] (rs_wreq_n_58),
        .\gmem_addr_4_reg_2176_reg[12] (rs_wreq_n_57),
        .\gmem_addr_4_reg_2176_reg[13] (rs_wreq_n_56),
        .\gmem_addr_4_reg_2176_reg[14] (rs_wreq_n_55),
        .\gmem_addr_4_reg_2176_reg[15] (rs_wreq_n_54),
        .\gmem_addr_4_reg_2176_reg[16] (rs_wreq_n_53),
        .\gmem_addr_4_reg_2176_reg[17] (rs_wreq_n_52),
        .\gmem_addr_4_reg_2176_reg[18] (rs_wreq_n_51),
        .\gmem_addr_4_reg_2176_reg[19] (rs_wreq_n_50),
        .\gmem_addr_4_reg_2176_reg[1] (rs_wreq_n_68),
        .\gmem_addr_4_reg_2176_reg[20] (rs_wreq_n_49),
        .\gmem_addr_4_reg_2176_reg[21] (rs_wreq_n_48),
        .\gmem_addr_4_reg_2176_reg[22] (rs_wreq_n_47),
        .\gmem_addr_4_reg_2176_reg[23] (rs_wreq_n_71),
        .\gmem_addr_4_reg_2176_reg[24] (rs_wreq_n_46),
        .\gmem_addr_4_reg_2176_reg[25] (rs_wreq_n_45),
        .\gmem_addr_4_reg_2176_reg[26] (rs_wreq_n_44),
        .\gmem_addr_4_reg_2176_reg[27] (rs_wreq_n_43),
        .\gmem_addr_4_reg_2176_reg[28] (rs_wreq_n_42),
        .\gmem_addr_4_reg_2176_reg[29] (rs_wreq_n_41),
        .\gmem_addr_4_reg_2176_reg[2] (rs_wreq_n_67),
        .\gmem_addr_4_reg_2176_reg[30] (rs_wreq_n_40),
        .\gmem_addr_4_reg_2176_reg[31] (rs_wreq_n_39),
        .\gmem_addr_4_reg_2176_reg[32] (rs_wreq_n_38),
        .\gmem_addr_4_reg_2176_reg[33] (rs_wreq_n_37),
        .\gmem_addr_4_reg_2176_reg[34] (rs_wreq_n_36),
        .\gmem_addr_4_reg_2176_reg[35] (rs_wreq_n_35),
        .\gmem_addr_4_reg_2176_reg[36] (rs_wreq_n_34),
        .\gmem_addr_4_reg_2176_reg[37] (rs_wreq_n_33),
        .\gmem_addr_4_reg_2176_reg[38] (rs_wreq_n_32),
        .\gmem_addr_4_reg_2176_reg[39] (rs_wreq_n_31),
        .\gmem_addr_4_reg_2176_reg[3] (rs_wreq_n_66),
        .\gmem_addr_4_reg_2176_reg[40] (rs_wreq_n_30),
        .\gmem_addr_4_reg_2176_reg[41] (rs_wreq_n_29),
        .\gmem_addr_4_reg_2176_reg[42] (rs_wreq_n_28),
        .\gmem_addr_4_reg_2176_reg[43] (rs_wreq_n_27),
        .\gmem_addr_4_reg_2176_reg[44] (rs_wreq_n_26),
        .\gmem_addr_4_reg_2176_reg[45] (rs_wreq_n_25),
        .\gmem_addr_4_reg_2176_reg[46] (rs_wreq_n_24),
        .\gmem_addr_4_reg_2176_reg[47] (rs_wreq_n_23),
        .\gmem_addr_4_reg_2176_reg[48] (rs_wreq_n_22),
        .\gmem_addr_4_reg_2176_reg[49] (rs_wreq_n_21),
        .\gmem_addr_4_reg_2176_reg[4] (rs_wreq_n_65),
        .\gmem_addr_4_reg_2176_reg[50] (rs_wreq_n_20),
        .\gmem_addr_4_reg_2176_reg[51] (rs_wreq_n_19),
        .\gmem_addr_4_reg_2176_reg[52] (rs_wreq_n_18),
        .\gmem_addr_4_reg_2176_reg[53] (rs_wreq_n_17),
        .\gmem_addr_4_reg_2176_reg[54] (rs_wreq_n_16),
        .\gmem_addr_4_reg_2176_reg[55] (rs_wreq_n_72),
        .\gmem_addr_4_reg_2176_reg[56] (rs_wreq_n_15),
        .\gmem_addr_4_reg_2176_reg[57] (rs_wreq_n_14),
        .\gmem_addr_4_reg_2176_reg[58] (rs_wreq_n_13),
        .\gmem_addr_4_reg_2176_reg[59] (rs_wreq_n_12),
        .\gmem_addr_4_reg_2176_reg[5] (rs_wreq_n_64),
        .\gmem_addr_4_reg_2176_reg[60] (rs_wreq_n_11),
        .\gmem_addr_4_reg_2176_reg[61] (rs_wreq_n_10),
        .\gmem_addr_4_reg_2176_reg[62] (rs_wreq_n_8),
        .\gmem_addr_4_reg_2176_reg[6] (rs_wreq_n_63),
        .\gmem_addr_4_reg_2176_reg[7] (rs_wreq_n_62),
        .\gmem_addr_4_reg_2176_reg[8] (rs_wreq_n_61),
        .\gmem_addr_4_reg_2176_reg[9] (rs_wreq_n_60),
        .icmp_ln59_10_reg_2274(icmp_ln59_10_reg_2274),
        .icmp_ln59_11_reg_2291(icmp_ln59_11_reg_2291),
        .icmp_ln59_11_reg_2291_pp0_iter1_reg(icmp_ln59_11_reg_2291_pp0_iter1_reg),
        .icmp_ln59_1_reg_2121(icmp_ln59_1_reg_2121),
        .icmp_ln59_2_reg_2138(icmp_ln59_2_reg_2138),
        .icmp_ln59_3_reg_2155(icmp_ln59_3_reg_2155),
        .\icmp_ln59_3_reg_2155_reg[0] (rs_wreq_n_84),
        .icmp_ln59_4_reg_2172(icmp_ln59_4_reg_2172),
        .\icmp_ln59_4_reg_2172_reg[0] (rs_wreq_n_7),
        .icmp_ln59_5_reg_2189(icmp_ln59_5_reg_2189),
        .icmp_ln59_8_reg_2240(icmp_ln59_8_reg_2240),
        .icmp_ln59_9_reg_2257(icmp_ln59_9_reg_2257),
        .icmp_ln59_reg_2104(icmp_ln59_reg_2104),
        .\icmp_ln59_reg_2104_reg[0] (rs_wreq_n_78),
        .mem_reg(buff_wdata_n_2),
        .mem_reg_0(buff_wdata_n_163),
        .mem_reg_1(fifo_resp_to_user_n_172),
        .mem_reg_2(fifo_resp_to_user_n_17),
        .mem_reg_3(buff_wdata_n_165),
        .mem_reg_4(mem_reg),
        .pop0(pop0),
        .\pout_reg[2] (empty_n_reg),
        .\pout_reg[2]_0 (buff_wdata_n_151),
        .\q_tmp_reg[0] (buff_wdata_n_150),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(rs_wreq_n_86),
        .shouldContinue_fu_2034_p2(shouldContinue_fu_2034_p2),
        .shouldContinue_reg_2304(shouldContinue_reg_2304),
        .\shouldContinue_reg_2304_reg[0] (\shouldContinue_reg_2304_reg[0]_0 ),
        .\shouldContinue_reg_2304_reg[0]_0 (full_n_reg),
        .\shouldContinue_reg_2304_reg[0]_1 (buff_wdata_n_180),
        .\shouldContinue_reg_2304_reg[0]_2 (fifo_resp_to_user_n_178),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_67 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_66 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_65 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_64 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_63 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_14 ),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_79 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[2] ),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[3] ),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[4] ),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[2]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[5] ),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[6] ),
        .I1(beat_len_buf[4]),
        .I2(\start_addr_buf_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[8] ),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[6]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(beat_len_buf[7]),
        .I2(\start_addr_buf_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[10] ),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(beat_len_buf[9]),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[31]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[32]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[33]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[34]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[35]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[36]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[37]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[38]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[39]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[40]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[41]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[42]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[43]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[44]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[45]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[46]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[47]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[48]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[49]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[50]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[51]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[52]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[53]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[54]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[55]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[56]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[57]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[58]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[59]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[60]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[61]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[62]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF8000800080008)) 
    \throttl_cnt[8]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWREADY),
        .I2(\throttl_cnt_reg[8] ),
        .I3(\throttl_cnt_reg[8]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_74 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both
   (I_WDATA,
    \icmp_ln59_8_reg_2240_reg[0] ,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    B_V_data_1_sel_rd_reg_9,
    B_V_data_1_sel_rd_reg_10,
    B_V_data_1_sel_rd_reg_11,
    B_V_data_1_sel_rd_reg_12,
    B_V_data_1_sel_rd_reg_13,
    ap_enable_reg_pp0_iter0_reg,
    \B_V_data_1_state_reg[0]_0 ,
    filtered_im_0_o_stream_TVALID_int_regslice,
    ack_in,
    \q_tmp_reg[6] ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[6]_1 ,
    \q_tmp_reg[6]_2 ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[12]_1 ,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[6]_3 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[12]_2 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[15] ,
    ap_enable_reg_pp0_iter0,
    Q,
    \B_V_data_1_state_reg[1]_0 ,
    icmp_ln59_8_reg_2240,
    and_ln58_8_reg_2236,
    icmp_ln59_3_reg_2155,
    and_ln58_3_reg_2151,
    \data_p2[62]_i_19 ,
    filtered_im_0_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    filtered_im_0_o_stream_TDATA);
  output [1:0]I_WDATA;
  output \icmp_ln59_8_reg_2240_reg[0] ;
  output B_V_data_1_sel_rd_reg_0;
  output B_V_data_1_sel_rd_reg_1;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output B_V_data_1_sel_rd_reg_9;
  output B_V_data_1_sel_rd_reg_10;
  output B_V_data_1_sel_rd_reg_11;
  output B_V_data_1_sel_rd_reg_12;
  output B_V_data_1_sel_rd_reg_13;
  output ap_enable_reg_pp0_iter0_reg;
  output \B_V_data_1_state_reg[0]_0 ;
  output filtered_im_0_o_stream_TVALID_int_regslice;
  output ack_in;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[6]_0 ;
  input \q_tmp_reg[6]_1 ;
  input \q_tmp_reg[6]_2 ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[12]_0 ;
  input \q_tmp_reg[12]_1 ;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[6]_3 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[12]_2 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[15] ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input \B_V_data_1_state_reg[1]_0 ;
  input icmp_ln59_8_reg_2240;
  input and_ln58_8_reg_2236;
  input icmp_ln59_3_reg_2155;
  input and_ln58_3_reg_2151;
  input \data_p2[62]_i_19 ;
  input filtered_im_0_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]filtered_im_0_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__7_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_10;
  wire B_V_data_1_sel_rd_reg_11;
  wire B_V_data_1_sel_rd_reg_12;
  wire B_V_data_1_sel_rd_reg_13;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_0;
  wire \B_V_data_1_state[0]_i_1__8_n_0 ;
  wire \B_V_data_1_state[1]_i_1__8_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]I_WDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_3_reg_2151;
  wire and_ln58_8_reg_2236;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire \data_p2[62]_i_19 ;
  wire [15:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TVALID;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire icmp_ln59_3_reg_2155;
  wire icmp_ln59_8_reg_2240;
  wire \icmp_ln59_8_reg_2240_reg[0] ;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_66_n_0;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[12]_1 ;
  wire \q_tmp_reg[12]_2 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[6]_1 ;
  wire \q_tmp_reg[6]_2 ;
  wire \q_tmp_reg[6]_3 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[9] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__7 
       (.I0(filtered_im_0_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__7_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__7 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_im_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(and_ln58_8_reg_2236),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(filtered_im_0_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(filtered_im_0_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(and_ln58_8_reg_2236),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_rst_n),
        .I3(filtered_im_0_o_stream_TVALID),
        .I4(ack_in),
        .I5(filtered_im_0_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(and_ln58_8_reg_2236),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(filtered_im_0_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(filtered_im_0_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \B_V_data_1_state[1]_i_2__3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \B_V_data_1_state[1]_i_3__3 
       (.I0(filtered_im_0_o_stream_TVALID_int_regslice),
        .I1(and_ln58_8_reg_2236),
        .I2(icmp_ln59_3_reg_2155),
        .I3(and_ln58_3_reg_2151),
        .I4(\data_p2[62]_i_19 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_0 ),
        .Q(filtered_im_0_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h08000000)) 
    mem_reg_i_106
       (.I0(icmp_ln59_8_reg_2240),
        .I1(and_ln58_8_reg_2236),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    mem_reg_i_12
       (.I0(mem_reg_i_42_n_0),
        .I1(\q_tmp_reg[12] ),
        .I2(\q_tmp_reg[12]_0 ),
        .I3(\icmp_ln59_8_reg_2240_reg[0] ),
        .I4(\q_tmp_reg[6]_1 ),
        .I5(\q_tmp_reg[12]_1 ),
        .O(I_WDATA[1]));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    mem_reg_i_18
       (.I0(mem_reg_i_66_n_0),
        .I1(\q_tmp_reg[6] ),
        .I2(\q_tmp_reg[6]_0 ),
        .I3(\icmp_ln59_8_reg_2240_reg[0] ),
        .I4(\q_tmp_reg[6]_1 ),
        .I5(\q_tmp_reg[6]_2 ),
        .O(I_WDATA[0]));
  LUT6 #(
    .INIT(64'h03CF03CF5555FFFF)) 
    mem_reg_i_29
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[15]),
        .I3(B_V_data_1_payload_B[15]),
        .I4(\q_tmp_reg[15] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_13));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_32
       (.I0(mem_reg_i_106_n_0),
        .I1(\q_tmp_reg[0] ),
        .O(\icmp_ln59_8_reg_2240_reg[0] ));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_37
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[14]),
        .I3(B_V_data_1_payload_B[14]),
        .I4(\q_tmp_reg[14] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_12));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_39
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_payload_B[13]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[13] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_11));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_42
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[12]),
        .I3(B_V_data_1_payload_B[12]),
        .I4(\q_tmp_reg[12]_2 ),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_47
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_payload_B[11]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[11] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_10));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_51
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_payload_B[10]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[10] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_57
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[9]),
        .I3(B_V_data_1_payload_B[9]),
        .I4(\q_tmp_reg[9] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_59
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_payload_B[8]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[8] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_65
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[7]),
        .I3(B_V_data_1_payload_B[7]),
        .I4(\q_tmp_reg[7] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_66
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[6]),
        .I3(B_V_data_1_payload_B[6]),
        .I4(\q_tmp_reg[6]_3 ),
        .I5(mem_reg_i_106_n_0),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_73
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .I3(B_V_data_1_payload_B[5]),
        .I4(\q_tmp_reg[5] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_75
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_payload_B[4]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[4] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT6 #(
    .INIT(64'hFC30FC30AAAA0000)) 
    mem_reg_i_81
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .I3(B_V_data_1_payload_B[3]),
        .I4(\q_tmp_reg[3] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_83
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_payload_B[2]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[2] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_87
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_payload_B[1]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[1] ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT6 #(
    .INIT(64'h1B1B1B1B00FFFFFF)) 
    mem_reg_i_91
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_payload_B[0]),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(mem_reg_i_106_n_0),
        .O(B_V_data_1_sel_rd_reg_0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_0
   (filtered_im_1_o_stream_TVALID_int_regslice,
    ack_in,
    D,
    and_ln58_10_reg_2270,
    \B_V_data_1_state_reg[1]_0 ,
    filtered_im_1_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    filtered_im_1_o_stream_TDATA);
  output filtered_im_1_o_stream_TVALID_int_regslice;
  output ack_in;
  output [15:0]D;
  input and_ln58_10_reg_2270;
  input \B_V_data_1_state_reg[1]_0 ;
  input filtered_im_1_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]filtered_im_1_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__9_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_0;
  wire \B_V_data_1_state[0]_i_1__7_n_0 ;
  wire \B_V_data_1_state[1]_i_1__7_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [15:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_10_reg_2270;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]filtered_im_1_o_stream_TDATA;
  wire filtered_im_1_o_stream_TVALID;
  wire filtered_im_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__9 
       (.I0(filtered_im_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__9_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__9 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(and_ln58_10_reg_2270),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_im_1_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(filtered_im_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(and_ln58_10_reg_2270),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(filtered_im_1_o_stream_TVALID),
        .I4(ack_in),
        .I5(filtered_im_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(and_ln58_10_reg_2270),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_im_1_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(filtered_im_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__7_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_0 ),
        .Q(filtered_im_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[15]_i_2 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2308[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_1
   (filtered_real_0_o_stream_TVALID_int_regslice,
    ack_in,
    filtered_real_0_o_stream_TDATA_int_regslice,
    and_ln58_9_reg_2253,
    \B_V_data_1_state_reg[1]_0 ,
    filtered_real_0_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    filtered_real_0_o_stream_TDATA);
  output filtered_real_0_o_stream_TVALID_int_regslice;
  output ack_in;
  output [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input and_ln58_9_reg_2253;
  input \B_V_data_1_state_reg[1]_0 ;
  input filtered_real_0_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]filtered_real_0_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__8_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_0;
  wire \B_V_data_1_state[0]_i_1__5_n_0 ;
  wire \B_V_data_1_state[1]_i_1__5_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_9_reg_2253;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]filtered_real_0_o_stream_TDATA;
  wire [15:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TVALID;
  wire filtered_real_0_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__8 
       (.I0(filtered_real_0_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__8_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__8 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_real_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(and_ln58_9_reg_2253),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_real_0_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(filtered_real_0_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(and_ln58_9_reg_2253),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(filtered_real_0_o_stream_TVALID),
        .I4(ack_in),
        .I5(filtered_real_0_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(and_ln58_9_reg_2253),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_real_0_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(filtered_real_0_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_0 ),
        .Q(filtered_real_0_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_100
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_113
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_118
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_127
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_128
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_132
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_137
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_142
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_147
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_156
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_157
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_162
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_167
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_172
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_177
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_182
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[0]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_10
   (\B_V_data_1_payload_B_reg[11]_0 ,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    B_V_data_1_sel_rd_reg_9,
    B_V_data_1_sel_rd_reg_10,
    B_V_data_1_sel_rd_reg_11,
    B_V_data_1_sel_rd_reg_12,
    B_V_data_1_sel_rd_reg_13,
    B_V_data_1_sel_rd_reg_14,
    \B_V_data_1_state_reg[0]_0 ,
    std_R_o_stream_TVALID_int_regslice,
    ack_in,
    mem_reg_i_30,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    mem_reg_i_48,
    icmp_ln59_4_reg_2172,
    and_ln58_4_reg_2168,
    \ap_CS_fsm[7]_i_3 ,
    std_R_o_stream_TREADY_int_regslice,
    std_R_o_stream_TVALID,
    SR,
    ap_clk,
    std_R_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[11]_0 ;
  output B_V_data_1_sel_rd_reg_0;
  output B_V_data_1_sel_rd_reg_1;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output B_V_data_1_sel_rd_reg_9;
  output B_V_data_1_sel_rd_reg_10;
  output B_V_data_1_sel_rd_reg_11;
  output B_V_data_1_sel_rd_reg_12;
  output B_V_data_1_sel_rd_reg_13;
  output B_V_data_1_sel_rd_reg_14;
  output \B_V_data_1_state_reg[0]_0 ;
  output std_R_o_stream_TVALID_int_regslice;
  output ack_in;
  input mem_reg_i_30;
  input [0:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input mem_reg_i_48;
  input icmp_ln59_4_reg_2172;
  input and_ln58_4_reg_2168;
  input \ap_CS_fsm[7]_i_3 ;
  input std_R_o_stream_TREADY_int_regslice;
  input std_R_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [15:0]std_R_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__3_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[11]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_10;
  wire B_V_data_1_sel_rd_reg_11;
  wire B_V_data_1_sel_rd_reg_12;
  wire B_V_data_1_sel_rd_reg_13;
  wire B_V_data_1_sel_rd_reg_14;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_0;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state[1]_i_1__3_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_4_reg_2168;
  wire \ap_CS_fsm[7]_i_3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln59_4_reg_2172;
  wire mem_reg_i_30;
  wire mem_reg_i_48;
  wire [0:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire [15:0]std_R_o_stream_TDATA;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID;
  wire std_R_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__3 
       (.I0(std_R_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__3_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__3 
       (.I0(B_V_data_1_sel_wr),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(std_R_o_stream_TREADY_int_regslice),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(std_R_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(std_R_o_stream_TREADY_int_regslice),
        .I2(std_R_o_stream_TVALID),
        .I3(ack_in),
        .I4(std_R_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(std_R_o_stream_TREADY_int_regslice),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(std_R_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(std_R_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT4 #(
    .INIT(16'h50D0)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(std_R_o_stream_TVALID_int_regslice),
        .I1(icmp_ln59_4_reg_2172),
        .I2(and_ln58_4_reg_2168),
        .I3(\ap_CS_fsm[7]_i_3 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_108
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[15]),
        .I3(B_V_data_1_payload_B[15]),
        .O(B_V_data_1_sel_rd_reg_14));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_115
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[14]),
        .I3(B_V_data_1_payload_B[14]),
        .O(B_V_data_1_sel_rd_reg_13));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_120
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[13]),
        .I3(B_V_data_1_payload_B[13]),
        .O(B_V_data_1_sel_rd_reg_12));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_125
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[12]),
        .I3(B_V_data_1_payload_B[12]),
        .O(B_V_data_1_sel_rd_reg_11));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    mem_reg_i_130
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_30),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice),
        .I5(mem_reg_i_48),
        .O(\B_V_data_1_payload_B_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_134
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[10]),
        .I3(B_V_data_1_payload_B[10]),
        .O(B_V_data_1_sel_rd_reg_10));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_138
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[9]),
        .I3(B_V_data_1_payload_B[9]),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_144
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[8]),
        .I3(B_V_data_1_payload_B[8]),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_149
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[7]),
        .I3(B_V_data_1_payload_B[7]),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_154
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[6]),
        .I3(B_V_data_1_payload_B[6]),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_159
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .I3(B_V_data_1_payload_B[5]),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_164
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .I3(B_V_data_1_payload_B[4]),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_168
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .I3(B_V_data_1_payload_B[3]),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_174
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .I3(B_V_data_1_payload_B[2]),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_179
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .I3(B_V_data_1_payload_B[1]),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT4 #(
    .INIT(16'h028A)) 
    mem_reg_i_184
       (.I0(mem_reg_i_30),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .I3(B_V_data_1_payload_B[0]),
        .O(B_V_data_1_sel_rd_reg_0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_2
   (\B_V_data_1_state_reg[0]_0 ,
    ack_in,
    D,
    and_ln58_11_reg_2287,
    and_ln58_10_reg_2270,
    filtered_im_1_o_stream_TVALID_int_regslice,
    and_ln58_9_reg_2253,
    filtered_real_0_o_stream_TVALID_int_regslice,
    \B_V_data_1_state_reg[1]_0 ,
    filtered_real_1_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    filtered_real_1_o_stream_TDATA);
  output \B_V_data_1_state_reg[0]_0 ;
  output ack_in;
  output [15:0]D;
  input and_ln58_11_reg_2287;
  input and_ln58_10_reg_2270;
  input filtered_im_1_o_stream_TVALID_int_regslice;
  input and_ln58_9_reg_2253;
  input filtered_real_0_o_stream_TVALID_int_regslice;
  input \B_V_data_1_state_reg[1]_0 ;
  input filtered_real_1_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]filtered_real_1_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__10_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_0;
  wire \B_V_data_1_state[0]_i_1__6_n_0 ;
  wire \B_V_data_1_state[1]_i_1__6_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [15:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_10_reg_2270;
  wire and_ln58_11_reg_2287;
  wire and_ln58_9_reg_2253;
  wire ap_clk;
  wire ap_rst_n;
  wire filtered_im_1_o_stream_TVALID_int_regslice;
  wire filtered_real_0_o_stream_TVALID_int_regslice;
  wire [15:0]filtered_real_1_o_stream_TDATA;
  wire filtered_real_1_o_stream_TVALID;
  wire filtered_real_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__10 
       (.I0(filtered_real_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__10_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__10 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(and_ln58_11_reg_2287),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_real_1_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(filtered_real_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(and_ln58_11_reg_2287),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(filtered_real_1_o_stream_TVALID),
        .I4(ack_in),
        .I5(filtered_real_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(and_ln58_11_reg_2287),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filtered_real_1_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(filtered_real_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(filtered_real_1_o_stream_TVALID_int_regslice),
        .I1(and_ln58_11_reg_2287),
        .I2(and_ln58_10_reg_2270),
        .I3(filtered_im_1_o_stream_TVALID_int_regslice),
        .I4(and_ln58_9_reg_2253),
        .I5(filtered_real_0_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state_reg[0]_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_0 ),
        .Q(filtered_real_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[15]_i_2 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2313[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_3
   (\icmp_ln59_7_reg_2223_reg[0] ,
    \icmp_ln59_7_reg_2223_reg[0]_0 ,
    \icmp_ln59_1_reg_2121_reg[0] ,
    \and_ln58_6_reg_2202_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    mad_I_o_stream_TVALID_int_regslice,
    ack_in,
    mad_I_o_stream_TDATA_int_regslice,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    icmp_ln59_1_reg_2121,
    and_ln58_1_reg_2117,
    \data_p2[62]_i_10 ,
    ap_enable_reg_pp0_iter0,
    Q,
    icmp_ln59_7_reg_2223,
    and_ln58_7_reg_2219,
    and_ln58_6_reg_2202,
    icmp_ln59_6_reg_2206,
    \B_V_data_1_state[1]_i_2__8 ,
    \B_V_data_1_state_reg[1]_0 ,
    mad_I_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    mad_I_o_stream_TDATA);
  output \icmp_ln59_7_reg_2223_reg[0] ;
  output \icmp_ln59_7_reg_2223_reg[0]_0 ;
  output \icmp_ln59_1_reg_2121_reg[0] ;
  output \and_ln58_6_reg_2202_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output mad_I_o_stream_TVALID_int_regslice;
  output ack_in;
  output [15:0]mad_I_o_stream_TDATA_int_regslice;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input icmp_ln59_1_reg_2121;
  input and_ln58_1_reg_2117;
  input \data_p2[62]_i_10 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input icmp_ln59_7_reg_2223;
  input and_ln58_7_reg_2219;
  input and_ln58_6_reg_2202;
  input icmp_ln59_6_reg_2206;
  input \B_V_data_1_state[1]_i_2__8 ;
  input \B_V_data_1_state_reg[1]_0 ;
  input mad_I_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]mad_I_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__5_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_0;
  wire \B_V_data_1_state[0]_i_1__10_n_0 ;
  wire \B_V_data_1_state[1]_i_1__10_n_0 ;
  wire \B_V_data_1_state[1]_i_2__8 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_1_reg_2117;
  wire and_ln58_6_reg_2202;
  wire \and_ln58_6_reg_2202_reg[0] ;
  wire and_ln58_7_reg_2219;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire \data_p2[62]_i_10 ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire icmp_ln59_1_reg_2121;
  wire \icmp_ln59_1_reg_2121_reg[0] ;
  wire icmp_ln59_6_reg_2206;
  wire icmp_ln59_7_reg_2223;
  wire \icmp_ln59_7_reg_2223_reg[0] ;
  wire \icmp_ln59_7_reg_2223_reg[0]_0 ;
  wire [15:0]mad_I_o_stream_TDATA;
  wire [15:0]mad_I_o_stream_TDATA_int_regslice;
  wire mad_I_o_stream_TVALID;
  wire mad_I_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__5 
       (.I0(mad_I_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__5_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__5 
       (.I0(B_V_data_1_sel_wr),
        .I1(mad_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(and_ln58_6_reg_2202),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(mad_I_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(mad_I_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(and_ln58_6_reg_2202),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mad_I_o_stream_TVALID),
        .I4(ack_in),
        .I5(mad_I_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(and_ln58_6_reg_2202),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(mad_I_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(mad_I_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'hDDDD0DDD)) 
    \B_V_data_1_state[1]_i_4__3 
       (.I0(and_ln58_6_reg_2202),
        .I1(mad_I_o_stream_TVALID_int_regslice),
        .I2(and_ln58_1_reg_2117),
        .I3(icmp_ln59_1_reg_2121),
        .I4(\B_V_data_1_state[1]_i_2__8 ),
        .O(\and_ln58_6_reg_2202_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_0 ),
        .Q(mad_I_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \data_p2[62]_i_14 
       (.I0(icmp_ln59_7_reg_2223),
        .I1(and_ln58_7_reg_2219),
        .I2(\and_ln58_6_reg_2202_reg[0] ),
        .I3(\data_p2[62]_i_10 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q),
        .O(\icmp_ln59_7_reg_2223_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \data_p2[62]_i_5 
       (.I0(\icmp_ln59_7_reg_2223_reg[0]_0 ),
        .I1(\data_p2_reg[0] ),
        .I2(\data_p2_reg[0]_0 ),
        .O(\icmp_ln59_7_reg_2223_reg[0] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_12
       (.I0(icmp_ln59_1_reg_2121),
        .I1(and_ln58_1_reg_2117),
        .I2(\and_ln58_6_reg_2202_reg[0] ),
        .I3(\data_p2[62]_i_10 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q),
        .O(\icmp_ln59_1_reg_2121_reg[0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_195
       (.I0(\and_ln58_6_reg_2202_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(and_ln58_6_reg_2202),
        .I4(icmp_ln59_6_reg_2206),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_196
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_202
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_203
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_205
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_207
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_210
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_213
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_214
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_217
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_218
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_221
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_222
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_225
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_226
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_228
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_230
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[0]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_4
   (\B_V_data_1_payload_B_reg[0]_0 ,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_payload_B_reg[2]_0 ,
    B_V_data_1_sel_rd_reg_1,
    \B_V_data_1_payload_B_reg[4]_0 ,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    \B_V_data_1_payload_B_reg[10]_0 ,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    \B_V_data_1_payload_B_reg[13]_0 ,
    B_V_data_1_sel_rd_reg_9,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    mad_R_o_stream_TVALID_int_regslice,
    ack_in,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[15] ,
    and_ln58_2_reg_2134,
    icmp_ln59_3_reg_2155,
    and_ln58_3_reg_2151,
    \ap_CS_fsm[6]_i_2 ,
    mad_R_o_stream_TREADY_int_regslice,
    mad_R_o_stream_TVALID,
    SR,
    ap_clk,
    mad_R_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output B_V_data_1_sel_rd_reg_0;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output B_V_data_1_sel_rd_reg_1;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output B_V_data_1_sel_rd_reg_9;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output mad_R_o_stream_TVALID_int_regslice;
  output ack_in;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[15] ;
  input and_ln58_2_reg_2134;
  input icmp_ln59_3_reg_2155;
  input and_ln58_3_reg_2151;
  input \ap_CS_fsm[6]_i_2 ;
  input mad_R_o_stream_TREADY_int_regslice;
  input mad_R_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [15:0]mad_R_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__1_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_2_reg_2134;
  wire and_ln58_3_reg_2151;
  wire \ap_CS_fsm[6]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire icmp_ln59_3_reg_2155;
  wire [15:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[9] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__1 
       (.I0(mad_R_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(mad_R_o_stream_TREADY_int_regslice),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(mad_R_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(mad_R_o_stream_TREADY_int_regslice),
        .I2(mad_R_o_stream_TVALID),
        .I3(ack_in),
        .I4(mad_R_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(mad_R_o_stream_TREADY_int_regslice),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(mad_R_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(mad_R_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(mad_R_o_stream_TVALID_int_regslice),
        .I1(and_ln58_2_reg_2134),
        .I2(icmp_ln59_3_reg_2155),
        .I3(and_ln58_3_reg_2151),
        .I4(\ap_CS_fsm[6]_i_2 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_31
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[15] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h555503CFFFFFFFFF)) 
    mem_reg_i_35
       (.I0(\q_tmp_reg[14] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[14]),
        .I3(B_V_data_1_payload_B[14]),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_41
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[13] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h555503CFFFFFFFFF)) 
    mem_reg_i_43
       (.I0(\q_tmp_reg[12] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[12]),
        .I3(B_V_data_1_payload_B[12]),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT6 #(
    .INIT(64'hFF000000E400E400)) 
    mem_reg_i_49
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_payload_B[11]),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[11] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_53
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[10] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFF000000E400E400)) 
    mem_reg_i_56
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_payload_B[9]),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[9] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT6 #(
    .INIT(64'hFF000000E400E400)) 
    mem_reg_i_61
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_payload_B[8]),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[8] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT6 #(
    .INIT(64'h555503CFFFFFFFFF)) 
    mem_reg_i_63
       (.I0(\q_tmp_reg[7] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[7]),
        .I3(B_V_data_1_payload_B[7]),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT6 #(
    .INIT(64'h555503CFFFFFFFFF)) 
    mem_reg_i_67
       (.I0(\q_tmp_reg[6] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[6]),
        .I3(B_V_data_1_payload_B[6]),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT6 #(
    .INIT(64'h555503CFFFFFFFFF)) 
    mem_reg_i_71
       (.I0(\q_tmp_reg[5] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .I3(B_V_data_1_payload_B[5]),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_77
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[4] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF000000E400E400)) 
    mem_reg_i_80
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_payload_B[3]),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[3] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_85
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[2] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFF000000E400E400)) 
    mem_reg_i_89
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_payload_B[1]),
        .I3(\q_tmp_reg[0]_1 ),
        .I4(\q_tmp_reg[1] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_0));
  LUT6 #(
    .INIT(64'hFF00ACAC00000000)) 
    mem_reg_i_93
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\q_tmp_reg[0] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\q_tmp_reg[0]_1 ),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_5
   (\B_V_data_1_payload_B_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \icmp_ln59_reg_2104_reg[0] ,
    \and_ln58_5_reg_2185_reg[0] ,
    \icmp_ln59_6_reg_2206_reg[0] ,
    raw_data_im_1_o_stream_TVALID_int_regslice,
    \gmem_addr_6_reg_2210_reg[0] ,
    \gmem_addr_6_reg_2210_reg[1] ,
    \gmem_addr_6_reg_2210_reg[2] ,
    \gmem_addr_6_reg_2210_reg[3] ,
    \gmem_addr_6_reg_2210_reg[4] ,
    \gmem_addr_6_reg_2210_reg[5] ,
    \gmem_addr_6_reg_2210_reg[6] ,
    \gmem_addr_6_reg_2210_reg[7] ,
    \gmem_addr_6_reg_2210_reg[8] ,
    \gmem_addr_6_reg_2210_reg[9] ,
    \gmem_addr_6_reg_2210_reg[10] ,
    \gmem_addr_6_reg_2210_reg[11] ,
    \gmem_addr_6_reg_2210_reg[12] ,
    \gmem_addr_6_reg_2210_reg[13] ,
    \gmem_addr_6_reg_2210_reg[14] ,
    \gmem_addr_6_reg_2210_reg[15] ,
    \gmem_addr_6_reg_2210_reg[16] ,
    \gmem_addr_6_reg_2210_reg[17] ,
    \gmem_addr_6_reg_2210_reg[18] ,
    \gmem_addr_6_reg_2210_reg[19] ,
    \gmem_addr_6_reg_2210_reg[20] ,
    \gmem_addr_6_reg_2210_reg[21] ,
    \gmem_addr_6_reg_2210_reg[22] ,
    \gmem_addr_6_reg_2210_reg[24] ,
    \gmem_addr_6_reg_2210_reg[25] ,
    \gmem_addr_6_reg_2210_reg[26] ,
    \gmem_addr_6_reg_2210_reg[27] ,
    \gmem_addr_6_reg_2210_reg[28] ,
    \gmem_addr_6_reg_2210_reg[29] ,
    \gmem_addr_6_reg_2210_reg[30] ,
    \gmem_addr_6_reg_2210_reg[31] ,
    \gmem_addr_6_reg_2210_reg[32] ,
    \gmem_addr_6_reg_2210_reg[33] ,
    \gmem_addr_6_reg_2210_reg[34] ,
    \gmem_addr_6_reg_2210_reg[35] ,
    \gmem_addr_6_reg_2210_reg[36] ,
    \gmem_addr_6_reg_2210_reg[37] ,
    \gmem_addr_6_reg_2210_reg[38] ,
    \gmem_addr_6_reg_2210_reg[39] ,
    \gmem_addr_6_reg_2210_reg[40] ,
    \gmem_addr_6_reg_2210_reg[41] ,
    \gmem_addr_6_reg_2210_reg[42] ,
    \gmem_addr_6_reg_2210_reg[43] ,
    \gmem_addr_6_reg_2210_reg[44] ,
    \gmem_addr_6_reg_2210_reg[45] ,
    \gmem_addr_6_reg_2210_reg[46] ,
    \gmem_addr_6_reg_2210_reg[47] ,
    \gmem_addr_6_reg_2210_reg[48] ,
    \gmem_addr_6_reg_2210_reg[49] ,
    \gmem_addr_6_reg_2210_reg[50] ,
    \gmem_addr_6_reg_2210_reg[51] ,
    \gmem_addr_6_reg_2210_reg[52] ,
    \gmem_addr_6_reg_2210_reg[53] ,
    \gmem_addr_6_reg_2210_reg[54] ,
    \gmem_addr_6_reg_2210_reg[56] ,
    \gmem_addr_6_reg_2210_reg[57] ,
    \gmem_addr_6_reg_2210_reg[58] ,
    \gmem_addr_6_reg_2210_reg[59] ,
    \gmem_addr_6_reg_2210_reg[60] ,
    \gmem_addr_6_reg_2210_reg[61] ,
    \gmem_addr_6_reg_2210_reg[62] ,
    ack_in,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    icmp_ln59_reg_2104,
    and_ln58_reg_2100,
    \data_p2[62]_i_5 ,
    ap_enable_reg_pp0_iter0,
    Q,
    icmp_ln59_6_reg_2206,
    and_ln58_6_reg_2202,
    and_ln58_5_reg_2185,
    icmp_ln59_5_reg_2189,
    \B_V_data_1_state[1]_i_2 ,
    \data_p1_reg[62] ,
    \data_p1_reg[0] ,
    \data_p1_reg[62]_0 ,
    \data_p1_reg[0]_0 ,
    \data_p1_reg[62]_1 ,
    \B_V_data_1_state_reg[1]_0 ,
    raw_data_im_1_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    raw_data_im_1_o_stream_TDATA);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output B_V_data_1_sel_rd_reg_0;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \icmp_ln59_reg_2104_reg[0] ;
  output \and_ln58_5_reg_2185_reg[0] ;
  output \icmp_ln59_6_reg_2206_reg[0] ;
  output raw_data_im_1_o_stream_TVALID_int_regslice;
  output \gmem_addr_6_reg_2210_reg[0] ;
  output \gmem_addr_6_reg_2210_reg[1] ;
  output \gmem_addr_6_reg_2210_reg[2] ;
  output \gmem_addr_6_reg_2210_reg[3] ;
  output \gmem_addr_6_reg_2210_reg[4] ;
  output \gmem_addr_6_reg_2210_reg[5] ;
  output \gmem_addr_6_reg_2210_reg[6] ;
  output \gmem_addr_6_reg_2210_reg[7] ;
  output \gmem_addr_6_reg_2210_reg[8] ;
  output \gmem_addr_6_reg_2210_reg[9] ;
  output \gmem_addr_6_reg_2210_reg[10] ;
  output \gmem_addr_6_reg_2210_reg[11] ;
  output \gmem_addr_6_reg_2210_reg[12] ;
  output \gmem_addr_6_reg_2210_reg[13] ;
  output \gmem_addr_6_reg_2210_reg[14] ;
  output \gmem_addr_6_reg_2210_reg[15] ;
  output \gmem_addr_6_reg_2210_reg[16] ;
  output \gmem_addr_6_reg_2210_reg[17] ;
  output \gmem_addr_6_reg_2210_reg[18] ;
  output \gmem_addr_6_reg_2210_reg[19] ;
  output \gmem_addr_6_reg_2210_reg[20] ;
  output \gmem_addr_6_reg_2210_reg[21] ;
  output \gmem_addr_6_reg_2210_reg[22] ;
  output \gmem_addr_6_reg_2210_reg[24] ;
  output \gmem_addr_6_reg_2210_reg[25] ;
  output \gmem_addr_6_reg_2210_reg[26] ;
  output \gmem_addr_6_reg_2210_reg[27] ;
  output \gmem_addr_6_reg_2210_reg[28] ;
  output \gmem_addr_6_reg_2210_reg[29] ;
  output \gmem_addr_6_reg_2210_reg[30] ;
  output \gmem_addr_6_reg_2210_reg[31] ;
  output \gmem_addr_6_reg_2210_reg[32] ;
  output \gmem_addr_6_reg_2210_reg[33] ;
  output \gmem_addr_6_reg_2210_reg[34] ;
  output \gmem_addr_6_reg_2210_reg[35] ;
  output \gmem_addr_6_reg_2210_reg[36] ;
  output \gmem_addr_6_reg_2210_reg[37] ;
  output \gmem_addr_6_reg_2210_reg[38] ;
  output \gmem_addr_6_reg_2210_reg[39] ;
  output \gmem_addr_6_reg_2210_reg[40] ;
  output \gmem_addr_6_reg_2210_reg[41] ;
  output \gmem_addr_6_reg_2210_reg[42] ;
  output \gmem_addr_6_reg_2210_reg[43] ;
  output \gmem_addr_6_reg_2210_reg[44] ;
  output \gmem_addr_6_reg_2210_reg[45] ;
  output \gmem_addr_6_reg_2210_reg[46] ;
  output \gmem_addr_6_reg_2210_reg[47] ;
  output \gmem_addr_6_reg_2210_reg[48] ;
  output \gmem_addr_6_reg_2210_reg[49] ;
  output \gmem_addr_6_reg_2210_reg[50] ;
  output \gmem_addr_6_reg_2210_reg[51] ;
  output \gmem_addr_6_reg_2210_reg[52] ;
  output \gmem_addr_6_reg_2210_reg[53] ;
  output \gmem_addr_6_reg_2210_reg[54] ;
  output \gmem_addr_6_reg_2210_reg[56] ;
  output \gmem_addr_6_reg_2210_reg[57] ;
  output \gmem_addr_6_reg_2210_reg[58] ;
  output \gmem_addr_6_reg_2210_reg[59] ;
  output \gmem_addr_6_reg_2210_reg[60] ;
  output \gmem_addr_6_reg_2210_reg[61] ;
  output \gmem_addr_6_reg_2210_reg[62] ;
  output ack_in;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[6]_0 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[12]_0 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input icmp_ln59_reg_2104;
  input and_ln58_reg_2100;
  input \data_p2[62]_i_5 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input icmp_ln59_6_reg_2206;
  input and_ln58_6_reg_2202;
  input and_ln58_5_reg_2185;
  input icmp_ln59_5_reg_2189;
  input \B_V_data_1_state[1]_i_2 ;
  input [60:0]\data_p1_reg[62] ;
  input \data_p1_reg[0] ;
  input [60:0]\data_p1_reg[62]_0 ;
  input \data_p1_reg[0]_0 ;
  input [60:0]\data_p1_reg[62]_1 ;
  input \B_V_data_1_state_reg[1]_0 ;
  input raw_data_im_1_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]raw_data_im_1_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__4_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_0;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state[1]_i_1__4_n_0 ;
  wire \B_V_data_1_state[1]_i_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_5_reg_2185;
  wire \and_ln58_5_reg_2185_reg[0] ;
  wire and_ln58_6_reg_2202;
  wire and_ln58_reg_2100;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire \data_p1_reg[0] ;
  wire \data_p1_reg[0]_0 ;
  wire [60:0]\data_p1_reg[62] ;
  wire [60:0]\data_p1_reg[62]_0 ;
  wire [60:0]\data_p1_reg[62]_1 ;
  wire \data_p2[62]_i_5 ;
  wire \gmem_addr_6_reg_2210_reg[0] ;
  wire \gmem_addr_6_reg_2210_reg[10] ;
  wire \gmem_addr_6_reg_2210_reg[11] ;
  wire \gmem_addr_6_reg_2210_reg[12] ;
  wire \gmem_addr_6_reg_2210_reg[13] ;
  wire \gmem_addr_6_reg_2210_reg[14] ;
  wire \gmem_addr_6_reg_2210_reg[15] ;
  wire \gmem_addr_6_reg_2210_reg[16] ;
  wire \gmem_addr_6_reg_2210_reg[17] ;
  wire \gmem_addr_6_reg_2210_reg[18] ;
  wire \gmem_addr_6_reg_2210_reg[19] ;
  wire \gmem_addr_6_reg_2210_reg[1] ;
  wire \gmem_addr_6_reg_2210_reg[20] ;
  wire \gmem_addr_6_reg_2210_reg[21] ;
  wire \gmem_addr_6_reg_2210_reg[22] ;
  wire \gmem_addr_6_reg_2210_reg[24] ;
  wire \gmem_addr_6_reg_2210_reg[25] ;
  wire \gmem_addr_6_reg_2210_reg[26] ;
  wire \gmem_addr_6_reg_2210_reg[27] ;
  wire \gmem_addr_6_reg_2210_reg[28] ;
  wire \gmem_addr_6_reg_2210_reg[29] ;
  wire \gmem_addr_6_reg_2210_reg[2] ;
  wire \gmem_addr_6_reg_2210_reg[30] ;
  wire \gmem_addr_6_reg_2210_reg[31] ;
  wire \gmem_addr_6_reg_2210_reg[32] ;
  wire \gmem_addr_6_reg_2210_reg[33] ;
  wire \gmem_addr_6_reg_2210_reg[34] ;
  wire \gmem_addr_6_reg_2210_reg[35] ;
  wire \gmem_addr_6_reg_2210_reg[36] ;
  wire \gmem_addr_6_reg_2210_reg[37] ;
  wire \gmem_addr_6_reg_2210_reg[38] ;
  wire \gmem_addr_6_reg_2210_reg[39] ;
  wire \gmem_addr_6_reg_2210_reg[3] ;
  wire \gmem_addr_6_reg_2210_reg[40] ;
  wire \gmem_addr_6_reg_2210_reg[41] ;
  wire \gmem_addr_6_reg_2210_reg[42] ;
  wire \gmem_addr_6_reg_2210_reg[43] ;
  wire \gmem_addr_6_reg_2210_reg[44] ;
  wire \gmem_addr_6_reg_2210_reg[45] ;
  wire \gmem_addr_6_reg_2210_reg[46] ;
  wire \gmem_addr_6_reg_2210_reg[47] ;
  wire \gmem_addr_6_reg_2210_reg[48] ;
  wire \gmem_addr_6_reg_2210_reg[49] ;
  wire \gmem_addr_6_reg_2210_reg[4] ;
  wire \gmem_addr_6_reg_2210_reg[50] ;
  wire \gmem_addr_6_reg_2210_reg[51] ;
  wire \gmem_addr_6_reg_2210_reg[52] ;
  wire \gmem_addr_6_reg_2210_reg[53] ;
  wire \gmem_addr_6_reg_2210_reg[54] ;
  wire \gmem_addr_6_reg_2210_reg[56] ;
  wire \gmem_addr_6_reg_2210_reg[57] ;
  wire \gmem_addr_6_reg_2210_reg[58] ;
  wire \gmem_addr_6_reg_2210_reg[59] ;
  wire \gmem_addr_6_reg_2210_reg[5] ;
  wire \gmem_addr_6_reg_2210_reg[60] ;
  wire \gmem_addr_6_reg_2210_reg[61] ;
  wire \gmem_addr_6_reg_2210_reg[62] ;
  wire \gmem_addr_6_reg_2210_reg[6] ;
  wire \gmem_addr_6_reg_2210_reg[7] ;
  wire \gmem_addr_6_reg_2210_reg[8] ;
  wire \gmem_addr_6_reg_2210_reg[9] ;
  wire icmp_ln59_5_reg_2189;
  wire icmp_ln59_6_reg_2206;
  wire \icmp_ln59_6_reg_2206_reg[0] ;
  wire icmp_ln59_reg_2104;
  wire \icmp_ln59_reg_2104_reg[0] ;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire [15:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TVALID;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__4 
       (.I0(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__4_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__4 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(and_ln58_5_reg_2185),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(raw_data_im_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(and_ln58_5_reg_2185),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(raw_data_im_1_o_stream_TVALID),
        .I4(ack_in),
        .I5(raw_data_im_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(and_ln58_5_reg_2185),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(raw_data_im_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hDDDD0DDD)) 
    \B_V_data_1_state[1]_i_4__1 
       (.I0(and_ln58_5_reg_2185),
        .I1(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I2(and_ln58_reg_2100),
        .I3(icmp_ln59_reg_2104),
        .I4(\B_V_data_1_state[1]_i_2 ),
        .O(\and_ln58_5_reg_2185_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(raw_data_im_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[0]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [0]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [0]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [0]),
        .O(\gmem_addr_6_reg_2210_reg[0] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[10]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [10]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [10]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [10]),
        .O(\gmem_addr_6_reg_2210_reg[10] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[11]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [11]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [11]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [11]),
        .O(\gmem_addr_6_reg_2210_reg[11] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[12]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [12]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [12]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [12]),
        .O(\gmem_addr_6_reg_2210_reg[12] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[13]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [13]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [13]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [13]),
        .O(\gmem_addr_6_reg_2210_reg[13] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[14]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [14]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [14]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [14]),
        .O(\gmem_addr_6_reg_2210_reg[14] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[15]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [15]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [15]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [15]),
        .O(\gmem_addr_6_reg_2210_reg[15] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[16]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [16]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [16]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [16]),
        .O(\gmem_addr_6_reg_2210_reg[16] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[17]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [17]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [17]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [17]),
        .O(\gmem_addr_6_reg_2210_reg[17] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[18]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [18]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [18]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [18]),
        .O(\gmem_addr_6_reg_2210_reg[18] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[19]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [19]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [19]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [19]),
        .O(\gmem_addr_6_reg_2210_reg[19] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[1]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [1]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [1]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [1]),
        .O(\gmem_addr_6_reg_2210_reg[1] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[20]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [20]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [20]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [20]),
        .O(\gmem_addr_6_reg_2210_reg[20] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[21]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [21]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [21]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [21]),
        .O(\gmem_addr_6_reg_2210_reg[21] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[22]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [22]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [22]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [22]),
        .O(\gmem_addr_6_reg_2210_reg[22] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[24]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [23]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [23]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [23]),
        .O(\gmem_addr_6_reg_2210_reg[24] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[25]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [24]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [24]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [24]),
        .O(\gmem_addr_6_reg_2210_reg[25] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[26]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [25]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [25]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [25]),
        .O(\gmem_addr_6_reg_2210_reg[26] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[27]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [26]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [26]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [26]),
        .O(\gmem_addr_6_reg_2210_reg[27] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[28]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [27]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [27]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [27]),
        .O(\gmem_addr_6_reg_2210_reg[28] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[29]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [28]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [28]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [28]),
        .O(\gmem_addr_6_reg_2210_reg[29] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[2]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [2]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [2]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [2]),
        .O(\gmem_addr_6_reg_2210_reg[2] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[30]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [29]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [29]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [29]),
        .O(\gmem_addr_6_reg_2210_reg[30] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[31]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [30]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [30]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [30]),
        .O(\gmem_addr_6_reg_2210_reg[31] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[32]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [31]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [31]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [31]),
        .O(\gmem_addr_6_reg_2210_reg[32] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[33]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [32]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [32]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [32]),
        .O(\gmem_addr_6_reg_2210_reg[33] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[34]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [33]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [33]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [33]),
        .O(\gmem_addr_6_reg_2210_reg[34] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[35]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [34]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [34]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [34]),
        .O(\gmem_addr_6_reg_2210_reg[35] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[36]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [35]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [35]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [35]),
        .O(\gmem_addr_6_reg_2210_reg[36] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[37]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [36]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [36]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [36]),
        .O(\gmem_addr_6_reg_2210_reg[37] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[38]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [37]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [37]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [37]),
        .O(\gmem_addr_6_reg_2210_reg[38] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[39]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [38]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [38]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [38]),
        .O(\gmem_addr_6_reg_2210_reg[39] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[3]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [3]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [3]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [3]),
        .O(\gmem_addr_6_reg_2210_reg[3] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[40]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [39]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [39]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [39]),
        .O(\gmem_addr_6_reg_2210_reg[40] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[41]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [40]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [40]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [40]),
        .O(\gmem_addr_6_reg_2210_reg[41] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[42]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [41]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [41]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [41]),
        .O(\gmem_addr_6_reg_2210_reg[42] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[43]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [42]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [42]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [42]),
        .O(\gmem_addr_6_reg_2210_reg[43] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[44]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [43]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [43]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [43]),
        .O(\gmem_addr_6_reg_2210_reg[44] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[45]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [44]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [44]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [44]),
        .O(\gmem_addr_6_reg_2210_reg[45] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[46]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [45]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [45]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [45]),
        .O(\gmem_addr_6_reg_2210_reg[46] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[47]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [46]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [46]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [46]),
        .O(\gmem_addr_6_reg_2210_reg[47] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[48]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [47]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [47]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [47]),
        .O(\gmem_addr_6_reg_2210_reg[48] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[49]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [48]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [48]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [48]),
        .O(\gmem_addr_6_reg_2210_reg[49] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[4]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [4]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [4]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [4]),
        .O(\gmem_addr_6_reg_2210_reg[4] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[50]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [49]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [49]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [49]),
        .O(\gmem_addr_6_reg_2210_reg[50] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[51]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [50]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [50]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [50]),
        .O(\gmem_addr_6_reg_2210_reg[51] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[52]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [51]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [51]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [51]),
        .O(\gmem_addr_6_reg_2210_reg[52] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[53]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [52]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [52]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [52]),
        .O(\gmem_addr_6_reg_2210_reg[53] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[54]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [53]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [53]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [53]),
        .O(\gmem_addr_6_reg_2210_reg[54] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[56]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [54]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [54]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [54]),
        .O(\gmem_addr_6_reg_2210_reg[56] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[57]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [55]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [55]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [55]),
        .O(\gmem_addr_6_reg_2210_reg[57] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[58]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [56]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [56]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [56]),
        .O(\gmem_addr_6_reg_2210_reg[58] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[59]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [57]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [57]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [57]),
        .O(\gmem_addr_6_reg_2210_reg[59] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[5]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [5]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [5]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [5]),
        .O(\gmem_addr_6_reg_2210_reg[5] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[60]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [58]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [58]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [58]),
        .O(\gmem_addr_6_reg_2210_reg[60] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[61]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [59]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [59]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [59]),
        .O(\gmem_addr_6_reg_2210_reg[61] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[62]_i_10 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [60]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [60]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [60]),
        .O(\gmem_addr_6_reg_2210_reg[62] ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \data_p2[62]_i_15 
       (.I0(icmp_ln59_6_reg_2206),
        .I1(and_ln58_6_reg_2202),
        .I2(\and_ln58_5_reg_2185_reg[0] ),
        .I3(\data_p2[62]_i_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q),
        .O(\icmp_ln59_6_reg_2206_reg[0] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[6]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [6]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [6]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [6]),
        .O(\gmem_addr_6_reg_2210_reg[6] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[7]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [7]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [7]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [7]),
        .O(\gmem_addr_6_reg_2210_reg[7] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[8]_i_2 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [8]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [8]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [8]),
        .O(\gmem_addr_6_reg_2210_reg[8] ));
  LUT6 #(
    .INIT(64'h000001F1FFFF01F1)) 
    \data_p2[9]_i_3 
       (.I0(\icmp_ln59_6_reg_2206_reg[0] ),
        .I1(\data_p1_reg[62] [9]),
        .I2(\data_p1_reg[0] ),
        .I3(\data_p1_reg[62]_0 [9]),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\data_p1_reg[62]_1 [9]),
        .O(\gmem_addr_6_reg_2210_reg[9] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_10
       (.I0(icmp_ln59_reg_2104),
        .I1(and_ln58_reg_2100),
        .I2(\and_ln58_5_reg_2185_reg[0] ),
        .I3(\data_p2[62]_i_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q),
        .O(\icmp_ln59_reg_2104_reg[0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_107
       (.I0(\and_ln58_5_reg_2185_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(and_ln58_5_reg_2185),
        .I4(icmp_ln59_5_reg_2189),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hAC00ACFFAC00AC00)) 
    mem_reg_i_30
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[15] ),
        .I5(\q_tmp_reg[15]_0 ),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hF404F404F4F40404)) 
    mem_reg_i_36
       (.I0(\q_tmp_reg[14] ),
        .I1(\q_tmp_reg[14]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(B_V_data_1_payload_B[14]),
        .I4(B_V_data_1_payload_A[14]),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_40
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[13] ),
        .I5(\q_tmp_reg[13]_0 ),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hF404F404F4F40404)) 
    mem_reg_i_44
       (.I0(\q_tmp_reg[12] ),
        .I1(\q_tmp_reg[12]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(B_V_data_1_payload_B[12]),
        .I4(B_V_data_1_payload_A[12]),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF111DD1DD)) 
    mem_reg_i_48
       (.I0(\q_tmp_reg[11] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[11]),
        .I4(B_V_data_1_payload_B[11]),
        .I5(\q_tmp_reg[11]_0 ),
        .O(B_V_data_1_sel_rd_reg_0));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_52
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[10] ),
        .I5(\q_tmp_reg[10]_0 ),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_55
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[9] ),
        .I5(\q_tmp_reg[9]_0 ),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_60
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[8] ),
        .I5(\q_tmp_reg[8]_0 ),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hF404F404F4F40404)) 
    mem_reg_i_64
       (.I0(\q_tmp_reg[7] ),
        .I1(\q_tmp_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(B_V_data_1_payload_B[7]),
        .I4(B_V_data_1_payload_A[7]),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hF404F404F4F40404)) 
    mem_reg_i_68
       (.I0(\q_tmp_reg[6] ),
        .I1(\q_tmp_reg[6]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(B_V_data_1_payload_B[6]),
        .I4(B_V_data_1_payload_A[6]),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF404F404F4F40404)) 
    mem_reg_i_72
       (.I0(\q_tmp_reg[5] ),
        .I1(\q_tmp_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(B_V_data_1_payload_B[5]),
        .I4(B_V_data_1_payload_A[5]),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_76
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[4] ),
        .I5(\q_tmp_reg[4]_0 ),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_79
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[3] ),
        .I5(\q_tmp_reg[3]_0 ),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_84
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[2] ),
        .I5(\q_tmp_reg[2]_0 ),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_88
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[1] ),
        .I5(\q_tmp_reg[1]_0 ),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h53FF530053FF53FF)) 
    mem_reg_i_92
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\q_tmp_reg[0] ),
        .I5(\q_tmp_reg[0]_0 ),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_6
   (raw_data_im_o_stream_TVALID_int_regslice,
    ack_in,
    raw_data_im_o_stream_TDATA_int_regslice,
    raw_data_im_o_stream_TREADY_int_regslice,
    raw_data_im_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_im_o_stream_TDATA,
    ap_rst_n);
  output raw_data_im_o_stream_TVALID_int_regslice;
  output ack_in;
  output [15:0]raw_data_im_o_stream_TDATA_int_regslice;
  input raw_data_im_o_stream_TREADY_int_regslice;
  input raw_data_im_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [15:0]raw_data_im_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]raw_data_im_o_stream_TDATA;
  wire [15:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID;
  wire raw_data_im_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(raw_data_im_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(raw_data_im_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(raw_data_im_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(raw_data_im_o_stream_TREADY_int_regslice),
        .I2(raw_data_im_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_im_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(raw_data_im_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_im_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(raw_data_im_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_200
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_201
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_204
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_206
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_209
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_211
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_212
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_215
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_216
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_219
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_220
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_223
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_224
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_227
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_229
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_231
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[0]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_7
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    ack_in,
    full_n_reg,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    mem_reg_i_30,
    mem_reg_i_30_0,
    and_ln58_3_reg_2151,
    icmp_ln59_4_reg_2172,
    and_ln58_4_reg_2168,
    \ap_CS_fsm[7]_i_2 ,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    raw_data_real_1_o_stream_TVALID,
    \ap_CS_fsm_reg[6] ,
    icmp_ln59_3_reg_2155,
    ap_enable_reg_pp0_iter0,
    SR,
    ap_clk,
    raw_data_real_1_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output raw_data_real_1_o_stream_TVALID_int_regslice;
  output ack_in;
  output full_n_reg;
  output [0:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input mem_reg_i_30;
  input mem_reg_i_30_0;
  input and_ln58_3_reg_2151;
  input icmp_ln59_4_reg_2172;
  input and_ln58_4_reg_2168;
  input \ap_CS_fsm[7]_i_2 ;
  input raw_data_real_1_o_stream_TREADY_int_regslice;
  input raw_data_real_1_o_stream_TVALID;
  input \ap_CS_fsm_reg[6] ;
  input icmp_ln59_3_reg_2155;
  input ap_enable_reg_pp0_iter0;
  input [0:0]SR;
  input ap_clk;
  input [15:0]raw_data_real_1_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__2_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state[1]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_3_reg_2151;
  wire and_ln58_4_reg_2168;
  wire \ap_CS_fsm[7]_i_2 ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire full_n_reg;
  wire icmp_ln59_3_reg_2155;
  wire icmp_ln59_4_reg_2172;
  wire mem_reg_i_30;
  wire mem_reg_i_30_0;
  wire [15:0]raw_data_real_1_o_stream_TDATA;
  wire [0:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__2 
       (.I0(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__2_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(raw_data_real_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I2(raw_data_real_1_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_real_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_real_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(raw_data_real_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4555FFFF)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(and_ln58_3_reg_2151),
        .I3(icmp_ln59_3_reg_2155),
        .I4(ap_enable_reg_pp0_iter0),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I1(and_ln58_3_reg_2151),
        .I2(icmp_ln59_4_reg_2172),
        .I3(and_ln58_4_reg_2168),
        .I4(\ap_CS_fsm[7]_i_2 ),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_109
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[15]),
        .I3(B_V_data_1_payload_A[15]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_116
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[14]),
        .I3(B_V_data_1_payload_A[14]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_121
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[13]),
        .I3(B_V_data_1_payload_A[13]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_126
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[12]),
        .I3(B_V_data_1_payload_A[12]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_135
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[10]),
        .I3(B_V_data_1_payload_A[10]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_139
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[9]),
        .I3(B_V_data_1_payload_A[9]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_145
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[8]),
        .I3(B_V_data_1_payload_A[8]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_150
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[7]),
        .I3(B_V_data_1_payload_A[7]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_155
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[6]),
        .I3(B_V_data_1_payload_A[6]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_160
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[5]),
        .I3(B_V_data_1_payload_A[5]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_165
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[4]),
        .I3(B_V_data_1_payload_A[4]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_169
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[3]),
        .I3(B_V_data_1_payload_A[3]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_175
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[2]),
        .I3(B_V_data_1_payload_A[2]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_180
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[1]),
        .I3(B_V_data_1_payload_A[1]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hBABABBAA)) 
    mem_reg_i_185
       (.I0(mem_reg_i_30),
        .I1(mem_reg_i_30_0),
        .I2(B_V_data_1_payload_B[0]),
        .I3(B_V_data_1_payload_A[0]),
        .I4(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_208
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_8
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    \B_V_data_1_payload_B_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    raw_data_real_o_stream_TVALID_int_regslice,
    ack_in,
    raw_data_im_o_stream_TDATA_int_regslice,
    ap_enable_reg_pp0_iter0,
    Q,
    and_ln58_1_reg_2117,
    icmp_ln59_1_reg_2121,
    mem_reg_i_186_0,
    raw_data_real_o_stream_TREADY_int_regslice,
    raw_data_real_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_real_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output \B_V_data_1_payload_B_reg[11]_0 ;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output raw_data_real_o_stream_TVALID_int_regslice;
  output ack_in;
  input [15:0]raw_data_im_o_stream_TDATA_int_regslice;
  input ap_enable_reg_pp0_iter0;
  input [0:0]Q;
  input and_ln58_1_reg_2117;
  input icmp_ln59_1_reg_2121;
  input mem_reg_i_186_0;
  input raw_data_real_o_stream_TREADY_int_regslice;
  input raw_data_real_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [15:0]raw_data_real_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__0_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[11]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_1_reg_2117;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire icmp_ln59_1_reg_2121;
  wire mem_reg_i_186_0;
  wire mem_reg_i_199_n_0;
  wire [15:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire [15:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID;
  wire raw_data_real_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__0 
       (.I0(raw_data_real_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(raw_data_real_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(raw_data_real_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(raw_data_real_o_stream_TREADY_int_regslice),
        .I2(raw_data_real_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_real_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(raw_data_real_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_real_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(raw_data_real_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_110
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[15]),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_114
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[14]),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_122
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[13]),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_124
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[12]),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_131
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[11]),
        .O(\B_V_data_1_payload_B_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_136
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[10]),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_140
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[9]),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_146
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[8]),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_148
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[7]),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_153
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[6]),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_158
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[5]),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_166
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[4]),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_170
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[3]),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_176
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[2]),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_181
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[1]),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    mem_reg_i_186
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_199_n_0),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[0]),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    mem_reg_i_199
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(and_ln58_1_reg_2117),
        .I3(icmp_ln59_1_reg_2121),
        .I4(raw_data_real_o_stream_TVALID_int_regslice),
        .I5(mem_reg_i_186_0),
        .O(mem_reg_i_199_n_0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_9
   (\B_V_data_1_payload_B_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    \B_V_data_1_payload_B_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \gmem_addr_7_reg_2227_reg[23] ,
    \icmp_ln59_8_reg_2240_reg[0] ,
    \gmem_addr_7_reg_2227_reg[55] ,
    \icmp_ln59_2_reg_2138_reg[0] ,
    \and_ln58_7_reg_2219_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_0,
    std_I_o_stream_TVALID_int_regslice,
    ack_in,
    mad_I_o_stream_TDATA_int_regslice,
    mem_reg_i_32,
    Q,
    \data_p1_reg[55] ,
    \data_p1_reg[55]_0 ,
    \data_p1_reg[23] ,
    \data_p1_reg[23]_0 ,
    icmp_ln59_2_reg_2138,
    and_ln58_2_reg_2134,
    \data_p2[62]_i_5 ,
    ap_enable_reg_pp0_iter0,
    mem_reg_i_187,
    icmp_ln59_8_reg_2240,
    and_ln58_8_reg_2236,
    and_ln58_7_reg_2219,
    icmp_ln59_7_reg_2223,
    \B_V_data_1_state[1]_i_2__7 ,
    \B_V_data_1_state_reg[1]_0 ,
    std_I_o_stream_TVALID,
    ap_rst_n,
    SR,
    ap_clk,
    std_I_o_stream_TDATA);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output \B_V_data_1_payload_B_reg[11]_0 ;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \gmem_addr_7_reg_2227_reg[23] ;
  output \icmp_ln59_8_reg_2240_reg[0] ;
  output \gmem_addr_7_reg_2227_reg[55] ;
  output \icmp_ln59_2_reg_2138_reg[0] ;
  output \and_ln58_7_reg_2219_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_0;
  output std_I_o_stream_TVALID_int_regslice;
  output ack_in;
  input [15:0]mad_I_o_stream_TDATA_int_regslice;
  input mem_reg_i_32;
  input [1:0]Q;
  input [1:0]\data_p1_reg[55] ;
  input [1:0]\data_p1_reg[55]_0 ;
  input \data_p1_reg[23] ;
  input \data_p1_reg[23]_0 ;
  input icmp_ln59_2_reg_2138;
  input and_ln58_2_reg_2134;
  input \data_p2[62]_i_5 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]mem_reg_i_187;
  input icmp_ln59_8_reg_2240;
  input and_ln58_8_reg_2236;
  input and_ln58_7_reg_2219;
  input icmp_ln59_7_reg_2223;
  input \B_V_data_1_state[1]_i_2__7 ;
  input \B_V_data_1_state_reg[1]_0 ;
  input std_I_o_stream_TVALID;
  input ap_rst_n;
  input [0:0]SR;
  input ap_clk;
  input [15:0]std_I_o_stream_TDATA;

  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[15]_i_1__6_n_0 ;
  wire [15:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[11]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_0;
  wire \B_V_data_1_state[0]_i_1__9_n_0 ;
  wire \B_V_data_1_state[1]_i_1__9_n_0 ;
  wire \B_V_data_1_state[1]_i_2__7 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_2_reg_2134;
  wire and_ln58_7_reg_2219;
  wire \and_ln58_7_reg_2219_reg[0] ;
  wire and_ln58_8_reg_2236;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_rst_n;
  wire \data_p1_reg[23] ;
  wire \data_p1_reg[23]_0 ;
  wire [1:0]\data_p1_reg[55] ;
  wire [1:0]\data_p1_reg[55]_0 ;
  wire \data_p2[62]_i_5 ;
  wire \gmem_addr_7_reg_2227_reg[23] ;
  wire \gmem_addr_7_reg_2227_reg[55] ;
  wire icmp_ln59_2_reg_2138;
  wire \icmp_ln59_2_reg_2138_reg[0] ;
  wire icmp_ln59_7_reg_2223;
  wire icmp_ln59_8_reg_2240;
  wire \icmp_ln59_8_reg_2240_reg[0] ;
  wire [15:0]mad_I_o_stream_TDATA_int_regslice;
  wire [0:0]mem_reg_i_187;
  wire mem_reg_i_32;
  wire [15:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TVALID;
  wire std_I_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[15]_i_1__6 
       (.I0(std_I_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[15]_i_1__6_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[15]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[15]_i_1__6 
       (.I0(B_V_data_1_sel_wr),
        .I1(std_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF20)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(and_ln58_7_reg_2219),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(std_I_o_stream_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(std_I_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hF0D0F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(and_ln58_7_reg_2219),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(std_I_o_stream_TVALID),
        .I4(ack_in),
        .I5(std_I_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h2F2FFF2F)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(and_ln58_7_reg_2219),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(std_I_o_stream_TVALID_int_regslice),
        .I3(ack_in),
        .I4(std_I_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'hDDDD0DDD)) 
    \B_V_data_1_state[1]_i_4__2 
       (.I0(and_ln58_7_reg_2219),
        .I1(std_I_o_stream_TVALID_int_regslice),
        .I2(and_ln58_2_reg_2134),
        .I3(icmp_ln59_2_reg_2138),
        .I4(\B_V_data_1_state[1]_i_2__7 ),
        .O(\and_ln58_7_reg_2219_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_0 ),
        .Q(std_I_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFA0AF000FA0AFC0C)) 
    \data_p2[23]_i_3 
       (.I0(Q[0]),
        .I1(\data_p1_reg[55] [0]),
        .I2(\icmp_ln59_8_reg_2240_reg[0] ),
        .I3(\data_p1_reg[55]_0 [0]),
        .I4(\data_p1_reg[23] ),
        .I5(\data_p1_reg[23]_0 ),
        .O(\gmem_addr_7_reg_2227_reg[23] ));
  LUT6 #(
    .INIT(64'hFA0AF000FA0AFC0C)) 
    \data_p2[55]_i_3 
       (.I0(Q[1]),
        .I1(\data_p1_reg[55] [1]),
        .I2(\icmp_ln59_8_reg_2240_reg[0] ),
        .I3(\data_p1_reg[55]_0 [1]),
        .I4(\data_p1_reg[23] ),
        .I5(\data_p1_reg[23]_0 ),
        .O(\gmem_addr_7_reg_2227_reg[55] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \data_p2[62]_i_16 
       (.I0(icmp_ln59_8_reg_2240),
        .I1(and_ln58_8_reg_2236),
        .I2(\and_ln58_7_reg_2219_reg[0] ),
        .I3(\data_p2[62]_i_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_i_187),
        .O(\icmp_ln59_8_reg_2240_reg[0] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_9
       (.I0(icmp_ln59_2_reg_2138),
        .I1(and_ln58_2_reg_2134),
        .I2(\and_ln58_7_reg_2219_reg[0] ),
        .I3(\data_p2[62]_i_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_i_187),
        .O(\icmp_ln59_2_reg_2138_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_104
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(mem_reg_i_32),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_105
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[15]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_117
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[14]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_119
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[13]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_123
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[12]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_129
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[11]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_133
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[10]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_141
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[9]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_143
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[8]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_151
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[7]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_152
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[6]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_161
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[5]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_163
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[4]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_171
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[3]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_173
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[2]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_178
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[1]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hACFFAC00AC00AC00)) 
    mem_reg_i_183
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(mad_I_o_stream_TDATA_int_regslice[0]),
        .I5(mem_reg_i_32),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[7]_i_10 
       (.I0(\and_ln58_7_reg_2219_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(mem_reg_i_187),
        .I3(and_ln58_7_reg_2219),
        .I4(icmp_ln59_7_reg_2223),
        .O(ap_enable_reg_pp0_iter0_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
