# MIPS CPU Design

Very simple **single-cycle** and **multi-cycle** CPU designs, using Verilog HDL. These are experimental projects of the Computer Organization and Design course of Sun Yat-sen University.

The files are extracted from Xilinx Vivado 2018.1 projects.

# Directories

- MultiCycleCPU
  A single-cycle CPU design by Vivado 2018.1. Project folder.
- SingleCycleCPU
  A multi-cycle CPU design by Vivado 2018.1. Project folder.
- hex_to_7seg
  A sub module used to convert hexadecimal numbers to 7-segment display codes.

# Notice

This project will not be updated anymore.
Dec 2018