Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell led[0] not found
Info: Cell led[0] not found
Info: Cell led[1] not found
Info: Cell led[1] not found
Info: Cell led[2] not found
Info: Cell led[2] not found
Info: Cell led[3] not found
Info: Cell led[3] not found
Info: Cell led[4] not found
Info: Cell led[4] not found
Info: Cell led[5] not found
Info: Cell led[5] not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x903041a7

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x903041a7

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:     5/ 8640     0%
Info: 	                 IOB:     5/  274     1%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:     0/ 4320     0%
Info: 	           MUX2_LUT6:     0/ 2160     0%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 1 cells based on constraints.
Info: Creating initial analytic placement for 8 cells, random placement wirelen = 265.
Info:     at initial placer iter 0, wirelen = 102
Info:     at initial placer iter 1, wirelen = 101
Info:     at initial placer iter 2, wirelen = 101
Info:     at initial placer iter 3, wirelen = 101
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 101, spread = 103, legal = 102; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 102, spread = 102, legal = 102; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 102, spread = 102, legal = 102; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 102, spread = 102, legal = 102; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 103, spread = 106, legal = 112; time = 0.00s
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 4, wirelen = 112
Info:   at iteration #5: temp = 0.000000, timing cost = 2, wirelen = 62
Info:   at iteration #10: temp = 0.000000, timing cost = 2, wirelen = 55
Info:   at iteration #15: temp = 0.000000, timing cost = 2, wirelen = 55
Info:   at iteration #16: temp = 0.000000, timing cost = 2, wirelen = 55 
Info: SA placement time 0.00s

Info: Max frequency for clock 'clk_IBUF_I_O': 1165.50 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -> <async>: 1.66 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 35379,  35420) |** 
Info: [ 35420,  35461) | 
Info: [ 35461,  35502) | 
Info: [ 35502,  35543) | 
Info: [ 35543,  35584) | 
Info: [ 35584,  35625) | 
Info: [ 35625,  35666) | 
Info: [ 35666,  35707) | 
Info: [ 35707,  35748) | 
Info: [ 35748,  35789) |** 
Info: [ 35789,  35830) | 
Info: [ 35830,  35871) | 
Info: [ 35871,  35912) | 
Info: [ 35912,  35953) | 
Info: [ 35953,  35994) | 
Info: [ 35994,  36035) | 
Info: [ 36035,  36076) | 
Info: [ 36076,  36117) | 
Info: [ 36117,  36158) | 
Info: [ 36158,  36199) |***** 
Info: Checksum: 0xb277c574
Info: Find global nets...
Info: Routing globals...
Info:   Route net clk_IBUF_I_O, use clock #0.
Info:   Net clk_IBUF_I_O is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 15 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         15 |        0         15 |    0    15 |         0|       0.04       0.04|
Info: Routing complete.
Info: Router1 time 0.04s
Info: Checksum: 0x034829a5

Info: Critical path report for clock 'clk_IBUF_I_O' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source col_reg_DFFE_Q_1_DFFLC.Q
Info:  0.4  0.9    Net col_reg[2] budget 36.579037 ns (1,13) -> (1,13)
Info:                Sink col_reg_DFFE_Q_DFFLC.A
Info:                Defined in:
Info:                  ../design/barrido.sv:17.23-17.30
Info:  0.0  0.9  Setup col_reg_DFFE_Q_DFFLC.A
Info: 0.5 ns logic, 0.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_IBUF_I_O' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source col_reg_DFFSE_Q_DFFLC.Q
Info:  0.9  1.3    Net col_reg[0] budget 36.579037 ns (1,13) -> (0,14)
Info:                Sink col_OBUF_O_3$iob.I
Info:                Defined in:
Info:                  ../design/barrido.sv:17.23-17.30
Info: 0.5 ns logic, 0.9 ns routing

Info: Max frequency for clock 'clk_IBUF_I_O': 1149.43 MHz (PASS at 27.00 MHz)

Info: Max delay posedge clk_IBUF_I_O -> <async>: 1.35 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 35688,  35717) |** 
Info: [ 35717,  35746) | 
Info: [ 35746,  35775) | 
Info: [ 35775,  35804) | 
Info: [ 35804,  35833) | 
Info: [ 35833,  35862) | 
Info: [ 35862,  35891) | 
Info: [ 35891,  35920) | 
Info: [ 35920,  35949) | 
Info: [ 35949,  35978) | 
Info: [ 35978,  36007) | 
Info: [ 36007,  36036) | 
Info: [ 36036,  36065) | 
Info: [ 36065,  36094) | 
Info: [ 36094,  36123) | 
Info: [ 36123,  36152) | 
Info: [ 36152,  36181) |*** 
Info: [ 36181,  36210) | 
Info: [ 36210,  36239) | 
Info: [ 36239,  36268) |**** 

Info: Program finished normally.
