--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top_cpu.twx top_cpu.ncd -o top_cpu.twr top_cpu.pcf

Design file:              top_cpu.ncd
Physical constraint file: top_cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ram2_addr<0> |    9.584(F)|clk_BUFGP         |   0.000|
ram2_addr<1> |    9.251(F)|clk_BUFGP         |   0.000|
ram2_addr<2> |    9.253(F)|clk_BUFGP         |   0.000|
ram2_addr<3> |    9.861(F)|clk_BUFGP         |   0.000|
ram2_addr<4> |    8.974(F)|clk_BUFGP         |   0.000|
ram2_addr<5> |    8.631(F)|clk_BUFGP         |   0.000|
ram2_addr<6> |    8.886(F)|clk_BUFGP         |   0.000|
ram2_addr<7> |    8.908(F)|clk_BUFGP         |   0.000|
ram2_addr<8> |    8.883(F)|clk_BUFGP         |   0.000|
ram2_addr<9> |    8.879(F)|clk_BUFGP         |   0.000|
ram2_addr<10>|    8.557(F)|clk_BUFGP         |   0.000|
ram2_addr<11>|    8.887(F)|clk_BUFGP         |   0.000|
ram2_addr<12>|    9.197(F)|clk_BUFGP         |   0.000|
ram2_addr<13>|    9.166(F)|clk_BUFGP         |   0.000|
ram2_addr<14>|    9.752(F)|clk_BUFGP         |   0.000|
ram2_addr<15>|    9.477(F)|clk_BUFGP         |   0.000|
ram2_addr<16>|    9.477(F)|clk_BUFGP         |   0.000|
ram2_addr<17>|    9.162(F)|clk_BUFGP         |   0.000|
ram2_oe      |    8.375(F)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.860|         |    1.860|    1.564|
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 05 21:56:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



