
*** Running vivado
    with args -log OTTER_MCU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OTTER_MCU.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: link_design -top OTTER_MCU -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 787.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[13]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[13]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[14]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[14]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[15]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[15]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[8]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[8]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[9]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[9]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[10]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[10]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[11]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[11]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[12]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[12]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[13]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[13]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[14]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[14]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[15]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds[15]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[7]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[6]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[5]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segs[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[0]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[1]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[2]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[3]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'buttons[4]'. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:131]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc:132]
Finished Parsing XDC File [Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.srcs/constrs_1/imports/hardware support modules/Basys3_Master_v1_03.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

9 Infos, 100 Warnings, 101 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.793 . Memory (MB): peak = 937.645 ; gain = 25.934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a1f95265

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1473.438 ; gain = 535.793

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/Instr_D[31]_i_1 into driver instance pipeline_reg_D_E/regWrite_E_i_5, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__0_i_1__1 into driver instance pipeline_reg_D_E/branch2_carry_i_9, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__0_i_2__1 into driver instance pipeline_reg_D_E/branch2_carry_i_10, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__0_i_3__1 into driver instance pipeline_reg_D_E/branch2_carry_i_11, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__1_i_1__2 into driver instance pipeline_reg_D_E/branch2_carry__0_i_13, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__1_i_2__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_14, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__1_i_3__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_15, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__1_i_4__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_16, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__2_i_1__2 into driver instance pipeline_reg_D_E/branch2_carry__0_i_9, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__2_i_2__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_10, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__2_i_3__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_11, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__2_i_4__1 into driver instance pipeline_reg_D_E/branch2_carry__0_i_12, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__3_i_1 into driver instance pipeline_reg_D_E/branch2_carry__1_i_13, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__3_i_2 into driver instance pipeline_reg_D_E/branch2_carry__1_i_14, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__3_i_3 into driver instance pipeline_reg_D_E/branch2_carry__1_i_15, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__3_i_4 into driver instance pipeline_reg_D_E/branch2_carry__1_i_16, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__4_i_1 into driver instance pipeline_reg_D_E/branch2_carry__1_i_9, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__4_i_2 into driver instance pipeline_reg_D_E/branch2_carry__1_i_10, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__4_i_3 into driver instance pipeline_reg_D_E/branch2_carry__1_i_11, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__4_i_4 into driver instance pipeline_reg_D_E/branch2_carry__1_i_12, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__5_i_1 into driver instance pipeline_reg_D_E/branch2_carry__2_i_13, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__5_i_2 into driver instance pipeline_reg_D_E/branch2_carry__2_i_14, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__5_i_3 into driver instance pipeline_reg_D_E/branch2_carry__2_i_15, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__5_i_4 into driver instance pipeline_reg_D_E/branch2_carry__2_i_16, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__6_i_1 into driver instance pipeline_reg_D_E/branch2_carry__2_i_9, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__6_i_2 into driver instance pipeline_reg_D_E/branch2_carry__2_i_11, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry__6_i_3 into driver instance pipeline_reg_D_E/branch2_carry__2_i_12, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry_i_1__2 into driver instance pipeline_reg_D_E/branch2_carry_i_13, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry_i_2__1 into driver instance pipeline_reg_D_E/branch2_carry_i_14, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry_i_3__1 into driver instance pipeline_reg_D_E/branch2_carry_i_15, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/i__carry_i_4 into driver instance pipeline_reg_D_E/result0_carry_i_12, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/result0_carry__2_i_5 into driver instance pipeline_reg_D_E/result0_carry__2_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/result0_carry__2_i_6 into driver instance pipeline_reg_D_E/result0_carry__2_i_10, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/result0_carry__5_i_5 into driver instance pipeline_reg_D_E/result0_carry__5_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/result0_carry__6_i_5 into driver instance pipeline_reg_D_E/result0_carry__6_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_D_E/result0_carry__6_i_7 into driver instance pipeline_reg_D_E/result0_carry__6_i_11, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[0]_i_1 into driver instance pipeline_reg_E_M/write_data_M[0]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[10]_i_1 into driver instance pipeline_reg_E_M/write_data_M[10]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[11]_i_1 into driver instance pipeline_reg_E_M/write_data_M[11]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[12]_i_1 into driver instance pipeline_reg_E_M/write_data_M[12]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[13]_i_1 into driver instance pipeline_reg_E_M/write_data_M[13]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[15]_i_1 into driver instance pipeline_reg_E_M/write_data_M[15]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[16]_i_1 into driver instance pipeline_reg_E_M/write_data_M[16]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[17]_i_1 into driver instance pipeline_reg_E_M/write_data_M[17]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[18]_i_1 into driver instance pipeline_reg_E_M/write_data_M[18]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[19]_i_1 into driver instance pipeline_reg_E_M/write_data_M[19]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[20]_i_1 into driver instance pipeline_reg_E_M/write_data_M[20]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[21]_i_1 into driver instance pipeline_reg_E_M/write_data_M[21]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[22]_i_1 into driver instance pipeline_reg_E_M/write_data_M[22]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[23]_i_1 into driver instance pipeline_reg_E_M/write_data_M[23]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[24]_i_1 into driver instance pipeline_reg_E_M/write_data_M[24]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[25]_i_1 into driver instance pipeline_reg_E_M/write_data_M[25]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[26]_i_1 into driver instance pipeline_reg_E_M/write_data_M[26]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[27]_i_1 into driver instance pipeline_reg_E_M/write_data_M[27]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[28]_i_1 into driver instance pipeline_reg_E_M/write_data_M[28]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[29]_i_1 into driver instance pipeline_reg_E_M/write_data_M[29]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[30]_i_1 into driver instance pipeline_reg_E_M/write_data_M[30]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[31]_i_1 into driver instance pipeline_reg_E_M/write_data_M[31]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[5]_i_1 into driver instance pipeline_reg_E_M/write_data_M[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[6]_i_1 into driver instance pipeline_reg_E_M/write_data_M[6]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[7]_i_1 into driver instance pipeline_reg_E_M/write_data_M[7]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter pipeline_reg_E_M/write_data_M[9]_i_1 into driver instance pipeline_reg_E_M/write_data_M[9]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 41 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9c7da7aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 90 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 89abc5f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6128d05b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 40 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6128d05b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6128d05b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f1fb50a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1808.113 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              90  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              40  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1808.113 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18161ad63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1808.113 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 18161ad63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1890.383 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18161ad63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.383 ; gain = 82.270

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18161ad63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.383 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.383 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18161ad63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 101 Warnings, 101 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1890.383 ; gain = 978.672
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OTTER_MCU_drc_opted.rpt -pb OTTER_MCU_drc_opted.pb -rpx OTTER_MCU_drc_opted.rpx
Command: report_drc -file OTTER_MCU_drc_opted.rpt -pb OTTER_MCU_drc_opted.pb -rpx OTTER_MCU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[0]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[0]_i_1, and pipeline_reg_D_E/ALU_result_M[0]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[10]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[10]_i_1, and pipeline_reg_D_E/ALU_result_M[10]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[11]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[11]_i_1, and pipeline_reg_D_E/ALU_result_M[11]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[12]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[12]_i_1, and pipeline_reg_D_E/ALU_result_M[12]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[13]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[13]_i_1, and pipeline_reg_D_E/ALU_result_M[13]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[14]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[14]_i_1, and pipeline_reg_D_E/ALU_result_M[14]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[15]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[15]_i_1, and pipeline_reg_D_E/ALU_result_M[15]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[16]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[16]_i_1, and pipeline_reg_D_E/ALU_result_M[16]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[17]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[17]_i_1, and pipeline_reg_D_E/ALU_result_M[17]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[18]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[18]_i_1, and pipeline_reg_D_E/ALU_result_M[18]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[19]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[19]_i_1, and pipeline_reg_D_E/ALU_result_M[19]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[1]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[1]_i_1, and pipeline_reg_D_E/ALU_result_M[1]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[20]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[20]_i_1, and pipeline_reg_D_E/ALU_result_M[20]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[21]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[21]_i_1, and pipeline_reg_D_E/ALU_result_M[21]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[22]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[22]_i_1, and pipeline_reg_D_E/ALU_result_M[22]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[23]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[23]_i_1, and pipeline_reg_D_E/ALU_result_M[23]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[24]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[24]_i_1, and pipeline_reg_D_E/ALU_result_M[24]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[25]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[25]_i_1, and pipeline_reg_D_E/ALU_result_M[25]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[26]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[26]_i_1, and pipeline_reg_D_E/ALU_result_M[26]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[27]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[27]_i_1, and pipeline_reg_D_E/ALU_result_M[27]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[28]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[28]_i_1, and pipeline_reg_D_E/ALU_result_M[28]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[29]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[29]_i_1, and pipeline_reg_D_E/ALU_result_M[29]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[2]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[2]_i_1, and pipeline_reg_D_E/ALU_result_M[2]_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[30]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[30]_i_1, and pipeline_reg_D_E/ALU_result_M[30]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[31]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[31]_i_1, and pipeline_reg_D_E/ALU_result_M[31]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[3]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[3]_i_1, and pipeline_reg_D_E/ALU_result_M[3]_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[4]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[4]_i_1, and pipeline_reg_D_E/ALU_result_M[4]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[5]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[5]_i_1, and pipeline_reg_D_E/ALU_result_M[5]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[6]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[6]_i_1, and pipeline_reg_D_E/ALU_result_M[6]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[7]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[7]_i_1, and pipeline_reg_D_E/ALU_result_M[7]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[8]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[8]_i_1, and pipeline_reg_D_E/ALU_result_M[8]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[9]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[9]_i_1, and pipeline_reg_D_E/ALU_result_M[9]_i_5.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca3fffbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1890.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3549b661

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ba8ec8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: feb0bd27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 2 Global Placement | Checksum: feb0bd27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: feb0bd27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197f714f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12bf46086

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e0fdb012

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 142d5abc6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 142d5abc6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d29c1aa0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1890.383 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12343c2cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
Ending Placer Task | Checksum: f5fd8ed9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 102 Warnings, 133 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file OTTER_MCU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_placed.rpt -pb OTTER_MCU_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OTTER_MCU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1890.383 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 102 Warnings, 133 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1890.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[0]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[0]_i_1, and pipeline_reg_D_E/ALU_result_M[0]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[10]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[10]_i_1, and pipeline_reg_D_E/ALU_result_M[10]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[11]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[11]_i_1, and pipeline_reg_D_E/ALU_result_M[11]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[12]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[12]_i_1, and pipeline_reg_D_E/ALU_result_M[12]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[13]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[13]_i_1, and pipeline_reg_D_E/ALU_result_M[13]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[14]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[14]_i_1, and pipeline_reg_D_E/ALU_result_M[14]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[15]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[15]_i_1, and pipeline_reg_D_E/ALU_result_M[15]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[16]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[16]_i_1, and pipeline_reg_D_E/ALU_result_M[16]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[17]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[17]_i_1, and pipeline_reg_D_E/ALU_result_M[17]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[18]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[18]_i_1, and pipeline_reg_D_E/ALU_result_M[18]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[19]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[19]_i_1, and pipeline_reg_D_E/ALU_result_M[19]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[1]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[1]_i_1, and pipeline_reg_D_E/ALU_result_M[1]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[20]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[20]_i_1, and pipeline_reg_D_E/ALU_result_M[20]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[21]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[21]_i_1, and pipeline_reg_D_E/ALU_result_M[21]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[22]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[22]_i_1, and pipeline_reg_D_E/ALU_result_M[22]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[23]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[23]_i_1, and pipeline_reg_D_E/ALU_result_M[23]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[24]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[24]_i_1, and pipeline_reg_D_E/ALU_result_M[24]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[25]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[25]_i_1, and pipeline_reg_D_E/ALU_result_M[25]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[26]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[26]_i_1, and pipeline_reg_D_E/ALU_result_M[26]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[27]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[27]_i_1, and pipeline_reg_D_E/ALU_result_M[27]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[28]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[28]_i_1, and pipeline_reg_D_E/ALU_result_M[28]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[29]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[29]_i_1, and pipeline_reg_D_E/ALU_result_M[29]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[2]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[2]_i_1, and pipeline_reg_D_E/ALU_result_M[2]_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[30]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[30]_i_1, and pipeline_reg_D_E/ALU_result_M[30]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[31]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[31]_i_1, and pipeline_reg_D_E/ALU_result_M[31]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[3]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[3]_i_1, and pipeline_reg_D_E/ALU_result_M[3]_i_6.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[4]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[4]_i_1, and pipeline_reg_D_E/ALU_result_M[4]_i_4.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[5]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[5]_i_1, and pipeline_reg_D_E/ALU_result_M[5]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[6]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[6]_i_1, and pipeline_reg_D_E/ALU_result_M[6]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[7]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[7]_i_1, and pipeline_reg_D_E/ALU_result_M[7]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[8]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[8]_i_1, and pipeline_reg_D_E/ALU_result_M[8]_i_2.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is pipeline_reg_D_E/alu_fun_E_reg[3]_0[9]. Please evaluate your design. The cells in the loop are: pipeline_reg_D_E/ALU_result_M[9]_i_1, and pipeline_reg_D_E/ALU_result_M[9]_i_5.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 32 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9d87d443 ConstDB: 0 ShapeSum: 5875ba96 RouteDB: 0
Post Restoration Checksum: NetGraph: 47207b3a NumContArr: b7e2553f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ff02d079

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1961.801 ; gain = 71.418

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ff02d079

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1967.867 ; gain = 77.484

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ff02d079

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1967.867 ; gain = 77.484
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2889
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2889
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c1e2de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.754 ; gain = 88.371

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c1e2de5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1978.754 ; gain = 88.371
Phase 3 Initial Routing | Checksum: bc96d42b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1979.422 ; gain = 89.039

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 46700789

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039
Phase 4 Rip-up And Reroute | Checksum: 46700789

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 46700789

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 46700789

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039
Phase 6 Post Hold Fix | Checksum: 46700789

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.81966 %
  Global Horizontal Routing Utilization  = 2.03227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 46700789

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.422 ; gain = 89.039

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 46700789

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.438 ; gain = 89.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f975b671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.438 ; gain = 89.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.438 ; gain = 89.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 102 Warnings, 165 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1979.438 ; gain = 89.055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1991.223 ; gain = 11.785
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OTTER_MCU_drc_routed.rpt -pb OTTER_MCU_drc_routed.pb -rpx OTTER_MCU_drc_routed.rpx
Command: report_drc -file OTTER_MCU_drc_routed.rpt -pb OTTER_MCU_drc_routed.pb -rpx OTTER_MCU_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OTTER_MCU_methodology_drc_routed.rpt -pb OTTER_MCU_methodology_drc_routed.pb -rpx OTTER_MCU_methodology_drc_routed.rpx
Command: report_methodology -file OTTER_MCU_methodology_drc_routed.rpt -pb OTTER_MCU_methodology_drc_routed.pb -rpx OTTER_MCU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file Z:/schoolfiles/school_files/cpe333/lab4_pipeline_hazards/danny_viviado_pipeline/danny_viviado_pipeline.runs/impl_1/OTTER_MCU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OTTER_MCU_power_routed.rpt -pb OTTER_MCU_power_summary_routed.pb -rpx OTTER_MCU_power_routed.rpx
Command: report_power -file OTTER_MCU_power_routed.rpt -pb OTTER_MCU_power_summary_routed.pb -rpx OTTER_MCU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
142 Infos, 103 Warnings, 165 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file OTTER_MCU_route_status.rpt -pb OTTER_MCU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_MCU_timing_summary_routed.rpt -pb OTTER_MCU_timing_summary_routed.pb -rpx OTTER_MCU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file OTTER_MCU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file OTTER_MCU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OTTER_MCU_bus_skew_routed.rpt -pb OTTER_MCU_bus_skew_routed.pb -rpx OTTER_MCU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 12:37:56 2023...
