// Seed: 1279009191
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  assign id_0 = 1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd29,
    parameter id_6 = 32'd73
) (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 _id_3,
    output tri0 id_4,
    input tri0 id_5
    , id_9,
    output tri1 _id_6,
    output wire id_7
);
  module_0 modCall_1 (
      id_4,
      id_7
  );
  logic [id_6 : id_3] id_10, id_11, id_12 = (id_10);
endmodule
