<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

</twCmdLine><twDesign>dragonv5_main.ncd</twDesign><twDesignPath>dragonv5_main.ncd</twDesignPath><twPCF>dragonv5_main.pcf</twPCF><twPcfPath>dragonv5_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TL/I" logResource="BUFIO2_ADC_TL/I" locationPin="BUFIO2_X2Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TR/I" logResource="BUFIO2_ADC_TR/I" locationPin="BUFIO2_X4Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_INV_TL/I" logResource="BUFIO2_ADC_INV_TL/I" locationPin="BUFIO2_X2Y29.I" clockNet="adc_dco_ibufout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tdcmper_CLKFX" slack="22.330" period="25.000" constraintValue="25.000" deviceLimit="2.670" freqLimit="374.532" physResource="dcm_extclk/dcm_sp_inst/CLKFX" logResource="dcm_extclk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twConstName><twItemCnt>2236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.183</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X61Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">RX_SELECT</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew dest = "-0.262" src = "-0.944">-0.682</twClkSkew><twDelConst>0.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.417" fPhaseErr="0.257" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.501</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RX_SELECT</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X60Y39.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Maccum_RX_COUNT_lut&lt;0&gt;</twComp><twBEL>RX_SELECT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>RX_SELECT</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty (SLICE_X29Y51.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.817</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty</twDest><twTotPathDel>5.095</twTotPathDel><twClkSkew dest = "0.723" src = "0.676">-0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X67Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">4.382</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty_rstpot</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>4.382</twRouteDel><twTotDel>5.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2 (SLICE_X50Y68.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.098</twSlack><twSrc BELType="RAM">SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2</twDest><twTotPathDel>4.677</twTotPathDel><twClkSkew dest = "0.683" src = "0.773">0.090</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB16_X1Y32.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y32.DOB2</twSite><twDelType>Trcko_DOB_REG</twDelType><twDelInfo twEdge="twRising">1.600</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.736</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/memRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_n033831</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2</twBEL></twPathDel><twLogDel>1.941</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>4.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X33Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twTotPathDel>0.224</twTotPathDel><twClkSkew dest = "0.089" src = "0.085">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y40.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X33Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.223</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.089" src = "0.085">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y40.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X33Y40.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twTotPathDel>0.228</twTotPathDel><twClkSkew dest = "0.089" src = "0.085">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y40.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twBEL></twPathDel><twLogDel>0.071</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" locationPin="RAMB16_X2Y22.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" locationPin="RAMB16_X1Y32.CLKA" clockNet="int_ETH_TX_CLK"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;</twConstName><twItemCnt>142548</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27831</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.460</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/rate_l1out2_reg_1 (SLICE_X70Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/rate_l1out2_reg_1</twDest><twTotPathDel>6.894</twTotPathDel><twClkSkew dest = "1.549" src = "1.866">0.317</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/rate_l1out2_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>analog_trigger/rate_l1out2_reg&lt;3&gt;</twComp><twBEL>analog_trigger/rate_l1out2_reg_1</twBEL></twPathDel><twLogDel>0.636</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/rate_l1out2_reg_3 (SLICE_X70Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/rate_l1out2_reg_3</twDest><twTotPathDel>6.891</twTotPathDel><twClkSkew dest = "1.549" src = "1.866">0.317</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/rate_l1out2_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>analog_trigger/rate_l1out2_reg&lt;3&gt;</twComp><twBEL>analog_trigger/rate_l1out2_reg_3</twBEL></twPathDel><twLogDel>0.633</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point analog_trigger/rate_l1out2_reg_2 (SLICE_X70Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">analog_trigger/rate_l1out2_reg_2</twDest><twTotPathDel>6.883</twTotPathDel><twClkSkew dest = "1.549" src = "1.866">0.317</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>analog_trigger/rate_l1out2_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y47.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>analog_trigger/rate_l1out2_reg&lt;3&gt;</twComp><twBEL>analog_trigger/rate_l1out2_reg_2</twBEL></twPathDel><twLogDel>0.625</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X34Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.984" src = "0.792">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X34Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X31Y101.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.973" src = "0.781">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twSrc><twDest BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X38Y95.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twTotPathDel>0.470</twTotPathDel><twClkSkew dest = "0.996" src = "0.807">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X39Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.224</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" locationPin="RAMB16_X1Y8.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" locationPin="RAMB16_X1Y6.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" locationPin="RAMB16_X2Y22.CLKA" clockNet="clk_133m"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>29.398</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X39Y134.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>6.838</twTotPathDel><twClkSkew dest = "1.620" src = "1.866">0.246</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.SR</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">6.117</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>6.117</twRouteDel><twTotDel>6.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X39Y134.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.017</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X39Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X39Y134.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X39Y134.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X39Y134.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.225</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>4.169</twTotPathDel><twClkSkew dest = "0.984" src = "0.805">-0.179</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y134.SR</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twFalling">3.819</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y134.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.350</twLogDel><twRouteDel>3.819</twRouteDel><twTotDel>4.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_v5/clkout3_buf/I0" logResource="dcm_v5/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dcm_v5/clkout2"/><twPinLimit anchorID="65" type="MINPERIOD" name="Tockper" slack="28.361" period="30.000" constraintValue="30.000" deviceLimit="1.639" freqLimit="610.128" physResource="adc_clk/CLK0" logResource="ODDR2_AD9222_CLK/CK0" locationPin="OLOGIC_X8Y175.CLK0" clockNet="clk_33m_90"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tockper" slack="28.597" period="30.000" constraintValue="30.000" deviceLimit="1.403" freqLimit="712.758" physResource="adc_clk/CLK1" logResource="ODDR2_AD9222_CLK/CK1" locationPin="OLOGIC_X8Y175.CLK1" clockNet="clk_33m_90"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;</twConstName><twItemCnt>137440</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16774</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.952</twMinPer></twConstHead><twPathRptBanner iPaths="430" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/cascade_c_2 (SLICE_X45Y138.B3), 430 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>7.005</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>rbcp_reg/regX91Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>N650</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Mmux__n051121</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0511&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>1.895</twLogDel><twRouteDel>5.110</twRouteDel><twTotDel>7.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.043</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_7</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>6.986</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_7</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;8</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>N650</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Mmux__n051121</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0511&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>2.046</twLogDel><twRouteDel>4.940</twRouteDel><twTotDel>6.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>6.978</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>rbcp_reg/regX91Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.219</twDelInfo><twComp>N650</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Mmux__n051121</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0511&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>1.936</twLogDel><twRouteDel>5.042</twRouteDel><twTotDel>6.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point TenMHz_counter_16 (SLICE_X82Y36.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.039</twSlack><twSrc BELType="FF">drs_dwrite_stop_ir</twSrc><twDest BELType="FF">TenMHz_counter_16</twDest><twTotPathDel>7.036</twTotPathDel><twClkSkew dest = "1.593" src = "1.769">0.176</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_dwrite_stop_ir</twSrc><twDest BELType='FF'>TenMHz_counter_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y83.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>drs_dwrite_start_ir</twComp><twBEL>drs_dwrite_stop_ir</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.543</twDelInfo><twComp>drs_dwrite_stop_ir</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n2145_inv</twComp><twBEL>_n2145_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>_n2145_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>TenMHz_counter&lt;19&gt;</twComp><twBEL>TenMHz_counter_16</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>6.041</twRouteDel><twTotDel>7.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.186</twSlack><twSrc BELType="FF">drs_dwrite_ir3</twSrc><twDest BELType="FF">TenMHz_counter_16</twDest><twTotPathDel>6.879</twTotPathDel><twClkSkew dest = "1.593" src = "1.779">0.186</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_dwrite_ir3</twSrc><twDest BELType='FF'>TenMHz_counter_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X64Y83.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>drs_dwrite_ir3</twComp><twBEL>drs_dwrite_ir3</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.439</twDelInfo><twComp>drs_dwrite_ir3</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n2145_inv</twComp><twBEL>_n2145_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>_n2145_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>TenMHz_counter&lt;19&gt;</twComp><twBEL>TenMHz_counter_16</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>5.937</twRouteDel><twTotDel>6.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.094</twSlack><twSrc BELType="FF">drs_dwrite_sync</twSrc><twDest BELType="FF">TenMHz_counter_16</twDest><twTotPathDel>5.979</twTotPathDel><twClkSkew dest = "1.593" src = "1.771">0.178</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_dwrite_sync</twSrc><twDest BELType='FF'>TenMHz_counter_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X67Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_dwrite_sync</twComp><twBEL>drs_dwrite_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>drs_dwrite_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>_n2145_inv</twComp><twBEL>_n2145_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">3.498</twDelInfo><twComp>_n2145_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>TenMHz_counter&lt;19&gt;</twComp><twBEL>TenMHz_counter_16</twBEL></twPathDel><twLogDel>0.925</twLogDel><twRouteDel>5.054</twRouteDel><twTotDel>5.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="663" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/cascade_c_2 (SLICE_X45Y138.B6), 663 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>rbcp_reg/regX91Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT4</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>adc_dat_buffifoout&lt;91&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y138.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y138.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N893</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>2.002</twLogDel><twRouteDel>4.985</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_7</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>6.968</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_7</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;8</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>adc_dat_buffifoout&lt;91&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y138.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y138.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N893</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>2.153</twLogDel><twRouteDel>4.815</twRouteDel><twTotDel>6.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_7</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twTotPathDel>6.915</twTotPathDel><twClkSkew dest = "1.573" src = "1.795">0.222</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_7</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X56Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y128.D4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y128.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT7</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y129.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>adc_dat_buffifoout&lt;91&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y138.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y138.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_drs_c[13]_LessThan_59_o</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_201_o6_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>N893</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y138.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/_n0534_inv_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2_dpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/cascade_c_2</twBEL></twPathDel><twLogDel>1.964</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>6.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_sr_29 (SLICE_X56Y59.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">rbcp_reg/regXB2Data_5</twSrc><twDest BELType="FF">scb/scb_sr_29</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.920" src = "0.732">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXB2Data_5</twSrc><twDest BELType='FF'>scb/scb_sr_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rbcp_reg/regXB2Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regXB2Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>rbcp_reg/regXB2Data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>scb/scb_sr&lt;31&gt;</twComp><twBEL>scb/_n1641&lt;29&gt;1</twBEL><twBEL>scb/scb_sr_29</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>88.2</twPctLog><twPctRoute>11.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X64Y103.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twTotPathDel>0.442</twTotPathDel><twClkSkew dest = "0.899" src = "0.711">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X64Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.194</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X89Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew dest = "0.981" src = "0.788">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;8&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y38.CLKA" clockNet="clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y40.CLKA" clockNet="clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y42.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;0&gt;/CLK1" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X18Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;1&gt;/CLK1" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X14Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;2&gt;/CLK1" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X16Y175.CLK1" clockNet="adc_ioclk_inv"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;4&gt;/CLK1" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X11Y175.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;5&gt;/CLK1" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X10Y173.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;6&gt;/CLK1" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X9Y173.CLK1" clockNet="adc_ioclk_inv2"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>1808</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.984</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_5 (SLICE_X41Y183.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_5</twDest><twTotPathDel>5.316</twTotPathDel><twClkSkew dest = "2.546" src = "2.179">-0.367</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp><twBEL>ADC_IF_GEN_TL[5].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>4.525</twRouteDel><twTotDel>5.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_7 (SLICE_X38Y174.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_7</twDest><twTotPathDel>5.233</twTotPathDel><twClkSkew dest = "2.557" src = "2.179">-0.378</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.877</twDelInfo><twComp>adc_ddrout0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_7</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>5.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_5 (SLICE_X38Y174.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_5</twDest><twTotPathDel>5.228</twTotPathDel><twClkSkew dest = "2.557" src = "2.179">-0.378</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp><twBEL>ADC_IF_GEN_TL[5].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y174.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>adc_ddrout0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y174.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_5</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>5.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_fcoddrout0_ir (SLICE_X42Y187.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">IDDR2_ADCFCO</twSrc><twDest BELType="FF">adc_fcoddrout0_ir</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew dest = "1.729" src = "0.888">-0.841</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IDDR2_ADCFCO</twSrc><twDest BELType='FF'>adc_fcoddrout0_ir</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X12Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X12Y173.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_fcoddrout1</twComp><twBEL>IDDR2_ADCFCO</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y187.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>adc_fcoddrout0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y187.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>adc_fcoddrout0_ir</twComp><twBEL>adc_fcoddrout0_ir</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_4</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew dest = "2.955" src = "1.407">-1.548</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X11Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X11Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp><twBEL>ADC_IF_GEN_TL[4].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.940</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_4</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>0.940</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Mshreg_adc_dat_ir4_64 (SLICE_X44Y171.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">adc_dat_64</twSrc><twDest BELType="FF">Mshreg_adc_dat_ir4_64</twDest><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.038" src = "0.036">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adc_dat_64</twSrc><twDest BELType='FF'>Mshreg_adc_dat_ir4_64</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twSrcClk><twPathDel><twSite>SLICE_X45Y171.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>adc_dat&lt;67&gt;</twComp><twBEL>adc_dat_64</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y171.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>adc_dat&lt;64&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y171.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>adc_dat_ir4_671</twComp><twBEL>Mshreg_adc_dat_ir4_64</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="adc_dco_bufg/I0" logResource="adc_dco_bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adc_divclk"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;95&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA/CLK" locationPin="SLICE_X40Y144.CLK" clockNet="adc_dco"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;95&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA_D1/CLK" locationPin="SLICE_X40Y144.CLK" clockNet="adc_dco"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="124"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="125" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;4&gt;/CLK0" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X11Y175.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;5&gt;/CLK0" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X10Y173.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;6&gt;/CLK0" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X9Y173.CLK0" clockNet="adc_ioclk2"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;0&gt;/CLK0" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X18Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;1&gt;/CLK0" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X14Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;2&gt;/CLK0" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X16Y175.CLK0" clockNet="adc_ioclk"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout2_buf/I0" logResource="dcm_extclk/clkout2_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_h/CLK0" logResource="ODDR2_DRS_TAG_H/CK0" locationPin="OLOGIC_X4Y173.CLK0" clockNet="clk_ext40m"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_l/CLK0" logResource="ODDR2_DRS_TAG_L/CK0" locationPin="OLOGIC_X2Y175.CLK0" clockNet="clk_ext40m"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;</twConstName><twItemCnt>41266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.062</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM (SLICE_X59Y130.D5), 24 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.938</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_1_C_1</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>6.775</twTotPathDel><twClkSkew dest = "0.670" src = "0.772">0.102</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_1_C_1</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X43Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp><twBEL>drs_sampfreq_TenMreg_1_C_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp><twBEL>drs_sampfreq_TenMreg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>drs_sampfreq_TenMreg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>5.285</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.077</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>6.695</twTotPathDel><twClkSkew dest = "0.757" src = "0.800">0.043</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X51Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>5.205</twRouteDel><twTotDel>6.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.196</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>6.573</twTotPathDel><twClkSkew dest = "0.757" src = "0.803">0.046</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X52Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.715</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>1.490</twLogDel><twRouteDel>5.083</twRouteDel><twTotDel>6.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_P_4 (SLICE_X53Y91.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.599</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_1_C_1</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>6.120</twTotPathDel><twClkSkew dest = "0.768" src = "0.864">0.096</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_1_C_1</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X43Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp><twBEL>drs_sampfreq_TenMreg_1_C_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_1_C_1</twComp><twBEL>drs_sampfreq_TenMreg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>drs_sampfreq_TenMreg_1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>4.576</twRouteDel><twTotDel>6.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.759</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>6.040</twTotPathDel><twClkSkew dest = "0.272" src = "0.288">0.016</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X51Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>4.496</twRouteDel><twTotDel>6.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.883</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>5.918</twTotPathDel><twClkSkew dest = "0.149" src = "0.163">0.014</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X52Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y100.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_P_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>4.374</twRouteDel><twTotDel>5.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_width_c_0 (SLICE_X78Y65.CE), 33 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.649</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_13</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_0</twDest><twTotPathDel>6.165</twTotPathDel><twClkSkew dest = "0.155" src = "0.156">0.001</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_13</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X78Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X78Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;15&gt;</twComp><twBEL>scb/scb_tpext_width_c_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.275</twDelInfo><twComp>scb/scb_tpext_width_c&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;4&gt;</twBEL><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scb/_n1696_inv</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/scb_tpext_width_c_0</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>4.671</twRouteDel><twTotDel>6.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.802</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_7</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_0</twDest><twTotPathDel>6.007</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_7</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X78Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;8&gt;</twComp><twBEL>scb/scb_tpext_width_c_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y64.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>scb/scb_tpext_width_c&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y64.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;2&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scb/_n1696_inv</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/scb_tpext_width_c_0</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>6.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>93.928</twSlack><twSrc BELType="FF">scb/scb_tpext_width_c_9</twSrc><twDest BELType="FF">scb/scb_tpext_width_c_0</twDest><twTotPathDel>5.883</twTotPathDel><twClkSkew dest = "0.155" src = "0.159">0.004</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scb/scb_tpext_width_c_9</twSrc><twDest BELType='FF'>scb/scb_tpext_width_c_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X78Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X78Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scb/scb_tpext_width_c&lt;12&gt;</twComp><twBEL>scb/scb_tpext_width_c_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y64.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>scb/scb_tpext_width_c&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y64.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut&lt;3&gt;</twBEL><twBEL>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/Mcount_scb_tpext_width_c_cy&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>scb/_n1696_inv</twComp><twBEL>scb/_n1696_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>scb/_n1696_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>scb/scb_tpext_width_c&lt;0&gt;</twComp><twBEL>scb/scb_tpext_width_c_0</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM (SLICE_X59Y130.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.435</twSlack><twSrc BELType="FF">drs_refclkTenM</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>0.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X59Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y130.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>drs_refclkTenM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.9</twPctLog><twPctRoute>5.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM_c_7 (SLICE_X50Y101.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">drs_refclkTenM_c_7</twSrc><twDest BELType="FF">drs_refclkTenM_c_7</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM_c_7</twSrc><twDest BELType='FF'>drs_refclkTenM_c_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X50Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>Mcount_drs_refclkTenM_c_lut&lt;7&gt;</twBEL><twBEL>Mcount_drs_refclkTenM_c_xor&lt;7&gt;</twBEL><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TenMHz_counter_tmp_31 (SLICE_X80Y40.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.460</twSlack><twSrc BELType="FF">TenMHz_counter_tmp_31</twSrc><twDest BELType="FF">TenMHz_counter_tmp_31</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>TenMHz_counter_tmp_31</twSrc><twDest BELType='FF'>TenMHz_counter_tmp_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X80Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>Mcount_TenMHz_counter_tmp_lut&lt;31&gt;</twBEL><twBEL>Mcount_TenMHz_counter_tmp_xor&lt;31&gt;</twBEL><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.0</twPctLog><twPctRoute>5.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="163"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="164" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout1_buf/I0" logResource="dcm_extclk/clkout1_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="dcm_extclk/clk180"/><twPinLimit anchorID="165" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="TenMHz_counter_tmp&lt;3&gt;/CLK" logResource="TenMHz_counter_tmp_0/CK" locationPin="SLICE_X80Y33.CLK" clockNet="clk_ext10m"/><twPinLimit anchorID="166" type="MINHIGHPULSE" name="Trpw" slack="99.570" period="100.000" constraintValue="50.000" deviceLimit="0.215" physResource="TenMHz_counter_tmp&lt;3&gt;/SR" logResource="TenMHz_counter_tmp_0/SR" locationPin="SLICE_X80Y33.SR" clockNet="rst_read_sync"/></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_dtapbuf_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.440</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.059</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twTotPathDel>5.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.013</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_927_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_927_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>4.829</twRouteDel><twTotDel>5.440</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>2.249</twSlack><twSrc BELType="PAD">DRS_DTAP&lt;0&gt;</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twTotPathDel>5.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>DRS_DTAP&lt;0&gt;</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>N26.PAD</twSrcSite><twPathDel><twSite>N26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>DRS_DTAP&lt;0&gt;</twComp><twBEL>DRS_DTAP&lt;0&gt;</twBEL><twBEL>DRS_DTAP_0_IBUF</twBEL><twBEL>ProtoComp1447.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.441</twDelInfo><twComp>DRS_DTAP_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_927_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_927_o</twComp></twPathDel><twLogDel>0.993</twLogDel><twRouteDel>4.257</twRouteDel><twTotDel>5.250</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.100</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twTotPathDel>5.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.013</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_928_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_928_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>drs_dtapbuf_0_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>4.515</twRouteDel><twTotDel>5.399</twTotDel><twDestClk twEdge ="twFalling">rst_read_DRS_DTAP[0]_AND_927_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>2.290</twSlack><twSrc BELType="PAD">DRS_DTAP&lt;0&gt;</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twTotPathDel>5.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>DRS_DTAP&lt;0&gt;</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>N26.PAD</twSrcSite><twPathDel><twSite>N26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>DRS_DTAP&lt;0&gt;</twComp><twBEL>DRS_DTAP&lt;0&gt;</twBEL><twBEL>DRS_DTAP_0_IBUF</twBEL><twBEL>ProtoComp1447.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.441</twDelInfo><twComp>DRS_DTAP_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_928_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_928_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>drs_dtapbuf_0_LDC</twBEL></twPathDel><twLogDel>1.266</twLogDel><twRouteDel>3.943</twRouteDel><twTotDel>5.209</twTotDel><twDestClk twEdge ="twFalling">rst_read_DRS_DTAP[0]_AND_927_o</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_dtapbuf_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="176"><twSlack>3.023</twSlack><twSrc BELType="PAD">DRS_DTAP&lt;0&gt;</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>DRS_DTAP&lt;0&gt;</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>N26.PAD</twSrcSite><twPathDel><twSite>N26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>DRS_DTAP&lt;0&gt;</twComp><twBEL>DRS_DTAP&lt;0&gt;</twBEL><twBEL>DRS_DTAP_0_IBUF</twBEL><twBEL>ProtoComp1447.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>DRS_DTAP_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_928_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_928_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>drs_dtapbuf_0_LDC</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>2.426</twRouteDel><twTotDel>3.023</twTotDel><twDestClk twEdge ="twFalling">rst_read_DRS_DTAP[0]_AND_927_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="177"><twSlack>3.310</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_928_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_928_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>drs_dtapbuf_0_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.834</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twFalling">rst_read_DRS_DTAP[0]_AND_927_o</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dtapbuf_0_LDC (SLICE_X86Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="178"><twSlack>3.024</twSlack><twSrc BELType="PAD">DRS_DTAP&lt;0&gt;</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>DRS_DTAP&lt;0&gt;</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>N26.PAD</twSrcSite><twPathDel><twSite>N26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>DRS_DTAP&lt;0&gt;</twComp><twBEL>DRS_DTAP&lt;0&gt;</twBEL><twBEL>DRS_DTAP_0_IBUF</twBEL><twBEL>ProtoComp1447.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>DRS_DTAP_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_927_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_927_o</twComp></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>3.024</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="179"><twSlack>3.311</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dtapbuf_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dtapbuf_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dtapbuf_0_LDC</twComp><twBEL>rst_read_DRS_DTAP[0]_AND_927_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_read_DRS_DTAP[0]_AND_927_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.955</twRouteDel><twTotDel>3.311</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="180" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.069</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathFromToDelay"><twSlack>2.430</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>5.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>4.185</twRouteDel><twTotDel>5.069</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>5.124</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.375</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.508</twRouteDel><twTotDel>2.375</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>2.731</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>4.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.689</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>4.157</twRouteDel><twTotDel>4.768</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>5.425</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.480</twRouteDel><twTotDel>2.074</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="189"><twSlack>1.308</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.834</twRouteDel><twTotDel>1.308</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="190"><twSlack>2.972</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_898_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>2.972</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X82Y72.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="191"><twSlack>1.178</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.824</twRouteDel><twTotDel>1.178</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="192"><twSlack>2.842</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.227</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_P_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_897_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>2.842</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="193" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.886</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>3.613</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.002</twRouteDel><twTotDel>3.886</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>5.466</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>2.033</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>3.732</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.688</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.156</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>5.585</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>1.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>1.914</twTotDel><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="202"><twSlack>1.050</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y79.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.576</twRouteDel><twTotDel>1.050</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="203"><twSlack>2.269</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_900_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y79.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X74Y79.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="204"><twSlack>1.065</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.711</twRouteDel><twTotDel>1.065</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="205"><twSlack>2.284</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y79.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_899_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.928</twRouteDel><twTotDel>2.284</twTotDel><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="206" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.629</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathFromToDelay"><twSlack>2.870</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>4.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.693</twRouteDel><twTotDel>4.629</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathFromToDelay"><twSlack>4.962</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.618</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>3.142</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>4.357</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.222</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.690</twRouteDel><twTotDel>4.357</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>5.234</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.265</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="215"><twSlack>1.434</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y77.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.434</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="216"><twSlack>2.771</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_902_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y77.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.283</twRouteDel><twTotDel>2.771</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X78Y77.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="217"><twSlack>1.297</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.297</twTotDel><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="218"><twSlack>2.634</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_901_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.278</twRouteDel><twTotDel>2.634</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="219" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.086</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>3.413</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>4.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.150</twRouteDel><twTotDel>4.086</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathFromToDelay"><twSlack>5.545</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>1.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>0.979</twRouteDel><twTotDel>1.954</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>3.504</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.328</twRouteDel><twTotDel>3.995</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>5.636</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>1.863</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.863</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="228"><twSlack>0.997</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.475</twRouteDel><twTotDel>0.997</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="229"><twSlack>2.394</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_904_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.906</twRouteDel><twTotDel>2.394</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X78Y78.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="230"><twSlack>1.004</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.614</twRouteDel><twTotDel>1.004</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="231"><twSlack>2.401</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_903_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.045</twRouteDel><twTotDel>2.401</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="232" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.534</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>2.965</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.598</twRouteDel><twTotDel>4.534</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>5.714</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>1.785</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.785</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>3.229</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.296</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.270</twTotDel><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>5.978</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>1.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>0.815</twRouteDel><twTotDel>1.521</twTotDel><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="241"><twSlack>0.902</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y73.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.902</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="242"><twSlack>2.683</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.036</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_906_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y73.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.195</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X78Y73.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="243"><twSlack>0.773</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.773</twTotDel><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="244"><twSlack>2.554</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y73.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.036</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y73.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_905_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.198</twRouteDel><twTotDel>2.554</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="245" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.183</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathFromToDelay"><twSlack>1.316</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>6.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.736</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>5.232</twRouteDel><twTotDel>6.183</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathFromToDelay"><twSlack>4.507</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>2.002</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>1.603</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>5.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.736</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>5.229</twRouteDel><twTotDel>5.896</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>4.794</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.999</twRouteDel><twTotDel>2.705</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="254"><twSlack>1.813</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y70.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="255"><twSlack>3.697</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.913</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_908_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y70.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>3.187</twRouteDel><twTotDel>3.697</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X88Y70.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="256"><twSlack>1.654</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>1.654</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="257"><twSlack>3.538</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y70.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.913</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y70.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y70.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_907_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.182</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="258" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.295</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>2.204</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>5.295</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>4.406</twRouteDel><twTotDel>5.295</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>5.247</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>2.252</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.380</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>2.598</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.288</twRouteDel><twTotDel>4.901</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>5.641</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>1.858</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="267"><twSlack>1.163</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>1.163</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="268"><twSlack>3.091</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_914_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X80Y71.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="269"><twSlack>1.087</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>1.087</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="270"><twSlack>3.015</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.387</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_913_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.015</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="271" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.786</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathFromToDelay"><twSlack>1.713</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>5.786</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.548</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>5.786</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathFromToDelay"><twSlack>5.067</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>1.457</twRouteDel><twTotDel>2.432</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>1.974</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>5.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.548</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.858</twRouteDel><twTotDel>5.525</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>5.328</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>2.171</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="280"><twSlack>1.367</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y69.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.367</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="281"><twSlack>3.459</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_910_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y69.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.971</twRouteDel><twTotDel>3.459</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y69.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="282"><twSlack>1.241</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X78Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.851</twRouteDel><twTotDel>1.241</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="283"><twSlack>3.333</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y69.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_909_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>3.333</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="284" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.740</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>2.759</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.804</twRouteDel><twTotDel>4.740</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathFromToDelay"><twSlack>4.953</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>2.546</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.627</twRouteDel><twTotDel>2.546</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>3.031</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.308</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.801</twRouteDel><twTotDel>4.468</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>5.225</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>2.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.274</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="293"><twSlack>1.396</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>1.396</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="294"><twSlack>2.797</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_912_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>2.797</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X78Y75.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="295"><twSlack>1.259</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.905</twRouteDel><twTotDel>1.259</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="296"><twSlack>2.660</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_911_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>2.660</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="297" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.723</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathFromToDelay"><twSlack>1.776</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.012</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>4.722</twRouteDel><twTotDel>5.723</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathFromToDelay"><twSlack>4.255</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>3.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.244</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathFromToDelay"><twSlack>2.283</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.216</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.012</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.549</twRouteDel><twTotDel>5.216</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathFromToDelay"><twSlack>4.762</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>2.737</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="306"><twSlack>1.837</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.281</twRouteDel><twTotDel>1.837</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="307"><twSlack>3.438</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_916_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y71.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.438</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y71.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="308"><twSlack>1.527</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.173</twRouteDel><twTotDel>1.527</twTotDel><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="309"><twSlack>3.128</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y72.C3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.456</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y71.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_915_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>3.128</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="310" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.019</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathFromToDelay"><twSlack>1.480</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>6.019</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.599</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>5.120</twRouteDel><twTotDel>6.019</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathFromToDelay"><twSlack>4.812</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.687</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>2.687</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>1.796</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>5.703</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">4.599</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>5.092</twRouteDel><twTotDel>5.703</twTotDel><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>5.128</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.371</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.777</twRouteDel><twTotDel>2.371</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="319"><twSlack>1.596</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.596</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="320"><twSlack>3.611</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_918_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y72.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>3.611</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X88Y72.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="321"><twSlack>1.444</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X75Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>1.444</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="322"><twSlack>3.459</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.834</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y72.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_917_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.103</twRouteDel><twTotDel>3.459</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="323" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.619</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathFromToDelay"><twSlack>2.880</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>4.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>3.670</twRouteDel><twTotDel>4.619</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathFromToDelay"><twSlack>5.469</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>3.428</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>4.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.071</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathFromToDelay"><twSlack>6.017</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>1.482</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.482</twTotDel><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="332"><twSlack>1.128</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y74.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.584</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="333"><twSlack>2.742</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_920_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X77Y74.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>2.742</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X77Y74.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="334"><twSlack>0.783</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.783</twTotDel><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="335"><twSlack>2.397</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y74.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_919_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.041</twRouteDel><twTotDel>2.397</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="336" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.980</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathFromToDelay"><twSlack>2.519</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>4.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>4.031</twRouteDel><twTotDel>4.980</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathFromToDelay"><twSlack>5.242</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.325</twRouteDel><twTotDel>2.257</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>2.884</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>4.615</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.535</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twComp></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>4.615</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>5.607</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>1.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="345"><twSlack>1.279</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="346"><twSlack>3.004</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_922_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y75.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.458</twRouteDel><twTotDel>3.004</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X83Y75.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="347"><twSlack>1.079</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.079</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="348"><twSlack>2.804</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y76.C2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_921_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>2.804</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="349" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.824</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathFromToDelay"><twSlack>2.675</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>4.824</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.936</twRouteDel><twTotDel>4.824</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathFromToDelay"><twSlack>4.957</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>2.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.542</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>3.003</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.883</twRouteDel><twTotDel>4.496</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>5.285</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>2.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.618</twRouteDel><twTotDel>2.214</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="358"><twSlack>1.433</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.958</twRouteDel><twTotDel>1.433</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="359"><twSlack>2.902</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_924_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y78.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>2.902</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y78.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="360"><twSlack>1.233</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.893</twRouteDel><twTotDel>1.233</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="361"><twSlack>2.702</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y77.A2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y78.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_923_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>2.702</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="362" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.671</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathFromToDelay"><twSlack>9.329</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>5.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">4.108</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_864_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>5.671</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_863_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathFromToDelay"><twSlack>11.724</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_864_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.292</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_863_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathFromToDelay"><twSlack>9.544</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>5.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">4.108</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_863_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.789</twRouteDel><twTotDel>5.456</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathFromToDelay"><twSlack>11.939</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>3.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_863_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.061</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="371"><twSlack>1.769</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_864_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.769</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_863_o</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="372"><twSlack>3.417</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.650</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_864_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.859</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_863_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X53Y107.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="373"><twSlack>1.712</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_863_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>1.712</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="374"><twSlack>3.360</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.650</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_863_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>3.360</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="375" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.029</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="376"><twConstPath anchorID="377" twDataPathType="twDataPathFromToDelay"><twSlack>9.971</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>5.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_866_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>4.078</twRouteDel><twTotDel>5.029</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_865_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="378"><twConstPath anchorID="379" twDataPathType="twDataPathFromToDelay"><twSlack>12.286</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.714</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_866_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>2.714</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_865_o</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathFromToDelay"><twSlack>10.258</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>4.742</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.768</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>4.742</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathFromToDelay"><twSlack>12.573</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.777</twRouteDel><twTotDel>2.427</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="384"><twSlack>1.526</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_866_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.526</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_865_o</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="385"><twSlack>3.041</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_866_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.531</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_865_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X50Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="386"><twSlack>1.367</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.367</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="387"><twSlack>2.882</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_865_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="388" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.083</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathFromToDelay"><twSlack>10.917</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_868_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_867_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathFromToDelay"><twSlack>12.506</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_868_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>2.494</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_867_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathFromToDelay"><twSlack>11.252</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>3.748</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_867_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.081</twRouteDel><twTotDel>3.748</twTotDel><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathFromToDelay"><twSlack>12.841</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_867_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>2.159</twTotDel><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="397"><twSlack>1.454</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_868_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_867_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="398"><twSlack>2.478</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_868_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_867_o</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X45Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="399"><twSlack>1.275</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_867_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.275</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="400"><twSlack>2.299</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_867_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>2.299</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="401" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.495</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="402"><twConstPath anchorID="403" twDataPathType="twDataPathFromToDelay"><twSlack>11.505</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.044</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_870_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_869_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathFromToDelay"><twSlack>12.374</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_870_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>2.626</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_869_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathFromToDelay"><twSlack>11.529</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>3.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.044</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.860</twRouteDel><twTotDel>3.471</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathFromToDelay"><twSlack>12.398</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.602</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>2.602</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="410"><twSlack>1.533</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_870_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.989</twRouteDel><twTotDel>1.533</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_869_o</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="411"><twSlack>2.148</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_870_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.602</twRouteDel><twTotDel>2.148</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_869_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X45Y92.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="412"><twSlack>1.464</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.464</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="413"><twSlack>2.079</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y92.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_869_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>2.079</twTotDel><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="414" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.920</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathFromToDelay"><twSlack>10.080</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.500</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_872_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>4.021</twRouteDel><twTotDel>4.920</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_871_o</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathFromToDelay"><twSlack>12.678</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_872_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>1.384</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_871_o</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathFromToDelay"><twSlack>10.396</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.500</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_871_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.993</twRouteDel><twTotDel>4.604</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathFromToDelay"><twSlack>12.994</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.006</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_871_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.356</twRouteDel><twTotDel>2.006</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="423"><twSlack>1.313</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_872_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.313</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_871_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="424"><twSlack>3.002</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.225</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_872_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>2.504</twRouteDel><twTotDel>3.002</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_871_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X46Y104.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="425"><twSlack>1.161</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_871_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.771</twRouteDel><twTotDel>1.161</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="426"><twSlack>2.850</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.225</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_871_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>2.850</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="427" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.058</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathFromToDelay"><twSlack>9.942</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>5.058</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.793</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_874_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_874_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>4.107</twRouteDel><twTotDel>5.058</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_873_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathFromToDelay"><twSlack>13.072</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_874_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_874_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.938</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_873_o</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathFromToDelay"><twSlack>10.048</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>4.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.793</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_873_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.285</twRouteDel><twTotDel>4.952</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathFromToDelay"><twSlack>13.178</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>1.822</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_873_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.116</twRouteDel><twTotDel>1.822</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="436"><twSlack>0.977</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_874_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_874_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>0.977</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_873_o</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="437"><twSlack>3.094</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_874_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_874_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>3.094</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_873_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X46Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="438"><twSlack>0.962</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_873_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>0.962</twTotDel><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="439"><twSlack>3.079</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.455</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_873_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>3.079</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="440" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.361</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="441"><twConstPath anchorID="442" twDataPathType="twDataPathFromToDelay"><twSlack>10.639</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.361</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.877</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_875_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.694</twRouteDel><twTotDel>4.361</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="443"><twConstPath anchorID="444" twDataPathType="twDataPathFromToDelay"><twSlack>13.070</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_875_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>1.930</twTotDel><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathFromToDelay"><twSlack>10.695</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.305</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.877</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_876_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_876_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.354</twRouteDel><twTotDel>4.305</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_875_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathFromToDelay"><twSlack>13.126</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>1.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_876_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_876_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.884</twRouteDel><twTotDel>1.874</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_875_o</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="449"><twSlack>1.055</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_876_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_876_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.055</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_875_o</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="450"><twSlack>2.669</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_876_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_876_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.159</twRouteDel><twTotDel>2.669</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_875_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X46Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="451"><twSlack>1.028</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_875_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.638</twRouteDel><twTotDel>1.028</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="452"><twSlack>2.642</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y99.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_875_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_875_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.286</twRouteDel><twTotDel>2.642</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="453" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.947</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="454"><twConstPath anchorID="455" twDataPathType="twDataPathFromToDelay"><twSlack>10.053</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_878_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_878_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>4.011</twRouteDel><twTotDel>4.947</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_877_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="456"><twConstPath anchorID="457" twDataPathType="twDataPathFromToDelay"><twSlack>12.646</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_878_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_878_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_877_o</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathFromToDelay"><twSlack>10.134</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">3.448</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_877_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_877_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>4.866</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathFromToDelay"><twSlack>12.727</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.273</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_877_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_877_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.567</twRouteDel><twTotDel>2.273</twTotDel><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="462"><twSlack>1.232</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_878_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_878_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.710</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_877_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="463"><twSlack>2.916</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_878_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_878_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.428</twRouteDel><twTotDel>2.916</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_877_o</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X48Y103.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="464"><twSlack>1.314</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_877_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_877_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.314</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="465"><twSlack>2.998</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>924</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_0_P_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_877_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_877_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>2.998</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="466" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.662</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="467"><twConstPath anchorID="468" twDataPathType="twDataPathFromToDelay"><twSlack>95.338</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>4.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.661</twRouteDel><twTotDel>4.662</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="469"><twConstPath anchorID="470" twDataPathType="twDataPathFromToDelay"><twSlack>97.569</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.431</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>2.431</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathFromToDelay"><twSlack>95.470</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>4.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.179</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.863</twRouteDel><twTotDel>4.530</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathFromToDelay"><twSlack>97.701</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.299</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.649</twRouteDel><twTotDel>2.299</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="475"><twSlack>1.438</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.882</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="476"><twSlack>2.770</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_880_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.212</twRouteDel><twTotDel>2.770</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X53Y98.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="477"><twSlack>1.292</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.938</twRouteDel><twTotDel>1.292</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="478"><twSlack>2.624</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.911</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_879_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.268</twRouteDel><twTotDel>2.624</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="479" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.283</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="480"><twConstPath anchorID="481" twDataPathType="twDataPathFromToDelay"><twSlack>95.717</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>4.283</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.670</twRouteDel><twTotDel>4.283</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="482"><twConstPath anchorID="483" twDataPathType="twDataPathFromToDelay"><twSlack>97.477</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.927</twRouteDel><twTotDel>2.523</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>95.759</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>4.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>3.352</twRouteDel><twTotDel>4.241</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>97.519</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>1.609</twRouteDel><twTotDel>2.481</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="488"><twSlack>1.447</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.959</twRouteDel><twTotDel>1.447</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="489"><twSlack>2.494</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_882_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>2.494</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X50Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="490"><twSlack>1.424</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.084</twRouteDel><twTotDel>1.424</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="491"><twSlack>2.471</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_881_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.129</twRouteDel><twTotDel>2.471</twTotDel><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="492" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.846</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="493"><twConstPath anchorID="494" twDataPathType="twDataPathFromToDelay"><twSlack>95.154</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>4.846</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.845</twRouteDel><twTotDel>4.846</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="495"><twConstPath anchorID="496" twDataPathType="twDataPathFromToDelay"><twSlack>97.814</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>2.186</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathFromToDelay"><twSlack>95.277</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.056</twRouteDel><twTotDel>4.723</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathFromToDelay"><twSlack>97.937</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>2.063</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="501"><twSlack>1.262</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.670</twRouteDel><twTotDel>1.262</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="502"><twSlack>2.878</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_888_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>2.878</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X53Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="503"><twSlack>1.125</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>1.125</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="504"><twSlack>2.741</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.353</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_887_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.385</twRouteDel><twTotDel>2.741</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="505" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.429</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="506"><twConstPath anchorID="507" twDataPathType="twDataPathFromToDelay"><twSlack>95.571</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>4.429</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.762</twRouteDel><twTotDel>4.429</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="508"><twConstPath anchorID="509" twDataPathType="twDataPathFromToDelay"><twSlack>97.165</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.185</twRouteDel><twTotDel>2.835</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>95.989</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>97.583</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>2.417</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="514"><twSlack>1.388</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.832</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="515"><twSlack>2.399</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_884_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.841</twRouteDel><twTotDel>2.399</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X53Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="516"><twSlack>1.650</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.296</twRouteDel><twTotDel>1.650</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="517"><twSlack>2.661</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.760</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_883_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>2.661</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="518" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.469</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="519"><twConstPath anchorID="520" twDataPathType="twDataPathFromToDelay"><twSlack>96.531</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.468</twRouteDel><twTotDel>3.469</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="521"><twConstPath anchorID="522" twDataPathType="twDataPathFromToDelay"><twSlack>97.797</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.219</twRouteDel><twTotDel>2.203</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathFromToDelay"><twSlack>96.661</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.991</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>3.339</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathFromToDelay"><twSlack>97.927</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.073</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.073</twTotDel><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="527"><twSlack>1.247</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.247</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="528"><twSlack>2.041</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_886_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>2.041</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X49Y91.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="529"><twSlack>1.103</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.749</twRouteDel><twTotDel>1.103</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="530"><twSlack>1.897</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_885_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.541</twRouteDel><twTotDel>1.897</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="531" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.599</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="532"><twConstPath anchorID="533" twDataPathType="twDataPathFromToDelay"><twSlack>94.401</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>5.599</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.129</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>4.598</twRouteDel><twTotDel>5.599</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="534"><twConstPath anchorID="535" twDataPathType="twDataPathFromToDelay"><twSlack>97.948</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.012</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathFromToDelay"><twSlack>94.645</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>5.355</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.129</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>4.688</twRouteDel><twTotDel>5.355</twTotDel><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathFromToDelay"><twSlack>98.192</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.102</twRouteDel><twTotDel>1.808</twTotDel><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="540"><twSlack>1.201</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.609</twRouteDel><twTotDel>1.201</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="541"><twSlack>3.353</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.507</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_890_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X45Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="542"><twSlack>0.915</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>0.915</twTotDel><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="543"><twSlack>3.067</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.507</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.204</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_889_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.711</twRouteDel><twTotDel>3.067</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="544" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.354</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="545"><twConstPath anchorID="546" twDataPathType="twDataPathFromToDelay"><twSlack>93.646</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>6.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.571</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>5.687</twRouteDel><twTotDel>6.354</twTotDel><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="547"><twConstPath anchorID="548" twDataPathType="twDataPathFromToDelay"><twSlack>97.217</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.783</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.077</twRouteDel><twTotDel>2.783</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathFromToDelay"><twSlack>93.951</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>6.049</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.571</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>5.048</twRouteDel><twTotDel>6.049</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathFromToDelay"><twSlack>97.522</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.438</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="553"><twSlack>1.520</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.928</twRouteDel><twTotDel>1.520</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="554"><twSlack>3.727</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.873</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_892_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>3.727</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X43Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="555"><twSlack>1.811</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.789</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>1.811</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="556"><twSlack>4.018</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.873</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.789</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_891_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>3.662</twRouteDel><twTotDel>4.018</twTotDel><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="557" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.712</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="558"><twConstPath anchorID="559" twDataPathType="twDataPathFromToDelay"><twSlack>95.288</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>4.712</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.282</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.099</twRouteDel><twTotDel>4.712</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="560"><twConstPath anchorID="561" twDataPathType="twDataPathFromToDelay"><twSlack>97.708</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.292</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.292</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathFromToDelay"><twSlack>95.332</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>4.668</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.282</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.889</twLogDel><twRouteDel>3.779</twRouteDel><twTotDel>4.668</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathFromToDelay"><twSlack>97.752</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="566"><twSlack>1.298</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="567"><twSlack>2.769</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_894_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.490</twLogDel><twRouteDel>2.279</twRouteDel><twTotDel>2.769</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X50Y99.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="568"><twSlack>1.277</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>1.277</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="569"><twSlack>2.748</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X60Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y99.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_893_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.406</twRouteDel><twTotDel>2.748</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="570" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.093</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="571"><twConstPath anchorID="572" twDataPathType="twDataPathFromToDelay"><twSlack>2.406</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.093</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>4.205</twRouteDel><twTotDel>5.093</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="573"><twConstPath anchorID="574" twDataPathType="twDataPathFromToDelay"><twSlack>4.709</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.790</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>2.790</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathFromToDelay"><twSlack>2.662</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>4.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.684</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.224</twRouteDel><twTotDel>4.837</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathFromToDelay"><twSlack>4.965</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.938</twRouteDel><twTotDel>2.534</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="579"><twSlack>1.606</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y77.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>1.606</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="580"><twSlack>3.005</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_926_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X82Y77.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>2.528</twRouteDel><twTotDel>3.005</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X82Y77.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="581"><twSlack>1.451</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>1.451</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="582"><twSlack>2.850</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.249</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_925_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>2.850</twTotDel><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="583" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.921</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="584"><twConstPath anchorID="585" twDataPathType="twDataPathFromToDelay"><twSlack>10.079</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.025</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_932_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_932_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>4.921</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_931_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="586"><twConstPath anchorID="587" twDataPathType="twDataPathFromToDelay"><twSlack>10.184</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.920</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_932_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_932_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.815</twRouteDel><twTotDel>4.816</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_931_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathFromToDelay"><twSlack>10.492</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.508</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.025</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_931_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_931_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.841</twRouteDel><twTotDel>4.508</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathFromToDelay"><twSlack>10.597</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.920</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_931_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_931_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.403</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="592"><twSlack>2.906</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_932_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_932_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.348</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_931_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="593"><twSlack>2.980</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_932_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_932_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>2.980</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_931_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X71Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="594"><twSlack>2.602</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_931_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.471</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_931_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>2.602</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="595"><twSlack>2.676</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_P</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_931_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.471</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_931_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.320</twRouteDel><twTotDel>2.676</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="596" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.834</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="597"><twConstPath anchorID="598" twDataPathType="twDataPathFromToDelay"><twSlack>10.166</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.834</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_948_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_948_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.883</twRouteDel><twTotDel>4.834</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_947_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="599"><twConstPath anchorID="600" twDataPathType="twDataPathFromToDelay"><twSlack>12.554</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_948_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_948_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>2.446</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_947_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="601"><twConstPath anchorID="602" twDataPathType="twDataPathFromToDelay"><twSlack>10.442</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.558</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.581</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_947_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_947_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.891</twRouteDel><twTotDel>4.558</twTotDel><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="603"><twConstPath anchorID="604" twDataPathType="twDataPathFromToDelay"><twSlack>12.830</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_947_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_947_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.464</twRouteDel><twTotDel>2.170</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="605"><twSlack>1.383</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_948_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_948_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.839</twRouteDel><twTotDel>1.383</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_947_o</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="606"><twSlack>2.862</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_948_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_948_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_947_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X68Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="607"><twSlack>1.235</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X62Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_947_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_947_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.235</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="608"><twSlack>2.714</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.193</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_947_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_947_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>2.714</twTotDel><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="609" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.906</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="610"><twConstPath anchorID="611" twDataPathType="twDataPathFromToDelay"><twSlack>10.094</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.653</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_946_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_946_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.955</twRouteDel><twTotDel>4.906</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_945_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="612"><twConstPath anchorID="613" twDataPathType="twDataPathFromToDelay"><twSlack>12.540</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_946_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_946_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>2.460</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_945_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathFromToDelay"><twSlack>10.373</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.653</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_945_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_945_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.627</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathFromToDelay"><twSlack>12.819</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.181</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_945_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_945_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.514</twRouteDel><twTotDel>2.181</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="618"><twSlack>1.380</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_946_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_946_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_945_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="619"><twSlack>2.947</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_946_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_946_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>2.947</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_945_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X72Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="620"><twSlack>1.229</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_945_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_945_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.229</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="621"><twSlack>2.796</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.278</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_945_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_945_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.440</twRouteDel><twTotDel>2.796</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="622" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.336</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="623"><twConstPath anchorID="624" twDataPathType="twDataPathFromToDelay"><twSlack>10.664</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.864</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_944_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_944_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.335</twRouteDel><twTotDel>4.336</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_943_o</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="625"><twConstPath anchorID="626" twDataPathType="twDataPathFromToDelay"><twSlack>12.570</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_944_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_944_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>2.430</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_943_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="627"><twConstPath anchorID="628" twDataPathType="twDataPathFromToDelay"><twSlack>10.835</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.864</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_943_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_943_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.498</twRouteDel><twTotDel>4.165</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="629"><twConstPath anchorID="630" twDataPathType="twDataPathFromToDelay"><twSlack>12.741</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.259</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_943_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_943_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.592</twRouteDel><twTotDel>2.259</twTotDel><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="631"><twSlack>1.427</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_944_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_944_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>1.427</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_943_o</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="632"><twSlack>2.611</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_944_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_944_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>2.611</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_943_o</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X69Y111.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="633"><twSlack>1.348</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X68Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X68Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_943_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.387</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_943_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.992</twRouteDel><twTotDel>1.348</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="634"><twSlack>2.532</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_943_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.387</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_943_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.176</twRouteDel><twTotDel>2.532</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="635" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.777</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="636"><twConstPath anchorID="637" twDataPathType="twDataPathFromToDelay"><twSlack>10.223</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.777</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_942_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_942_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>3.893</twRouteDel><twTotDel>4.777</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_941_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="638"><twConstPath anchorID="639" twDataPathType="twDataPathFromToDelay"><twSlack>12.425</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_942_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_942_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>2.575</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_941_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathFromToDelay"><twSlack>10.525</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.397</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_941_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_941_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.864</twRouteDel><twTotDel>4.475</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="642"><twConstPath anchorID="643" twDataPathType="twDataPathFromToDelay"><twSlack>12.727</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.273</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_941_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_941_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.662</twRouteDel><twTotDel>2.273</twTotDel><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="644"><twSlack>1.408</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_942_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_942_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.408</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_941_o</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="645"><twSlack>2.830</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_942_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_942_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.354</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_941_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X70Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="646"><twSlack>1.277</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_941_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_941_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.277</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="647"><twSlack>2.699</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.085</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_941_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_941_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>2.699</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="648" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.926</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="649"><twConstPath anchorID="650" twDataPathType="twDataPathFromToDelay"><twSlack>11.074</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>3.926</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.647</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_940_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_940_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>3.926</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_939_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="651"><twConstPath anchorID="652" twDataPathType="twDataPathFromToDelay"><twSlack>12.415</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.585</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_940_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_940_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.585</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_939_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>11.265</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>3.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.647</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_939_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_939_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>3.735</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>12.606</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_939_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_939_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.744</twRouteDel><twTotDel>2.394</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="657"><twSlack>1.466</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_940_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_940_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>1.466</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_939_o</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="658"><twSlack>2.318</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_940_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_940_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>2.318</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_939_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X63Y112.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="659"><twSlack>1.403</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_939_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_939_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.403</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="660"><twSlack>2.255</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.605</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_939_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_939_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.899</twRouteDel><twTotDel>2.255</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="661" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.583</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="662"><twConstPath anchorID="663" twDataPathType="twDataPathFromToDelay"><twSlack>10.417</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.170</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_938_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_938_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.632</twRouteDel><twTotDel>4.583</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_937_o</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="664"><twConstPath anchorID="665" twDataPathType="twDataPathFromToDelay"><twSlack>12.036</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_938_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_938_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>2.964</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_937_o</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="666"><twConstPath anchorID="667" twDataPathType="twDataPathFromToDelay"><twSlack>10.689</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.170</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_937_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_937_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.644</twRouteDel><twTotDel>4.311</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="668"><twConstPath anchorID="669" twDataPathType="twDataPathFromToDelay"><twSlack>12.308</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_937_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_937_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>2.692</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="670"><twSlack>1.727</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_938_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_938_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.217</twRouteDel><twTotDel>1.727</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_937_o</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="671"><twSlack>2.681</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.916</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_938_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_938_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.171</twRouteDel><twTotDel>2.681</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_937_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X64Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="672"><twSlack>1.609</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_937_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_937_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.253</twRouteDel><twTotDel>1.609</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="673"><twSlack>2.563</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y116.D5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.916</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y116.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_937_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_937_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>2.563</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="674" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.432</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="675"><twConstPath anchorID="676" twDataPathType="twDataPathFromToDelay"><twSlack>10.568</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.960</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_936_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_936_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.431</twRouteDel><twTotDel>4.432</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_935_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="677"><twConstPath anchorID="678" twDataPathType="twDataPathFromToDelay"><twSlack>12.378</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.622</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_936_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_936_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.621</twRouteDel><twTotDel>2.622</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_935_o</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathFromToDelay"><twSlack>10.852</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.960</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_935_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_935_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.481</twRouteDel><twTotDel>4.148</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathFromToDelay"><twSlack>12.662</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_935_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_935_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>2.338</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="683"><twSlack>1.456</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_936_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_936_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_935_o</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="684"><twSlack>2.633</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_936_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_936_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.075</twRouteDel><twTotDel>2.633</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_935_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y115.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="685"><twSlack>1.248</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_935_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_935_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.892</twRouteDel><twTotDel>1.248</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="686"><twSlack>2.425</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_C_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_935_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_935_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>2.425</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="687" twConstType="PATHDELAY" ><twConstHead uID="55"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.894</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="688"><twConstPath anchorID="689" twDataPathType="twDataPathFromToDelay"><twSlack>10.106</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.625</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_934_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_934_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.955</twRouteDel><twTotDel>4.894</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_933_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="690"><twConstPath anchorID="691" twDataPathType="twDataPathFromToDelay"><twSlack>12.239</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.761</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_934_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_934_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.783</twRouteDel><twTotDel>2.761</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_933_o</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="692"><twConstPath anchorID="693" twDataPathType="twDataPathFromToDelay"><twSlack>10.288</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.712</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">3.625</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_933_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_933_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.099</twRouteDel><twTotDel>4.712</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="694"><twConstPath anchorID="695" twDataPathType="twDataPathFromToDelay"><twSlack>12.421</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.579</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_933_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_933_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.927</twRouteDel><twTotDel>2.579</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="696"><twSlack>1.590</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_934_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_934_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_933_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="697"><twSlack>2.969</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_934_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_934_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>2.969</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_933_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X69Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="698"><twSlack>1.518</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_933_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_933_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>1.518</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="699"><twSlack>2.897</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>594</twFanCnt><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_933_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_933_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>2.897</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="700"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.974" errors="0" errorRollup="0" items="0" itemsRollup="282358"/><twConstRollup name="TS_dcm_gmii_clk0" fullName="TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.183" actualRollup="N/A" errors="0" errorRollup="0" items="2236" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout0" fullName="TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="7.460" actualRollup="6.183" errors="0" errorRollup="0" items="142548" itemsRollup="64"/><twConstRollup name="TS_TO_drs_dtapbuf_0_LDC" fullName="TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_dtapbuf_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.440" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_14_LDC" fullName="TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.069" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_13_LDC" fullName="TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="3.886" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_12_LDC" fullName="TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.629" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_11_LDC" fullName="TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.086" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_10_LDC" fullName="TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.534" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_9_LDC" fullName="TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.183" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_6_LDC" fullName="TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.295" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_8_LDC" fullName="TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.786" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_7_LDC" fullName="TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.740" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_5_LDC" fullName="TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.723" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_4_LDC" fullName="TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.019" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_3_LDC" fullName="TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.619" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_2_LDC" fullName="TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.980" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_1_LDC" fullName="TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.824" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_0_LDC" fullName="TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.093" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout2" fullName="TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="29.398" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout1" fullName="TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="14.952" actualRollup="5.671" errors="0" errorRollup="0" items="137440" itemsRollup="68"/><twConstRollup name="TS_TO_drs_sampfreq_reg_7_LDC" fullName="TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.671" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_6_LDC" fullName="TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.029" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_5_LDC" fullName="TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.083" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_4_LDC" fullName="TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.495" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_3_LDC" fullName="TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.920" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_2_LDC" fullName="TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.058" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_1_LDC" fullName="TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.361" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_0_LDC" fullName="TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.947" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_cfifo_progfull_ir_LDC" fullName="TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.921" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_0_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.834" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_1_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.906" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_2_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.336" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_3_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.777" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_4_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.926" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_5_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.583" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_6_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.432" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_7_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.894" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="701"><twConstRollup name="TS_AD9222_DCO" fullName="TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="0.925" actualRollup="4.984" errors="0" errorRollup="0" items="0" itemsRollup="1808"/><twConstRollup name="TS_adc_ioclk_inv" fullName="TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv2" fullName="TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_divclk" fullName="TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.984" actualRollup="N/A" errors="0" errorRollup="0" items="1808" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk2" fullName="TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk" fullName="TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="702"><twConstRollup name="TS_BP_EXTCLK" fullName="TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="32.000" actualRollup="7.062" errors="0" errorRollup="0" items="0" itemsRollup="41298"/><twConstRollup name="TS_dcm_extclk_clkfx" fullName="TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dcm_extclk_clk180" fullName="TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="7.062" actualRollup="6.354" errors="0" errorRollup="0" items="41266" itemsRollup="32"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_7_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.662" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_6_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.283" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_3_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.846" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_5_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.429" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_4_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.469" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_2_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="5.599" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_1_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="6.354" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_0_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="4.712" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="703">0</twUnmetConstCnt><twDataSheet anchorID="704" twNameLen="15"><twClk2SUList anchorID="705" twDestWidth="12"><twDest>AD9222_DCO_N</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.984</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.984</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="706" twDestWidth="12"><twDest>AD9222_DCO_P</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.984</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.984</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="707" twDestWidth="11"><twDest>BP_EXTCLK_N</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.062</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.062</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="708" twDestWidth="11"><twDest>BP_EXTCLK_P</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.062</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.062</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="709" twDestWidth="11"><twDest>DRS_DTAP&lt;0&gt;</twDest><twClk2SU><twSrc>DRS_DTAP&lt;0&gt;</twSrc><twRiseFall>0.311</twRiseFall><twFallFall>0.311</twFallFall></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseFall>5.399</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="710" twDestWidth="10"><twDest>ETH_TX_CLK</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>5.183</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>5.183</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="711" twDestWidth="10"><twDest>OSC</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>5.183</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>13.134</twRiseRise><twFallRise>1.342</twFallRise><twRiseFall>3.119</twRiseFall><twFallFall>1.247</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="712"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>325464</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>52244</twConnCnt></twConstCov><twStats anchorID="713"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq><twMaxFromToDel>6.354</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>SAT 16 JUN 12:45:49 2018 </twTimestamp></twFoot><twClientInfo anchorID="714"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 646 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
