{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651598577851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651598577862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 22:52:57 2022 " "Processing started: Tue May 03 22:52:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651598577862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598577862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598577862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651598578422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651598578422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589976 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_processor-complete " "Found design unit 1: risc_processor-complete" {  } { { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589978 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_processor " "Found entity 1: risc_processor" {  } { { "risc_processor.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_transition-state_definition " "Found design unit 1: state_transition-state_definition" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589980 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_transition " "Found entity 1: state_transition" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589982 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm-beh " "Found design unit 1: lsm-beh" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589985 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm " "Found entity 1: lsm" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift_7 " "Found design unit 1: left_shift-shift_7" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589986 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-flow " "Found design unit 1: data_path-flow" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589988 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhd 5 2 " "Found 5 design units, including 2 entities, in source file elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-regArch " "Found design unit 2: reg-regArch" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extender-beh " "Found design unit 3: sign_extender-beh" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589991 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589991 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651598589991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598589991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651598590039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_processor risc_processor:add_instance " "Elaborating entity \"risc_processor\" for hierarchy \"risc_processor:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path risc_processor:add_instance\|data_path:prim_datapath " "Elaborating entity \"data_path\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\"" {  } { { "risc_processor.vhdl" "prim_datapath" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register " "Elaborating entity \"reg\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\"" {  } { { "data_path.vhdl" "ins_register" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590055 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_enable elem.vhd(41) " "VHDL Process Statement warning at elem.vhd(41): signal \"wr_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590056 "|data_path|reg:ins_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file " "Elaborating entity \"registerFile\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\"" {  } { { "data_path.vhdl" "reg_file" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590063 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590063 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590063 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590064 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590065 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590066 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590067 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590068 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590069 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590070 "|DUT|risc_processor:add_instance|data_path:prim_datapath|registerFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se6_ent " "Elaborating entity \"sign_extender\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se6_ent\"" {  } { { "data_path.vhdl" "se6_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se9_ent " "Elaborating entity \"sign_extender\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|sign_extender:se9_ent\"" {  } { { "data_path.vhdl" "se9_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift risc_processor:add_instance\|data_path:prim_datapath\|left_shift:left7 " "Elaborating entity \"left_shift\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|left_shift:left7\"" {  } { { "data_path.vhdl" "left7" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent " "Elaborating entity \"alu\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\"" {  } { { "data_path.vhdl" "alu_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(85) " "VHDL Process Statement warning at alu.vhdl(85): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590080 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590081 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590082 "|DUT|risc_processor:add_instance|data_path:prim_datapath|alu:alu_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw " "Elaborating entity \"lsm\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|lsm:lsm_hw\"" {  } { { "data_path.vhdl" "lsm_hw" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(36) " "VHDL Process Statement warning at lsm.vhdl(36): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590084 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(40) " "VHDL Process Statement warning at lsm.vhdl(40): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590084 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"num\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590084 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid lsm.vhdl(33) " "Inferred latch for \"valid\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] lsm.vhdl(33) " "Inferred latch for \"num\[0\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] lsm.vhdl(33) " "Inferred latch for \"num\[1\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] lsm.vhdl(33) " "Inferred latch for \"num\[2\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 "|DUT|risc_processor:add_instance|data_path:prim_datapath|lsm:lsm_hw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory " "Elaborating entity \"ram_mem\" for hierarchy \"risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\"" {  } { { "data_path.vhdl" "ram_memory" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(32) " "VHDL Process Statement warning at ram_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590090 "|DUT|risc_processor:add_instance|data_path:prim_datapath|ram_mem:ram_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_transition risc_processor:add_instance\|state_transition:control_logic " "Elaborating entity \"state_transition\" for hierarchy \"risc_processor:add_instance\|state_transition:control_logic\"" {  } { { "risc_processor.vhdl" "control_logic" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/risc_processor.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598590091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition control_path.vhdl(74) " "VHDL Process Statement warning at control_path.vhdl(74): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1651598590099 "|DUT|risc_processor:add_instance|state_transition:control_logic"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[0\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[0\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[1\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[1\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[2\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[2\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[3\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[3\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[4\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[4\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[5\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[5\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[6\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[6\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[7\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[7\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[8\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[8\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[9\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[9\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[10\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[10\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[11\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[11\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[12\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[12\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[13\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[13\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[14\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[14\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[15\] risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\] " "Duplicate LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest_temp\[15\]\" merged with LATCH primitive \"risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651598592037 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1651598592037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592040 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592041 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592042 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592043 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592044 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592045 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592046 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592047 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592048 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592049 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592049 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592049 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592049 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592049 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592050 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592050 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592050 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592050 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592050 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592051 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592051 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592051 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592051 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[0\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|C " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[1\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[2\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592053 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[3\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592055 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[4\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[5\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592056 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[6\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[7\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[8\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592057 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[9\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S11 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S11" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[10\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[3\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[11\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[4\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592058 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[12\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[5\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[13\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[6\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[14\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[7\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592059 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|alu:alu_ent\|dest\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } { { "control_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/control_path.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592060 ""}  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592060 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592060 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[15\] " "Latch risc_processor:add_instance\|data_path:prim_datapath\|registerFile:reg_file\|registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\] " "Ports D and ENA on the latch are fed by the same signal risc_processor:add_instance\|data_path:prim_datapath\|reg:ins_register\|dout\[8\]" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651598592060 ""}  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 1 0 "Analysis & Synthesis" 0 -1 1651598592060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651598592979 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[4\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[4\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651598593180 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[6\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[6\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651598593180 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[12\] High " "Register risc_processor:add_instance\|data_path:prim_datapath\|ram_mem:ram_memory\|ram_block\[0\]\[12\] will power up to High" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1651598593180 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1651598593180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg " "Generated suppressed messages file D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598594047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651598594290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651598594290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1369 " "Implemented 1369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651598594513 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651598594513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651598594513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651598594513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651598594579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 22:53:14 2022 " "Processing ended: Tue May 03 22:53:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651598594579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651598594579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651598594579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651598594579 ""}
