DECL|UDMA_ALTBASE_ADDR_M|macro|UDMA_ALTBASE_ADDR_M
DECL|UDMA_ALTBASE_ADDR_S|macro|UDMA_ALTBASE_ADDR_S
DECL|UDMA_ALTCLR_CLR_M|macro|UDMA_ALTCLR_CLR_M
DECL|UDMA_ALTCLR_CLR_S|macro|UDMA_ALTCLR_CLR_S
DECL|UDMA_ALTSET_SET_M|macro|UDMA_ALTSET_SET_M
DECL|UDMA_ALTSET_SET_S|macro|UDMA_ALTSET_SET_S
DECL|UDMA_CFG_MASTEN|macro|UDMA_CFG_MASTEN
DECL|UDMA_CHASGN_M|macro|UDMA_CHASGN_M
DECL|UDMA_CHASGN_S|macro|UDMA_CHASGN_S
DECL|UDMA_CHIS_M|macro|UDMA_CHIS_M
DECL|UDMA_CHIS_S|macro|UDMA_CHIS_S
DECL|UDMA_CHMAP0_CH0SEL_M|macro|UDMA_CHMAP0_CH0SEL_M
DECL|UDMA_CHMAP0_CH0SEL_S|macro|UDMA_CHMAP0_CH0SEL_S
DECL|UDMA_CHMAP0_CH1SEL_M|macro|UDMA_CHMAP0_CH1SEL_M
DECL|UDMA_CHMAP0_CH1SEL_S|macro|UDMA_CHMAP0_CH1SEL_S
DECL|UDMA_CHMAP0_CH2SEL_M|macro|UDMA_CHMAP0_CH2SEL_M
DECL|UDMA_CHMAP0_CH2SEL_S|macro|UDMA_CHMAP0_CH2SEL_S
DECL|UDMA_CHMAP0_CH3SEL_M|macro|UDMA_CHMAP0_CH3SEL_M
DECL|UDMA_CHMAP0_CH3SEL_S|macro|UDMA_CHMAP0_CH3SEL_S
DECL|UDMA_CHMAP0_CH4SEL_M|macro|UDMA_CHMAP0_CH4SEL_M
DECL|UDMA_CHMAP0_CH4SEL_S|macro|UDMA_CHMAP0_CH4SEL_S
DECL|UDMA_CHMAP0_CH5SEL_M|macro|UDMA_CHMAP0_CH5SEL_M
DECL|UDMA_CHMAP0_CH5SEL_S|macro|UDMA_CHMAP0_CH5SEL_S
DECL|UDMA_CHMAP0_CH6SEL_M|macro|UDMA_CHMAP0_CH6SEL_M
DECL|UDMA_CHMAP0_CH6SEL_S|macro|UDMA_CHMAP0_CH6SEL_S
DECL|UDMA_CHMAP0_CH7SEL_M|macro|UDMA_CHMAP0_CH7SEL_M
DECL|UDMA_CHMAP0_CH7SEL_S|macro|UDMA_CHMAP0_CH7SEL_S
DECL|UDMA_CHMAP1_CH10SEL_M|macro|UDMA_CHMAP1_CH10SEL_M
DECL|UDMA_CHMAP1_CH10SEL_S|macro|UDMA_CHMAP1_CH10SEL_S
DECL|UDMA_CHMAP1_CH11SEL_M|macro|UDMA_CHMAP1_CH11SEL_M
DECL|UDMA_CHMAP1_CH11SEL_S|macro|UDMA_CHMAP1_CH11SEL_S
DECL|UDMA_CHMAP1_CH12SEL_M|macro|UDMA_CHMAP1_CH12SEL_M
DECL|UDMA_CHMAP1_CH12SEL_S|macro|UDMA_CHMAP1_CH12SEL_S
DECL|UDMA_CHMAP1_CH13SEL_M|macro|UDMA_CHMAP1_CH13SEL_M
DECL|UDMA_CHMAP1_CH13SEL_S|macro|UDMA_CHMAP1_CH13SEL_S
DECL|UDMA_CHMAP1_CH14SEL_M|macro|UDMA_CHMAP1_CH14SEL_M
DECL|UDMA_CHMAP1_CH14SEL_S|macro|UDMA_CHMAP1_CH14SEL_S
DECL|UDMA_CHMAP1_CH15SEL_M|macro|UDMA_CHMAP1_CH15SEL_M
DECL|UDMA_CHMAP1_CH15SEL_S|macro|UDMA_CHMAP1_CH15SEL_S
DECL|UDMA_CHMAP1_CH8SEL_M|macro|UDMA_CHMAP1_CH8SEL_M
DECL|UDMA_CHMAP1_CH8SEL_S|macro|UDMA_CHMAP1_CH8SEL_S
DECL|UDMA_CHMAP1_CH9SEL_M|macro|UDMA_CHMAP1_CH9SEL_M
DECL|UDMA_CHMAP1_CH9SEL_S|macro|UDMA_CHMAP1_CH9SEL_S
DECL|UDMA_CHMAP2_CH16SEL_M|macro|UDMA_CHMAP2_CH16SEL_M
DECL|UDMA_CHMAP2_CH16SEL_S|macro|UDMA_CHMAP2_CH16SEL_S
DECL|UDMA_CHMAP2_CH17SEL_M|macro|UDMA_CHMAP2_CH17SEL_M
DECL|UDMA_CHMAP2_CH17SEL_S|macro|UDMA_CHMAP2_CH17SEL_S
DECL|UDMA_CHMAP2_CH18SEL_M|macro|UDMA_CHMAP2_CH18SEL_M
DECL|UDMA_CHMAP2_CH18SEL_S|macro|UDMA_CHMAP2_CH18SEL_S
DECL|UDMA_CHMAP2_CH19SEL_M|macro|UDMA_CHMAP2_CH19SEL_M
DECL|UDMA_CHMAP2_CH19SEL_S|macro|UDMA_CHMAP2_CH19SEL_S
DECL|UDMA_CHMAP2_CH20SEL_M|macro|UDMA_CHMAP2_CH20SEL_M
DECL|UDMA_CHMAP2_CH20SEL_S|macro|UDMA_CHMAP2_CH20SEL_S
DECL|UDMA_CHMAP2_CH21SEL_M|macro|UDMA_CHMAP2_CH21SEL_M
DECL|UDMA_CHMAP2_CH21SEL_S|macro|UDMA_CHMAP2_CH21SEL_S
DECL|UDMA_CHMAP2_CH22SEL_M|macro|UDMA_CHMAP2_CH22SEL_M
DECL|UDMA_CHMAP2_CH22SEL_S|macro|UDMA_CHMAP2_CH22SEL_S
DECL|UDMA_CHMAP2_CH23SEL_M|macro|UDMA_CHMAP2_CH23SEL_M
DECL|UDMA_CHMAP2_CH23SEL_S|macro|UDMA_CHMAP2_CH23SEL_S
DECL|UDMA_CHMAP3_CH24SEL_M|macro|UDMA_CHMAP3_CH24SEL_M
DECL|UDMA_CHMAP3_CH24SEL_S|macro|UDMA_CHMAP3_CH24SEL_S
DECL|UDMA_CHMAP3_CH25SEL_M|macro|UDMA_CHMAP3_CH25SEL_M
DECL|UDMA_CHMAP3_CH25SEL_S|macro|UDMA_CHMAP3_CH25SEL_S
DECL|UDMA_CHMAP3_CH26SEL_M|macro|UDMA_CHMAP3_CH26SEL_M
DECL|UDMA_CHMAP3_CH26SEL_S|macro|UDMA_CHMAP3_CH26SEL_S
DECL|UDMA_CHMAP3_CH27SEL_M|macro|UDMA_CHMAP3_CH27SEL_M
DECL|UDMA_CHMAP3_CH27SEL_S|macro|UDMA_CHMAP3_CH27SEL_S
DECL|UDMA_CHMAP3_CH28SEL_M|macro|UDMA_CHMAP3_CH28SEL_M
DECL|UDMA_CHMAP3_CH28SEL_S|macro|UDMA_CHMAP3_CH28SEL_S
DECL|UDMA_CHMAP3_CH29SEL_M|macro|UDMA_CHMAP3_CH29SEL_M
DECL|UDMA_CHMAP3_CH29SEL_S|macro|UDMA_CHMAP3_CH29SEL_S
DECL|UDMA_CHMAP3_CH30SEL_M|macro|UDMA_CHMAP3_CH30SEL_M
DECL|UDMA_CHMAP3_CH30SEL_S|macro|UDMA_CHMAP3_CH30SEL_S
DECL|UDMA_CHMAP3_CH31SEL_M|macro|UDMA_CHMAP3_CH31SEL_M
DECL|UDMA_CHMAP3_CH31SEL_S|macro|UDMA_CHMAP3_CH31SEL_S
DECL|UDMA_CTLBASE_ADDR_M|macro|UDMA_CTLBASE_ADDR_M
DECL|UDMA_CTLBASE_ADDR_S|macro|UDMA_CTLBASE_ADDR_S
DECL|UDMA_ENACLR_CLR_M|macro|UDMA_ENACLR_CLR_M
DECL|UDMA_ENACLR_CLR_S|macro|UDMA_ENACLR_CLR_S
DECL|UDMA_ENASET_CHENSET_M|macro|UDMA_ENASET_CHENSET_M
DECL|UDMA_ENASET_CHENSET_S|macro|UDMA_ENASET_CHENSET_S
DECL|UDMA_ERRCLR_ERRCLR|macro|UDMA_ERRCLR_ERRCLR
DECL|UDMA_O_ALTBASE|macro|UDMA_O_ALTBASE
DECL|UDMA_O_ALTCLR|macro|UDMA_O_ALTCLR
DECL|UDMA_O_ALTSET|macro|UDMA_O_ALTSET
DECL|UDMA_O_CFG|macro|UDMA_O_CFG
DECL|UDMA_O_CHASGN|macro|UDMA_O_CHASGN
DECL|UDMA_O_CHIS|macro|UDMA_O_CHIS
DECL|UDMA_O_CHMAP0|macro|UDMA_O_CHMAP0
DECL|UDMA_O_CHMAP1|macro|UDMA_O_CHMAP1
DECL|UDMA_O_CHMAP2|macro|UDMA_O_CHMAP2
DECL|UDMA_O_CHMAP3|macro|UDMA_O_CHMAP3
DECL|UDMA_O_CTLBASE|macro|UDMA_O_CTLBASE
DECL|UDMA_O_ENACLR|macro|UDMA_O_ENACLR
DECL|UDMA_O_ENASET|macro|UDMA_O_ENASET
DECL|UDMA_O_ERRCLR|macro|UDMA_O_ERRCLR
DECL|UDMA_O_PRIOCLR|macro|UDMA_O_PRIOCLR
DECL|UDMA_O_PRIOSET|macro|UDMA_O_PRIOSET
DECL|UDMA_O_PV|macro|UDMA_O_PV
DECL|UDMA_O_REQMASKCLR|macro|UDMA_O_REQMASKCLR
DECL|UDMA_O_REQMASKSET|macro|UDMA_O_REQMASKSET
DECL|UDMA_O_STAT|macro|UDMA_O_STAT
DECL|UDMA_O_SWREQ|macro|UDMA_O_SWREQ
DECL|UDMA_O_USEBURSTCLR|macro|UDMA_O_USEBURSTCLR
DECL|UDMA_O_USEBURSTSET|macro|UDMA_O_USEBURSTSET
DECL|UDMA_O_WAITSTAT|macro|UDMA_O_WAITSTAT
DECL|UDMA_PRIOCLR_CLR_M|macro|UDMA_PRIOCLR_CLR_M
DECL|UDMA_PRIOCLR_CLR_S|macro|UDMA_PRIOCLR_CLR_S
DECL|UDMA_PRIOSET_SET_M|macro|UDMA_PRIOSET_SET_M
DECL|UDMA_PRIOSET_SET_S|macro|UDMA_PRIOSET_SET_S
DECL|UDMA_PV_MAJOR_M|macro|UDMA_PV_MAJOR_M
DECL|UDMA_PV_MAJOR_S|macro|UDMA_PV_MAJOR_S
DECL|UDMA_PV_MINOR_M|macro|UDMA_PV_MINOR_M
DECL|UDMA_PV_MINOR_S|macro|UDMA_PV_MINOR_S
DECL|UDMA_REQMASKCLR_CLR_M|macro|UDMA_REQMASKCLR_CLR_M
DECL|UDMA_REQMASKCLR_CLR_S|macro|UDMA_REQMASKCLR_CLR_S
DECL|UDMA_REQMASKSET_SET_M|macro|UDMA_REQMASKSET_SET_M
DECL|UDMA_REQMASKSET_SET_S|macro|UDMA_REQMASKSET_SET_S
DECL|UDMA_STAT_DMACHANS_M|macro|UDMA_STAT_DMACHANS_M
DECL|UDMA_STAT_DMACHANS_S|macro|UDMA_STAT_DMACHANS_S
DECL|UDMA_STAT_MASTEN|macro|UDMA_STAT_MASTEN
DECL|UDMA_STAT_STATE_M|macro|UDMA_STAT_STATE_M
DECL|UDMA_STAT_STATE_S|macro|UDMA_STAT_STATE_S
DECL|UDMA_SWREQ_M|macro|UDMA_SWREQ_M
DECL|UDMA_SWREQ_S|macro|UDMA_SWREQ_S
DECL|UDMA_USEBURSTCLR_CLR_M|macro|UDMA_USEBURSTCLR_CLR_M
DECL|UDMA_USEBURSTCLR_CLR_S|macro|UDMA_USEBURSTCLR_CLR_S
DECL|UDMA_USEBURSTSET_SET_M|macro|UDMA_USEBURSTSET_SET_M
DECL|UDMA_USEBURSTSET_SET_S|macro|UDMA_USEBURSTSET_SET_S
DECL|UDMA_WAITSTAT_WAITREQ_M|macro|UDMA_WAITSTAT_WAITREQ_M
DECL|UDMA_WAITSTAT_WAITREQ_S|macro|UDMA_WAITSTAT_WAITREQ_S
DECL|__HW_UDMA_H__|macro|__HW_UDMA_H__
