0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_2/project_2.sim/sim_1/synth/timing/RRT_TB_time_synth.v,1506307621,verilog,,,,RRT;glbl,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_2/project_2.srcs/sim_1/new/RRT_TB.vhd,1506306485,vhdl,,,,rrt_tb,,,,,,,,
