/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.37
Hash     : 42a1cfe
Date     : Feb 14 2024
Type     : Engineering
Log Time   : Wed Feb 14 11:37:08 2024 GMT
#Timing report of worst 36 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788742 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169111 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANX:1168919 L4 length:4 (49,41,0)-> (46,41,0))                                    0.119     1.425
| (IPIN:787855 side: (TOP,) (48,41,0)0))                                               0.101     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[7].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.136     1.746
emulate_reset_emu_arst_new_data_32[7].out[0] (.names at (48,41))                       0.000     1.746
| (intra 'clb' routing)                                                                0.085     1.831
dout[7].in[2] (.names at (48,41))                                                      0.000     1.831
| (primitive '.names' combinational delay)                                             0.218     2.049
dout[7].out[0] (.names at (48,41))                                                     0.000     2.049
| (intra 'clb' routing)                                                                0.000     2.049
| (OPIN:787819 side: (TOP,) (48,41,0)0))                                               0.000     2.049
| (CHANX:1169008 L1 length:1 (48,41,0)-> (48,41,0))                                    0.061     2.110
| (CHANY:1324704 L4 length:3 (48,42,0)-> (48,44,0))                                    0.119     2.229
| (CHANY:1324720 L1 length:1 (48,43,0)-> (48,43,0))                                    0.061     2.290
| (CHANX:1177244 L4 length:4 (49,43,0)-> (52,43,0))                                    0.119     2.409
| (CHANY:1327748 L4 length:1 (49,44,0)-> (49,44,0))                                    0.119     2.528
| (IPIN:960600 side: (RIGHT,) (49,44,0)0))                                             0.101     2.629
| (intra 'io' routing)                                                                 0.733     3.361
out:dout[7].outpad[0] (.output at (49,44))                                             0.000     3.361
data arrival time                                                                                3.361

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.361
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.361


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788735 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169113 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANX:1169049 L4 length:4 (51,41,0)-> (48,41,0))                                    0.119     1.425
| (IPIN:787845 side: (TOP,) (48,41,0)0))                                               0.101     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[0].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.218     1.829
emulate_reset_emu_arst_new_data_32[0].out[0] (.names at (48,41))                       0.000     1.829
| (intra 'clb' routing)                                                                0.000     1.829
| (OPIN:787824 side: (TOP,) (48,41,0)0))                                               0.000     1.829
| (CHANX:1169018 L1 length:1 (48,41,0)-> (48,41,0))                                    0.061     1.890
| (IPIN:787851 side: (TOP,) (48,41,0)0))                                               0.101     1.990
| (intra 'clb' routing)                                                                0.085     2.076
dout[0].in[2] (.names at (48,41))                                                      0.000     2.076
| (primitive '.names' combinational delay)                                             0.099     2.175
dout[0].out[0] (.names at (48,41))                                                     0.000     2.175
| (intra 'clb' routing)                                                                0.000     2.175
| (OPIN:787833 side: (RIGHT,) (48,41,0)0))                                             0.000     2.175
| (CHANY:1324597 L1 length:1 (48,41,0)-> (48,41,0))                                    0.061     2.236
| (CHANX:1165014 L1 length:1 (49,40,0)-> (49,40,0))                                    0.061     2.297
| (CHANY:1327546 L4 length:4 (49,41,0)-> (49,44,0))                                    0.119     2.416
| (IPIN:960607 side: (RIGHT,) (49,44,0)0))                                             0.101     2.516
| (intra 'io' routing)                                                                 0.733     3.249
out:dout[0].outpad[0] (.output at (49,44))                                             0.000     3.249
data arrival time                                                                                3.249

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.249
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.249


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788739 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169121 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANY:1327572 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.367
| (CHANX:1173143 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.428
| (IPIN:802509 side: (TOP,) (49,42,0)0))                                               0.101     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[4].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.136     1.749
emulate_reset_emu_arst_new_data_32[4].out[0] (.names at (49,42))                       0.000     1.749
| (intra 'clb' routing)                                                                0.085     1.834
dout[4].in[2] (.names at (49,42))                                                      0.000     1.834
| (primitive '.names' combinational delay)                                             0.218     2.052
dout[4].out[0] (.names at (49,42))                                                     0.000     2.052
| (intra 'clb' routing)                                                                0.000     2.052
| (OPIN:802459 side: (TOP,) (49,42,0)0))                                               0.000     2.052
| (CHANX:1173129 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     2.113
| (CHANY:1324774 L4 length:2 (48,43,0)-> (48,44,0))                                    0.119     2.232
| (CHANX:1181290 L4 length:4 (49,44,0)-> (52,44,0))                                    0.119     2.351
| (CHANY:1327695 L1 length:1 (49,44,0)-> (49,44,0))                                    0.061     2.412
| (IPIN:960603 side: (RIGHT,) (49,44,0)0))                                             0.101     2.513
| (intra 'io' routing)                                                                 0.733     3.246
out:dout[4].outpad[0] (.output at (49,44))                                             0.000     3.246
data arrival time                                                                                3.246

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.246
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.246


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788738 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169119 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANY:1327566 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.367
| (CHANX:1173137 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.428
| (IPIN:802490 side: (TOP,) (49,42,0)0))                                               0.101     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[3].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.218     1.832
emulate_reset_emu_arst_new_data_32[3].out[0] (.names at (49,42))                       0.000     1.832
| (intra 'clb' routing)                                                                0.085     1.917
dout[3].in[2] (.names at (49,42))                                                      0.000     1.917
| (primitive '.names' combinational delay)                                             0.197     2.114
dout[3].out[0] (.names at (49,42))                                                     0.000     2.114
| (intra 'clb' routing)                                                                0.000     2.114
| (OPIN:802463 side: (TOP,) (49,42,0)0))                                               0.000     2.114
| (CHANX:1173136 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     2.175
| (CHANY:1327680 L4 length:2 (49,43,0)-> (49,44,0))                                    0.119     2.294
| (CHANY:1327696 L1 length:1 (49,44,0)-> (49,44,0))                                    0.061     2.355
| (IPIN:960604 side: (RIGHT,) (49,44,0)0))                                             0.101     2.455
| (intra 'io' routing)                                                                 0.733     3.188
out:dout[3].outpad[0] (.output at (49,44))                                             0.000     3.188
data arrival time                                                                                3.188

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.188
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.188


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788740 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169107 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANY:1327594 L4 length:3 (49,42,0)-> (49,44,0))                                    0.119     1.425
| (IPIN:802526 side: (RIGHT,) (49,42,0)0))                                             0.101     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[5].in[0] (.names at (49,42))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.136     1.746
emulate_reset_emu_arst_new_data_32[5].out[0] (.names at (49,42))                       0.000     1.746
| (intra 'clb' routing)                                                                0.000     1.746
| (OPIN:802480 side: (RIGHT,) (49,42,0)0))                                             0.000     1.746
| (CHANY:1327578 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.807
| (CHANX:1173149 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.868
| (IPIN:802496 side: (TOP,) (49,42,0)0))                                               0.101     1.969
| (intra 'clb' routing)                                                                0.085     2.054
dout[5].in[2] (.names at (49,42))                                                      0.000     2.054
| (primitive '.names' combinational delay)                                             0.148     2.202
dout[5].out[0] (.names at (49,42))                                                     0.000     2.202
| (intra 'clb' routing)                                                                0.000     2.202
| (OPIN:802481 side: (RIGHT,) (49,42,0)0))                                             0.000     2.202
| (CHANY:1327596 L4 length:3 (49,42,0)-> (49,44,0))                                    0.119     2.321
| (IPIN:960602 side: (RIGHT,) (49,44,0)0))                                             0.101     2.421
| (intra 'io' routing)                                                                 0.733     3.154
out:dout[5].outpad[0] (.output at (49,44))                                             0.000     3.154
data arrival time                                                                                3.154

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.154
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.154


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788741 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169109 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANX:1168913 L4 length:4 (49,41,0)-> (46,41,0))                                    0.119     1.425
| (IPIN:787843 side: (TOP,) (48,41,0)0))                                               0.101     1.526
| (intra 'clb' routing)                                                                0.085     1.611
emulate_reset_emu_arst_new_data_32[6].in[0] (.names at (48,41))                        0.000     1.611
| (primitive '.names' combinational delay)                                             0.218     1.829
emulate_reset_emu_arst_new_data_32[6].out[0] (.names at (48,41))                       0.000     1.829
| (intra 'clb' routing)                                                                0.085     1.914
dout[6].in[2] (.names at (48,41))                                                      0.000     1.914
| (primitive '.names' combinational delay)                                             0.099     2.013
dout[6].out[0] (.names at (48,41))                                                     0.000     2.013
| (intra 'clb' routing)                                                                0.000     2.013
| (OPIN:787830 side: (RIGHT,) (48,41,0)0))                                             0.000     2.013
| (CHANY:1324622 L4 length:4 (48,41,0)-> (48,44,0))                                    0.119     2.132
| (CHANX:1173148 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     2.193
| (CHANY:1327668 L4 length:2 (49,43,0)-> (49,44,0))                                    0.119     2.312
| (IPIN:960601 side: (RIGHT,) (49,44,0)0))                                             0.101     2.413
| (intra 'io' routing)                                                                 0.733     3.145
out:dout[6].outpad[0] (.output at (49,44))                                             0.000     3.145
data arrival time                                                                                3.145

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.145
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.145


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788737 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169117 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANY:1327560 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.367
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.428
| (IPIN:802487 side: (TOP,) (49,42,0)0))                                               0.101     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[2].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.218     1.832
emulate_reset_emu_arst_new_data_32[2].out[0] (.names at (49,42))                       0.000     1.832
| (intra 'clb' routing)                                                                0.085     1.917
dout[2].in[2] (.names at (49,42))                                                      0.000     1.917
| (primitive '.names' combinational delay)                                             0.148     2.065
dout[2].out[0] (.names at (49,42))                                                     0.000     2.065
| (intra 'clb' routing)                                                                0.000     2.065
| (OPIN:802468 side: (TOP,) (49,42,0)0))                                               0.000     2.065
| (CHANX:1173146 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     2.126
| (CHANY:1327670 L4 length:2 (49,43,0)-> (49,44,0))                                    0.119     2.245
| (IPIN:960605 side: (RIGHT,) (49,44,0)0))                                             0.101     2.345
| (intra 'io' routing)                                                                 0.733     3.078
out:dout[2].outpad[0] (.output at (49,44))                                             0.000     3.078
data arrival time                                                                                3.078

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -3.078
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -3.078


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input at (51,44))                                                       0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'bram' routing)                                                               0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                     0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                      0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]                 0.000     1.187
| (intra 'bram' routing)                                                               0.000     1.187
| (OPIN:788736 side: (TOP,) (52,41,0)0))                                               0.000     1.187
| (CHANX:1169099 L4 length:4 (52,41,0)-> (49,41,0))                                    0.119     1.306
| (CHANY:1327570 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.367
| (CHANX:1173141 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.428
| (IPIN:802492 side: (TOP,) (49,42,0)0))                                               0.101     1.529
| (intra 'clb' routing)                                                                0.085     1.614
emulate_reset_emu_arst_new_data_32[1].in[0] (.names at (49,42))                        0.000     1.614
| (primitive '.names' combinational delay)                                             0.099     1.713
emulate_reset_emu_arst_new_data_32[1].out[0] (.names at (49,42))                       0.000     1.713
| (intra 'clb' routing)                                                                0.085     1.798
dout[1].in[2] (.names at (49,42))                                                      0.000     1.798
| (primitive '.names' combinational delay)                                             0.135     1.933
dout[1].out[0] (.names at (49,42))                                                     0.000     1.933
| (intra 'clb' routing)                                                                0.000     1.933
| (OPIN:802474 side: (RIGHT,) (49,42,0)0))                                             0.000     1.933
| (CHANY:1327598 L4 length:3 (49,42,0)-> (49,44,0))                                    0.119     2.052
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                                             0.101     2.153
| (intra 'io' routing)                                                                 0.733     2.886
out:dout[1].outpad[0] (.output at (49,44))                                            -0.000     2.886
data arrival time                                                                                2.886

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
output external delay                                                                  0.000     0.000
data required time                                                                               0.000
------------------------------------------------------------------------------------------------------
data required time                                                                               0.000
data arrival time                                                                               -2.886
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.886


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788740 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169107 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANY:1327594 L4 length:3 (49,42,0)-> (49,44,0))                                     0.119     1.425
| (IPIN:802526 side: (RIGHT,) (49,42,0)0))                                              0.101     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[5].in[0] (.names at (49,42))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.136     1.746
emulate_reset_emu_arst_new_data_32[5].out[0] (.names at (49,42))                        0.000     1.746
| (intra 'clb' routing)                                                                 0.000     1.746
| (OPIN:802480 side: (RIGHT,) (49,42,0)0))                                              0.000     1.746
| (CHANY:1327578 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.807
| (CHANX:1173149 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.868
| (IPIN:802496 side: (TOP,) (49,42,0)0))                                                0.101     1.969
| (intra 'clb' routing)                                                                 0.085     2.054
dout[5].in[2] (.names at (49,42))                                                       0.000     2.054
| (primitive '.names' combinational delay)                                              0.148     2.202
dout[5].out[0] (.names at (49,42))                                                      0.000     2.202
| (intra 'clb' routing)                                                                 0.000     2.202
| (OPIN:802481 side: (RIGHT,) (49,42,0)0))                                              0.000     2.202
| (CHANY:1327580 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     2.263
| (CHANX:1173151 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     2.324
| (IPIN:802497 side: (TOP,) (49,42,0)0))                                                0.101     2.424
| (intra 'clb' routing)                                                                 0.233     2.657
$auto$memory_libmap.cc:2270:execute$25[5].D[0] (dffre at (49,42))                       0.000     2.657
data arrival time                                                                                 2.657

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.657
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.794


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788738 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169119 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANY:1327566 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.367
| (CHANX:1173137 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.428
| (IPIN:802490 side: (TOP,) (49,42,0)0))                                                0.101     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[3].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.218     1.832
emulate_reset_emu_arst_new_data_32[3].out[0] (.names at (49,42))                        0.000     1.832
| (intra 'clb' routing)                                                                 0.085     1.917
dout[3].in[2] (.names at (49,42))                                                       0.000     1.917
| (primitive '.names' combinational delay)                                              0.197     2.114
dout[3].out[0] (.names at (49,42))                                                      0.000     2.114
| (intra 'clb' routing)                                                                 0.282     2.396
$auto$memory_libmap.cc:2270:execute$25[3].D[0] (dffre at (49,42))                       0.000     2.396
data arrival time                                                                                 2.396

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.396
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.533


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788735 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169113 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANX:1169049 L4 length:4 (51,41,0)-> (48,41,0))                                     0.119     1.425
| (IPIN:787845 side: (TOP,) (48,41,0)0))                                                0.101     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[0].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.218     1.829
emulate_reset_emu_arst_new_data_32[0].out[0] (.names at (48,41))                        0.000     1.829
| (intra 'clb' routing)                                                                 0.000     1.829
| (OPIN:787824 side: (TOP,) (48,41,0)0))                                                0.000     1.829
| (CHANX:1169018 L1 length:1 (48,41,0)-> (48,41,0))                                     0.061     1.890
| (IPIN:787851 side: (TOP,) (48,41,0)0))                                                0.101     1.990
| (intra 'clb' routing)                                                                 0.085     2.076
dout[0].in[2] (.names at (48,41))                                                       0.000     2.076
| (primitive '.names' combinational delay)                                              0.099     2.175
dout[0].out[0] (.names at (48,41))                                                      0.000     2.175
| (intra 'clb' routing)                                                                 0.184     2.359
$auto$memory_libmap.cc:2270:execute$25[0].D[0] (dffre at (48,41))                       0.000     2.359
data arrival time                                                                                 2.359

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.359
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.496


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788739 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169121 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANY:1327572 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.367
| (CHANX:1173143 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.428
| (IPIN:802509 side: (TOP,) (49,42,0)0))                                                0.101     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[4].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.136     1.749
emulate_reset_emu_arst_new_data_32[4].out[0] (.names at (49,42))                        0.000     1.749
| (intra 'clb' routing)                                                                 0.085     1.834
dout[4].in[2] (.names at (49,42))                                                       0.000     1.834
| (primitive '.names' combinational delay)                                              0.218     2.052
dout[4].out[0] (.names at (49,42))                                                      0.000     2.052
| (intra 'clb' routing)                                                                 0.303     2.356
$auto$memory_libmap.cc:2270:execute$25[4].D[0] (dffre at (49,42))                       0.000     2.356
data arrival time                                                                                 2.356

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.356
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.493


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788742 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169111 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANX:1168919 L4 length:4 (49,41,0)-> (46,41,0))                                     0.119     1.425
| (IPIN:787855 side: (TOP,) (48,41,0)0))                                                0.101     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[7].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.136     1.746
emulate_reset_emu_arst_new_data_32[7].out[0] (.names at (48,41))                        0.000     1.746
| (intra 'clb' routing)                                                                 0.085     1.831
dout[7].in[2] (.names at (48,41))                                                       0.000     1.831
| (primitive '.names' combinational delay)                                              0.218     2.049
dout[7].out[0] (.names at (48,41))                                                      0.000     2.049
| (intra 'clb' routing)                                                                 0.282     2.331
$auto$memory_libmap.cc:2270:execute$25[7].D[0] (dffre at (48,41))                       0.000     2.331
data arrival time                                                                                 2.331

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.331
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.469


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788737 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169117 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANY:1327560 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.367
| (CHANX:1173131 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.428
| (IPIN:802487 side: (TOP,) (49,42,0)0))                                                0.101     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[2].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.218     1.832
emulate_reset_emu_arst_new_data_32[2].out[0] (.names at (49,42))                        0.000     1.832
| (intra 'clb' routing)                                                                 0.085     1.917
dout[2].in[2] (.names at (49,42))                                                       0.000     1.917
| (primitive '.names' combinational delay)                                              0.148     2.065
dout[2].out[0] (.names at (49,42))                                                      0.000     2.065
| (intra 'clb' routing)                                                                 0.233     2.298
$auto$memory_libmap.cc:2270:execute$25[2].D[0] (dffre at (49,42))                       0.000     2.298
data arrival time                                                                                 2.298

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.298
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.435


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788741 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169109 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANX:1168913 L4 length:4 (49,41,0)-> (46,41,0))                                     0.119     1.425
| (IPIN:787843 side: (TOP,) (48,41,0)0))                                                0.101     1.526
| (intra 'clb' routing)                                                                 0.085     1.611
emulate_reset_emu_arst_new_data_32[6].in[0] (.names at (48,41))                         0.000     1.611
| (primitive '.names' combinational delay)                                              0.218     1.829
emulate_reset_emu_arst_new_data_32[6].out[0] (.names at (48,41))                        0.000     1.829
| (intra 'clb' routing)                                                                 0.085     1.914
dout[6].in[2] (.names at (48,41))                                                       0.000     1.914
| (primitive '.names' combinational delay)                                              0.099     2.013
dout[6].out[0] (.names at (48,41))                                                      0.000     2.013
| (intra 'clb' routing)                                                                 0.221     2.234
$auto$memory_libmap.cc:2270:execute$25[6].D[0] (dffre at (48,41))                       0.000     2.234
data arrival time                                                                                 2.234

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.234
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.371


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'bram' routing)                                                                0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                                      0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                       0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (52,41)) [clock-to-output]                  0.000     1.187
| (intra 'bram' routing)                                                                0.000     1.187
| (OPIN:788736 side: (TOP,) (52,41,0)0))                                                0.000     1.187
| (CHANX:1169099 L4 length:4 (52,41,0)-> (49,41,0))                                     0.119     1.306
| (CHANY:1327570 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.367
| (CHANX:1173141 L1 length:1 (49,42,0)-> (49,42,0))                                     0.061     1.428
| (IPIN:802492 side: (TOP,) (49,42,0)0))                                                0.101     1.529
| (intra 'clb' routing)                                                                 0.085     1.614
emulate_reset_emu_arst_new_data_32[1].in[0] (.names at (49,42))                         0.000     1.614
| (primitive '.names' combinational delay)                                              0.099     1.713
emulate_reset_emu_arst_new_data_32[1].out[0] (.names at (49,42))                        0.000     1.713
| (intra 'clb' routing)                                                                 0.085     1.798
dout[1].in[2] (.names at (49,42))                                                       0.000     1.798
| (primitive '.names' combinational delay)                                              0.135     1.933
dout[1].out[0] (.names at (49,42))                                                      0.000     1.933
| (intra 'clb' routing)                                                                 0.221     2.154
$auto$memory_libmap.cc:2270:execute$25[1].D[0] (dffre at (49,42))                       0.000     2.154
data arrival time                                                                                 2.154

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input at (51,44))                                                        0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -2.154
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.291


#Path 17
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.655
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.774
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.875
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.960
$auto$memory_libmap.cc:2270:execute$25[1].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.960
data arrival time                                                                                                                                                                                                                                                      1.960

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[1].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.097


#Path 18
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.655
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.774
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.875
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.960
$auto$memory_libmap.cc:2270:execute$25[2].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.960
data arrival time                                                                                                                                                                                                                                                      1.960

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[2].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.097


#Path 19
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.655
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.774
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.875
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.960
$auto$memory_libmap.cc:2270:execute$25[3].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.960
data arrival time                                                                                                                                                                                                                                                      1.960

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[3].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.097


#Path 20
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.655
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.774
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.875
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.960
$auto$memory_libmap.cc:2270:execute$25[4].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.960
data arrival time                                                                                                                                                                                                                                                      1.960

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[4].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.097


#Path 21
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324634 L4 length:4 (48,41,0)-> (48,44,0))                                                                                                                                                                                                          0.119     1.655
| (CHANX:1173184 L4 length:4 (49,42,0)-> (52,42,0))                                                                                                                                                                                                          0.119     1.774
| (IPIN:802510 side: (TOP,) (49,42,0)0))                                                                                                                                                                                                                     0.101     1.875
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.960
$auto$memory_libmap.cc:2270:execute$25[5].E[0] (dffre at (49,42))                                                                                                                                                                                            0.000     1.960
data arrival time                                                                                                                                                                                                                                                      1.960

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[5].C[0] (dffre at (49,42))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.097


#Path 22
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.597
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.698
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.783
$auto$memory_libmap.cc:2270:execute$25[6].E[0] (dffre at (48,41))                                                                                                                                                                                           -0.000     1.783
data arrival time                                                                                                                                                                                                                                                      1.783

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[6].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.783
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.920


#Path 23
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.597
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.698
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.783
$auto$memory_libmap.cc:2270:execute$25[7].E[0] (dffre at (48,41))                                                                                                                                                                                           -0.000     1.783
data arrival time                                                                                                                                                                                                                                                      1.783

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[7].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.783
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.920


#Path 24
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                                                                                                                                                                                        0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                                                                                                                                                                                                   0.000     0.894
| (CHANY:1333417 L4 length:3 (51,44,0)-> (51,42,0))                                                                                                                                                                                                          0.119     1.013
| (CHANX:1169033 L4 length:4 (51,41,0)-> (48,41,0))                                                                                                                                                                                                          0.119     1.132
| (IPIN:787853 side: (TOP,) (48,41,0)0))                                                                                                                                                                                                                     0.101     1.233
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.318
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.in[0] (.names at (48,41))                        0.000     1.318
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.218     1.536
$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y.out[0] (.names at (48,41))                       0.000     1.536
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.536
| (OPIN:787836 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.000     1.536
| (CHANY:1324602 L1 length:1 (48,41,0)-> (48,41,0))                                                                                                                                                                                                          0.061     1.597
| (IPIN:787895 side: (RIGHT,) (48,41,0)0))                                                                                                                                                                                                                   0.101     1.698
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.783
$auto$memory_libmap.cc:2270:execute$25[0].E[0] (dffre at (48,41))                                                                                                                                                                                           -0.000     1.783
data arrival time                                                                                                                                                                                                                                                      1.783

clock clk (rise edge)                                                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
$auto$memory_libmap.cc:2270:execute$25[0].C[0] (dffre at (48,41))                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.783
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -0.920


#Path 25
Startpoint: addr[2].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[2].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957582 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324797 L1 length:1 (48,44,0)-> (48,44,0))                       0.061     0.955
| (CHANX:1177214 L1 length:1 (49,43,0)-> (49,43,0))                       0.061     1.016
| (CHANY:1327645 L1 length:1 (49,43,0)-> (49,43,0))                       0.061     1.077
| (CHANX:1173214 L1 length:1 (50,42,0)-> (50,42,0))                       0.061     1.138
| (CHANY:1330493 L1 length:1 (50,42,0)-> (50,42,0))                       0.061     1.199
| (CHANX:1169214 L1 length:1 (51,41,0)-> (51,41,0))                       0.061     1.260
| (CHANY:1333341 L1 length:1 (51,41,0)-> (51,41,0))                       0.061     1.321
| (CHANX:1165214 L1 length:1 (52,40,0)-> (52,40,0))                       0.061     1.382
| (CHANY:1336274 L4 length:4 (52,41,0)-> (52,44,0))                       0.119     1.501
| (IPIN:789079 side: (RIGHT,) (52,42,0)0))                                0.101     1.602
| (intra 'bram' routing)                                                  0.000     1.602
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (52,41))                      -0.000     1.602
data arrival time                                                                   1.602

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.602
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.919


#Path 26
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : $auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42) clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                                0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                           0.000     0.894
| (CHANY:1333425 L4 length:3 (51,44,0)-> (51,42,0))                                  0.119     1.013
| (CHANY:1333413 L1 length:1 (51,42,0)-> (51,42,0))                                  0.061     1.074
| (CHANX:1169037 L4 length:4 (51,41,0)-> (48,41,0))                                  0.119     1.193
| (CHANY:1327574 L1 length:1 (49,42,0)-> (49,42,0))                                  0.061     1.254
| (CHANX:1173145 L1 length:1 (49,42,0)-> (49,42,0))                                  0.061     1.315
| (IPIN:802494 side: (TOP,) (49,42,0)0))                                             0.101     1.416
| (intra 'clb' routing)                                                              0.184     1.600
$auto$memory_libmap.cc:2271:execute$26.D[0] (dffre at (49,42))                       0.000     1.600
data arrival time                                                                              1.600

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                                     0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2271:execute$26.C[0] (dffre at (49,42))                       0.000     0.894
clock uncertainty                                                                    0.000     0.894
cell setup time                                                                     -0.032     0.863
data required time                                                                             0.863
----------------------------------------------------------------------------------------------------
data required time                                                                             0.863
data arrival time                                                                             -1.600
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.737


#Path 27
Startpoint: addr[1].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[1].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957583 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324817 L4 length:1 (48,44,0)-> (48,44,0))                       0.119     1.013
| (CHANX:1177234 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.132
| (CHANY:1333291 L4 length:4 (51,43,0)-> (51,40,0))                       0.119     1.251
| (CHANX:1173326 L1 length:1 (52,42,0)-> (52,42,0))                       0.061     1.312
| (IPIN:789050 side: (TOP,) (52,42,0)0))                                  0.101     1.413
| (intra 'bram' routing)                                                  0.000     1.413
DATA_OUT_B2[10]_1.ADDR_A1[4] (RS_TDP36K at (52,41))                       0.000     1.413
data arrival time                                                                   1.413

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.413
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.730


#Path 28
Startpoint: addr[5].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[5].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957579 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324790 L1 length:1 (48,44,0)-> (48,44,0))                       0.061     0.955
| (CHANX:1181302 L4 length:4 (49,44,0)-> (52,44,0))                       0.119     1.074
| (CHANY:1336395 L4 length:2 (52,44,0)-> (52,43,0))                       0.119     1.193
| (CHANX:1177395 L1 length:1 (52,43,0)-> (52,43,0))                       0.061     1.254
| (IPIN:789126 side: (TOP,) (52,43,0)0))                                  0.101     1.355
| (intra 'bram' routing)                                                  0.000     1.355
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (52,41))                       0.000     1.355
data arrival time                                                                   1.355

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.355
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.672


#Path 29
Startpoint: addr[4].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[4].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957580 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324633 L4 length:4 (48,44,0)-> (48,41,0))                       0.119     1.013
| (CHANX:1177240 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.132
| (CHANY:1336215 L4 length:4 (52,43,0)-> (52,40,0))                       0.119     1.251
| (IPIN:789087 side: (RIGHT,) (52,42,0)0))                                0.101     1.352
| (intra 'bram' routing)                                                  0.000     1.352
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (52,41))                       0.000     1.352
data arrival time                                                                   1.352

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.352
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.669


#Path 30
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                  0.000     0.894
| (CHANY:1333425 L4 length:3 (51,44,0)-> (51,42,0))                         0.119     1.013
| (CHANY:1333413 L1 length:1 (51,42,0)-> (51,42,0))                         0.061     1.074
| (CHANX:1169037 L4 length:4 (51,41,0)-> (48,41,0))                         0.119     1.193
| (CHANX:1169017 L1 length:1 (48,41,0)-> (48,41,0))                         0.061     1.254
| (IPIN:787866 side: (TOP,) (48,41,0)0))                                    0.101     1.355
| (intra 'clb' routing)                                                     0.085     1.440
emulate_reset_emu_arst_sel_30.E[0] (dffre at (48,41))                       0.000     1.440
data arrival time                                                                     1.440

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.032     0.863
data required time                                                                    0.863
-------------------------------------------------------------------------------------------
data required time                                                                    0.863
data arrival time                                                                    -1.440
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.577


#Path 31
Startpoint: addr[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[3].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957581 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324693 L4 length:3 (48,44,0)-> (48,42,0))                       0.119     1.013
| (CHANX:1173168 L4 length:4 (49,42,0)-> (52,42,0))                       0.119     1.132
| (IPIN:789058 side: (TOP,) (52,42,0)0))                                  0.101     1.233
| (intra 'bram' routing)                                                  0.000     1.233
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                                   1.233

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.233
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.550


#Path 32
Startpoint: addr[7].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addr[7].inpad[0] (.input at (48,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:957577 side: (RIGHT,) (48,44,0)0))                                 0.000     0.894
| (CHANY:1324691 L4 length:3 (48,44,0)-> (48,42,0))                        0.119     1.013
| (CHANX:1177224 L4 length:4 (49,43,0)-> (52,43,0))                        0.119     1.132
| (IPIN:789124 side: (TOP,) (52,43,0)0))                                   0.101     1.233
| (intra 'bram' routing)                                                   0.000     1.233
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                                    1.233

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.212     0.682
data required time                                                                   0.682
------------------------------------------------------------------------------------------
data required time                                                                   0.682
data arrival time                                                                   -1.233
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.550


#Path 33
Startpoint: addr[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[6].inpad[0] (.input at (48,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:957578 side: (RIGHT,) (48,44,0)0))                                0.000     0.894
| (CHANY:1324755 L4 length:2 (48,44,0)-> (48,43,0))                       0.119     1.013
| (CHANX:1177226 L4 length:4 (49,43,0)-> (52,43,0))                       0.119     1.132
| (IPIN:789136 side: (TOP,) (52,43,0)0))                                  0.101     1.233
| (intra 'bram' routing)                                                  0.000     1.233
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (52,41))                       0.000     1.233
data arrival time                                                                   1.233

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.233
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.550


#Path 34
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
reset.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (OPIN:966222 side: (RIGHT,) (51,44,0)0))                                  0.000     0.894
| (CHANY:1333533 L1 length:1 (51,44,0)-> (51,44,0))                         0.061     0.955
| (CHANX:1177173 L4 length:4 (51,43,0)-> (48,43,0))                         0.119     1.074
| (CHANY:1324561 L4 length:4 (48,43,0)-> (48,40,0))                         0.119     1.193
| (IPIN:787896 side: (RIGHT,) (48,41,0)0))                                  0.101     1.294
| (intra 'clb' routing)                                                     0.085     1.379
emulate_reset_emu_arst_sel_30.R[0] (dffre at (48,41))                       0.000     1.379
data arrival time                                                                     1.379

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                            0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing:global net)                                          0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
emulate_reset_emu_arst_sel_30.C[0] (dffre at (48,41))                       0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.032     0.863
data required time                                                                    0.863
-------------------------------------------------------------------------------------------
data required time                                                                    0.863
data arrival time                                                                    -1.379
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.516


#Path 35
Startpoint: addr[0].inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addr[0].inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (OPIN:966220 side: (RIGHT,) (51,44,0)0))                                0.000     0.894
| (CHANY:1333361 L4 length:4 (51,44,0)-> (51,41,0))                       0.119     1.013
| (CHANX:1169284 L1 length:1 (52,41,0)-> (52,41,0))                       0.061     1.074
| (IPIN:788943 side: (TOP,) (52,41,0)0))                                  0.101     1.175
| (intra 'bram' routing)                                                  0.000     1.175
DATA_OUT_B2[10]_1.ADDR_A1[3] (RS_TDP36K at (52,41))                       0.000     1.175
data arrival time                                                                   1.175

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'bram' routing)                                                  0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                        0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.212     0.682
data required time                                                                  0.682
-----------------------------------------------------------------------------------------
data required time                                                                  0.682
data arrival time                                                                  -1.175
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.492


#Path 36
Startpoint: valid_in.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
valid_in.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                               0.000     0.894
| (CHANY:1333421 L4 length:3 (51,44,0)-> (51,42,0))                      0.119     1.013
| (CHANX:1169294 L4 length:4 (52,41,0)-> (55,41,0))                      0.119     1.132
| (CHANY:1336251 L1 length:1 (52,41,0)-> (52,41,0))                      0.061     1.193
| (IPIN:788981 side: (RIGHT,) (52,41,0)0))                               0.101     1.294
| (intra 'bram' routing)                                                 0.000     1.294
DATA_OUT_B2[10]_1.REN_A1[0] (RS_TDP36K at (52,41))                       0.000     1.294
data arrival time                                                                  1.294

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing:global net)                                       0.000     0.894
| (intra 'bram' routing)                                                 0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (52,41))                       0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.081     0.813
data required time                                                                 0.813
----------------------------------------------------------------------------------------
data required time                                                                 0.813
data arrival time                                                                 -1.294
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.481


#End of timing report
