// Seed: 1444856254
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  wire id_3;
  wire id_4;
  ;
  assign module_2.id_9 = 0;
  assign id_3 = id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    output tri0 id_6
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd50
) (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 _id_5,
    input wor id_6,
    input uwire id_7,
    output logic id_8,
    output tri id_9,
    input wire id_10,
    input tri0 id_11
);
  always @(-1) begin : LABEL_0
    id_8 <= -1;
  end
  module_0 modCall_1 (
      id_11,
      id_7
  );
  wire ["" : !  id_5] id_13 = id_10;
  tri id_14 = 1;
endmodule
