// Seed: 1598065369
module module_0 (
    output tri  id_0,
    output wire id_1,
    input  tri  id_2,
    output wand id_3
);
  logic [7:0] id_5;
  wire id_6;
  for (genvar id_7 = id_5[1] == 1; 1; id_6 = id_7) begin : id_8
    string id_9 = "";
  end
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8
);
  wire id_10;
  module_0(
      id_1, id_2, id_7, id_8
  );
  assign id_8 = 1 - !1;
endmodule
