Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan  9 23:36:15 2026
| Host         : Laptop-of-Hap running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fft64_dit_sdf_control_sets_placed.rpt
| Design       : fft64_dit_sdf
| Device       : xc7vx690t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   150 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|      4 |            1 |
|      7 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |          142 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              43 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            4256 |         1996 |
| Yes          | No                    | Yes                    |             527 |          152 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG | DIT_STAGES[4].u_stg/en_chain[5]  | DIT_STAGES[3].u_stg/rst_n |                1 |              1 |
|  clk_IBUF_BUFG |                                  | DIT_STAGES[4].u_stg/rst_n |                2 |              2 |
|  clk_IBUF_BUFG | DIT_STAGES[4].u_stg/en_chain[5]  | DIT_STAGES[4].u_stg/rst_n |                1 |              2 |
|  clk_IBUF_BUFG |                                  | DIT_STAGES[2].u_stg/rst_n |                2 |              3 |
|  clk_IBUF_BUFG |                                  | DIT_STAGES[0].u_stg/rst_n |                3 |              4 |
|  clk_IBUF_BUFG | u_in_buf/wr_cnt[6]_i_1_n_0       | DIT_STAGES[0].u_stg/rst_n |                4 |              7 |
|  clk_IBUF_BUFG |                                  |                           |                4 |              8 |
|  clk_IBUF_BUFG | DIT_STAGES[2].u_stg/en_chain[3]  | DIT_STAGES[4].u_stg/rst_n |                5 |             10 |
|  clk_IBUF_BUFG | u_in_buf/valid_out_i_1_n_0       | DIT_STAGES[0].u_stg/rst_n |                6 |             28 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[111][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[114][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | DIT_STAGES[0].u_stg/en_in        | DIT_STAGES[2].u_stg/rst_n |                6 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[115][15]_i_1_n_0 |                           |               10 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[116][15]_i_1_n_0 |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[119][15]_i_1_n_0 |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[117][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[11][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/filling_reg_0[0]        |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[36][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[35][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[45][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[46][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[19][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[40][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[47][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[31][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[48][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[126][15]_i_1_n_0 |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[127][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[38][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[39][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[3][15]_i_1_n_0   |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[25][15]_i_1_n_0  |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[12][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[23][15]_i_1_n_0  |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[24][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[17][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[26][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[29][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[30][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[27][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[33][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[28][15]_i_1_n_0  |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[124][15]_i_1_n_0 |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[32][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[20][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[14][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[21][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[42][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[125][15]_i_1_n_0 |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[43][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[44][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[123][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[15][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[16][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[18][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[2][15]_i_1_n_0   |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[13][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[41][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[1][15]_i_1_n_0   |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[22][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[34][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[37][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[86][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[69][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[63][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[77][15]_i_1_n_0  |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[8][15]_i_1_n_0   |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[81][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[90][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[50][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[91][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[92][15]_i_1_n_0  |                           |               23 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[82][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[93][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[94][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[78][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[72][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[80][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[88][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[54][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[87][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[61][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[60][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[71][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[85][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[89][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[58][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[5][15]_i_1_n_0   |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[64][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[49][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[53][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[62][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[4][15]_i_1_n_0   |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[70][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[74][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[52][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[56][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[51][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[59][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[67][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[68][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[75][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[7][15]_i_1_n_0   |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[55][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[57][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[79][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[66][15]_i_1_n_0  |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[65][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[73][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[76][15]_i_1_n_0  |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[83][15]_i_1_n_0  |                           |               20 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[84][15]_i_1_n_0  |                           |               19 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[6][15]_i_1_n_0   |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[98][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[96][15]_i_1_n_0  |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[9][15]_i_1_n_0   |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[97][15]_i_1_n_0  |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[99][15]_i_1_n_0  |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[95][15]_i_1_n_0  |                           |               16 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[0][15]_i_1_n_0   |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[102][15]_i_1_n_0 |                           |               18 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[106][15]_i_1_n_0 |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[101][15]_i_1_n_0 |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[107][15]_i_1_n_0 |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[108][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[104][15]_i_1_n_0 |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[109][15]_i_1_n_0 |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[10][15]_i_1_n_0  |                           |               15 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[110][15]_i_1_n_0 |                           |               14 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[100][15]_i_1_n_0 |                           |               12 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[105][15]_i_1_n_0 |                           |               13 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[103][15]_i_1_n_0 |                           |               17 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[121][15]_i_1_n_0 |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[120][15]_i_1_n_0 |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[112][15]_i_1_n_0 |                           |               11 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[122][15]_i_1_n_0 |                           |               10 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[118][15]_i_1_n_0 |                           |               10 |             32 |
|  clk_IBUF_BUFG | u_in_buf/mem_re[113][15]_i_1_n_0 |                           |               11 |             32 |
|  clk_IBUF_BUFG |                                  | DIT_STAGES[3].u_stg/rst_n |                9 |             34 |
|  clk_IBUF_BUFG | DIT_STAGES[1].u_stg/en_out       |                           |                9 |             64 |
|  clk_IBUF_BUFG | DIT_STAGES[2].u_stg/en_chain[3]  |                           |                8 |             64 |
|  clk_IBUF_BUFG | DIT_STAGES[3].u_stg/en_chain[4]  |                           |                9 |             64 |
|  clk_IBUF_BUFG | DIT_STAGES[4].u_stg/en_chain[5]  |                           |                8 |             64 |
|  clk_IBUF_BUFG | u_in_buf/E[0]                    | DIT_STAGES[0].u_stg/rst_n |               10 |             64 |
|  clk_IBUF_BUFG | DIT_STAGES[2].u_stg/en_chain[3]  | DIT_STAGES[3].u_stg/rst_n |               22 |             65 |
|  clk_IBUF_BUFG | DIT_STAGES[0].u_stg/en_in        | DIT_STAGES[0].u_stg/rst_n |               22 |             66 |
|  clk_IBUF_BUFG | DIT_STAGES[1].u_stg/en_out       | DIT_STAGES[2].u_stg/rst_n |               25 |             70 |
|  clk_IBUF_BUFG | DIT_STAGES[3].u_stg/en_chain[4]  | DIT_STAGES[4].u_stg/rst_n |               24 |             84 |
|  clk_IBUF_BUFG | DIT_STAGES[4].u_stg/en_chain[5]  | DIT_STAGES[5].u_stg/rst_n |               26 |             98 |
+----------------+----------------------------------+---------------------------+------------------+----------------+


