{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668653104241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668653104241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 20:45:04 2022 " "Processing started: Wed Nov 16 20:45:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668653104241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653104241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653104241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668653104553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668653104554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_rom_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Rom_test " "Found entity 1: VGA_Rom_test" {  } { { "VGA_Rom_test.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/VGA_Rom_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/subtracter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_magnitud_to_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_magnitud_to_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_magnitud_to_complement " "Found entity 1: sign_magnitud_to_complement" {  } { { "sign_magnitud_to_complement.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/sign_magnitud_to_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifR " "Found entity 1: shifR" {  } { { "shiftR.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifL " "Found entity 1: shifL" {  } { { "shiftL.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operations.sv 1 1 " "Found 1 design units, including 1 entities, in source file operations.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Operations " "Found entity 1: Operations" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9_1 " "Found entity 1: mux_9_1" {  } { { "mux_9_1.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux_9_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsM " "Found entity 1: FlagsM" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2_to_sign_magnitud " "Found entity 1: complement_2_to_sign_magnitud" {  } { { "complement_2.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/complement_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor " "Found entity 1: bitwise_xor" {  } { { "bitwise_xor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668653110288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "instructionDecoder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemoryprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemoryprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryProgramCounter " "Found entity 1: instructionMemoryProgramCounter" {  } { { "instructionMemoryProgramCounter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemoryProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genericCounter " "Found entity 1: genericCounter" {  } { { "genericCounter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/genericCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemoryRetrieve " "Found entity 1: testMemoryRetrieve" {  } { { "testMemory.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/testMemory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygettertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygettertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryGetterTest " "Found entity 1: memoryGetterTest" {  } { { "memoryGetterTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/memoryGetterTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romTest " "Found entity 1: romTest" {  } { { "romTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/romTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiongetter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiongetter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionGetter " "Found entity 1: instructionGetter" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRom " "Found entity 1: InstructionRom" {  } { { "InstructionRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/InstructionRom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custominstructionromtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file custominstructionromtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 customInstructionRomTest " "Found entity 1: customInstructionRomTest" {  } { { "customInstructionRomTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/customInstructionRomTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/registerBank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbanktest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbanktest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBankTest " "Found entity 1: registerBankTest" {  } { { "registerBankTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/registerBankTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux21.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armtoaluadapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file armtoaluadapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 armToALUAdapter " "Found entity 1: armToALUAdapter" {  } { { "armToALUAdapter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/armToALUAdapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTest " "Found entity 1: processorTest" {  } { { "processorTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processorTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchingcondition.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchingcondition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchingCondition " "Found entity 1: branchingCondition" {  } { { "branchingCondition.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/branchingCondition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagholder.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagholder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagHolder " "Found entity 1: FlagHolder" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file rammodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramModule " "Found entity 1: ramModule" {  } { { "ramModule.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ramModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imageRom " "Found entity 1: imageRom" {  } { { "imageRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/imageRom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perimodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file perimodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 periModule " "Found entity 1: periModule" {  } { { "periModule.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/periModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipSet " "Found entity 1: chipSet" {  } { { "chipSet.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/chipSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test " "Found entity 1: cpu_test" {  } { { "cpu_test.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu_test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_not " "Found entity 1: bitwise_not" {  } { { "bitwise_not.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputodataadapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cputodataadapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cputoDataAdapter " "Found entity 1: cputoDataAdapter" {  } { { "cputoDataAdapter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cputoDataAdapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodel.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topModel " "Found entity 1: topModel" {  } { { "topModel.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/topModel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/clock_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipram.v 1 1 " "Found 1 design units, including 1 entities, in source file ipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipRam " "Found entity 1: ipRam" {  } { { "ipRam.v" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ipRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk VGA_Rom_test.sv(6) " "Verilog HDL Implicit Net warning at VGA_Rom_test.sv(6): created implicit net for \"VGA_clk\"" {  } { { "VGA_Rom_test.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/VGA_Rom_test.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668653110367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRom InstructionRom:myinstructionrom " "Elaborating entity \"InstructionRom\" for hierarchy \"InstructionRom:myinstructionrom\"" {  } { { "cpu.sv" "myinstructionrom" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110369 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "259 0 255 InstructionRom.sv(3) " "Verilog HDL warning at InstructionRom.sv(3): number of words (259) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "InstructionRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/InstructionRom.sv" 3 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1668653110371 "|cpu|InstructionRom:myinstructionrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "cpu.sv" "myprocessor" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.sv(38) " "Verilog HDL assignment warning at processor.sv(38): truncated value with size 32 to match size of target (8)" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110372 "|topModel|cpu:myCPU|processor:myprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.sv(39) " "Verilog HDL assignment warning at processor.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110372 "|topModel|cpu:myCPU|processor:myprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder processor:myprocessor\|instructionDecoder:myDecoder " "Elaborating entity \"instructionDecoder\" for hierarchy \"processor:myprocessor\|instructionDecoder:myDecoder\"" {  } { { "processor.sv" "myDecoder" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit processor:myprocessor\|controlUnit:myControlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"processor:myprocessor\|controlUnit:myControlUnit\"" {  } { { "processor.sv" "myControlUnit" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armToALUAdapter processor:myprocessor\|controlUnit:myControlUnit\|armToALUAdapter:myAdapter " "Elaborating entity \"armToALUAdapter\" for hierarchy \"processor:myprocessor\|controlUnit:myControlUnit\|armToALUAdapter:myAdapter\"" {  } { { "controlUnit.sv" "myAdapter" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/controlUnit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchingCondition processor:myprocessor\|controlUnit:myControlUnit\|branchingCondition:myBranchCondition " "Elaborating entity \"branchingCondition\" for hierarchy \"processor:myprocessor\|controlUnit:myControlUnit\|branchingCondition:myBranchCondition\"" {  } { { "controlUnit.sv" "myBranchCondition" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/controlUnit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagHolder processor:myprocessor\|FlagHolder:myFlagHolder " "Elaborating entity \"FlagHolder\" for hierarchy \"processor:myprocessor\|FlagHolder:myFlagHolder\"" {  } { { "processor.sv" "myFlagHolder" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110375 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state FlagHolder.sv(6) " "Verilog HDL Always Construct warning at FlagHolder.sv(6): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 "|topModel|cpu:myCPU|processor:myprocessor|FlagHolder:myFlagHolder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] FlagHolder.sv(8) " "Inferred latch for \"state\[0\]\" at FlagHolder.sv(8)" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 "|topModel|cpu:myCPU|processor:myprocessor|FlagHolder:myFlagHolder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] FlagHolder.sv(8) " "Inferred latch for \"state\[1\]\" at FlagHolder.sv(8)" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 "|topModel|cpu:myCPU|processor:myprocessor|FlagHolder:myFlagHolder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] FlagHolder.sv(8) " "Inferred latch for \"state\[2\]\" at FlagHolder.sv(8)" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 "|topModel|cpu:myCPU|processor:myprocessor|FlagHolder:myFlagHolder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] FlagHolder.sv(8) " "Inferred latch for \"state\[3\]\" at FlagHolder.sv(8)" {  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 "|topModel|cpu:myCPU|processor:myprocessor|FlagHolder:myFlagHolder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank processor:myprocessor\|registerBank:myRegisterBank " "Elaborating entity \"registerBank\" for hierarchy \"processor:myprocessor\|registerBank:myRegisterBank\"" {  } { { "processor.sv" "myRegisterBank" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:myprocessor\|ALU:myALU " "Elaborating entity \"ALU\" for hierarchy \"processor:myprocessor\|ALU:myALU\"" {  } { { "processor.sv" "myALU" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operations processor:myprocessor\|ALU:myALU\|Operations:myOperations " "Elaborating entity \"Operations\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\"" {  } { { "ALU.sv" "myOperations" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Operations.sv(43) " "Verilog HDL assignment warning at Operations.sv(43): truncated value with size 33 to match size of target (32)" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110383 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|Operations:myOperations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Operations.sv(44) " "Verilog HDL assignment warning at Operations.sv(44): truncated value with size 33 to match size of target (32)" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110384 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|Operations:myOperations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_magnitud_to_complement processor:myprocessor\|ALU:myALU\|Operations:myOperations\|sign_magnitud_to_complement:to_comp_1 " "Elaborating entity \"sign_magnitud_to_complement\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|sign_magnitud_to_complement:to_comp_1\"" {  } { { "Operations.sv" "to_comp_1" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:myprocessor\|ALU:myALU\|Operations:myOperations\|adder:myadder " "Elaborating entity \"adder\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|adder:myadder\"" {  } { { "Operations.sv" "myadder" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter processor:myprocessor\|ALU:myALU\|Operations:myOperations\|subtracter:mysubstracter " "Elaborating entity \"subtracter\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|subtracter:mysubstracter\"" {  } { { "Operations.sv" "mysubstracter" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier processor:myprocessor\|ALU:myALU\|Operations:myOperations\|multiplier:mymultiplier " "Elaborating entity \"multiplier\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|multiplier:mymultiplier\"" {  } { { "Operations.sv" "mymultiplier" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv " "Elaborating entity \"division\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\"" {  } { { "Operations.sv" "mydiv" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod " "Elaborating entity \"mod\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\"" {  } { { "Operations.sv" "mymod" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifL processor:myprocessor\|ALU:myALU\|Operations:myOperations\|shifL:myshiftL " "Elaborating entity \"shifL\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|shifL:myshiftL\"" {  } { { "Operations.sv" "myshiftL" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifR processor:myprocessor\|ALU:myALU\|Operations:myOperations\|shifR:myshiftR " "Elaborating entity \"shifR\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|shifR:myshiftR\"" {  } { { "Operations.sv" "myshiftR" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_and:myand " "Elaborating entity \"bitwise_and\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_and:myand\"" {  } { { "Operations.sv" "myand" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_or:myor " "Elaborating entity \"bitwise_or\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_or:myor\"" {  } { { "Operations.sv" "myor" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_xor:myxor " "Elaborating entity \"bitwise_xor\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_xor:myxor\"" {  } { { "Operations.sv" "myxor" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_not processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_not:mymovn " "Elaborating entity \"bitwise_not\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|bitwise_not:mymovn\"" {  } { { "Operations.sv" "mymovn" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_2_to_sign_magnitud processor:myprocessor\|ALU:myALU\|Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1 " "Elaborating entity \"complement_2_to_sign_magnitud\" for hierarchy \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1\"" {  } { { "Operations.sv" "to_mag_1" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9_1 processor:myprocessor\|ALU:myALU\|mux_9_1:myMux " "Elaborating entity \"mux_9_1\" for hierarchy \"processor:myprocessor\|ALU:myALU\|mux_9_1:myMux\"" {  } { { "ALU.sv" "myMux" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsM processor:myprocessor\|ALU:myALU\|FlagsM:myFlags " "Elaborating entity \"FlagsM\" for hierarchy \"processor:myprocessor\|ALU:myALU\|FlagsM:myFlags\"" {  } { { "ALU.sv" "myFlags" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(7) " "Verilog HDL assignment warning at FlagsM.sv(7): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(13) " "Verilog HDL assignment warning at FlagsM.sv(13): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 FlagsM.sv(20) " "Verilog HDL assignment warning at FlagsM.sv(20): truncated value with size 64 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(27) " "Verilog HDL assignment warning at FlagsM.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(34) " "Verilog HDL assignment warning at FlagsM.sv(34): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(42) " "Verilog HDL assignment warning at FlagsM.sv(42): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(49) " "Verilog HDL assignment warning at FlagsM.sv(49): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(56) " "Verilog HDL assignment warning at FlagsM.sv(56): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(63) " "Verilog HDL assignment warning at FlagsM.sv(63): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(70) " "Verilog HDL assignment warning at FlagsM.sv(70): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(78) " "Verilog HDL assignment warning at FlagsM.sv(78): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(85) " "Verilog HDL assignment warning at FlagsM.sv(85): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(92) " "Verilog HDL assignment warning at FlagsM.sv(92): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668653110399 "|topModel|cpu:myCPU|processor:myprocessor|ALU:myALU|FlagsM:myFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 processor:myprocessor\|mux2_1:A1Selector " "Elaborating entity \"mux2_1\" for hierarchy \"processor:myprocessor\|mux2_1:A1Selector\"" {  } { { "processor.sv" "A1Selector" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 processor:myprocessor\|mux2_1:PCselector " "Elaborating entity \"mux2_1\" for hierarchy \"processor:myprocessor\|mux2_1:PCselector\"" {  } { { "processor.sv" "PCselector" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopD processor:myprocessor\|flipFlopD:myClockFlop " "Elaborating entity \"flipFlopD\" for hierarchy \"processor:myprocessor\|flipFlopD:myClockFlop\"" {  } { { "processor.sv" "myClockFlop" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 processor:myprocessor\|mux2_1:myALUSelect " "Elaborating entity \"mux2_1\" for hierarchy \"processor:myprocessor\|mux2_1:myALUSelect\"" {  } { { "processor.sv" "myALUSelect" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipRam ipRam:myramModule " "Elaborating entity \"ipRam\" for hierarchy \"ipRam:myramModule\"" {  } { { "cpu.sv" "myramModule" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ipRam:myramModule\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ipRam:myramModule\|altsyncram:altsyncram_component\"" {  } { { "ipRam.v" "altsyncram_component" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ipRam.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ipRam:myramModule\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ipRam:myramModule\|altsyncram:altsyncram_component\"" {  } { { "ipRam.v" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ipRam.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ipRam:myramModule\|altsyncram:altsyncram_component " "Instantiated megafunction \"ipRam:myramModule\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653110436 ""}  } { { "ipRam.v" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ipRam.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668653110436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1n2 " "Found entity 1: altsyncram_n1n2" {  } { { "db/altsyncram_n1n2.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_n1n2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1n2 ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated " "Elaborating entity \"altsyncram_n1n2\" for hierarchy \"ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_n1n2.tdf" "decode2" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_n1n2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653110533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653110533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated\|mux_lfb:mux4 " "Elaborating entity \"mux_lfb\" for hierarchy \"ipRam:myramModule\|altsyncram:altsyncram_component\|altsyncram_n1n2:auto_generated\|mux_lfb:mux4\"" {  } { { "db/altsyncram_n1n2.tdf" "mux4" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/altsyncram_n1n2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageRom imageRom:myImageRom " "Elaborating entity \"imageRom\" for hierarchy \"imageRom:myImageRom\"" {  } { { "cpu.sv" "myImageRom" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110535 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imageRom.sv(2) " "Net \"memory.data_a\" at imageRom.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "imageRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/imageRom.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668653110928 "|cpu|imageRom:myImageRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imageRom.sv(2) " "Net \"memory.waddr_a\" at imageRom.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "imageRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/imageRom.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668653110928 "|cpu|imageRom:myImageRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imageRom.sv(2) " "Net \"memory.we_a\" at imageRom.sv(2) has no driver or initial value, using a default initial value '0'" {  } { { "imageRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/imageRom.sv" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668653110929 "|cpu|imageRom:myImageRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periModule periModule:myperiModule " "Elaborating entity \"periModule\" for hierarchy \"periModule:myperiModule\"" {  } { { "cpu.sv" "myperiModule" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chipSet chipSet:mychipset " "Elaborating entity \"chipSet\" for hierarchy \"chipSet:mychipset\"" {  } { { "cpu.sv" "mychipset" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:myMemorySelector " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:myMemorySelector\"" {  } { { "cpu.sv" "myMemorySelector" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653110941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:myprocessor\|ALU:myALU\|k\[32\] " "Net \"processor:myprocessor\|ALU:myALU\|k\[32\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "k\[32\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668653111028 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:myprocessor\|ALU:myALU\|l\[32\] " "Net \"processor:myprocessor\|ALU:myALU\|l\[32\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "l\[32\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668653111028 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668653111028 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imageRom:myImageRom\|memory " "RAM logic \"imageRom:myImageRom\|memory\" is uninferred due to asynchronous read logic" {  } { { "imageRom.sv" "memory" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/imageRom.sv" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668653111393 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668653111393 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1668653111884 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|Div0\"" {  } { { "division.sv" "Div0" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668653191146 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|Mod0\"" {  } { { "mod.sv" "Mod0" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668653191146 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668653191146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0\"" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653191176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Instantiated megafunction \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191176 ""}  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668653191176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\"" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653191295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Instantiated megafunction \"processor:myprocessor\|ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668653191295 ""}  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668653191295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668653191332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653191332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668653194705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|FlagHolder:myFlagHolder\|state\[2\] " "Latch processor:myprocessor\|FlagHolder:myFlagHolder\|state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\]" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668653194796 ""}  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668653194796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|FlagHolder:myFlagHolder\|state\[3\] " "Latch processor:myprocessor\|FlagHolder:myFlagHolder\|state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\]" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668653194796 ""}  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668653194796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|FlagHolder:myFlagHolder\|state\[0\] " "Latch processor:myprocessor\|FlagHolder:myFlagHolder\|state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|flipFlopD:myClockFlop\|state\[7\]" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668653194796 ""}  } { { "FlagHolder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagHolder.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668653194796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668653205586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg " "Generated suppressed messages file C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653216670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668653217001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668653217001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPUAddress\[14\] " "No output dependent on input pin \"GPUAddress\[14\]\"" {  } { { "cpu.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668653218490 "|cpu|GPUAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPUAddress\[15\] " "No output dependent on input pin \"GPUAddress\[15\]\"" {  } { { "cpu.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/cpu.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668653218490 "|cpu|GPUAddress[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668653218490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8250 " "Implemented 8250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668653218509 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668653218509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8188 " "Implemented 8188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668653218509 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668653218509 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668653218509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668653218509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5356 " "Peak virtual memory: 5356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668653218551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 20:46:58 2022 " "Processing ended: Wed Nov 16 20:46:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668653218551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668653218551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668653218551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668653218551 ""}
