<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="description" content="Pratibha - FPGA & RTL Design Specialist specializing in hardware acceleration, quantum computing, and embedded systems.">
    <meta name="keywords" content="FPGA, RTL, Verilog, VHDL, SystemVerilog, Hardware Acceleration, Quantum Computing, Computer Engineering">
    <title>Pratibha - FPGA & RTL Design Specialist</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <style>
        :root {
            --primary-color: #2a4365;
            --secondary-color: #4299e1;
            --text-color: #2d3748;
            --light-bg: #f7fafc;
            --border-color: #e2e8f0;
            --accent-color: #38b2ac;
        }

        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            line-height: 1.6;
            color: var(--text-color);
            background-color: var(--light-bg);
        }

        .container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 0 20px;
        }

        header {
            background: linear-gradient(135deg, var(--primary-color) 0%, #1a365d 100%);
            color: white;
            padding: 20px 0;
            position: relative;
        }

        .header-content {
            display: flex;
            flex-direction: column;
            align-items: center;
            justify-content: center;
            padding: 40px 20px;
            text-align: center;
        }

        .profile-img {
            width: 180px;
            height: 180px;
            border-radius: 50%;More actions
            margin-bottom: 20px;
            border: 4px solid white;
            box-shadow: 0 4px 8px rgba(0, 0, 0, 0.2);
            object-fit: cover;
        }
        
        h1 {
            font-size: 2.5rem;
            margin-bottom: 10px;
        }

        .tagline {
            font-size: 1.25rem;
            margin-bottom: 20px;
            font-weight: 300;
        }

        .contact-info {
            margin-top: 20px;
            display: flex;
            flex-wrap: wrap;
            justify-content: center;
            gap: 20px;
        }

        .contact-info a {
            color: white;
            text-decoration: none;
            display: flex;
            align-items: center;
            gap: 5px;
            transition: transform 0.3s;
        }

        .contact-info a:hover {
            text-decoration: underline;
            transform: translateY(-2px);
        }

        nav {
            background-color: white;
            box-shadow: 0 2px 4px rgba(0, 0, 0, 0.1);
            position: sticky;
            top: 0;
            z-index: 100;
        }

        .nav-container {
            display: flex;
            justify-content: center;
        }

        .nav-links {
            display: flex;
            list-style: none;
        }

        .nav-links li a {
            display: block;
            padding: 20px;
            text-decoration: none;
            color: var(--text-color);
            font-weight: 500;
            transition: all 0.3s;
        }

        .nav-links li a:hover {
            color: var(--secondary-color);
            background-color: rgba(66, 153, 225, 0.1);
        }

        section {
            padding: 80px 0;
        }

        section:nth-child(even) {
            background-color: white;
        }

        .section-title {
            text-align: center;
            margin-bottom: 40px;
            color: var(--primary-color);
            position: relative;
        }

        .section-title::after {
            content: '';
            display: block;
            width: 50px;
            height: 3px;
            background-color: var(--secondary-color);
            margin: 10px auto;
        }

        .about-content {
            max-width: 800px;
            margin: 0 auto;
            text-align: center;
        }

        .about-expanded {
            margin-top: 30px;
            text-align: left;
            background-color: white;
            padding: 25px;
            border-radius: 8px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
        }

        .about-expanded h3 {
            color: var(--primary-color);
            margin-bottom: 15px;
        }

        .about-expanded p {
            margin-bottom: 15px;
        }

        .skills-grid {
            display: grid;
            grid-template-columns: repeat(auto-fill, minmax(300px, 1fr));
            gap: 30px;
            margin-top: 40px;
        }

        .skill-category {
            background-color: white;
            border-radius: 8px;
            padding: 25px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
            transition: transform 0.3s, box-shadow 0.3s;
        }

        .skill-category:hover {
            transform: translateY(-5px);
            box-shadow: 0 6px 12px rgba(0, 0, 0, 0.15);
        }

        .skill-category h3 {
            color: var(--primary-color);
            margin-bottom: 15px;
            padding-bottom: 10px;
            border-bottom: 1px solid var(--border-color);
        }

        .skill-list {
            list-style: none;
        }

        .skill-list li {
            margin-bottom: 8px;
            display: flex;
            align-items: center;
        }

        .skill-list li::before {
            content: 'â€¢';
            color: var(--secondary-color);
            font-weight: bold;
            margin-right: 8px;
        }

        .timeline {
            max-width: 800px;
            margin: 0 auto;
            position: relative;
        }

        .timeline::after {
            content: '';
            position: absolute;
            width: 3px;
            background-color: var(--border-color);
            top: 0;
            bottom: 0;
            left: 50%;
            transform: translateX(-50%);
        }

        .timeline-item {
            padding: 20px 40px;
            position: relative;
            background-color: inherit;
            width: 50%;
        }

        .timeline-item::after {
            content: '';
            position: absolute;
            width: 20px;
            height: 20px;
            background-color: white;
            border: 4px solid var(--secondary-color);
            border-radius: 50%;
            top: 25px;
            z-index: 1;
        }

        .left {
            left: 0;
        }

        .right {
            left: 50%;
        }

        .left::after {
            right: -10px;
        }

        .right::after {
            left: -10px;
        }

        .timeline-content {
            padding: 20px;
            background-color: white;
            border-radius: 8px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
        }

        .timeline-content h3 {
            color: var(--primary-color);
            margin-bottom: 5px;
        }

        .timeline-content .date {
            color: var(--secondary-color);
            font-weight: 500;
            margin-bottom: 10px;
        }

        .project-grid {
            display: grid;
            grid-template-columns: repeat(auto-fill, minmax(350px, 1fr));
            gap: 30px;
        }

        .project-card {
            background-color: white;
            border-radius: 8px;
            overflow: hidden;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
            transition: transform 0.3s, box-shadow 0.3s;
        }

        .project-card:hover {
            transform: translateY(-5px);
            box-shadow: 0 8px 15px rgba(0, 0, 0, 0.15);
        }

        .project-img {
            height: 200px;
            background-color: #a0aec0;
            display: flex;
            align-items: center;
            justify-content: center;
            color: white;
            font-size: 24px;
            position: relative;
            overflow: hidden;
        }

        .project-img img {
            width: 100%;
            height: 100%;
            object-fit: cover;
        }

        .project-img-overlay {
            position: absolute;
            top: 0;
            left: 0;
            width: 100%;
            height: 100%;
            background: rgba(42, 67, 101, 0.7);
            display: flex;
            align-items: center;
            justify-content: center;
            opacity: 0.8;
        }

        .project-info {
            padding: 25px;
        }

        .project-info h3 {
            color: var(--primary-color);
            margin-bottom: 15px;
        }

        .project-tags {
            display: flex;
            flex-wrap: wrap;
            gap: 8px;
            margin-top: 15px;
        }

        .project-tag {
            background-color: var(--light-bg);
            color: var(--primary-color);
            padding: 5px 10px;
            border-radius: 4px;
            font-size: 0.8rem;
        }

        .project-links {
            display: flex;
            gap: 15px;
            margin-top: 20px;
        }

        .project-link {
            display: inline-block;
            padding: 8px 15px;
            background-color: var(--primary-color);
            color: white;
            text-decoration: none;
            border-radius: 4px;
            font-size: 0.9rem;
            transition: background-color 0.3s;
        }

        .project-link:hover {
            background-color: var(--secondary-color);
        }

        .skills-progress {
            margin-top: 50px;
        }

        .skill-progress-item {
            margin-bottom: 25px;
        }

        .skill-progress-item h4 {
            margin-bottom: 10px;
            display: flex;
            justify-content: space-between;
        }

        .skill-progress-bar {
            height: 10px;
            background-color: var(--border-color);
            border-radius: 5px;
            overflow: hidden;
        }

        .skill-progress-value {
            height: 100%;
            background: linear-gradient(to right, var(--primary-color), var(--secondary-color));
            border-radius: 5px;
        }

        .contact-form {
            max-width: 600px;
            margin: 0 auto;
            background-color: white;
            padding: 30px;
            border-radius: 8px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
        }

        .form-group {
            margin-bottom: 20px;
        }

        .form-group label {
            display: block;
            margin-bottom: 8px;
            font-weight: 500;
        }

        .form-group input,
        .form-group textarea {
            width: 100%;
            padding: 12px;
            border: 1px solid var(--border-color);
            border-radius: 4px;
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
        }

        .form-group textarea {
            min-height: 150px;
            resize: vertical;
        }

        .btn {
            display: inline-block;
            background-color: var(--primary-color);
            color: white;
            padding: 12px 25px;
            border: none;
            border-radius: 4px;
            cursor: pointer;
            font-size: 1rem;
            transition: background-color 0.3s;
        }

        .btn:hover {
            background-color: var(--secondary-color);
        }

        .resume-download {
            text-align: center;
            margin-top: 30px;
        }

        footer {
            background-color: var(--primary-color);
            color: white;
            padding: 40px 0;
            text-align: center;
        }

        .footer-content {
            display: flex;
            flex-direction: column;
            align-items: center;
        }

        .social-links {
            display: flex;
            gap: 20px;
            margin: 20px 0;
        }

        .social-links a {
            color: white;
            text-decoration: none;
            font-size: 1.5rem;
            transition: transform 0.3s;
        }

        .social-links a:hover {
            transform: translateY(-5px);
        }

        .footer-nav {
            margin: 20px 0;
        }

        .footer-nav a {
            color: white;
            text-decoration: none;
            margin: 0 15px;
            transition: color 0.3s;
        }

        .footer-nav a:hover {
            color: var(--secondary-color);
        }

        .copyright {
            margin-top: 20px;
            font-size: 0.9rem;
            color: rgba(255, 255, 255, 0.8);
        }

        /* Dark mode toggle */
        .dark-mode-toggle {
            position: fixed;
            bottom: 20px;
            right: 20px;
            background-color: var(--primary-color);
            color: white;
            width: 50px;
            height: 50px;
            border-radius: 50%;
            display: flex;
            align-items: center;
            justify-content: center;
            cursor: pointer;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
            z-index: 1000;
            transition: background-color 0.3s;
        }

        .dark-mode-toggle:hover {
            background-color: var(--secondary-color);
        }

        .dark-mode {
            --primary-color: #4a5568;
            --secondary-color: #63b3ed;
            --text-color: #e2e8f0;
            --light-bg: #1a202c;
            --border-color: #2d3748;

            background-color: var(--light-bg);
            color: var(--text-color);
        }

        .dark-mode nav,
        .dark-mode .skill-category,
        .dark-mode .about-expanded,
        .dark-mode .timeline-content,
        .dark-mode .project-card,
        .dark-mode .contact-form {
            background-color: #2d3748;
            color: var(--text-color);
        }

        .dark-mode .nav-links li a {
            color: var(--text-color);
        }

        .dark-mode .timeline-item::after {
            background-color: #2d3748;
        }

        /* Publications section */
        .publications {
            margin-top: 40px;
        }

        .publication-item {
            background-color: white;
            border-radius: 8px;
            padding: 25px;
            margin-bottom: 20px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
        }

        .publication-item h3 {
            color: var(--primary-color);
            margin-bottom: 10px;
        }

        .publication-item .authors {
            font-style: italic;
            margin-bottom: 10px;
            color: #4a5568;
        }

        .publication-item .venue {
            font-weight: 500;
            margin-bottom: 15px;
        }

        .publication-item .abstract {
            margin-bottom: 15px;
        }

        .publication-link {
            display: inline-block;
            color: var(--secondary-color);
            text-decoration: none;
            font-weight: 500;
        }

        .publication-link:hover {
            text-decoration: underline;
        }

        @media (max-width: 768px) {
            .nav-links {
                flex-direction: column;
                text-align: center;
            }

            .skills-grid {
                grid-template-columns: 1fr;
            }

            .timeline::after {
                left: 31px;
            }

            .timeline-item {
                width: 100%;
                padding-left: 70px;
                padding-right: 25px;
            }

            .timeline-item::after {
                left: 21px;
            }

            .left::after,
            .right::after {
                left: 21px;
            }

            .right {
                left: 0;
            }

            .project-grid {
                grid-template-columns: 1fr;
            }

            .contact-info {
                flex-direction: column;
                align-items: center;
            }
        }
    </style>
</head>

<body>
    <header>
        <div class="container">
            <div class="header-content">
                <img src="https://fnupratibha.github.io/profilephoto.png" alt="Pratibha" class="profile-img">
                <h1>FNU Pratibha</h1>
                <p class="tagline">Research Associate  | MS Computer Engineering </p>
                <div class="contact-info">
                    <a href="mailto:pratibha2023@my.fit.edu"><i class="fas fa-envelope"></i> pratibha2023@my.fit.edu</a> |
                    <a href="tel:+13213897174"><i class="fas fa-phone"></i> (321)-389-7174</a> |
                    <a href="https://www.linkedin.com/in/pratibha-k-106b20199" target="_blank"><i class="fab fa-linkedin"></i> LinkedIn</a> |
                    <a href="https://github.fit.edu/pratibha2023" target="_blank"><i class="fab fa-github"></i> GitHub</a>
                </div>
            </div>
        </div>
    </header>

    <nav>
        <div class="container nav-container">
            <ul class="nav-links">
                <li><a href="#about">About</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#experience">Experience</a></li>
                <li><a href="#education">Education</a></li>
                <li><a href="#projects">Projects</a></li>
                <li><a href="#publications">Publications</a></li>
                <li><a href="#contact">Contact</a></li>
            </ul>
        </div>
    </nav>

    <section id="about">
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-content">
                <p>I am a Computer Engineering graduate with a strong technical foundation in CPU architectures, FPGA design, and embedded systems. My expertise spans hardware development, testing, validation, and verification for high-performance computing applications. I specialize in RTL development, firmware engineering, and hardware acceleration, optimizing computational workloads for embedded and FPGA-based architectures. With experience in both industry and academia, I focus on designing efficient, scalable, and power-optimized solutions for real-time systems, signal processing, and quantum computing applications. My work involves integrating CPU and FPGA-based architectures, ensuring robust design methodologies, and validating hardware to meet strict performance and reliability standards.</p>
                
                <div class="about-expanded">
                    <h3>Research & Technical Interests</h3>
                    <p>My primary research interests include:</p>
                    <ul class="skill-list">
                        <li>Hardware acceleration for quantum and high-performance computing applications</li>
                        <li>FPGA-based and embedded system design for machine learning and AI</li>
                        <li>Optimization of CPU-FPGA heterogeneous architectures</li>
                        <li>Low-power and high-efficiency design techniques for embedded and real-time systems</li>
                        <li>Testing, validation, and verification of hardware and firmware solutions</li>
                    </ul>
                    
                    <div class="resume-download">
                        <a href="Resume_Resume.pdf" class="btn" download="Pratibha_Resume.pdf">Download Resume <i class="fas fa-download"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </section>

   <section id="skills">
        <div class="container">
            <h2 class="section-title">Technical Skills</h2>
            <div class="skills-grid">
                <div class="skill-category">
                    <h3>Design</h3>
                    <ul class="skill-list">
                        <li>Advanced RTL (SystemVerilog, VHDL, Verilog)</li>
                        <li> Low-Power Analog Circuits, Microprocessor-based Controllers </li>
                        <li>FPGA Implementation</li>
                        <li>SoC Architecture</li>
                        <li>High-Level Synthesis</li>
                        <li>IP Integration</li>
                        <li>Memory Interface Design,Bus Protocols</li>
                        <li>Interfaces & Protocols(PCIe, SPI, UART, I2C, USB, Ethernet, AXI4, Gen4, DDR4/HBM) </li>
                        <li>Timing Closure</li>
                        <li>Place & Route Design Synthesis</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Verification & Debug</h3>
                    <ul class="skill-list">
                        <li>UVM</li>
                        <li>Assertion-Based & Formal Verification</li>
                        <li>Clock Domain Crossing/Reset Domain Crossing (CDC/RDC) Analysis</li>
                        <li>Power & Signal Analysis</li>
                        <li>Protocol Analysis</li>
                        <li>Hardware Debug (ILA)</li>
                        <li>Functional Coverage</li>
                        <li>Testbench Development</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Programming & Scripting</h3>
                    <ul class="skill-list">
                        <li>Python/TCL for HLS & ML/FPGA</li>
                        <li>C/C++ (Linux/Windows)</li>
                        <li>Build Systems (Make, CMake)</li>
                        <li>Version Control (Git)</li>
                        <li>MATLAB/Simulink</li>
                        <li>LabView</li>
                        <li> Perl, Bash, Shell Scripting </li>
                        <li> bare metal programming (ARM) </li>
                        <li>Hardware-Software Co-Design</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Tools Expertise</h3>
                    <ul class="skill-list">
                        <li>Vivado, Vitis HLS</li>
                        <li>ModelSim/QuestaSim</li>
                        <li>VCS</li>
                        <li>Synopsys Design Compiler</li>
                        <li>Cadence Genus</li>
                        <li>Intel Quartus Prime</li>
                        <li>Altium Designer, OrCAD</li>
                        <li>SPICE Simulation</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Optimization & Analysis</h3>
                    <ul class="skill-list">
                        <li>Pipeline Design</li>
                        <li>Memory Optimization</li>
                        <li>Resource Utilization</li>
                        <li>PPA Trade-offs</li>
                        <li>Latency Reduction</li>
                        <li>Clock Tree Analysis</li>
                        <li>Low-Power Techniques</li>
                        <li>Circuit Analysis</li>
                        <li>Schematic Capture</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3>Test Equipment Proficiency</h3>
                    <ul class="skill-list">
                        <li>Logic Analyzer</li>
                        <li>Digital Oscilloscope</li>
                        <li>Spectrum Analyzer</li>
                        <li>Network Analyzer</li>
                        <li>Multimeter</li>
                        <li>PCB Design & Analysis</li>
                    </ul>
                </div>
            </div>
        </div>
    </section>

    <section id="experience">
        <div class="container">
            <h2 class="section-title">Professional Experience</h2>
            <div class="timeline">

                <div class="timeline-item left">
                    <div class="timeline-content">
                        <h3>Electrical Engineering Intern/Co-Op</h3>
                        <p class="date">July 2025 - Present</p>
                        <p><strong> Avidyne Corporation, Melbourne, FL </strong></p>
                        <ul>
                            <li>Providing comprehensive testing and engineering support for mixed-signal digital processor circuits and high-speed interfaces (CPU, GPU, FPGA, memory, data-bus) in integrated avionics systems including Flight Management Systems (FMS),
                                Multi-Function Displays (MFD), GPS/NAV/COM systems, and Synthetic Vision Systems (SVS)</li>
                            <li>Implementing VHDL modules for high-speed sensor integration on Lattice FPGA platforms for a full design-to-validation cycle, including synthesis, timing analysis, hardware-in-loop
                                testing on prototype board and debugging avionics hardware to validate FPGA firmware and resolve issues</li>
                            <li> Developing single and multi-layer PCBs using Altium Designer for safety-critical avionics applications, including schematic
                                 capture, custom component libraries, DRC/ERC validation, and complete manufacturing documentation</li>
                            <li> Conducting certification compliance testing for general aviation and business aviation products, including DO-160G
                                 environmental testing, EMI/EMC, DO-254 MOPS certification, and ADS-B transponder validation protocols</li>
                            <li> Performing board-level testing, debugging, and system validation support for flight-critical avionics hardware including
                                 Primary Flight Displays (PFD), Attitude Reference Systems (ARS), traffic advisory systems, and GPS navigation equipment</li>
                            <li> Supporting hardware requirements verification, test protocol execution, and documentation for FAA-certified avionics systems
                                while collaborating cross-functionally with engineering, design, and regulatory compliance teams</li>
                        </ul>
                    </div>
                </div>
                
                <div class="timeline-item right">
                    <div class="timeline-content">
                        <h3>Research Associate (Volunteer)</h3>
                        <p class="date">Jan 2025 - Present</p>
                        <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
                        <ul>
                            <li>Collaborating with a team of Ph.D. students on an NSF Computer and Information Science and Engineering (CISE) Research Initiation Initiative (CRII) grant. This project, inspired by my thesis, is investigating heterogeneous hardware systems
                                (quantum processors, GPUs, and reconfigurable processors) for hybrid quantum-classical algorithms</li>
                            <li>Designed and developed high-throughput FPGA-based architectures using C/C++ to RTL workflows within the Xilinx VITIS HLS platform on Alveo U200, achieving 30% system throughput</li>
                            <li>Developed and verified optimized RTL modules for complex matrix multiplication, a custom IP, through comprehensive simulation using ModelSim and formal verification methodologies, achieving a 100x speedup for ML applications</li>
                            <li>Integrated RTL modules with applications via AXI4/DDR, achieving a 25% data processing increase and efficient multi-kernel
                                resource distribution with resource utilization under 2% through software/hardware co-design and debugging </li>
                            <li>Porting FPGA-optimized architectures to CUDA kernels for evaluation on GPU platforms </li>
                            <li>Authored 3+ technical reports and contributed to research publications, documenting experimental results for researchers, technical reports, and industry presentations</li>
                        </ul>
                    </div>
                </div>
                <div class="timeline-item left">
                    <div class="timeline-content">
                        <h3>Graduate Teaching Assistant</h3>
                        <p class="date">Jan 2024 - Dec 2024</p>
                        <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
                        <ul>
                            <li>Facilitated hands-on laboratory sessions for 100+ students in microprocessor
                                architecture, demonstrating assembly programming concepts for 8085/8086 and 8051 platforms, resulting in 90% average practical assessment scores</li>
                            <li>Mentored students through 15+ signal processing experiments, integrating MATLAB for DSP
                                applications while coaching hands-on microcontroller programming using sensors, accelerometers, and Raspberry Pi 4, fostering practical engineering skills</li>
                            <li>Planned and provided comprehensive lab documentation for peripheral interfacing (8259 PIC/8255 PPI), instructing students in interrupt handling and I/O operations, leading to improved student comprehension of hardware-software interaction</li>
                        </ul>
                    </div>
                </div>
                <div class="timeline-item right">
                    <div class="timeline-content">
                        <h3>Associate Professional Software Engineer</h3>
                        <p class="date">Feb 2021 - Dec 2022</p>
                        <p><strong>DXC Technology, HPE, Bangalore, IN</strong></p>
                        <ul>
                            <li>Architected and implemented system-level firmware modules for enterprise servers, developing robust error handling mechanisms that
                                reduced critical failures by 45% and maintained 99.9% system uptime</li>
                            <li>Spearheaded firmware optimization initiatives through advanced debugging tools and memory structure refinement, resulting in 35% latency
                                reduction and successful deployment of 100+ BIOS/UEFI updates across multiple server platforms</li>
                            <li>Designed an automated validation framework using SQL and industry-standard tools, cutting validation cycles by 40% and post-deployment
                                issues by 60%</li>
                        </ul>
                    </div>
                </div>
                <div class="timeline-item left">
                    <div class="timeline-content">
                        <h3>Hardware Design Intern</h3>
                        <p class="date">Sep 2020 - Feb 2021</p>
                        <p><strong>EmbedKari systems Pvt ltd. Bangalore, IN</strong></p>
                        <ul>
                            <li>Engineered a mixed-signal embedded system using TI ARM Cortex-M4F, achieving 25% power optimization and 95% detection accuracy</li>
                            <li>Developed and validated peripheral interfaces (GPIO, PWM, ADC/DAC, SPI, UART, I2C) with 98% reliability and less than 5ms latency</li>
                            <li>Executed real-time firmware with sensor fusion algorithms, achieving 20ms response time for critical event detection for home automation</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="education">
        <div class="container">
            <h2 class="section-title">Education</h2>
            <div class="timeline">
                <div class="timeline-item left">
                    <div class="timeline-content">
                        <h3>Master of Science in Computer Engineering</h3>
                        <p class="date">Jan 2023 - Dec 2024</p>
                        <p><strong>Florida Institute of Technology, Melbourne, FL</strong></p>
                        <p>GPA: 3.62/4.0</p>
                        <p><strong>Coursework:</strong> Computer Networks, Embedded Systems, Computer Architecture, Digital Signal
                            Processing, FPGA, Digital Communication, Modern Data Systems, Quantum Computing,
                            High-Performance Computing</p>
                    </div>
                </div>
                <div class="timeline-item right">
                    <div class="timeline-content">
                        <h3>Bachelor of Engineering in Electronics and Communication Engineering</h3>
                        <p class="date">Sep 2018 - Aug 2021</p>
                        <p><strong>Dayananda Sagar College of Engineering, Bangalore, IN</strong></p>
                        <p>GPA: 3.2/4.0</p>
                        <p><strong>Coursework:</strong> Analog and Digital Communication, Operating Systems Fundamentals, RTOS, IoT, VLSI</p>
                        
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="projects">
        <div class="container">
            <h2 class="section-title">Featured Projects</h2>
            <div class="project-grid">
                <div class="project-card">
                    <div class="project-img">
                        <img src="dql.png" alt="Quantum ML Acceleration">
                        <div class="project-img-overlay">Quantum ML</div>
                    </div>
                    <div class="project-info">
                        <h3>Accelerating Parameter Optimization for QML using FPGA</h3>
                        <p>Implemented high-throughput parallel gradient computation architecture, on AMD Alveo U200 FPGA, reducing computational resource usage
                           by 20% and achieving a 5x speedup in training compared to CPU-based optimization</p>
                        <p>Accelerated quantum circuit simulation by integrating FPGA with a Quantum Processing Unit (QPU) using High-Level Synthesis,
                           integrating with Xilinx Vitis AI PYNQ Framework, reducing CPU resource consumption by 60% and achieving 100x speedup</p>
                        <p>Enhanced ML inference efficiency through custom AXI4-based interface between FPGA and host system for efficient data transfer,
                           maintaining FPGA resource utilization under 1%, and delivered 95% ML model accuracy while meeting power and timing constraints</p>
                        
                        <div class="project-tags">
                            <span class="project-tag">FPGA</span>
                            <span class="project-tag">Quantum Computing</span>
                            <span class="project-tag">Machine Learning</span>
                            <span class="project-tag">Hardware Acceleration</span>
                        </div>
                        <div class="project-links">
                            <a href="https://github.com/RKPratibha/Thesis-" class="project-link" target="_blank">View Project <i class="fas fa-external-link-alt"></i></a>
                        </div>
                    </div>
                </div>
                
                <div class="project-card">
                    <div class="project-img">
                        <img src="rpi-camera-fmc-pynq-zu-1.jpg" alt="Financial Planner">
                        <div class="project-img-overlay">Financial Planner</div>
                    </div>
                    <div class="project-info">
                        <h3>Financial Planner/Predictor with Pynq-z2 and Raspberry Pi</h3>
                        <p>Designed and applied custom state machine architecture on Pynq-Z2 FPGA using VHDL, optimizing financial computation modules that achieved 85% prediction accuracy and real-time transaction processing with sub-millisecond latency.</p>
                        <p>Engineered high-speed bidirectional communication interface between FPGA and Raspberry Pi, implementing robust GPIO protocols and error handling mechanisms that ensured reliable data transmission with 99.9% integrity across platforms.</p>
                        <div class="project-tags">
                            <span class="project-tag">VHDL</span>
                            <span class="project-tag">Pynq-Z2</span>
                            <span class="project-tag">Raspberry Pi</span>
                            <span class="project-tag">State Machine</span>
                        </div>
                    </div>
                </div>
    
                <div class="project-card">
                    <div class="project-img">
                        <img src="Covid-19.png" alt="COVID-19 Monitoring">
                        <div class="project-img-overlay">COVID-19 Monitoring</div>
                    </div>
                    <div class="project-info">
                        <h3>COVID-19 Social Distance Monitoring and Contact Tracing</h3>
                        <p>Developed an advanced health monitoring wristband with real-time alerts and social distancing features alongside three team members. Engineered an emergency button and enhanced wristband functionality for swift response in critical situations.</p>
                        <p>Implemented low-power wireless communication protocols and developed algorithms for proximity detection and contact tracing that maintained user privacy while effectively alerting users to potential exposure risks.</p>
                        <div class="project-tags">
                            <span class="project-tag">Embedded Systems</span>
                            <span class="project-tag">IoT</span>
                            <span class="project-tag">Health Monitoring</span>
                            <span class="project-tag">Sensor Fusion</span>
                        </div>
                        <div class="project-links">
                            <a href="https://github.com/RKPratibha/COVID-19-Social-Distance-Monitoring-and-Contact-Tracing" class="project-link" target="_blank">View Project <i class="fas fa-external-link-alt"></i></a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="publications" class="publications-section">
        <div class="container">
            <h2 class="section-title">Publications & Research</h2>
            <div class="publications">
                <div class="publication-item">
                    <h3>Integrating Reconfigurable Accelerators with Quantum Computing</h3>
                    <p class="authors">FNU Pratibha, Parth Ganeriwala, Naveed Mahmud </p>
                    <p class="venue">IEEE International Conference on Quantum Computing and Engineering (QCE25) Q-CORE 2025</p>
                    <p class="abstract">
                        The proposed framework integrates Field-Programmable Gate Arrays (FPGAs) with quantum processing units (QPUs) for deploying HQC algorithms. Classical subroutines of the algorithms are accelerated on
                        FPGA fabric using a high-throughput processing pipeline, while quantum subroutines are executed on QPUs. High-level software
                        is used to seamlessly facilitate workload distribution and data exchange between classical and quantum processors. To evaluate
                        the proposed framework, an HQC algorithm, namely variational quantum classification and MNIST dataset are used as a test
                        case. The results demonstrate that the FPGA pipeline achieves up to 8Ã— improvement in runtime compared to the baseline of
                        a state-of-the-art quantum software framework running on a server-grade CPU.
                    </p>
                </div>
                <div class="publication-item">
                    <h3>A Reconfigurable Framework for Hybrid Quantum-Classical Computings</h3>
                    <p class="authors">FNU Pratibha, Naveed Mahmud </p>
                    <p class="venue">MDPI Journal Algorithms, 2025 </p>
                    <p class="abstract">
                        Proposed a reconfigurable framework integrating FPGAs and QPUs to accelerate hybrid quantum-classical computing, mitigating latency by offloading classical subroutines to a high-throughput FPGA pipeline. Demonstrated up to 8x runtime improvement over CPU baseline for a variational quantum classification algorithm.
                    </p>
                    <a href="https://www.mdpi.com/1999-4893/18/5/271" class="publication-link" target="_blank">View on MDPI <i class="fas fa-external-link-alt"></i></a>
                </div>
                <div class="publication-item">
                    <h3>High-Level Acceleration of Quantum Simulation Frameworks on Reconfigurable Hardware</h3>
                    <p class="authors">FNU Pratibha, Vinayak Jha, Ishraq Islam, Anshul Maurya, Manu Chaudhary, Alvir Nobel, Naveed Mahmud and Esam El-Araby</p>
                    <p class="venue">Design Automation Conference (DAC), 2025</p>
                    <p class="abstract">
                        This paper presents novel approaches for accelerating quantum simulation frameworks using reconfigurable hardware platforms. Our work demonstrates how high-level synthesis techniques can be applied to create efficient hardware implementations of quantum simulation algorithms, significantly reducing computation time while maintaining simulation accuracy.
                    </p>
                </div>
                <div class="publication-item">
                    <h3>Hybrid Quantum-Classical Machine Learning for Sentiment Analysis</h3>
                    <p class="authors">Abu Kaisar Mohammad Masum, Anshul Maurya, Dhruthi Sridhar Murthy, Pratibha, and Naveed Mahmud</p>
                    <p class="venue">International Conference on Machine Learning and Applications (ICMLA), 2023</p>
                    <p class="abstract">
                        In this paper, we explore the application of hybrid quantum-classical machine learning approaches to sentiment analysis tasks. By leveraging the strengths of both quantum and classical computing paradigms, our approach demonstrates improved accuracy and efficiency compared to traditional methods in natural language processing applications.
                    </p>
                    <a href="https://ieeexplore.ieee.org/abstract/document/10459858?casa_token=uR8ntKPGKD8AAAAA:3Dhcys_5t9AR9r7v3SLme2dMBkebkg6vtIZnGqvasXez5yCTkBOxkGP0AVKSOY7O-BUdM1KHf6I" class="publication-link" target="_blank">View on IEEE Xplore <i class="fas fa-external-link-alt"></i></a>
                </div>
            </div>
        </div>
    </section>

    <section id="recommendations" class="publications-section">
        <div class="container">
            <h2 class="section-title">Recommendations</h2>
            <div class="publications">
                <div class="publication-item">
                    <h3>Academic Recommendation</h3>
                    <p class="authors">From Professor Dr.Naveed Mahmud</p>
                    <p class="venue">Florida Institute of Technology, Department of Computer Engineering</p>
                    <p class="abstract">
                        My professor has kindly provided a recommendation letter highlighting my academic achievements, research contributions, and professional potential in the field of FPGA design and quantum computing applications.
                    </p>
                    <a href="Professor_Recommendation_Letter.pdf" download class="publication-link">Download Recommendation Letter <i class="fas fa-download"></i></a>
                </div>
            </div>
        </div>
    
    <section id="contact">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <div class="about-content">
                <p>I'm currently open to opportunities in FPGA design, hardware acceleration, and embedded systems
                    development. Feel free to reach out via email or connect with me on LinkedIn.</p>
                
   <div class="contact-form">
    <form action="https://formspree.io/f/myzkrzqn" method="POST">
        <div class="form-group">
            <label for="name">Name</label>
            <input type="text" id="name" name="name" placeholder="Your name" required>
        </div>
        <div class="form-group">
            <label for="email">Email</label>
            <input type="email" id="email" name="_replyto" placeholder="Your email" required>
        </div>
        <div class="form-group">
            <label for="subject">Subject</label>
            <input type="text" id="subject" name="subject" placeholder="Subject">
        </div>
        <div class="form-group">
            <label for="message">Message</label>
            <textarea id="message" name="message" placeholder="Your message" required></textarea>
        </div>
        <input type="hidden" name="_subject" value="Portfolio Contact Form Submission">
        <button type="submit" class="btn">Send Message <i class="fas fa-paper-plane"></i></button>
    </form>
</div>
                
                
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="social-links">
                    <a href="mailto:pratibha2023@my.fit.edu"><i class="fas fa-envelope"></i></a>
                    <a href="https://www.linkedin.com/in/pratibha-k-106b20199" target="_blank"><i class="fab fa-linkedin"></i></a>
                    <a href="https://github.fit.edu/pratibha2023" target="_blank"><i class="fab fa-github"></i></a>
                </div>
                <div class="footer-nav">
                    <a href="#about">About</a>
                    <a href="#skills">Skills</a>
                    <a href="#experience">Experience</a>
                    <a href="#education">Education</a>
                    <a href="#projects">Projects</a>
                    <a href="#publications">Publications</a>
                    <a href="#contact">Contact</a>
                </div>
                <p class="copyright">Â© 2024 FNU Pratibha. All rights reserved.</p>
            </div>
        </div>
    </footer>

    <!-- Dark mode toggle button -->
    <div class="dark-mode-toggle" id="darkModeToggle">
        <i class="fas fa-moon"></i>
    </div>

    <script>
        // Dark mode toggle functionality
        const darkModeToggle = document.getElementById('darkModeToggle');
        const body = document.body;
        
        // Check for saved dark mode preference
        if (localStorage.getItem('darkMode') === 'enabled') {
            body.classList.add('dark-mode');
            darkModeToggle.innerHTML = '<i class="fas fa-sun"></i>';
        }
        
        darkModeToggle.addEventListener('click', () => {
            body.classList.toggle('dark-mode');
            
            if (body.classList.contains('dark-mode')) {
                localStorage.setItem('darkMode', 'enabled');
                darkModeToggle.innerHTML = '<i class="fas fa-sun"></i>';
            } else {
                localStorage.setItem('darkMode', null);
                darkModeToggle.innerHTML = '<i class="fas fa-moon"></i>';
            }
        });
        
        // Smooth scrolling for anchor links
        document.querySelectorAll('a[href^="#"]').forEach(anchor => {
            anchor.addEventListener('click', function(e) {
                e.preventDefault();
                
                const targetId = this.getAttribute('href');
                const targetElement = document.querySelector(targetId);
                
                if (targetElement) {
                    window.scrollTo({
                        top: targetElement.offsetTop - 70,
                        behavior: 'smooth'
                    });
                }
            });
        });
    </script>
</body>

</html>
