/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2016 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

#ifndef __t234_dev_lwenc_csb_h__
#define __t234_dev_lwenc_csb_h__
/* This file is autogenerated.  Do not edit */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK                                                            0x00000280     /* RW-4R */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK__SAFETY                                                    "parity"       /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define LW_CLWENC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK                                                            0x00000284     /* RW-4R */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK__SAFETY                                                    "parity"       /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define LW_CLWENC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK                                                          0x00000288     /* RW-4R */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK                                                             0x0000028c     /* RW-4R */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK__SAFETY                                                     "parity"       /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define LW_CLWENC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK                                                          0x00000290     /* RW-4R */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK                                                         0x00000294     /* RW-4R */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK__SAFETY                                                 "parity"       /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define LW_CLWENC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK                                                           0x000000e8     /* RW-4R */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK__SAFETY                                                   "parity"       /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                "reg_init_val_flip_fuse1" /*       */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                 0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                 0x00080000     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK                                                            0x00000298     /* RW-4R */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK__SAFETY                                                    "parity"       /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_INIT                                      0x00000008     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_INIT                                         0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000FFFFF     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK                                                           0x0000029c     /* RW-4R */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK__SAFETY                                                   "parity"       /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define LW_CLWENC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK                                                       0x000003d0     /* RW-4R */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK__SAFETY                                               "parity"       /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION                                       3:0            /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                0:0            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                1:1            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                2:2            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                3:3            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                      7:4            /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                   0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                  0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                               4:4            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                               5:5            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                               6:6            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                               7:7            /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION                                        8:8            /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                       9:9            /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                   10:10          /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                  11:11          /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                         31:12          /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                     0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK                                          0x000003f0     /* RW-4R */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK__SAFETY                                  "parity"       /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL       0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED           0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                   0:0            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                   1:1            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                   2:2            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                   3:3            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL      0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED          0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                  4:4            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                  5:5            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                  6:6            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                  7:7            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK                                          0x000003f4     /* RW-4R */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK__SAFETY                                  "parity"       /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL       0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED           0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                   0:0            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                   1:1            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                   2:2            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                   3:3            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL      0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED          0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                  4:4            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                  5:5            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                  6:6            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                  7:7            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK                                          0x000003f8     /* RW-4R */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK__SAFETY                                  "parity"       /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL       0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED           0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                   0:0            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                   1:1            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                   2:2            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                   3:3            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL      0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED          0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                  4:4            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                  5:5            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                  6:6            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                  7:7            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK                                          0x000003fc     /* RW-4R */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK__SAFETY                                  "parity"       /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL       0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED           0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                   0:0            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                   1:1            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                   2:2            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                   3:3            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE            0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE           0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL      0x0000000c     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED          0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                  4:4            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                  5:5            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                  6:6            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                  7:7            /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE           0x00000001     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE          0x00000000     /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK(i)                                                     (0x0000018c+(i)*16) /* RW-4A */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK__SIZE_1                                                1              /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                        3:0            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                 0:0            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                 1:1            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                 2:2            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                 3:3            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                       7:4            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                4:4            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                5:5            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                6:6            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                7:7            /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                         8:8            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                        9:9            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                    10:10          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                   11:11          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                          31:12          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                      0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK(i)                                                     (0x000002b0+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK__SIZE_1                                                4              /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION                                        3:0            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                 0:0            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                 1:1            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                 2:2            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                 3:3            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                       7:4            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                4:4            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                5:5            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                6:6            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                7:7            /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION                                         8:8            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                        9:9            /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                    10:10          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                   11:11          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                          31:12          /* RWIVF */
#define LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                      0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK                                                             0x00000190     /* RW-4R */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK__SAFETY                                                     "parity"       /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define LW_CLWENC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK                                                         0x00000194     /* RW-4R */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK__SAFETY                                                 "parity"       /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION                                         3:0            /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                  0:0            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                  1:1            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                  2:2            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                  3:3            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION                                        7:4            /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                 4:4            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                 5:5            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                 6:6            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                 7:7            /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION                                          8:8            /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION                                         9:9            /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                     10:10          /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                    11:11          /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE                                           31:12          /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                       0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK                                                            0x00000198     /* RW-4R */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK__SAFETY                                                    "parity"       /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define LW_CLWENC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK                                                        0x0000019c     /* RW-4R */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK__SAFETY                                                "parity"       /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION                                        3:0            /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                 0:0            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                 1:1            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                 2:2            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                 3:3            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION                                       7:4            /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                4:4            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                5:5            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                6:6            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                7:7            /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION                                         8:8            /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION                                        9:9            /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                    10:10          /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                   11:11          /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE                                          31:12          /* RWIVF */
#define LW_CLWENC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                      0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK                                                             0x000001a0     /* RW-4R */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK__SAFETY                                                     "parity"       /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define LW_CLWENC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK                                                       0x000001a4     /* RW-4R */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK__SAFETY                                               "parity"       /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION                                       3:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                0:0            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                1:1            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                2:2            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                3:3            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION                                      7:4            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                   0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                  0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                               4:4            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                               5:5            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                               6:6            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                               7:7            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION                                        8:8            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION                                       9:9            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                   10:10          /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                  11:11          /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE                                         31:12          /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                     0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK                                                          0x000001a8     /* RW-4R */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                            "reg_init_val_flip_fuse3" /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                             0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                             0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                               "reg_init_val_flip_fuse3" /*       */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                0x00080000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK                                                     0x000001b0     /* RW-4R */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK__SAFETY                                             "parity"       /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION                                     3:0            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                  0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                  0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                 0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                              0:0            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                       0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                      0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                              1:1            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                       0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                      0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                              2:2            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                       0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                      0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                              3:3            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                       0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                      0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION                                    7:4            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                 0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                             4:4            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                      0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                     0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                             5:5            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                      0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                     0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                             6:6            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                      0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                     0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                             7:7            /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                      0x00000001     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                     0x00000000     /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION                                      8:8            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION                                     9:9            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                        0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                 10:10          /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                11:11          /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                        0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE                                       31:12          /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                   0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK                                                          0x000001bc     /* RW-4R */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK                                                       0x000001e0     /* RW-4R */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK__SAFETY                                               "parity"       /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION                                       3:0            /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                0:0            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                1:1            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                2:2            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                3:3            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                      7:4            /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                   0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                  0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                               4:4            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                               5:5            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                               6:6            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                               7:7            /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION                                        8:8            /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                       9:9            /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                   10:10          /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                  11:11          /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                         31:12          /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                     0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK                                                       0x000001e4     /* RW-4R */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK__SAFETY                                               "parity"       /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION                                       3:0            /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                0:0            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                1:1            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                2:2            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                3:3            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION                                      7:4            /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                   0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                  0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                               4:4            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                               5:5            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                               6:6            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                               7:7            /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                        0x00000001     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                       0x00000000     /*       */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION                                        8:8            /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION                                       9:9            /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                   10:10          /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                  11:11          /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE                                         31:12          /* RWIVF */
#define LW_CLWENC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                     0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK                                                             0x000001e8     /* RW-4R */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK__SAFETY                                                     "parity"       /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK                                                              0x000001ec     /* RW-4R */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK__SAFETY                                                      "parity"       /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define LW_CLWENC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK                                                          0x000001f0     /* RW-4R */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK                                                            0x000001f4     /* RW-4R */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK__SAFETY                                                    "parity"       /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION                                            3:0            /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                         0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                     0:0            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                     1:1            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                     2:2            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                     3:3            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION                                           7:4            /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                    4:4            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                    5:5            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                    6:6            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                    7:7            /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                       11:11          /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE                                              31:12          /* RWIVF */
#define LW_CLWENC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                          0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK                                                        0x000001f8     /* RW-4R */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK__SAFETY                                                "parity"       /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION                                        3:0            /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                     0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                     0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                    0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                 0:0            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                 1:1            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                 2:2            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                 3:3            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                          0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                         0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                       7:4            /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                    0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                   0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                4:4            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                5:5            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                6:6            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                7:7            /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                         0x00000001     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                        0x00000000     /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION                                         8:8            /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                        9:9            /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                    10:10          /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                   11:11          /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                          31:12          /* RWIVF */
#define LW_CLWENC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                      0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK                                                           0x000001fc     /* RW-4R */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK__SAFETY                                                   "parity"       /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION                                           3:0            /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL                              "reg_init_val_flip_fuse0" /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0                               0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1                               0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                        0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                       0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                    0:0            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                    1:1            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                    2:2            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                    3:3            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                             0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                            0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION                                          7:4            /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                             "reg_init_val_flip_fuse0" /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                              0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                              0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                   4:4            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                   5:5            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                   6:6            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                   7:7            /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION                                            8:8            /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION                                           9:9            /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                       10:10          /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                               0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                      11:11          /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE                                             31:12          /* RWIVF */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                "reg_init_val_flip_fuse0" /*       */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                 0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                 0x00080000     /* RW--V */
#define LW_CLWENC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                         0x000fffff     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK                                                             0x00000220     /* RW-4R */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK__SAFETY                                                     "parity"       /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION                                             3:0            /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL                                "reg_init_val_flip_fuse4" /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0                                 0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1                                 0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                      0:0            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                      1:1            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                      2:2            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                      3:3            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION                                            7:4            /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL                               "reg_init_val_flip_fuse4" /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0                                0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1                                0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                         0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                        0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                     4:4            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                     5:5            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                     6:6            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                     7:7            /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                              0x00000001     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                             0x00000000     /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION                                              8:8            /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION                                             9:9            /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                         10:10          /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE                                               31:12          /* RWIVF */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL                                  "reg_init_val_flip_fuse4" /*       */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0                                   0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1                                   0x00080000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                           0x000fffff     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK                                                          0x00000224     /* RW-4R */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK                                                          0x0000022c     /* RW-4R */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK__SAFETY                                                  "parity"       /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION                                          3:0            /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                       0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                       0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                      0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                   0:0            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                   1:1            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                   2:2            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                   3:3            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                            0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                           0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION                                         7:4            /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                      0x0000000f     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                  4:4            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                  5:5            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                  6:6            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                  7:7            /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                           0x00000001     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                          0x00000000     /*       */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION                                           8:8            /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION                                          9:9            /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                      10:10          /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                              0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                     11:11          /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE                                            31:12          /* RWIVF */
#define LW_CLWENC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                        0x000fffff     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSSET                                                                         0x00000000     /* -W-4R */
#define LW_CLWENC_FALCON_IRQSSET_GPTMR                                                                   0:0            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_GPTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_WDTMR                                                                   1:1            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_WDTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_MTHD                                                                    2:2            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_MTHD_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_CTXSW                                                                   3:3            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_CTXSW_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_HALT                                                                    4:4            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_HALT_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_EXTERR                                                                  5:5            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_EXTERR_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_SWGEN0                                                                  6:6            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_SWGEN0_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_SWGEN1                                                                  7:7            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_SWGEN1_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSSET_EXT                                                                     15:8           /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ1                                                             8:8            /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ1_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ2                                                             9:9            /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ2_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ3                                                             10:10          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ3_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ4                                                             11:11          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ4_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ5                                                             12:12          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ5_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ6                                                             13:13          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ6_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ7                                                             14:14          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ7_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ8                                                             15:15          /*       */
#define LW_CLWENC_FALCON_IRQSSET_EXT_EXTIRQ8_SET                                                         1              /*       */
#define LW_CLWENC_FALCON_IRQSSET_DMA                                                                     16:16          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSSET_DMA_SET                                                                 0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR                                                                         0x00000004     /* -W-4R */
#define LW_CLWENC_FALCON_IRQSCLR_GPTMR                                                                   0:0            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_GPTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_WDTMR                                                                   1:1            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_WDTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_MTHD                                                                    2:2            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_MTHD_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_CTXSW                                                                   3:3            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_CTXSW_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_HALT                                                                    4:4            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_HALT_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXTERR                                                                  5:5            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXTERR_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_SWGEN0                                                                  6:6            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_SWGEN0_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_SWGEN1                                                                  7:7            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_SWGEN1_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT                                                                     15:8           /*       */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ1                                                             8:8            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ1_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ2                                                             9:9            /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ2_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ3                                                             10:10          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ3_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ4                                                             11:11          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ4_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ5                                                             12:12          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ5_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ6                                                             13:13          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ6_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ7                                                             14:14          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ7_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ8                                                             15:15          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_EXT_EXTIRQ8_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSCLR_DMA                                                                     16:16          /* -WXVF */
#define LW_CLWENC_FALCON_IRQSCLR_DMA_SET                                                                 0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQSTAT                                                                         0x00000008     /* R--4R */
#define LW_CLWENC_FALCON_IRQSTAT_GPTMR                                                                   0:0            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_GPTMR_FALSE                                                             0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_GPTMR_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_WDTMR                                                                   1:1            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_WDTMR_FALSE                                                             0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_WDTMR_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_MTHD                                                                    2:2            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_MTHD_FALSE                                                              0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_MTHD_TRUE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_CTXSW                                                                   3:3            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_CTXSW_FALSE                                                             0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_CTXSW_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_HALT                                                                    4:4            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_HALT_FALSE                                                              0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_HALT_TRUE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXTERR                                                                  5:5            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXTERR_FALSE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXTERR_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN0                                                                  6:6            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN0_FALSE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN0_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN1                                                                  7:7            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN1_FALSE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_SWGEN1_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT                                                                     15:8           /*       */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ1                                                             8:8            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ1_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ1_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ2                                                             9:9            /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ2_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ2_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ3                                                             10:10          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ3_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ3_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ4                                                             11:11          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ4_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ4_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ5                                                             12:12          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ5_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ5_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ6                                                             13:13          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ6_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ6_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ7                                                             14:14          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ7_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ7_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ8                                                             15:15          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ8_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_EXT_EXTIRQ8_FALSE                                                       0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQSTAT_DMA                                                                     16:16          /* R-IVF */
#define LW_CLWENC_FALCON_IRQSTAT_DMA_TRUE                                                                0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQSTAT_DMA_FALSE                                                               0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMODE                                                                         0x0000000c     /* RW-4R */
#define LW_CLWENC_FALCON_IRQMODE__PRIV_LEVEL_MASK                                                        0x00000290 /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_GPTMR                                                               0:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_GPTMR_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_GPTMR_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_GPTMR_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_WDTMR                                                               1:1            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_WDTMR_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_WDTMR_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_WDTMR_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_MTHD                                                                2:2            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_MTHD_INIT                                                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_MTHD_FALSE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_MTHD_TRUE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_CTXSW                                                               3:3            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_CTXSW_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_CTXSW_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_CTXSW_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_HALT                                                                4:4            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_HALT_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_HALT_FALSE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_HALT_TRUE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXTERR                                                              5:5            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXTERR_INIT                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXTERR_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXTERR_TRUE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN0                                                              6:6            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN0_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN0_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN0_TRUE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN1                                                              7:7            /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN1_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN1_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_SWGEN1_TRUE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT                                                                 15:8           /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_INIT                                                            0x000000fc     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ1                                                         8:8            /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ1_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ1_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ2                                                         9:9            /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ2_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ2_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ3                                                         10:10          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ3_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ3_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ4                                                         11:11          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ4_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ4_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ5                                                         12:12          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ5_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ5_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ6                                                         13:13          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ6_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ6_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ7                                                         14:14          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ7_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ7_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ8                                                         15:15          /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ8_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_EXT_EXTIRQ8_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQMODE_LVL_DMA                                                                 16:16          /* RWIVF */
#define LW_CLWENC_FALCON_IRQMODE_LVL_DMA_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_DMA_TRUE                                                            0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQMODE_LVL_DMA_FALSE                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK                                                                       0x000000e0     /* RW-4R */
#define LW_CLWENC_FALCON_IRQSCMASK__PRIV_LEVEL_MASK                                                      0x000001a4 /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_GPTMR                                                                 0:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_GPTMR_ENABLE                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_GPTMR_DISABLE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_WDTMR                                                                 1:1            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_WDTMR_ENABLE                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_WDTMR_DISABLE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_MTHD                                                                  2:2            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_MTHD_ENABLE                                                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_MTHD_DISABLE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_CTXSW                                                                 3:3            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_CTXSW_ENABLE                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_CTXSW_DISABLE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_HALT                                                                  4:4            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_HALT_ENABLE                                                           0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_HALT_DISABLE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_EXTERR                                                                5:5            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_EXTERR_ENABLE                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_EXTERR_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN0                                                                6:6            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN0_ENABLE                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN0_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN1                                                                7:7            /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN1_ENABLE                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_SWGEN1_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT                                                                   15:8           /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_ENABLE                                                            0x000000ff     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_DISABLE                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ1                                                           8:8            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ1_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ1_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ2                                                           9:9            /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ2_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ2_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ3                                                           10:10          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ3_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ3_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ4                                                           11:11          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ4_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ4_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ5                                                           12:12          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ5_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ5_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ6                                                           13:13          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ6_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ6_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ7                                                           14:14          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ7_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ7_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ8                                                           15:15          /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ8_ENABLE                                                    1              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_EXT_EXTIRQ8_DISABLE                                                   0              /*       */
#define LW_CLWENC_FALCON_IRQSCMASK_DMA                                                                   16:16          /* RWIVF */
#define LW_CLWENC_FALCON_IRQSCMASK_DMA_ENABLE                                                            0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_IRQSCMASK_DMA_DISABLE                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQMSET                                                                         0x00000010     /* -W-4R */
#define LW_CLWENC_FALCON_IRQMSET__PRIV_LEVEL_MASK                                                        0x00000290 /*       */
#define LW_CLWENC_FALCON_IRQMSET_GPTMR                                                                   0:0            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_GPTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_WDTMR                                                                   1:1            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_WDTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_MTHD                                                                    2:2            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_MTHD_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_CTXSW                                                                   3:3            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_CTXSW_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_HALT                                                                    4:4            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_HALT_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXTERR                                                                  5:5            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXTERR_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_SWGEN0                                                                  6:6            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_SWGEN0_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_SWGEN1                                                                  7:7            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_SWGEN1_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT                                                                     15:8           /*       */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ1                                                             8:8            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ1_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ2                                                             9:9            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ2_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ3                                                             10:10          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ3_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ4                                                             11:11          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ4_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ5                                                             12:12          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ5_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ6                                                             13:13          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ6_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ7                                                             14:14          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ7_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ8                                                             15:15          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_EXT_EXTIRQ8_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMSET_DMA                                                                     16:16          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMSET_DMA_SET                                                                 0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR                                                                         0x00000014     /* -W-4R */
#define LW_CLWENC_FALCON_IRQMCLR__PRIV_LEVEL_MASK                                                        0x00000290 /*       */
#define LW_CLWENC_FALCON_IRQMCLR_GPTMR                                                                   0:0            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_GPTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_WDTMR                                                                   1:1            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_WDTMR_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_MTHD                                                                    2:2            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_MTHD_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_CTXSW                                                                   3:3            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_CTXSW_SET                                                               0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_HALT                                                                    4:4            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_HALT_SET                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXTERR                                                                  5:5            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXTERR_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_SWGEN0                                                                  6:6            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_SWGEN0_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_SWGEN1                                                                  7:7            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_SWGEN1_SET                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT                                                                     15:8           /*       */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ1                                                             8:8            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ1_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ2                                                             9:9            /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ2_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ3                                                             10:10          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ3_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ4                                                             11:11          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ4_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ5                                                             12:12          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ5_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ6                                                             13:13          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ6_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ7                                                             14:14          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ7_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ8                                                             15:15          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_EXT_EXTIRQ8_SET                                                         0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMCLR_DMA                                                                     16:16          /* -WXVF */
#define LW_CLWENC_FALCON_IRQMCLR_DMA_SET                                                                 0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_IRQMASK                                                                         0x00000018     /* R--4R */
#define LW_CLWENC_FALCON_IRQMASK_GPTMR                                                                   0:0            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_GPTMR_DISABLE                                                           0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_GPTMR_ENABLE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_WDTMR                                                                   1:1            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_WDTMR_DISABLE                                                           0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_WDTMR_ENABLE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_MTHD                                                                    2:2            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_MTHD_DISABLE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_MTHD_ENABLE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_CTXSW                                                                   3:3            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_CTXSW_DISABLE                                                           0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_CTXSW_ENABLE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_HALT                                                                    4:4            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_HALT_DISABLE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_HALT_ENABLE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXTERR                                                                  5:5            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXTERR_DISABLE                                                          0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXTERR_ENABLE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN0                                                                  6:6            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN0_DISABLE                                                          0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN0_ENABLE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN1                                                                  7:7            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN1_DISABLE                                                          0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_SWGEN1_ENABLE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT                                                                     15:8           /*       */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ1                                                             8:8            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ1_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ1_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ2                                                             9:9            /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ2_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ2_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ3                                                             10:10          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ3_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ3_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ4                                                             11:11          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ4_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ4_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ5                                                             12:12          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ5_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ5_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ6                                                             13:13          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ6_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ6_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ7                                                             14:14          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ7_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ7_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ8                                                             15:15          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ8_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_EXT_EXTIRQ8_DISABLE                                                     0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQMASK_DMA                                                                     16:16          /* R-IVF */
#define LW_CLWENC_FALCON_IRQMASK_DMA_ENABLE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IRQMASK_DMA_DISABLE                                                             0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IRQDEST                                                                         0x0000001c     /* RW-4R */
#define LW_CLWENC_FALCON_IRQDEST__PRIV_LEVEL_MASK                                                        0x00000290 /*       */
#define LW_CLWENC_FALCON_IRQDEST_HOST_GPTMR                                                              0:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_GPTMR_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_GPTMR_FALCON                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_GPTMR_HOST                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_WDTMR                                                              1:1            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_WDTMR_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_WDTMR_FALCON                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_WDTMR_HOST                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_MTHD                                                               2:2            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_MTHD_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_MTHD_FALCON                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_MTHD_HOST                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_CTXSW                                                              3:3            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_CTXSW_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_CTXSW_FALCON                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_CTXSW_HOST                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_HALT                                                               4:4            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_HALT_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_HALT_FALCON                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_HALT_HOST                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXTERR                                                             5:5            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXTERR_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXTERR_FALCON                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXTERR_HOST                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN0                                                             6:6            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN0_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN0_FALCON                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN0_HOST                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN1                                                             7:7            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN1_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN1_FALCON                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_SWGEN1_HOST                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT                                                                15:8           /*       */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ1                                                        8:8            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ1_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ2                                                        9:9            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ2_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ3                                                        10:10          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ3_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ4                                                        11:11          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ4_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ5                                                        12:12          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ5_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ6                                                        13:13          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ6_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ7                                                        14:14          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ7_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ8                                                        15:15          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_HOST                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_HOST_EXT_EXTIRQ8_FALCON                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR                                                            16:16          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ0                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ1                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR_HOST_NORMAL                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_GPTMR_HOST_NONSTALL                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR                                                            17:17          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ0                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ1                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR_HOST_NORMAL                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_WDTMR_HOST_NONSTALL                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD                                                             18:18          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_MTHD_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW                                                            19:19          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ0                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ1                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW_HOST_NORMAL                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_CTXSW_HOST_NONSTALL                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT                                                             20:20          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_HALT_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR                                                           21:21          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ0                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ1                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR_HOST_NORMAL                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXTERR_HOST_NONSTALL                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0                                                           22:22          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ0                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ1                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NORMAL                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NONSTALL                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1                                                           23:23          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ0                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ1                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NORMAL                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NONSTALL                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT                                                              31:24          /*       */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1                                                      24:24          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ1_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2                                                      25:25          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ2_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3                                                      26:26          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ3_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4                                                      27:27          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ4_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5                                                      28:28          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ5_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6                                                      29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ6_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7                                                      30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ7_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_FALCON_IRQ0                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_FALCON_IRQ1                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_HOST_NORMAL                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST_TARGET_EXT_EXTIRQ8_HOST_NONSTALL                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2                                                                        0x0000003c     /* RW-4R */
#define LW_CLWENC_FALCON_IRQDEST2__PRIV_LEVEL_MASK                                                       0x00000290 /*       */
#define LW_CLWENC_FALCON_IRQDEST2_HOST_DMA                                                               0:0            /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST2_HOST_DMA_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST2_HOST_DMA_FALCON                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2_HOST_DMA_HOST                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA                                                             16:16          /* RWIVF */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ0                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ1                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA_HOST_NORMAL                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IRQDEST2_TARGET_DMA_HOST_NONSTALL                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_GPTMRINT                                                                        0x00000020     /* RW-4R */
#define LW_CLWENC_FALCON_GPTMRINT__PRIV_LEVEL_MASK                                                       0x000001a0 /*       */
#define LW_CLWENC_FALCON_GPTMRINT_VAL                                                                    31:0           /* RWIVF */
#define LW_CLWENC_FALCON_GPTMRINT_VAL_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_GPTMRVAL                                                                        0x00000024     /* RW-4R */
#define LW_CLWENC_FALCON_GPTMRVAL__PRIV_LEVEL_MASK                                                       0x000001a0 /*       */
#define LW_CLWENC_FALCON_GPTMRVAL_VAL                                                                    31:0           /* RWIVF */
#define LW_CLWENC_FALCON_GPTMRVAL_VAL_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_GPTMRCTL                                                                        0x00000028     /* RW-4R */
#define LW_CLWENC_FALCON_GPTMRCTL__PRIV_LEVEL_MASK                                                       0x000001a0 /*       */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMREN                                                                0:0            /* RWIVF */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMREN_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMREN_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMREN_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMR_SRC_MODE                                                         1:1            /* RWIVF */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_INIT                                                    0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_ENGCLK                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_PTIMER                                                  0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PTIMER0                                                                         0x0000002c     /* R--4R */
#define LW_CLWENC_FALCON_PTIMER0__PRIV_LEVEL_MASK                                                        0x000001bc /*       */
#define LW_CLWENC_FALCON_PTIMER0_VAL                                                                     31:0           /* R-IVF */
#define LW_CLWENC_FALCON_PTIMER0_VAL_INIT                                                                0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_PTIMER1                                                                         0x00000030     /* R--4R */
#define LW_CLWENC_FALCON_PTIMER1__PRIV_LEVEL_MASK                                                        0x000001bc /*       */
#define LW_CLWENC_FALCON_PTIMER1_VAL                                                                     31:0           /* R-IVF */
#define LW_CLWENC_FALCON_PTIMER1_VAL_INIT                                                                0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_WDTMRVAL                                                                        0x00000034     /* RW-4R */
#define LW_CLWENC_FALCON_WDTMRVAL__PRIV_LEVEL_MASK                                                       0x0000029c /*       */
#define LW_CLWENC_FALCON_WDTMRVAL_VAL                                                                    31:0           /* RWIVF */
#define LW_CLWENC_FALCON_WDTMRVAL_VAL_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMRCTL                                                                        0x00000038     /* RW-4R */
#define LW_CLWENC_FALCON_WDTMRCTL__PRIV_LEVEL_MASK                                                       0x0000029c /*       */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMREN                                                                0:0            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMREN_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMREN_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMREN_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMR_SRC_MODE                                                         1:1            /* RWIVF */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_INIT                                                    0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_ENGCLK                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_PTIMER                                                  0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_MTHDDATA                                                                        0x00000064     /* R--4R */
#define LW_CLWENC_FALCON_MTHDDATA__PRIV_LEVEL_MASK                                                       0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDDATA_DATA                                                                   31:0           /* R-XVF */
#define LW_CLWENC_FALCON_MTHDID                                                                          0x00000068     /* RW-4R */
#define LW_CLWENC_FALCON_MTHDID__PRIV_LEVEL_MASK                                                         0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDID_ID                                                                       11:0           /* RWXVF */
#define LW_CLWENC_FALCON_MTHDID_SUBCH                                                                    14:12          /* RWXVF */
#define LW_CLWENC_FALCON_MTHDID_PRIV                                                                     15:15          /* RWXVF */
#define LW_CLWENC_FALCON_MTHDID_PRIV_DISABLE                                                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_MTHDID_PRIV_ENABLE                                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_MTHDID_WPEND                                                                    16:16          /* R-XVF */
#define LW_CLWENC_FALCON_MTHDID_WPEND_DONE                                                               0x00000000     /* R---V */
#define LW_CLWENC_FALCON_MTHDID_WPEND_PENDING                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_MTHDWDAT                                                                        0x0000006c     /* RW-4R */
#define LW_CLWENC_FALCON_MTHDWDAT__PRIV_LEVEL_MASK                                                       0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDWDAT_DATA                                                                   31:0           /* RWXVF */
#define LW_CLWENC_FALCON_MTHDCOUNT                                                                       0x00000070     /* R--4R */
#define LW_CLWENC_FALCON_MTHDCOUNT__PRIV_LEVEL_MASK                                                      0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDCOUNT_COUNT                                                                 15:0           /* R-IVF */
#define LW_CLWENC_FALCON_MTHDCOUNT_COUNT_INIT                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_MTHDPOP                                                                         0x00000074     /* -W-4R */
#define LW_CLWENC_FALCON_MTHDPOP__PRIV_LEVEL_MASK                                                        0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDPOP_POP                                                                     0:0            /* -WXVF */
#define LW_CLWENC_FALCON_MTHDPOP_POP_TRUE                                                                0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_MTHDPOP_POP_FALSE                                                               0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_MTHDRAMSZ                                                                       0x00000078     /* RW-4R */
#define LW_CLWENC_FALCON_MTHDRAMSZ__PRIV_LEVEL_MASK                                                      0x00000294 /*       */
#define LW_CLWENC_FALCON_MTHDRAMSZ_RAMSZ                                                                 15:0           /* RWIVF */
#define LW_CLWENC_FALCON_MTHDRAMSZ_RAMSZ_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_LWRCTX                                                                          0x00000050     /* RW-4R */
#define LW_CLWENC_FALCON_LWRCTX__PRIV_LEVEL_MASK                                                         0x00000294 /*       */
#define LW_CLWENC_FALCON_LWRCTX_CTXVLD                                                                   30:30          /* RWIVF */
#define LW_CLWENC_FALCON_LWRCTX_CTXVLD_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_LWRCTX_CTXVLD_FALSE                                                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_LWRCTX_CTXVLD_TRUE                                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_LWRCTX_CTXTGT                                                                   29:28          /* RWIVF */
#define LW_CLWENC_FALCON_LWRCTX_CTXTGT_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_LWRCTX_CTXTGT_LOCAL_FB                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_LWRCTX_CTXTGT_COHERENT_SYSMEM                                                   0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_LWRCTX_CTXTGT_NONCOHERENT_SYSMEM                                                0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_LWRCTX_CTXPTR                                                                   27:0           /* RWIVF */
#define LW_CLWENC_FALCON_LWRCTX_CTXPTR_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_NXTCTX                                                                          0x00000054     /* RW-4R */
#define LW_CLWENC_FALCON_NXTCTX__PRIV_LEVEL_MASK                                                         0x00000294 /*       */
#define LW_CLWENC_FALCON_NXTCTX_CTXVLD                                                                   30:30          /* RWIVF */
#define LW_CLWENC_FALCON_NXTCTX_CTXVLD_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_NXTCTX_CTXVLD_FALSE                                                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_NXTCTX_CTXVLD_TRUE                                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_NXTCTX_CTXTGT                                                                   29:28          /* RWIVF */
#define LW_CLWENC_FALCON_NXTCTX_CTXTGT_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_NXTCTX_CTXTGT_LOCAL_FB                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_NXTCTX_CTXTGT_COHERENT_SYSMEM                                                   0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_NXTCTX_CTXTGT_NONCOHERENT_SYSMEM                                                0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_NXTCTX_CTXPTR                                                                   27:0           /* RWIVF */
#define LW_CLWENC_FALCON_NXTCTX_CTXPTR_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_CTXACK                                                                          0x00000058     /* -W-4R */
#define LW_CLWENC_FALCON_CTXACK__PRIV_LEVEL_MASK                                                         0x00000294 /*       */
#define LW_CLWENC_FALCON_CTXACK_SAVE_ACK                                                                 0:0            /* -WXVF */
#define LW_CLWENC_FALCON_CTXACK_SAVE_ACK_SET                                                             0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CTXACK_SAVE_ACK_CLEAR                                                           0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_CTXACK_REST_ACK                                                                 1:1            /* -WXVF */
#define LW_CLWENC_FALCON_CTXACK_REST_ACK_SET                                                             0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CTXACK_REST_ACK_CLEAR                                                           0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_MAILBOX0                                                                        0x00000040     /* RW-4R */
#define LW_CLWENC_FALCON_MAILBOX0_DATA                                                                   31:0           /* RWIVF */
#define LW_CLWENC_FALCON_MAILBOX0_DATA_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_MAILBOX1                                                                        0x00000044     /* RW-4R */
#define LW_CLWENC_FALCON_MAILBOX1_DATA                                                                   31:0           /* RWIVF */
#define LW_CLWENC_FALCON_MAILBOX1_DATA_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ITFEN                                                                           0x00000048     /* RW-4R */
#define LW_CLWENC_FALCON_ITFEN__PRIV_LEVEL_MASK                                                          0x00000294 /*       */
#define LW_CLWENC_FALCON_ITFEN_CTXEN                                                                     0:0            /* RWIVF */
#define LW_CLWENC_FALCON_ITFEN_CTXEN_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ITFEN_CTXEN_DISABLE                                                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_CTXEN_ENABLE                                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_MTHDEN                                                                    1:1            /* RWIVF */
#define LW_CLWENC_FALCON_ITFEN_MTHDEN_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ITFEN_MTHDEN_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_MTHDEN_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_PRIV_POSTWR                                                               2:2            /* RWIVF */
#define LW_CLWENC_FALCON_ITFEN_PRIV_POSTWR_INIT                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_ITFEN_PRIV_POSTWR_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_PRIV_POSTWR_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_CTXSW_NACK                                                                8:8            /* RWIVF */
#define LW_CLWENC_FALCON_ITFEN_CTXSW_NACK_TRUE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ITFEN_CTXSW_NACK_FALSE                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE                                                        12:12          /* R-IVF */
#define LW_CLWENC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_FALSE                                                  0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_TRUE                                                   0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IDLESTATE                                                                       0x0000004c     /* RW-4R */
#define LW_CLWENC_FALCON_IDLESTATE__PRIV_LEVEL_MASK                                                      0x000001e0 /*       */
#define LW_CLWENC_FALCON_IDLESTATE_FALCON_BUSY                                                           0:0            /* R--VF */
#define LW_CLWENC_FALCON_IDLESTATE_FALCON_BUSY_FALSE                                                     0x00000000     /* R---V */
#define LW_CLWENC_FALCON_IDLESTATE_FALCON_BUSY_TRUE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IDLESTATE_EXT_BUSY                                                              15:1           /* R--VF */
#define LW_CLWENC_FALCON_IDLESTATE_ENGINE_BUSY_CYA                                                       17:16          /* RWIVF */
#define LW_CLWENC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_HW                                                    0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_RESERVED                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_BUSY                                               0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_IDLE                                               0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_FHSTATE                                                                         0x0000005c     /* R--4R */
#define LW_CLWENC_FALCON_FHSTATE__PRIV_LEVEL_MASK                                                        0x000001e4 /*       */
#define LW_CLWENC_FALCON_FHSTATE_FALCON_HALTED                                                           0:0            /* R--VF */
#define LW_CLWENC_FALCON_FHSTATE_FALCON_HALTED_FALSE                                                     0x00000000     /* R---V */
#define LW_CLWENC_FALCON_FHSTATE_FALCON_HALTED_TRUE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_FHSTATE_EXT_HALTED                                                              15:1           /* R--VF */
#define LW_CLWENC_FALCON_FHSTATE_ENGINE_FAULTED                                                          16:16          /* R--VF */
#define LW_CLWENC_FALCON_FHSTATE_ENGINE_FAULTED_FALSE                                                    0x00000000     /* R---V */
#define LW_CLWENC_FALCON_FHSTATE_ENGINE_FAULTED_TRUE                                                     0x00000001     /* R---V */
#define LW_CLWENC_FALCON_FHSTATE_STALL_REQ                                                               17:17          /* R--VF */
#define LW_CLWENC_FALCON_FHSTATE_STALL_REQ_FALSE                                                         0x00000000     /* R---V */
#define LW_CLWENC_FALCON_FHSTATE_STALL_REQ_TRUE                                                          0x00000001     /* R---V */
#define LW_CLWENC_FALCON_PRIVSTATE                                                                       0x00000060     /* RW-4R */
#define LW_CLWENC_FALCON_PRIVSTATE__PRIV_LEVEL_MASK                                                      0x000003d0 /*       */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV                                                                  0:0            /* RWIVF */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_INIT                                                             0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_DISABLE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_PRIVSTATE_PRIV_ENABLE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SFTRESET                                                                        0x0000007c     /* RW-4R */
#define LW_CLWENC_FALCON_SFTRESET__PRIV_LEVEL_MASK                                                       0x0000028c /*       */
#define LW_CLWENC_FALCON_SFTRESET_EXT                                                                    0:0            /* RWXVF */
#define LW_CLWENC_FALCON_SFTRESET_EXT_TRUE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SFTRESET_EXT_FALSE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL                                                                          0x000000a4     /* RW-4R */
#define LW_CLWENC_FALCON_ENGCTL_ILW_CONTEXT                                                              0:0            /* RWXVF */
#define LW_CLWENC_FALCON_ENGCTL_ILW_CONTEXT_TRUE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_ILW_CONTEXT_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_SET_STALLREQ                                                             1:1            /* RWXVF */
#define LW_CLWENC_FALCON_ENGCTL_SET_STALLREQ_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_SET_STALLREQ_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_CLR_STALLREQ                                                             2:2            /* RWXVF */
#define LW_CLWENC_FALCON_ENGCTL_CLR_STALLREQ_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_CLR_STALLREQ_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_SWITCH_CONTEXT                                                           3:3            /* RWXVF */
#define LW_CLWENC_FALCON_ENGCTL_SWITCH_CONTEXT_TRUE                                                      0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_SWITCH_CONTEXT_FALSE                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ENGCTL_STALLREQ                                                                 8:8            /* R-XVF */
#define LW_CLWENC_FALCON_ENGCTL_STALLREQ_TRUE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_ENGCTL_STALLREQ_FALSE                                                           0x00000000     /* R---V */
#define LW_CLWENC_FALCON_ENGCTL_STALLACK                                                                 9:9            /* R-XVF */
#define LW_CLWENC_FALCON_ENGCTL_STALLACK_TRUE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_ENGCTL_STALLACK_FALSE                                                           0x00000000     /* R---V */
#define LW_CLWENC_FALCON_ADDR                                                                            0x000000ac     /* RW-4R */
#define LW_CLWENC_FALCON_ADDR__PRIV_LEVEL_MASK                                                           0x0000028c /*       */
#define LW_CLWENC_FALCON_ADDR_LSB                                                                        5:0            /* RWIVF */
#define LW_CLWENC_FALCON_ADDR_LSB_INIT                                                                   0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ADDR_MSB                                                                        11:6           /* RWIVF */
#define LW_CLWENC_FALCON_ADDR_MSB_INIT                                                                   0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_ADDR_EXT                                                                        11:0           /*       */
#define LW_CLWENC_FALCON_DMACTL                                                                          0x0000010c     /* RW-4R */
#define LW_CLWENC_FALCON_DMACTL__PRIV_LEVEL_MASK                                                         0x0000028c /*       */
#define LW_CLWENC_FALCON_DMACTL_REQUIRE_CTX                                                              0:0            /* RWIVF */
#define LW_CLWENC_FALCON_DMACTL_REQUIRE_CTX_INIT                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMACTL_REQUIRE_CTX_TRUE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMACTL_REQUIRE_CTX_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMACTL_DMEM_SCRUBBING                                                           1:1            /* R--VF */
#define LW_CLWENC_FALCON_DMACTL_DMEM_SCRUBBING_PENDING                                                   0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMACTL_DMEM_SCRUBBING_DONE                                                      0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMACTL_IMEM_SCRUBBING                                                           2:2            /* R--VF */
#define LW_CLWENC_FALCON_DMACTL_IMEM_SCRUBBING_PENDING                                                   0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMACTL_IMEM_SCRUBBING_DONE                                                      0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMACTL_DMAQ_NUM                                                                 20:16          /* R--VF */
#define LW_CLWENC_FALCON_DMATRFBASE                                                                      0x00000110     /* RW-4R */
#define LW_CLWENC_FALCON_DMATRFBASE__PRIV_LEVEL_MASK                                                     0x00000190 /*       */
#define LW_CLWENC_FALCON_DMATRFBASE_BASE                                                                 31:0           /* RWIVF */
#define LW_CLWENC_FALCON_DMATRFBASE_BASE_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMATRFMOFFS                                                                     0x00000114     /* RW-4R */
#define LW_CLWENC_FALCON_DMATRFMOFFS__PRIV_LEVEL_MASK                                                    0x00000190 /*       */
#define LW_CLWENC_FALCON_DMATRFMOFFS_OFFS                                                                23:0           /* RWIVF */
#define LW_CLWENC_FALCON_DMATRFMOFFS_OFFS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMATRFCMD                                                                       0x00000118     /* RW-4R */
#define LW_CLWENC_FALCON_DMATRFCMD__PRIV_LEVEL_MASK                                                      0x00000190 /*       */
#define LW_CLWENC_FALCON_DMATRFCMD_FULL                                                                  0:0            /* R-XVF */
#define LW_CLWENC_FALCON_DMATRFCMD_FULL_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMATRFCMD_FULL_FALSE                                                            0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMATRFCMD_IDLE                                                                  1:1            /* R-XVF */
#define LW_CLWENC_FALCON_DMATRFCMD_IDLE_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMATRFCMD_IDLE_FALSE                                                            0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMATRFCMD_IMEM                                                                  4:4            /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_IMEM_TRUE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_IMEM_FALSE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_WRITE                                                                 5:5            /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_WRITE_TRUE                                                            0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_WRITE_FALSE                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_NOTIFY                                                                6:6            /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_NOTIFY_TRUE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_NOTIFY_FALSE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE                                                                  10:8           /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_4B                                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_8B                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_16B                                                              0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_32B                                                              0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_64B                                                              0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_128B                                                             0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SIZE_256B                                                             0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_CTXDMA                                                                14:12          /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMTAG                                                             16:16          /* RWIVF */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMTAG_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMTAG_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMTAG_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_ERROR                                                                 20:20          /* R-IVF */
#define LW_CLWENC_FALCON_DMATRFCMD_ERROR_TRUE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMATRFCMD_ERROR_FALSE                                                           0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMATRFCMD_LVL                                                                   26:24          /* RWXVF */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMLVL                                                             27:27          /* RWIVF */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMLVL_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMLVL_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFCMD_SET_DMLVL_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMATRFFBOFFS                                                                    0x0000011c     /* RW-4R */
#define LW_CLWENC_FALCON_DMATRFFBOFFS__PRIV_LEVEL_MASK                                                   0x00000190 /*       */
#define LW_CLWENC_FALCON_DMATRFFBOFFS_OFFS                                                               31:0           /* RWIVF */
#define LW_CLWENC_FALCON_DMATRFFBOFFS_OFFS_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMAPOLL_FB                                                                      0x00000120     /* RW-4R */
#define LW_CLWENC_FALCON_DMAPOLL_FB__PRIV_LEVEL_MASK                                                     0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAPOLL_FB_RCOUNT                                                               31:24          /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_WCOUNT                                                               23:16          /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_W_FENCE                                                          5:5            /* RWIVF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_W_FENCE_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_W_FENCE_TRUE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_W_FENCE_FALSE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_R_FENCE                                                          4:4            /* RWIVF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_R_FENCE_INIT                                                     0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_R_FENCE_TRUE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_CFG_R_FENCE_FALSE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_DMA_ACTIVE                                                           1:1            /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_DMA_ACTIVE_TRUE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_DMA_ACTIVE_FALSE                                                     0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_FENCE_ACTIVE                                                         0:0            /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_FB_FENCE_ACTIVE_TRUE                                                    0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_FB_FENCE_ACTIVE_FALSE                                                   0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_CP                                                                      0x00000124     /* RW-4R */
#define LW_CLWENC_FALCON_DMAPOLL_CP__PRIV_LEVEL_MASK                                                     0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAPOLL_CP_RCOUNT                                                               31:24          /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_WCOUNT                                                               23:16          /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_W_FENCE                                                          5:5            /* RWIVF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_W_FENCE_INIT                                                     0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_W_FENCE_TRUE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_W_FENCE_FALSE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_R_FENCE                                                          4:4            /* RWIVF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_R_FENCE_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_R_FENCE_TRUE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_CFG_R_FENCE_FALSE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_DMA_ACTIVE                                                           1:1            /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_DMA_ACTIVE_TRUE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_DMA_ACTIVE_FALSE                                                     0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_FENCE_ACTIVE                                                         0:0            /* R--VF */
#define LW_CLWENC_FALCON_DMAPOLL_CP_FENCE_ACTIVE_TRUE                                                    0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAPOLL_CP_FENCE_ACTIVE_FALSE                                                   0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_LOW                                                       0x000002c0     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_LOW__PRIV_LEVEL_MASK                                      0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_LOW_VAL                                                   31:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_HIGH                                                      0x000002c4     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_HIGH__PRIV_LEVEL_MASK                                     0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_VAL                                                  30:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_OBIT                                                 31:31          /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_LOW                                                       0x000002c8     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_LOW__PRIV_LEVEL_MASK                                      0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_LOW_VAL                                                   31:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_HIGH                                                      0x000002cc     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_HIGH__PRIV_LEVEL_MASK                                     0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_VAL                                                  30:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_OBIT                                                 31:31          /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_LOW                                                        0x000002d0     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_LOW__PRIV_LEVEL_MASK                                       0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_LOW_VAL                                                    31:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_HIGH                                                       0x000002d4     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_HIGH__PRIV_LEVEL_MASK                                      0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_HIGH_VAL                                                   30:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBRD_HIGH_OBIT                                                  31:31          /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_LOW                                                        0x000002d8     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_LOW__PRIV_LEVEL_MASK                                       0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_LOW_VAL                                                    31:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_HIGH                                                       0x000002dc     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_HIGH__PRIV_LEVEL_MASK                                      0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_HIGH_VAL                                                   30:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_LWRRENT_FBWR_HIGH_OBIT                                                  31:31          /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_CTL                                                                     0x000002e0     /* RW-4R */
#define LW_CLWENC_FALCON_DMAINFO_CTL__PRIV_LEVEL_MASK                                                    0x0000028c /*       */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBRD                                                            0:0            /* -WXVF */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBRD_TRUE                                                       0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBRD_FALSE                                                      0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBWR                                                            1:1            /* -WXVF */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBWR_TRUE                                                       0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_CLR_FBWR_FALSE                                                      0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION                                                 2:2            /* RWXVF */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_FALSE                                           0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_TRUE                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_CLR                                             0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE                                                    3:3            /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_NORMAL                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_TAGGED                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD                                                    4:4            /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_FALSE                                              0x00000000     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_TRUE                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_HIGH                                                            0x000002e4     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_HIGH__PRIV_LEVEL_MASK                                           0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_HIGH_VAL                                                        30:0           /* R--VF */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_LOW                                                             0x000002e8     /* R--4R */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_LOW__PRIV_LEVEL_MASK                                            0x00000190 /*       */
#define LW_CLWENC_FALCON_DMAINFO_ERR_TAG_LOW_VAL                                                         31:0           /* R--VF */
#define LW_CLWENC_FALCON_IMEMC(i)                                                                        (0x00000180+(i)*16) /* RW-4A */
#define LW_CLWENC_FALCON_IMEMC__SIZE_1                                                                   1              /*       */
#define LW_CLWENC_FALCON_IMEMC__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_IMEMC_OFFS                                                                      7:2            /* RWIVF */
#define LW_CLWENC_FALCON_IMEMC_OFFS_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMEMC_BLK                                                                       23:8           /* RWIVF */
#define LW_CLWENC_FALCON_IMEMC_BLK_INIT                                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMEMC_AINCW                                                                     24:24          /* RWIVF */
#define LW_CLWENC_FALCON_IMEMC_AINCW_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMEMC_AINCW_TRUE                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IMEMC_AINCW_FALSE                                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEMC_AINCR                                                                     25:25          /* RWIVF */
#define LW_CLWENC_FALCON_IMEMC_AINCR_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMEMC_AINCR_TRUE                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IMEMC_AINCR_FALSE                                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMEMC_SELWRE                                                                    28:28          /* RWIVF */
#define LW_CLWENC_FALCON_IMEMC_SELWRE_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMEMC_SEC_ATOMIC                                                                29:29          /* R-IVF */
#define LW_CLWENC_FALCON_IMEMC_SEC_ATOMIC_TRUE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IMEMC_SEC_ATOMIC_FALSE                                                          0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IMEMC_SEC_WR_VIO                                                                30:30          /* R-IVF */
#define LW_CLWENC_FALCON_IMEMC_SEC_WR_VIO_TRUE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IMEMC_SEC_WR_VIO_FALSE                                                          0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IMEMC_SEC_LOCK                                                                  31:31          /* R-IVF */
#define LW_CLWENC_FALCON_IMEMC_SEC_LOCK_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_IMEMC_SEC_LOCK_FALSE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IMEMD(i)                                                                        (0x00000184+(i)*16) /* RW-4A */
#define LW_CLWENC_FALCON_IMEMD__SIZE_1                                                                   1              /*       */
#define LW_CLWENC_FALCON_IMEMD__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_IMEMD_DATA                                                                      31:0           /* RWXVF */
#define LW_CLWENC_FALCON_IMEMT(i)                                                                        (0x00000188+(i)*16) /* RW-4A */
#define LW_CLWENC_FALCON_IMEMT__SIZE_1                                                                   1              /*       */
#define LW_CLWENC_FALCON_IMEMT__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_IMEMT_TAG                                                                       15:0           /* RWXVF */
#define LW_CLWENC_FALCON_IMEMT_FAULT_CORRECTED                                                           16:16          /* R-IVF */
#define LW_CLWENC_FALCON_IMEMT_FAULT_CORRECTED_INIT                                                      0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IMEMT_FAULT_UNCORRECTED                                                         17:17          /* R-IVF */
#define LW_CLWENC_FALCON_IMEMT_FAULT_UNCORRECTED_INIT                                                    0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEMC(i)                                                                        (0x000001c0+(i)*8) /* RW-4A */
#define LW_CLWENC_FALCON_DMEMC__SIZE_1                                                                   4              /*       */
#define LW_CLWENC_FALCON_DMEMC__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_DMEMC_ADDRESS                                                                   23:0           /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_ADDRESS_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_OFFS                                                                      7:2            /*       */
#define LW_CLWENC_FALCON_DMEMC_OFFS_INIT                                                                 0              /*       */
#define LW_CLWENC_FALCON_DMEMC_BLK                                                                       23:8           /*       */
#define LW_CLWENC_FALCON_DMEMC_BLK_INIT                                                                  0              /*       */
#define LW_CLWENC_FALCON_DMEMC_AINCW                                                                     24:24          /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_AINCW_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_AINCW_TRUE                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_AINCW_FALSE                                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_AINCR                                                                     25:25          /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_AINCR_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_AINCR_TRUE                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_AINCR_FALSE                                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_SETTAG                                                                    26:26          /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_SETTAG_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_SETTAG_TRUE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_SETTAG_FALSE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_SETLVL                                                                    27:27          /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_SETLVL_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_SETLVL_TRUE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_SETLVL_FALSE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_VA                                                                        28:28          /* RWIVF */
#define LW_CLWENC_FALCON_DMEMC_VA_INIT                                                                   0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMEMC_VA_TRUE                                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_VA_FALSE                                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMEMC_MISS                                                                      29:29          /* R-IVF */
#define LW_CLWENC_FALCON_DMEMC_MISS_TRUE                                                                 0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMEMC_MISS_FALSE                                                                0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEMC_MULTIHIT                                                                  30:30          /* R-IVF */
#define LW_CLWENC_FALCON_DMEMC_MULTIHIT_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMEMC_MULTIHIT_FALSE                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEMC_LVLERR                                                                    31:31          /* R-IVF */
#define LW_CLWENC_FALCON_DMEMC_LVLERR_TRUE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_DMEMC_LVLERR_FALSE                                                              0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEMD(i)                                                                        (0x000001c4+(i)*8) /* RW-4A */
#define LW_CLWENC_FALCON_DMEMD__SIZE_1                                                                   4              /*       */
#define LW_CLWENC_FALCON_DMEMD__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_DMEMD_DATA                                                                      31:0           /* RWXVF */
#define LW_CLWENC_FALCON_DMEMT(i)                                                                        (0x00000210+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_DMEMT__SIZE_1                                                                   4              /*       */
#define LW_CLWENC_FALCON_DMEMT__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_DMEMT_TAG                                                                       15:0           /* -WXVF */
#define LW_CLWENC_FALCON_DMEMT_FAULTED                                                                   16:16          /* R-IVF */
#define LW_CLWENC_FALCON_DMEMT_FAULTED_INIT                                                              0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEML(i)                                                                        (0x000002a0+(i)*4) /* -W-4A */
#define LW_CLWENC_FALCON_DMEML__SIZE_1                                                                   4              /*       */
#define LW_CLWENC_FALCON_DMEML__PRIV_LEVEL_MASK                                                          LW_CLWENC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /*       */
#define LW_CLWENC_FALCON_DMEML_LVL                                                                       2:0            /* -WXVF */
#define LW_CLWENC_FALCON_DMEM_DUMMY                                                                      0x00000258     /* R--4R */
#define LW_CLWENC_FALCON_DMEM_DUMMY_DATA                                                                 31:0           /* R-IVF */
#define LW_CLWENC_FALCON_DMEM_DUMMY_DATA_INIT                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_DMEM_DUMMY__PRIV_LEVEL_MASK                                                     0x00000284 /*       */
#define LW_CLWENC_FALCON_IMEM_DUMMY                                                                      0x000001b4     /* R--4R */
#define LW_CLWENC_FALCON_IMEM_DUMMY_DATA                                                                 31:0           /* R-IVF */
#define LW_CLWENC_FALCON_IMEM_DUMMY_DATA_INIT                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_IMEM_DUMMY__PRIV_LEVEL_MASK                                                     0x00000280 /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0(i)                                                       (0x00000300+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0__SIZE_1                                                  4              /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0__PRIV_LEVEL_MASK                                         0x000003f0 /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_VAL                                                      31:0           /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_0_VAL_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1(i)                                                       (0x00000310+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1__SIZE_1                                                  4              /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1__PRIV_LEVEL_MASK                                         0x000003f4 /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_VAL                                                      31:0           /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_1_VAL_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2(i)                                                       (0x00000320+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2__SIZE_1                                                  4              /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2__PRIV_LEVEL_MASK                                         0x000003f8 /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_VAL                                                      31:0           /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_2_VAL_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3(i)                                                       (0x00000330+(i)*4) /* RW-4A */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3__SIZE_1                                                  4              /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3__PRIV_LEVEL_MASK                                         0x000003fc /*       */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_VAL                                                      31:0           /* RWIVF */
#define LW_CLWENC_FALCON_COMMON_SCRATCH_GROUP_3_VAL_INIT                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PRGLWER                                                                         0x000003d4     /* R--4R */
#define LW_CLWENC_FALCON_PRGLWER_MAJOR                                                                   3:0            /* R-IVF */
#define LW_CLWENC_FALCON_PRGLWER_MAJOR_DEFT                                                              0x00000002     /* R-I-V */
#define LW_CLWENC_FALCON_PRGLWER_MINOR                                                                   17:4           /* R-IVF */
#define LW_CLWENC_FALCON_PRGLWER_MINOR_DEFT                                                              0x00000001     /* R-I-V */
#define LW_CLWENC_FALCON_PRGLWER_BUGFIX                                                                  31:18          /* R-IVF */
#define LW_CLWENC_FALCON_PRGLWER_BUGFIX_DEFT                                                             0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG                                                                           0x00000108     /* R--4R */
#define LW_CLWENC_FALCON_HWCFG_IMEM_SIZE                                                                 8:0            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG_FALCON_VIEWABLE_IMEM_SIZE                                                 8:0            /*       */
#define LW_CLWENC_FALCON_HWCFG_DMEM_SIZE                                                                 17:9           /* R--VF */
#define LW_CLWENC_FALCON_HWCFG_FALCON_VIEWABLE_DMEM_SIZE                                                 17:9           /*       */
#define LW_CLWENC_FALCON_HWCFG_METHODFIFO_DEPTH                                                          26:18          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG_DMAQUEUE_DEPTH                                                            31:27          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG1                                                                          0x0000012c     /* R--4R */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV                                                                 3:0            /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_INIT                                                            0x00000006     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_1_0                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_2_0                                                             0x00000002     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_3_0                                                             0x00000003     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_4_0                                                             0x00000004     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_5_0                                                             0x00000005     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_6_0                                                             0x00000006     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_7_0                                                             0x00000007     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_SELWRITY_MODEL                                                           5:4            /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_SELWRITY_MODEL_INIT                                                      0x00000002     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_SELWRITY_MODEL_NONE                                                      0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_SELWRITY_MODEL_LIGHT                                                     0x00000002     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_SELWRITY_MODEL_HEAVY                                                     0x00000003     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION                                                      7:6            /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION_INIT                                                 0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION_0                                                    0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION_1                                                    0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION_2                                                    0x00000002     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CORE_REV_SUBVERSION_3                                                    0x00000003     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_PORTS                                                               11:8           /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_PORTS_INIT                                                          0x00000001     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_PORTS                                                               15:12          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_PORTS_INIT                                                          0x00000004     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_TAG_WIDTH                                                                20:16          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_TAG_WIDTH_INIT                                                           0x00000010     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_TAG_WIDTH                                                           25:21          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_TAG_WIDTH_INIT                                                      0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_DBG_PRIV_BUS                                                             27:27          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_DBG_PRIV_BUS_INIT                                                        0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_DBG_PRIV_BUS_ENABLE                                                      0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_DBG_PRIV_BUS_DISABLE                                                     0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CSB_SIZE_16M                                                             28:28          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_CSB_SIZE_16M_INIT                                                        0x00000001     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_CSB_SIZE_16M_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_CSB_SIZE_16M_FALSE                                                       0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_PRIV_DIRECT                                                              29:29          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_PRIV_DIRECT_INIT                                                         0x00000001     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_PRIV_DIRECT_TRUE                                                         0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_PRIV_DIRECT_FALSE                                                        0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_APERTURES                                                           30:30          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_APERTURES_INIT                                                      0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_APERTURES_ENABLE                                                    0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_DMEM_APERTURES_DISABLE                                                   0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_AUTOFILL                                                            31:31          /* R-IVF */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_AUTOFILL_INIT                                                       0x00000001     /* R-I-V */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_AUTOFILL_ENABLE                                                     0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG1_IMEM_AUTOFILL_DISABLE                                                    0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2                                                                          0x000000f4     /* R--4R */
#define LW_CLWENC_FALCON_HWCFG2_SHA                                                                      0:0            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_SHA_ENABLE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_SHA_DISABLE                                                              0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_BMEM                                                                     1:1            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_BMEM_ENABLE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_BMEM_DISABLE                                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_PKCBOOT                                                                  2:2            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_PKCBOOT_ENABLE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_PKCBOOT_DISABLE                                                          0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_DBGMODE                                                                  3:3            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_DBGMODE_ENABLE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_DBGMODE_DISABLE                                                          0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_KMEM                                                                     4:4            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_KMEM_ENABLE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_KMEM_DISABLE                                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_HSCODE_REVOCATION                                                        5:5            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_HSCODE_REVOCATION_ENABLE                                                 0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_HSCODE_REVOCATION_DISABLE                                                0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_STRAP_FUN                                                                6:6            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_STRAP_FUN_ENABLE                                                         0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_STRAP_FUN_DISABLE                                                        0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_VHR                                                                      7:7            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_VHR_ENABLE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_VHR_DISABLE                                                              0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_HS                                                                       8:8            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_HS_ENABLE                                                                0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_HS_DISABLE                                                               0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_SELWREBUS                                                                9:9            /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_SELWREBUS_ENABLE                                                         0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_SELWREBUS_DISABLE                                                        0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV                                                                    10:10          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_ENABLE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_DISABLE                                                            0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_PL3_DISABLE                                                        11:11          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_PL3_DISABLE_TRUE                                                   0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_PL3_DISABLE_FALSE                                                  0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_MEM_SCRUBBING                                                            12:12          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_MEM_SCRUBBING_PENDING                                                    0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_MEM_SCRUBBING_DONE                                                       0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN                                                   13:13          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_LOCK                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_UNLOCK                                            0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_BOOT_FROM_HS                                                             14:14          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_BOOT_FROM_HS_TRUE                                                        0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_BOOT_FROM_HS_FALSE                                                       0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_SCP                                                                      16:16          /* R--VF */
#define LW_CLWENC_FALCON_HWCFG2_SCP_ENABLE                                                               0x00000001     /* R---V */
#define LW_CLWENC_FALCON_HWCFG2_SCP_DISABLE                                                              0x00000000     /* R---V */
#define LW_CLWENC_FALCON_HWCFG3                                                                          0x00000278     /* R--4R */
#define LW_CLWENC_FALCON_HWCFG3_IMEM_TOTAL_SIZE                                                          11:0           /* R--VF */
#define LW_CLWENC_FALCON_HWCFG3_DMEM_TOTAL_SIZE                                                          27:16          /* R--VF */
#define LW_CLWENC_FALCON_CGCTL                                                                           0x000000a0     /* RW-4R */
#define LW_CLWENC_FALCON_CGCTL_CG_OVERRIDE                                                               0:0            /* RWIVF */
#define LW_CLWENC_FALCON_CGCTL_CG_OVERRIDE_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_CG2                                                                             0x00000134     /* RW-4R */
#define LW_CLWENC_FALCON_CG2__PRIV_LEVEL_MASK                                                            0x000001e8 /*       */
#define LW_CLWENC_FALCON_CG2_SLCG                                                                        17:1           /*       */
#define LW_CLWENC_FALCON_CG2_SLCG_ENABLED                                                                0              /*       */
#define LW_CLWENC_FALCON_CG2_SLCG_DISABLED                                                               0x1FFFF        /*       */
#define LW_CLWENC_FALCON_CG2_SLCG__PROD                                                                  0x000A0        /*       */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DMA                                                             1:1            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DMA_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DMA_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM                                                      2:2            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_ENABLED                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_DISABLED                                             0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PIPE                                                            3:3            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PIPE_ENABLED                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PIPE_DISABLED                                                   0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DIV                                                             4:4            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DIV_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_DIV_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_ICD                                                             5:5            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_ICD_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_ICD_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CFG                                                             6:6            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CFG_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CFG_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CTXSW                                                           7:7            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CTXSW_ENABLED                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_CTXSW_DISABLED                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PMB                                                             8:8            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PMB_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_PMB_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_RF                                                              9:9            /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_RF_ENABLED                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_RF_DISABLED                                                     0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_MUL                                                             10:10          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_MUL_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_MUL_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_LDST                                                            11:11          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_LDST_ENABLED                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_LDST_DISABLED                                                   0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TSYNC                                                           12:12          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TSYNC_ENABLED                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TSYNC_DISABLED                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GPTMR                                                           13:13          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GPTMR_ENABLED                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_GPTMR_DISABLED                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_WDTMR                                                           14:14          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_WDTMR_ENABLED                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_WDTMR_DISABLED                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_IRQSTAT                                                         15:15          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_IRQSTAT_ENABLED                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_IRQSTAT_DISABLED                                                0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TOP                                                             16:16          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TOP_ENABLED                                                     0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FALCON_TOP_DISABLED                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CG2_SLCG_FBIF                                                                   17:17          /* RWIVF */
#define LW_CLWENC_FALCON_CG2_SLCG_FBIF_ENABLED                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CG2_SLCG_FBIF_DISABLED                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL                                                                            0x00000240     /* RW-4R */
#define LW_CLWENC_FALCON_SCTL__PRIV_LEVEL_MASK                                                           0x00000298 /*       */
#define LW_CLWENC_FALCON_SCTL_LSMODE                                                                     0:0            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_LSMODE_FALSE                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_LSMODE_TRUE                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_HSMODE                                                                     1:1            /* R--VF */
#define LW_CLWENC_FALCON_SCTL_HSMODE_FALSE                                                               0x00000000     /* R---V */
#define LW_CLWENC_FALCON_SCTL_HSMODE_TRUE                                                                0x00000001     /* R---V */
#define LW_CLWENC_FALCON_SCTL_LSMODE_LEVEL                                                               5:4            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_LSMODE_LEVEL_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_UCODE_LEVEL                                                                5:4            /*       */
#define LW_CLWENC_FALCON_SCTL_UCODE_LEVEL_INIT                                                           0              /*       */
#define LW_CLWENC_FALCON_SCTL_DEBUG_PRIV_LEVEL                                                           9:8            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_DEBUG_PRIV_LEVEL_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_RESET_LVLM_EN                                                              12:12          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_RESET_LVLM_EN_TRUE                                                         0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_RESET_LVLM_EN_FALSE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_STALLREQ_CLR_EN                                                            13:13          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_STALLREQ_CLR_EN_TRUE                                                       0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL_STALLREQ_CLR_EN_FALSE                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_AUTH_EN                                                                    14:14          /* RWIVF */
#define LW_CLWENC_FALCON_SCTL_AUTH_EN_TRUE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SCTL_AUTH_EN_FALSE                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL1                                                                           0x00000250     /* RW-4R */
#define LW_CLWENC_FALCON_SCTL1__PRIV_LEVEL_MASK                                                          0x0000028c /*       */
#define LW_CLWENC_FALCON_SCTL1_CSBLVL_MASK                                                               1:0            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL1_CSBLVL_MASK_INIT                                                          0x00000003     /* RWI-V */
#define LW_CLWENC_FALCON_SCTL1_EXTLVL_MASK                                                               3:2            /* RWIVF */
#define LW_CLWENC_FALCON_SCTL1_EXTLVL_MASK_INIT                                                          0x00000003     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL                                                                           0x000000e4     /* RW-4R */
#define LW_CLWENC_FALCON_HSCTL__PRIV_LEVEL_MASK                                                          0x000000e8 /*       */
#define LW_CLWENC_FALCON_HSCTL_TRACEPC                                                                   0:0            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_TRACEPC_ENABLE                                                            0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_TRACEPC_DISABLE                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_HSCTL_SP_MIN                                                                    1:1            /* RWIVF */
#define LW_CLWENC_FALCON_HSCTL_SP_MIN_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_HSCTL_SP_MIN_DISABLE                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_ERB                                                                      0x000002ec     /* -W-4R */
#define LW_CLWENC_FALCON_SAFETY_ERB_DATA                                                                 31:0           /* -WXVF */
#define LW_CLWENC_FALCON_SAFETY_ERB_DATA_CORRECTED_ERR                                                   0xeafe0c00     /* -W--V */
#define LW_CLWENC_FALCON_SAFETY_ERB_DATA_UNCORRECTED_ERR                                                 0xeafe1cff     /* -W--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX                                                                  0x000002f0     /* RW-4R */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_DATA                                                             31:0           /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_DATA_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRADDR                                                          23:0           /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRADDR_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE                                                          31:24          /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_SBE_IMEM_PF                                              0x000000f0     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DBE_IMEM_PF                                              0x000000f1     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_PARITY_IMEM_PF                                           0x000000f1     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_SBE_IMEM_SCP                                             0x000000f2     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DBE_IMEM_SCP                                             0x000000f3     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_PARITY_IMEM_SCP                                          0x000000f3     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_SBE_IMEM_DMA                                             0x000000f4     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DBE_IMEM_DMA                                             0x000000f5     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_PARITY_IMEM_DMA                                          0x000000f5     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_SBE_IMEM_PMB                                             0x000000f6     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DBE_IMEM_PMB                                             0x000000f7     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_PARITY_IMEM_PMB                                          0x000000f7     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DMEM_LDST                                                0x000000f8     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DMEM_PMB                                                 0x000000f9     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DMEM_DMA                                                 0x000000fa     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DMEM_SCP                                                 0x000000fb     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_CORRECTED_SHA                                            0x000000fc     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_UNCORRECTED_SHA                                          0x000000fd     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_CORRECTED_RISCV                                          0x000000fe     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_UNCORRECTED_RISCV                                        0x000000ff     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_SBE_IROM                                                 0x000000e0     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DBE_IROM                                                 0x000000e1     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_PARITY_IMEM_EXT                                          0x000000e2     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_MAILBOX_ERRCODE_DMEM_EXT                                                 0x000000e3     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL                                                                     0x000002f4     /* RW-4R */
#define LW_CLWENC_FALCON_SAFETY_CTRL__PRIV_LEVEL_MASK                                                    0x000001b0 /*       */
#define LW_CLWENC_FALCON_SAFETY_CTRL_FUSE_OPT_ECC_EN                                                     16:16          /* R-XVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_FUSE_OPT_ECC_EN_TRUE                                                0x00000001     /* R---V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_FUSE_OPT_ECC_EN_FALSE                                               0x00000000     /* R---V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_EXC_ON_DMEM_ERR                                                     9:9            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_EXC_ON_DMEM_ERR_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_EXC_ON_DMEM_ERR_TRUE                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_EXC_ON_DMEM_ERR_FALSE                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_HALT_ON_IMEM_ERR                                                    8:8            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_HALT_ON_IMEM_ERR_INIT                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_HALT_ON_IMEM_ERR_TRUE                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_HALT_ON_IMEM_ERR_FALSE                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_DMEM_PARITY_DIS                                                     5:4            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_DMEM_PARITY_DIS_INIT                                                0x00000002     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_DMEM_PARITY_DIS_TRUE                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_IMEM_ECC_DIS                                                        1:0            /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_CTRL_IMEM_ECC_DIS_INIT                                                   0x00000002     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_CTRL_IMEM_ECC_DIS_TRUE                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR                                                                 0x000002f8     /* RW-4R */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR_VALUE                                                           31:0           /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR_VALUE_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR_HI                                                              0x000002fc     /* RW-4R */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR_HI_VALUE                                                        31:0           /* RWIVF */
#define LW_CLWENC_FALCON_SAFETY_ERR_ADDR_HI_VALUE_INIT                                                   0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_OS                                                                              0x00000080     /* RW-4R */
#define LW_CLWENC_FALCON_OS_VERSION                                                                      31:0           /* RWIVF */
#define LW_CLWENC_FALCON_OS_VERSION_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_RM                                                                              0x00000084     /* RW-4R */
#define LW_CLWENC_FALCON_RM_CONFIG                                                                       31:0           /* RWIVF */
#define LW_CLWENC_FALCON_RM_CONFIG_INIT                                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SOFT_PM                                                                         0x00000088     /* RW-4R */
#define LW_CLWENC_FALCON_SOFT_PM__PRIV_LEVEL_MASK                                                        0x000001ec /*       */
#define LW_CLWENC_FALCON_SOFT_PM_TRIGGER_START                                                           17:17          /* RWIVF */
#define LW_CLWENC_FALCON_SOFT_PM_TRIGGER_START_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SOFT_PM_TRIGGER_END                                                             16:16          /* RWIVF */
#define LW_CLWENC_FALCON_SOFT_PM_TRIGGER_END_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SOFT_PM_PROBE                                                                   5:0            /* RWIVF */
#define LW_CLWENC_FALCON_SOFT_PM_PROBE_INIT                                                              0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_SOFT_MODE                                                                       0x0000008c     /* RW-4R */
#define LW_CLWENC_FALCON_SOFT_MODE__PRIV_LEVEL_MASK                                                      0x000001ec /*       */
#define LW_CLWENC_FALCON_SOFT_MODE_PROBE                                                                 5:0            /* RWIVF */
#define LW_CLWENC_FALCON_SOFT_MODE_PROBE_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM                                                                             0x000000a8     /* RW-4R */
#define LW_CLWENC_FALCON_PMM__PRIV_LEVEL_MASK                                                            0x000001ec /*       */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL                                                            4:0            /* RWIVF */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_ANY                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_CODE                                                       0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMAQ                                                       0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMFENCE                                                    0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMWAIT                                                     0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_IMWAIT                                                     0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_IPND                                                       0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_LDSTQ                                                      0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_SB                                                         0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_ANY_SC                                                     0x00000009     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_CODE_SC                                                    0x0000000a     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMAQ_SC                                                    0x0000000b     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMFENCE_SC                                                 0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_DMWAIT_SC                                                  0x0000000d     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_IMWAIT_SC                                                  0x0000000e     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_IPND_SC                                                    0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_LDSTQ_SC                                                   0x00000010     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_STALL_SEL_SB_SC                                                      0x00000011     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL                                                             7:5            /* RWIVF */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_WAITING                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL                                                   0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_WAITING_SC                                                  0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE_SC                                                 0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL_SC                                                0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL                                                          11:8           /* RWIVF */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_0                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_1                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_2                                                        0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_3                                                        0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_4                                                        0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_5                                                        0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_0_SC                                                     0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_1_SC                                                     0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_2_SC                                                     0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_3_SC                                                     0x00000009     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_4_SC                                                     0x0000000a     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM0_SEL_5_SC                                                     0x0000000b     /* RW--V */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM1_SEL                                                          15:12          /* RWIVF */
#define LW_CLWENC_FALCON_PMM_FALCON_SOFTPM1_SEL_0                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL                                                             19:17          /* RWIVF */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_1KTRANSFER                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_RREQ                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_WREQ                                                        0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_TWREQ                                                       0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_1KTRANSFER_SC                                               0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_RREQ_SC                                                     0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_WREQ_SC                                                     0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_DSTAT_SEL_TWREQ_SC                                                    0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL                                                            23:20          /* RWIVF */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RDATQ_FULL                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RACKQ_FULL                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WREQQ_FULL                                                 0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WDATQ_FULL                                                 0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WACKQ_FULL                                                 0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_MREQQ_FULL                                                 0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RREQ_PEND                                                  0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WREQ_PEND                                                  0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RDATQ_FULL_SC                                              0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RACKQ_FULL_SC                                              0x00000009     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WREQQ_FULL_SC                                              0x0000000a     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WDATQ_FULL_SC                                              0x0000000b     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WACKQ_FULL_SC                                              0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_MREQQ_FULL_SC                                              0x0000000d     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_RREQ_PEND_SC                                               0x0000000e     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL0_SEL_WREQ_PEND_SC                                               0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL1_SEL                                                            27:24          /* RWIVF */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL1_SEL_RDATQ_FULL                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL2_SEL                                                            31:28          /* RWIVF */
#define LW_CLWENC_FALCON_PMM_TFBIF_STALL2_SEL_RDATQ_FULL                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DEBUG1                                                                          0x00000090     /* RW-4R */
#define LW_CLWENC_FALCON_DEBUG1__PRIV_LEVEL_MASK                                                         0x00000294 /*       */
#define LW_CLWENC_FALCON_DEBUG1_MTHD_DRAIN_TIME                                                          15:0           /* RWIVF */
#define LW_CLWENC_FALCON_DEBUG1_MTHD_DRAIN_TIME_INIT                                                     0x00000040     /* RWI-V */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE                                                               16:16          /* RWIVF */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DEBUG1_TRACE_FORMAT                                                             17:17          /* RWIVF */
#define LW_CLWENC_FALCON_DEBUG1_TRACE_FORMAT_INIT                                                        0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DEBUG1_TRACE_FORMAT_UNCOMPRESSED                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DEBUG1_TRACE_FORMAT_COMPRESSED                                                  0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE1                                                              18:18          /* RWIVF */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE1_INIT                                                         0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE1_BYPASS_IDLE_CHECKS                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DEBUG1_CTXSW_MODE1_DEFAULT                                                      0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DEBUGINFO                                                                       0x00000094     /* RW-4R */
#define LW_CLWENC_FALCON_DEBUGINFO_DATA                                                                  31:0           /* RWXVF */
#define LW_CLWENC_FALCON_SP_MIN                                                                          0x00000270     /* RW-4R */
#define LW_CLWENC_FALCON_SP_MIN__PRIV_LEVEL_MASK                                                         0x000001f0 /*       */
#define LW_CLWENC_FALCON_SP_MIN_VALUE                                                                    23:0           /* RWIVF */
#define LW_CLWENC_FALCON_SP_MIN_VALUE_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_EXCI                                                                            0x000000d0     /* R--4R */
#define LW_CLWENC_FALCON_EXCI__PRIV_LEVEL_MASK                                                           0x000001f4 /*       */
#define LW_CLWENC_FALCON_EXCI_EXPC                                                                       19:0           /* R-XVF */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE                                                                    24:20          /* R-XVF */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_TRAP0                                                              0x00000000     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_TRAP1                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_TRAP2                                                              0x00000002     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_TRAP3                                                              0x00000003     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_ILL_INS                                                            0x00000008     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_ILW_INS                                                            0x00000009     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_MISS_INS                                                           0x0000000a     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DHIT_INS                                                           0x0000000b     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_SP_OVERFLOW                                                        0x0000000d     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_BRKPT_INS                                                          0x0000000f     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DMEM_MISS_INS                                                      0x00000010     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DMEM_DHIT_INS                                                      0x00000011     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DMEM_PAFAULT_INS                                                   0x00000012     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DMEM_PERMISSION_INS                                                0x00000013     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXCAUSE_DMEM_FAULT_INS                                                     0x00000014     /* R---V */
#define LW_CLWENC_FALCON_EXCI_EXPC_HIGH                                                                  31:28          /* R-XVF */
#define LW_CLWENC_FALCON_EXCI2                                                                           0x000000bc     /* R--4R */
#define LW_CLWENC_FALCON_EXCI2__PRIV_LEVEL_MASK                                                          0x000001f4 /*       */
#define LW_CLWENC_FALCON_EXCI2_ADDRESS                                                                   31:0           /* R-IVF */
#define LW_CLWENC_FALCON_EXCI2_ADDRESS_INIT                                                              0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_SVEC_SPR                                                                        0x000000d4     /* R--4R */
#define LW_CLWENC_FALCON_SVEC_SPR__PRIV_LEVEL_MASK                                                       0x000001f8 /*       */
#define LW_CLWENC_FALCON_SVEC_SPR_SIGPASS                                                                18:18          /* R-XVF */
#define LW_CLWENC_FALCON_SVEC_SPR_SIGPASS_TRUE                                                           0x00000001     /* R---V */
#define LW_CLWENC_FALCON_SVEC_SPR_SIGPASS_FALSE                                                          0x00000000     /* R---V */
#define LW_CLWENC_FALCON_CPUCTL                                                                          0x00000100     /* RW-4R */
#define LW_CLWENC_FALCON_CPUCTL__PRIV_LEVEL_MASK                                                         0x00000288 /*       */
#define LW_CLWENC_FALCON_CPUCTL_IILWAL                                                                   0:0            /* -WXVF */
#define LW_CLWENC_FALCON_CPUCTL_IILWAL_TRUE                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_IILWAL_FALSE                                                             0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_STARTCPU                                                                 1:1            /* -WXVF */
#define LW_CLWENC_FALCON_CPUCTL_STARTCPU_TRUE                                                            0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_STARTCPU_FALSE                                                           0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_SRESET                                                                   2:2            /* -WXVF */
#define LW_CLWENC_FALCON_CPUCTL_SRESET_TRUE                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_SRESET_FALSE                                                             0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_HRESET                                                                   3:3            /* -WXVF */
#define LW_CLWENC_FALCON_CPUCTL_HRESET_TRUE                                                              0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_HRESET_FALSE                                                             0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_HALTED                                                                   4:4            /* R-XVF */
#define LW_CLWENC_FALCON_CPUCTL_HALTED_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_CPUCTL_HALTED_FALSE                                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_CPUCTL_STOPPED                                                                  5:5            /* R-XVF */
#define LW_CLWENC_FALCON_CPUCTL_STOPPED_TRUE                                                             0x00000001     /* R---V */
#define LW_CLWENC_FALCON_CPUCTL_STOPPED_FALSE                                                            0x00000000     /* R---V */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_EN                                                                 6:6            /* RWIVF */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_EN_TRUE                                                            0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_EN_FALSE                                                           0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_EN_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS                                                                    0x00000130     /* -W-4R */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_STARTCPU                                                           1:1            /* -WXVF */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_STARTCPU_TRUE                                                      0x00000001     /* -W--V */
#define LW_CLWENC_FALCON_CPUCTL_ALIAS_STARTCPU_FALSE                                                     0x00000000     /* -W--V */
#define LW_CLWENC_FALCON_STACKCFG                                                                        0x00000138     /* RW-4R */
#define LW_CLWENC_FALCON_STACKCFG__PRIV_LEVEL_MASK                                                       0x0000028c /*       */
#define LW_CLWENC_FALCON_STACKCFG_BOTTOM                                                                 23:0           /* RWXVF */
#define LW_CLWENC_FALCON_STACKCFG_BOTTOM_INIT                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_STACKCFG_SPEXC                                                                  31:31          /* RWIVF */
#define LW_CLWENC_FALCON_STACKCFG_SPEXC_INIT                                                             0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_STACKCFG_SPEXC_DISABLE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_STACKCFG_SPEXC_ENABLE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_BOOTVEC                                                                         0x00000104     /* RW-4R */
#define LW_CLWENC_FALCON_BOOTVEC__PRIV_LEVEL_MASK                                                        0x00000194 /*       */
#define LW_CLWENC_FALCON_BOOTVEC_VEC                                                                     31:0           /* RWIVF */
#define LW_CLWENC_FALCON_BOOTVEC_VEC_INIT                                                                0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL                                                                          0x00000254     /* RW-4R */
#define LW_CLWENC_FALCON_DBGCTL__PRIV_LEVEL_MASK                                                         0x000001a8 /*       */
#define LW_CLWENC_FALCON_DBGCTL_VAL                                                                      9:0            /*       */
#define LW_CLWENC_FALCON_DBGCTL_VAL_INIT                                                                 0              /*       */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STOP                                                           0:0            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STOP_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STOP_DISABLE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STOP_ENABLE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUN                                                            1:1            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUN_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUN_DISABLE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUN_ENABLE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUNB                                                           2:2            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUNB_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUNB_DISABLE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RUNB_ENABLE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STEP                                                           3:3            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STEP_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STEP_DISABLE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_STEP_ENABLE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_EMASK                                                          4:4            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_EMASK_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_EMASK_DISABLE                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_EMASK_ENABLE                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR                                                       5:5            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RSTAT                                                          6:6            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_INIT                                                     0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_DISABLE                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_ENABLE                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIVWL_IBRKPT                                                            7:7            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_PRIVWL_IBRKPT_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_PRIVWL_IBRKPT_DISABLE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_PRIVWL_IBRKPT_ENABLE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR                                                       8:8            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RDM                                                            9:9            /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RDM_INIT                                                       0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RDM_DISABLE                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_ICD_CMDWL_RDM_ENABLE                                                     0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_TRACE_MODE                                                               13:12          /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_TRACE_MODE_FULL                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_TRACE_MODE_REDUCED                                                       0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_TRACE_MODE_STACK                                                         0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_DBGCTL_CYA                                                                      31:16          /* RWIVF */
#define LW_CLWENC_FALCON_DBGCTL_CYA_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DBGCTL_CYA_ENABLE                                                               0x00008afe     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1                                                                         0x00000098     /* RW-4R */
#define LW_CLWENC_FALCON_IBRKPT1__PRIV_LEVEL_MASK                                                        0x000001fc /*       */
#define LW_CLWENC_FALCON_IBRKPT1_PC                                                                      23:0           /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT1_PC_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT1_SUPPRESS                                                                29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT1_SUPPRESS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT1_SUPPRESS_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1_SUPPRESS_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1_SKIP                                                                    30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT1_SKIP_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT1_SKIP_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1_SKIP_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1_EN                                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT1_EN_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT1_EN_DISABLE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT1_EN_ENABLE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2                                                                         0x0000009c     /* RW-4R */
#define LW_CLWENC_FALCON_IBRKPT2__PRIV_LEVEL_MASK                                                        0x000001fc /*       */
#define LW_CLWENC_FALCON_IBRKPT2_PC                                                                      23:0           /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT2_PC_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT2_SUPPRESS                                                                29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT2_SUPPRESS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT2_SUPPRESS_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2_SUPPRESS_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2_SKIP                                                                    30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT2_SKIP_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT2_SKIP_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2_SKIP_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2_EN                                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT2_EN_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT2_EN_DISABLE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT2_EN_ENABLE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3                                                                         0x000000b0     /* RW-4R */
#define LW_CLWENC_FALCON_IBRKPT3__PRIV_LEVEL_MASK                                                        0x000001fc /*       */
#define LW_CLWENC_FALCON_IBRKPT3_PC                                                                      23:0           /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT3_PC_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT3_SUPPRESS                                                                29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT3_SUPPRESS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT3_SUPPRESS_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3_SUPPRESS_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3_SKIP                                                                    30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT3_SKIP_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT3_SKIP_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3_SKIP_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3_EN                                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT3_EN_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT3_EN_DISABLE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT3_EN_ENABLE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4                                                                         0x000000b4     /* RW-4R */
#define LW_CLWENC_FALCON_IBRKPT4__PRIV_LEVEL_MASK                                                        0x000001fc /*       */
#define LW_CLWENC_FALCON_IBRKPT4_PC                                                                      23:0           /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT4_PC_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT4_SUPPRESS                                                                29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT4_SUPPRESS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT4_SUPPRESS_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4_SUPPRESS_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4_SKIP                                                                    30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT4_SKIP_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT4_SKIP_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4_SKIP_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4_EN                                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT4_EN_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT4_EN_DISABLE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT4_EN_ENABLE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5                                                                         0x000000b8     /* RW-4R */
#define LW_CLWENC_FALCON_IBRKPT5__PRIV_LEVEL_MASK                                                        0x000001fc /*       */
#define LW_CLWENC_FALCON_IBRKPT5_PC                                                                      23:0           /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT5_PC_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT5_SUPPRESS                                                                29:29          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT5_SUPPRESS_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT5_SUPPRESS_DISABLE                                                        0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5_SUPPRESS_ENABLE                                                         0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5_SKIP                                                                    30:30          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT5_SKIP_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT5_SKIP_DISABLE                                                            0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5_SKIP_ENABLE                                                             0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5_EN                                                                      31:31          /* RWIVF */
#define LW_CLWENC_FALCON_IBRKPT5_EN_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IBRKPT5_EN_DISABLE                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IBRKPT5_EN_ENABLE                                                               0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD                                                                         0x00000200     /* RW-4R */
#define LW_CLWENC_FALCON_ICD_CMD__PRIV_LEVEL_MASK                                                        0x00000220 /*       */
#define LW_CLWENC_FALCON_ICD_CMD_OPC                                                                     3:0            /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_STOP                                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RUN                                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_JRUN                                                                0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RUNB                                                                0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_JRUNB                                                               0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_STEP                                                                0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_JSTEP                                                               0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_EMASK                                                               0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RREG                                                                0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_WREG                                                                0x00000009     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RDM                                                                 0x0000000a     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_WDM                                                                 0x0000000b     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RCM                                                                 0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_WCM                                                                 0x0000000d     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_RSTAT                                                               0x0000000e     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_OPC_SBU                                                                 0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_SZ                                                                      7:6            /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_SZ_B                                                                    0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_SZ_HW                                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_SZ_W                                                                    0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX                                                                     12:8           /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG0                                                                0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG1                                                                0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG2                                                                0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG3                                                                0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG4                                                                0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG5                                                                0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG6                                                                0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG7                                                                0x00000007     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG8                                                                0x00000008     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG9                                                                0x00000009     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG10                                                               0x0000000a     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG11                                                               0x0000000b     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG12                                                               0x0000000c     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG13                                                               0x0000000d     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG14                                                               0x0000000e     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_REG15                                                               0x0000000f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_IV0                                                                 0x00000010     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_IV1                                                                 0x00000011     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_EV                                                                  0x00000013     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_SP                                                                  0x00000014     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_PC                                                                  0x00000015     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_IMB                                                                 0x00000016     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_DMB                                                                 0x00000017     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_CSW                                                                 0x00000018     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_CCR                                                                 0x00000019     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_SEC                                                                 0x0000001a     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_CTX                                                                 0x0000001b     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_EXCI                                                                0x0000001c     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_SEC1                                                                0x0000001e     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_IMB1                                                                0x0000001e     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_DMB1                                                                0x0000001f     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT0                                                              0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT1                                                              0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT2                                                              0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT3                                                              0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT4                                                              0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_RSTAT5                                                              0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_WB0                                                                 0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_WB1                                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_WB2                                                                 0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_IDX_WB3                                                                 0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_FAULTED                                                                 13:13          /* R-IVF */
#define LW_CLWENC_FALCON_ICD_CMD_FAULTED_INIT                                                            0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_ICD_CMD_FAULTED_TRUE                                                            0x00000001     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_FAULTED_FALSE                                                           0x00000000     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_ERROR                                                                   14:14          /* R--VF */
#define LW_CLWENC_FALCON_ICD_CMD_ERROR_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_ERROR_FALSE                                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_RDVLD                                                                   15:15          /* R--VF */
#define LW_CLWENC_FALCON_ICD_CMD_RDVLD_TRUE                                                              0x00000001     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_RDVLD_FALSE                                                             0x00000000     /* R---V */
#define LW_CLWENC_FALCON_ICD_CMD_PARM                                                                    31:16          /*       */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK                                                                   31:16          /*       */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP0                                                             16:16          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP0_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP0_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP1                                                             17:17          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP1_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP1_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP2                                                             18:18          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP2_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP2_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP3                                                             19:19          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP3_TRUE                                                        0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_TRAP3_FALSE                                                       0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_UNIMP                                                         20:20          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_UNIMP_TRUE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_UNIMP_FALSE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMISS                                                         21:21          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMISS_TRUE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMISS_FALSE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMHIT                                                         22:22          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMHIT_TRUE                                                    0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IMHIT_FALSE                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IBREAK                                                        23:23          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IBREAK_TRUE                                                   0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXC_IBREAK_FALSE                                                  0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV0                                                               24:24          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV0_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV0_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV1                                                               25:25          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV1_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV1_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV2                                                               26:26          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV2_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_IV2_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_ICD_CMD_EMASK_EXT                                                               31:27          /* RWXVF */
#define LW_CLWENC_FALCON_ICD_ADDR                                                                        0x00000204     /* RW-4R */
#define LW_CLWENC_FALCON_ICD_ADDR__PRIV_LEVEL_MASK                                                       0x00000220 /*       */
#define LW_CLWENC_FALCON_ICD_ADDR_ADDR                                                                   31:0           /* RWXVF */
#define LW_CLWENC_FALCON_ICD_WDATA                                                                       0x00000208     /* RW-4R */
#define LW_CLWENC_FALCON_ICD_WDATA__PRIV_LEVEL_MASK                                                      0x00000220 /*       */
#define LW_CLWENC_FALCON_ICD_WDATA_DATA                                                                  31:0           /* RWXVF */
#define LW_CLWENC_FALCON_ICD_RDATA                                                                       0x0000020c     /* R--4R */
#define LW_CLWENC_FALCON_ICD_RDATA__PRIV_LEVEL_MASK                                                      0x00000220 /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_DATA                                                                  31:0           /* R--VF */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL                                                      0:0            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL                                                      1:1            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL                                                    2:2            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL                                                      3:3            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ                                                 4:4            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_TRUE                                            1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_FALSE                                           0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING                                            5:5            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_TRUE                                       1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_FALSE                                      0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING                                            6:6            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_TRUE                                       1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_FALSE                                      0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL                                                      7:7            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL                                                   8:8            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_TRUE                                              1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_FALSE                                             0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL                                                    9:9            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL                                                     10:10          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_TRUE                                                1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_FALSE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SP_STALL                                                       11:11          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SP_STALL_TRUE                                                  1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_SP_STALL_FALSE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_BL_STALL                                                       12:12          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_BL_STALL_TRUE                                                  1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_BL_STALL_FALSE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL                                                     13:13          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_TRUE                                                1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_FALSE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL                                                    14:14          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL                                                  16:16          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH                                                 20:20          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_TRUE                                            1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_FALSE                                           0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH                                                    21:21          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH                                                      22:22          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_FASLE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_IRQ_FLUSH                                                      25:23          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_VALIDRD                                                        28:28          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_VALIDRD_TRUE                                                   1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_VALIDRD_FALSE                                                  0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_WAITING                                                        29:29          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_WAITING_TRUE                                                   1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_WAITING_FALSE                                                  0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTED                                                         30:30          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTED_TRUE                                                    1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_HALTED_FALSE                                                   0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL                                                      31:31          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB_ALLOC                                                       3:0            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB_VALID                                                       7:4            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ                                                         9:8            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_BYTE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_HALFWORD                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_WORD                                                 2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ                                                         11:10          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_BYTE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_HALFWORD                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_WORD                                                 2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ                                                         13:12          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_BYTE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_HALFWORD                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_WORD                                                 2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ                                                         15:14          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_BYTE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_HALFWORD                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_WORD                                                 2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB0_IDX                                                        19:16          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB1_IDX                                                        23:20          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB2_IDX                                                        27:24          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT1_WB3_IDX                                                        31:28          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_DMA_ENABLE                                                     4:4            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_LDSTQ_NUM                                                      7:5            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_DMAQ_NUM                                                       12:8           /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_EM_BUSY                                                        19:16          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_EM_ACKED                                                       23:20          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_EM_ISWR                                                        27:24          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT2_EM_DVLD                                                        31:28          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE                                                      0:0            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE                                                     1:1            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_TRUE                                                1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_FALSE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE                                                       2:2            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_TRUE                                                  1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_FALSE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE                                                       3:3            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_TRUE                                                  1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_FALSE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE                                                      4:4            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_TRUE                                                 1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_FALSE                                                0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY                                                     5:5            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_TRUE                                                1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_FALSE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CSWIE                                                          8:6            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CSWE                                                           10:10          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE                                                    14:12          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_IDLE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_CHECK                                           1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE                                            2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE_WAIT                                       3              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_BLK_BIND                                        4              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESET                                           5              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESETWAIT                                       6              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_ACK                                             7              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND                                                     15:15          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_TRUE                                                1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_FALSE                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE                                                 17:17          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_TRUE                                            1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_FALSE                                           0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY                                                 18:18          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_TRUE                                            1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_FALSE                                           0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY                                                  19:19          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY                                                    20:20          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY                                                    21:21          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_TRUE                                               1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_FALSE                                              0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY                                                   22:22          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_TRUE                                              1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_FALSE                                             0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK                                                  23:23          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE                                                       24:24          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_TRUE                                                  1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_FALSE                                                 0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE                                                      1:0            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_NORMAL                                               0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_ISSUE_CLEAR                                     1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_EXLDQ_CLEAR                                     2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_FULL_DBG_MODE                                        3              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE                                                       3:2            /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_SUPPRESSICD                                           0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_IBRK                                         1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_STEP                                         2              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK                                                      31:16          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0                                                16:16          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_TRUE                                           1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_FALSE                                          0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1                                                17:17          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_TRUE                                           1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_FALSE                                          0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2                                                18:18          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_TRUE                                           1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_FALSE                                          0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3                                                19:19          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_TRUE                                           1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_FALSE                                          0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP                                            20:20          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_TRUE                                       1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_FALSE                                      0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS                                            21:21          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_TRUE                                       1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_FALSE                                      0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT                                            22:22          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_TRUE                                       1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_FALSE                                      0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK                                           23:23          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_TRUE                                      1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_FALSE                                     0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0                                                  24:24          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1                                                  25:25          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2                                                  26:26          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_TRUE                                             1              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_FALSE                                            0              /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXT                                                  31:27          /*       */
#define LW_CLWENC_FALCON_ICD_RDATA_RSTAT5_LRU_STATE                                                      7:0            /*       */
#define LW_CLWENC_FALCON_RSTAT0                                                                          0x000000d8     /* R--4R */
#define LW_CLWENC_FALCON_RSTAT0__PRIV_LEVEL_MASK                                                         0x00000224 /*       */
#define LW_CLWENC_FALCON_RSTAT0_MEM_STALL                                                                0:0            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_DMA_STALL                                                                1:1            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_FENCE_STALL                                                              2:2            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_DIV_STALL                                                                3:3            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_SB_FULL_STALL                                                            8:8            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_SB_HIT_STALL                                                             9:9            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_FLOW_STALL                                                               10:10          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_SP_STALL                                                                 11:11          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_BL_STALL                                                                 12:12          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_NO_INSTR_STALL                                                           16:16          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_HALTSTOP_FLUSH                                                           20:20          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_AFILL_FLUSH                                                              21:21          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_EXC_FLUSH                                                                22:22          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_IRQ_FLUSH                                                                25:23          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_VALID                                                                    28:28          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_WAITING                                                                  29:29          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT0_HALTED                                                                   30:30          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3                                                                          0x000000dc     /* R--4R */
#define LW_CLWENC_FALCON_RSTAT3_MTHD_IDLE                                                                0:0            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_CTXSW_IDLE                                                               1:1            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_IDLE                                                                 2:2            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_SCP_IDLE                                                                 3:3            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_LDST_IDLE                                                                4:4            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_SBWB_EMPTY                                                               5:5            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_CSWIE                                                                    8:6            /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_CSWE                                                                     10:10          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_CTXSW_STATE                                                              14:12          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_CTXSW_PEND                                                               15:15          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_FBREQ_IDLE                                                           17:17          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_ACKQ_EMPTY                                                           18:18          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_RDQ_EMPTY                                                            19:19          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_WR_BUSY                                                              20:20          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_DMA_RD_BUSY                                                              21:21          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_LDST_XT_BUSY                                                             22:22          /* R-XVF */
#define LW_CLWENC_FALCON_RSTAT3_LDST_XT_BLOCK                                                            23:23          /* R-XVF */
#define LW_CLWENC_FALCON_TRACEIDX                                                                        0x00000148     /* RW-4R */
#define LW_CLWENC_FALCON_TRACEIDX__PRIV_LEVEL_MASK                                                       0x0000019c /*       */
#define LW_CLWENC_FALCON_TRACEIDX_CNT                                                                    31:24          /* R-IVF */
#define LW_CLWENC_FALCON_TRACEIDX_CNT_INIT                                                               0x00000000     /* R-I-V */
#define LW_CLWENC_FALCON_TRACEIDX_MAXIDX                                                                 23:16          /* R--VF */
#define LW_CLWENC_FALCON_TRACEIDX_IDX                                                                    7:0            /* RWIVF */
#define LW_CLWENC_FALCON_TRACEIDX_IDX_INIT                                                               0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_TRACEPC                                                                         0x0000014c     /* R--4R */
#define LW_CLWENC_FALCON_TRACEPC__PRIV_LEVEL_MASK                                                        0x0000019c /*       */
#define LW_CLWENC_FALCON_TRACEPC_PC                                                                      23:0           /* R--VF */
#define LW_CLWENC_FALCON_TRACEINFO                                                                       0x0000017c     /* R--4R */
#define LW_CLWENC_FALCON_TRACEINFO__PRIV_LEVEL_MASK                                                      0x0000019c /*       */
#define LW_CLWENC_FALCON_TRACEINFO_COUNT                                                                 15:0           /* R--VF */
#define LW_CLWENC_FALCON_IMCTL                                                                           0x00000140     /* RW-4R */
#define LW_CLWENC_FALCON_IMCTL__PRIV_LEVEL_MASK                                                          0x0000028c /*       */
#define LW_CLWENC_FALCON_IMCTL_ADDR_BLK                                                                  23:0           /* RWXVF */
#define LW_CLWENC_FALCON_IMCTL_CMD                                                                       26:24          /* RWXVF */
#define LW_CLWENC_FALCON_IMCTL_CMD_NOP                                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_CMD_IMILW                                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_CMD_IMBLK                                                                 0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_CMD_IMTAG                                                                 0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_CMD_IMTAG_SETVLD                                                          0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_DEBUG                                                                     0x0000015c     /* RW-4R */
#define LW_CLWENC_FALCON_IMCTL_DEBUG_ADDR_BLK                                                            23:0           /* RWXVF */
#define LW_CLWENC_FALCON_IMCTL_DEBUG_CMD                                                                 26:24          /* RWXVF */
#define LW_CLWENC_FALCON_IMCTL_DEBUG_CMD_NOP                                                             0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_DEBUG_CMD_IMBLK                                                           0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_IMCTL_DEBUG_CMD_IMTAG                                                           0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_IMSTAT                                                                          0x00000144     /* RW-4R */
#define LW_CLWENC_FALCON_IMSTAT__PRIV_LEVEL_MASK                                                         0x0000028c /*       */
#define LW_CLWENC_FALCON_IMSTAT_VAL                                                                      31:0           /* RWXVF */
#define LW_CLWENC_FALCON_IMFILLRNG0                                                                      0x00000150     /* RW-4R */
#define LW_CLWENC_FALCON_IMFILLRNG0__PRIV_LEVEL_MASK                                                     0x0000028c /*       */
#define LW_CLWENC_FALCON_IMFILLRNG0_TAG_LO                                                               15:0           /* RWIVF */
#define LW_CLWENC_FALCON_IMFILLRNG0_TAG_LO_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMFILLRNG0_TAG_HI                                                               31:16          /* RWIVF */
#define LW_CLWENC_FALCON_IMFILLRNG0_TAG_HI_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMFILLRNG1                                                                      0x00000154     /* RW-4R */
#define LW_CLWENC_FALCON_IMFILLRNG1__PRIV_LEVEL_MASK                                                     0x0000028c /*       */
#define LW_CLWENC_FALCON_IMFILLRNG1_TAG_LO                                                               15:0           /* RWIVF */
#define LW_CLWENC_FALCON_IMFILLRNG1_TAG_LO_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMFILLRNG1_TAG_HI                                                               31:16          /* RWIVF */
#define LW_CLWENC_FALCON_IMFILLRNG1_TAG_HI_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_IMFILLCTL                                                                       0x00000158     /* RW-4R */
#define LW_CLWENC_FALCON_IMFILLCTL__PRIV_LEVEL_MASK                                                      0x0000028c /*       */
#define LW_CLWENC_FALCON_IMFILLCTL_NBLOCKS                                                               8:0            /* RWIVF */
#define LW_CLWENC_FALCON_IMFILLCTL_NBLOCKS_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_DMCTL                                                                           0x00000260     /* RW-4R */
#define LW_CLWENC_FALCON_DMCTL__PRIV_LEVEL_MASK                                                          0x0000028c /*       */
#define LW_CLWENC_FALCON_DMCTL_ADDR_BLK                                                                  23:0           /* RWXVF */
#define LW_CLWENC_FALCON_DMCTL_CMD                                                                       26:24          /* RWXVF */
#define LW_CLWENC_FALCON_DMCTL_CMD_NOP                                                                   0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMILW                                                                 0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMBLK                                                                 0x00000002     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMTAG                                                                 0x00000003     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMTAG_SETVLD                                                          0x00000004     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMCLEAN                                                               0x00000005     /* RW--V */
#define LW_CLWENC_FALCON_DMCTL_CMD_DMLVL                                                                 0x00000006     /* RW--V */
#define LW_CLWENC_FALCON_DMSTAT                                                                          0x00000264     /* RW-4R */
#define LW_CLWENC_FALCON_DMSTAT__PRIV_LEVEL_MASK                                                         0x0000028c /*       */
#define LW_CLWENC_FALCON_DMSTAT_VAL                                                                      31:0           /* RWXVF */
#define LW_CLWENC_FALCON_DMVACTL                                                                         0x00000268     /* RW-4R */
#define LW_CLWENC_FALCON_DMVACTL__PRIV_LEVEL_MASK                                                        0x00000198 /*       */
#define LW_CLWENC_FALCON_DMVACTL_BOUND                                                                   31:0           /* RWIVF */
#define LW_CLWENC_FALCON_DMVACTL_BOUND_INIT                                                              0x00000080     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERRSTAT                                                                      0x00000244     /* RW-4R */
#define LW_CLWENC_FALCON_CSBERRSTAT__PRIV_LEVEL_MASK                                                     0x0000022c /*       */
#define LW_CLWENC_FALCON_CSBERRSTAT_PC                                                                   23:0           /* R--VF */
#define LW_CLWENC_FALCON_CSBERRSTAT_ENABLE                                                               30:30          /* RWIVF */
#define LW_CLWENC_FALCON_CSBERRSTAT_ENABLE_INIT                                                          0x00000001     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERRSTAT_ENABLE_TRUE                                                          0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_CSBERRSTAT_ENABLE_FALSE                                                         0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERRSTAT_VALID                                                                31:31          /* RWIVF */
#define LW_CLWENC_FALCON_CSBERRSTAT_VALID_INIT                                                           0x00000000     /* RWI-V */
#define LW_CLWENC_FALCON_CSBERRSTAT_VALID_TRUE                                                           0x00000001     /* RW--V */
#define LW_CLWENC_FALCON_CSBERRSTAT_VALID_FALSE                                                          0x00000000     /* RW--V */
#define LW_CLWENC_FALCON_CSBERR_ADDR                                                                     0x0000024c     /* R--4R */
#define LW_CLWENC_FALCON_CSBERR_ADDR__PRIV_LEVEL_MASK                                                    0x0000022c /*       */
#define LW_CLWENC_FALCON_CSBERR_ADDR_VAL                                                                 31:0           /* R--VF */
#define LW_CLWENC_FALCON_CSBERR_INFO                                                                     0x00000248     /* R--4R */
#define LW_CLWENC_FALCON_CSBERR_INFO__PRIV_LEVEL_MASK                                                    0x0000022c /*       */
#define LW_CLWENC_FALCON_CSBERR_INFO_VAL                                                                 31:0           /* R--VF */
#define LW_CLWENC_TFBIF_CTL                                                                              0x00000800     /* RW-4R */
#define LW_CLWENC_TFBIF_CTL_CLR_BWCOUNT                                                                  0:0            /* RW-VF */
#define LW_CLWENC_TFBIF_CTL_CLR_BWCOUNT_SET                                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_CLR_BWCOUNT_CLEAR                                                            0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_ENABLE                                                                       1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_CTL_ENABLE_INIT                                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_CTL_ENABLE_TRUE                                                                  0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_ENABLE_FALSE                                                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_CLR_IDLEWDERR                                                                2:2            /* RW-VF */
#define LW_CLWENC_TFBIF_CTL_CLR_IDLEWDERR_SET                                                            0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_CLR_IDLEWDERR_CLEAR                                                          0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_RESET                                                                        3:3            /* RW-VF */
#define LW_CLWENC_TFBIF_CTL_RESET_SET                                                                    0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_RESET_CLEAR                                                                  0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_IDLE                                                                         4:4            /* R--VF */
#define LW_CLWENC_TFBIF_CTL_IDLE_TRUE                                                                    0x00000001     /* R---V */
#define LW_CLWENC_TFBIF_CTL_IDLE_FALSE                                                                   0x00000000     /* R---V */
#define LW_CLWENC_TFBIF_CTL_IDLEWDERR                                                                    5:5            /* R--VF */
#define LW_CLWENC_TFBIF_CTL_IDLEWDERR_TRUE                                                               0x00000001     /* R---V */
#define LW_CLWENC_TFBIF_CTL_IDLEWDERR_FALSE                                                              0x00000000     /* R---V */
#define LW_CLWENC_TFBIF_CTL_SRTOUT                                                                       6:6            /* R--VF */
#define LW_CLWENC_TFBIF_CTL_SRTOUT_TRUE                                                                  0x00000001     /* R---V */
#define LW_CLWENC_TFBIF_CTL_SRTOUT_FALSE                                                                 0x00000000     /* R---V */
#define LW_CLWENC_TFBIF_CTL_CLR_SRTOUT                                                                   7:7            /* RW-VF */
#define LW_CLWENC_TFBIF_CTL_CLR_SRTOUT_SET                                                               0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_CLR_SRTOUT_CLEAR                                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_CTL_SRTOVAL                                                                      11:8           /* RWIVF */
#define LW_CLWENC_TFBIF_CTL_SRTOVAL_INIT                                                                 0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_CTL_VPR                                                                          12:12          /* R--VF */
#define LW_CLWENC_TFBIF_CTL_VPR_TRUE                                                                     0x00000001     /* R---V */
#define LW_CLWENC_TFBIF_CTL_VPR_FALSE                                                                    0x00000000     /* R---V */
#define LW_CLWENC_TFBIF_WRR_RDP                                                                          0x00000838     /* RW-4R */
#define LW_CLWENC_TFBIF_WRR_RDP_EXT_WEIGHT                                                               15:0           /* RWIVF */
#define LW_CLWENC_TFBIF_WRR_RDP_EXT_WEIGHT_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_WRR_RDP_INT_WEIGHT                                                               31:16          /* RWIVF */
#define LW_CLWENC_TFBIF_WRR_RDP_INT_WEIGHT_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK                                                              0x00000840     /* RW-4R */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION                                              3:0            /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL                           0x0000000f     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED                           0x0000000f     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED                          0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED                          0x00000008     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0                                       0:0            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1                                       1:1            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2                                       2:2            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3                                       3:3            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE                                0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE                               0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION                                             7:4            /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED                          0x0000000f     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED                         0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED                         0x00000008     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0                                      4:4            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1                                      5:5            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2                                      6:6            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3                                      7:7            /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE                               0x00000001     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE                              0x00000000     /*       */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_VIOLATION                                               8:8            /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR                                  0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON                                    0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_VIOLATION                                              9:9            /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR                                 0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON                                   0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL                                          10:10          /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED                                  0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED                                  0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL                                         11:11          /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED                                 0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_ENABLE                                                31:12          /* RWIVF */
#define LW_CLWENC_TFBIF_ATT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED                            0x000fffff     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG                                                                         0x00000844     /* RW-4R */
#define LW_CLWENC_TFBIF_TRANSCFG__PRIV_LEVEL_MASK                                                        0x00000840 /*       */
#define LW_CLWENC_TFBIF_TRANSCFG_HW_SWID                                                                 0              /*       */
#define LW_CLWENC_TFBIF_TRANSCFG_FALC_SWID                                                               2              /*       */
#define LW_CLWENC_TFBIF_TRANSCFG_PHY_SWID                                                                1              /*       */
#define LW_CLWENC_TFBIF_TRANSCFG_PHY_STREAMID                                                            0x7f           /*       */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT0_SWID                                                               1:0            /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT0_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT1_SWID                                                               5:4            /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT1_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT2_SWID                                                               9:8            /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT2_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT3_SWID                                                               13:12          /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT3_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT4_SWID                                                               17:16          /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT4_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT5_SWID                                                               21:20          /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT5_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT6_SWID                                                               25:24          /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT6_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT7_SWID                                                               29:28          /* RWIVF */
#define LW_CLWENC_TFBIF_TRANSCFG_ATT7_SWID_INIT                                                          0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG                                                                        0x00000848     /* RW-4R */
#define LW_CLWENC_TFBIF_REGIONCFG__PRIV_LEVEL_MASK                                                       0x00000840 /*       */
#define LW_CLWENC_TFBIF_REGIONCFG_T0_VPR                                                                 3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T0_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T1_VPR                                                                 7:7            /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T1_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T2_VPR                                                                 11:11          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T2_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T3_VPR                                                                 15:15          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T3_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T4_VPR                                                                 19:19          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T4_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T5_VPR                                                                 23:23          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T5_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T6_VPR                                                                 27:27          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T6_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG_T7_VPR                                                                 31:31          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG_T7_VPR_INIT                                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG1                                                                       0x00000858     /* RW-4R */
#define LW_CLWENC_TFBIF_REGIONCFG1__PRIV_LEVEL_MASK                                                      0x00000840 /*       */
#define LW_CLWENC_TFBIF_REGIONCFG1_T0_APERT_ID                                                           4:0            /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG1_T0_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG1_T1_APERT_ID                                                           12:8           /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG1_T1_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG1_T2_APERT_ID                                                           20:16          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG1_T2_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG1_T3_APERT_ID                                                           28:24          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG1_T3_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG2                                                                       0x0000085c     /* RW-4R */
#define LW_CLWENC_TFBIF_REGIONCFG2__PRIV_LEVEL_MASK                                                      0x00000840 /*       */
#define LW_CLWENC_TFBIF_REGIONCFG2_T4_APERT_ID                                                           4:0            /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG2_T4_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG2_T5_APERT_ID                                                           12:8           /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG2_T5_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG2_T6_APERT_ID                                                           20:16          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG2_T6_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_REGIONCFG2_T7_APERT_ID                                                           28:24          /* RWIVF */
#define LW_CLWENC_TFBIF_REGIONCFG2_T7_APERT_ID_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK                                                               0x0000084c     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STARVED_MC                                                    0:0            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STARVED_MC_INIT                                               0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STARVED_MC_TRUE                                               0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STARVED_MC_FALSE                                              0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STALLED_MC                                                    1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STALLED_MC_INIT                                               0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STALLED_MC_TRUE                                               0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_STALLED_MC_FALSE                                              0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_DELAYED_MC                                                    2:2            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_DELAYED_MC_INIT                                               0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_DELAYED_MC_TRUE                                               0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_DELAYED_MC_FALSE                                              0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_ACTIVE                                                        3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_ACTIVE_INIT                                                   0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_ACTIVE_TRUE                                                   0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_MASK_ACTIVE_FALSE                                                  0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS                                                              0x00000850     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_POLARITY                                          0:0            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_POLARITY_INIT                                     0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_POLARITY_POSITIVE                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_POLARITY_NEGATIVE                                 0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_OPERATION                                         1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_OPERATION_INIT                                    0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_OPERATION_OR                                      0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_OPERATION_AND                                     0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_POLARITY                                          2:2            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_POLARITY_INIT                                     0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_POLARITY_POSITIVE                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_POLARITY_NEGATIVE                                 0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_OPERATION                                         3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_OPERATION_INIT                                    0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_OPERATION_OR                                      0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_OPERATION_AND                                     0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_POLARITY                                          4:4            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_POLARITY_INIT                                     0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_POLARITY_POSITIVE                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_POLARITY_NEGATIVE                                 0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_OPERATION                                         5:5            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_OPERATION_INIT                                    0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_OPERATION_OR                                      0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_OPERATION_AND                                     0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_POLARITY                                              6:6            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_POLARITY_INIT                                         0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_POLARITY_POSITIVE                                     0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_POLARITY_NEGATIVE                                     0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_OPERATION                                             7:7            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_OPERATION_INIT                                        0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_OPERATION_OR                                          0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_OPERATION_AND                                         0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_WEIGHT                                                             0x00000854     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_WEIGHT_VAL                                                         31:0           /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_ACTIVE_WEIGHT_VAL_INIT                                                    0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK                                                                  0x00000860     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STARVED_MC                                                       0:0            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STARVED_MC_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STARVED_MC_TRUE                                                  0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STARVED_MC_FALSE                                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STALLED_MC                                                       1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STALLED_MC_INIT                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STALLED_MC_TRUE                                                  0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_STALLED_MC_FALSE                                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_DELAYED_MC                                                       2:2            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_DELAYED_MC_INIT                                                  0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_DELAYED_MC_TRUE                                                  0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_DELAYED_MC_FALSE                                                 0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_ACTIVE                                                           3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_ACTIVE_INIT                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_ACTIVE_TRUE                                                      0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_MASK_ACTIVE_FALSE                                                     0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS                                                                 0x00000864     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_POLARITY                                             0:0            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_POLARITY_INIT                                        0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_POLARITY_POSITIVE                                    0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_POLARITY_NEGATIVE                                    0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_OPERATION                                            1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_OPERATION_INIT                                       0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_OPERATION_OR                                         0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STARVED_MC_OPERATION_AND                                        0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_POLARITY                                             2:2            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_POLARITY_INIT                                        0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_POLARITY_POSITIVE                                    0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_POLARITY_NEGATIVE                                    0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_OPERATION                                            3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_OPERATION_INIT                                       0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_OPERATION_OR                                         0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_STALLED_MC_OPERATION_AND                                        0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_POLARITY                                             4:4            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_POLARITY_INIT                                        0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_POLARITY_POSITIVE                                    0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_POLARITY_NEGATIVE                                    0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_OPERATION                                            5:5            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_OPERATION_INIT                                       0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_OPERATION_OR                                         0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_DELAYED_MC_OPERATION_AND                                        0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_POLARITY                                                 6:6            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_POLARITY_INIT                                            0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_POLARITY_POSITIVE                                        0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_POLARITY_NEGATIVE                                        0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_OPERATION                                                7:7            /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_OPERATION_INIT                                           0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_OPERATION_OR                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_BORPS_ACTIVE_OPERATION_AND                                            0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_ACTMON_MCB_WEIGHT                                                                0x00000868     /* RW-4R */
#define LW_CLWENC_TFBIF_ACTMON_MCB_WEIGHT_VAL                                                            31:0           /* RWIVF */
#define LW_CLWENC_TFBIF_ACTMON_MCB_WEIGHT_VAL_INIT                                                       0x00000001     /* RWI-V */
#define LW_CLWENC_TFBIF_THI_TRANSPROP                                                                    0x00000870     /* R--4R */
#define LW_CLWENC_TFBIF_THI_TRANSPROP_STREAMID0                                                          6:0            /* R--VF */
#define LW_CLWENC_TFBIF_THI_TRANSPROP_STREAMID1                                                          14:8           /* R--VF */
#define LW_CLWENC_TFBIF_THI_TRANSPROP_TZ_AUTH                                                            16:16          /* R--VF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL                                                                   0x00000804     /* RW-4R */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE                                                     0:0            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE_DISABLE                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE_ENABLE                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE                                                     1:1            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE_DISABLE                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE_ENABLE                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X                                                       2:2            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST                                                       3:3            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X                                                       4:4            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST                                                       5:5            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST_INIT                                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST_DISABLE                                               0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST_ENABLE                                                0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE                                                     6:6            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE_DISABLE                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE_ENABLE                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE                                                     7:7            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE_DISABLE                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE_ENABLE                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE                                                     8:8            /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE_INIT                                                0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE_DISABLE                                             0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE_ENABLE                                              0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL1                                                                  0x00000834     /* RW-4R */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL1_SRD2MC_REORDER_DEPTH_LIMIT                                       15:0           /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL1_SRD2MC_REORDER_DEPTH_LIMIT_INIT                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL1_SWR2MC_REORDER_DEPTH_LIMIT                                       31:16          /* RWIVF */
#define LW_CLWENC_TFBIF_MCCIF_FIFOCTRL1_SWR2MC_REORDER_DEPTH_LIMIT_INIT                                  0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_THROTTLE                                                                         0x00000808     /* RW-4R */
#define LW_CLWENC_TFBIF_THROTTLE_BUCKET_SIZE                                                             11:0           /* RWIVF */
#define LW_CLWENC_TFBIF_THROTTLE_BUCKET_SIZE_INIT                                                        0x00000064     /* RWI-V */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_COUNT                                                              27:16          /* RWIVF */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_COUNT_DISABLE                                                      0x00000000     /* RWI-V */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_SIZE                                                               31:30          /* RWIVF */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_SIZE_16B                                                           0x00000000     /* RW--V */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_SIZE_32B                                                           0x00000001     /* RW--V */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_SIZE_64B                                                           0x00000002     /* RWI-V */
#define LW_CLWENC_TFBIF_THROTTLE_LEAK_SIZE_128B                                                          0x00000003     /* RW--V */
#define LW_CLWENC_TFBIF_DBG_STAT0                                                                        0x0000080c     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_STAT0_1K_TRANSFER                                                            0:0            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_RREQ_ISSUED                                                            1:1            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_WREQ_ISSUED                                                            2:2            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_TAGQ_ISSUED                                                            3:3            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_RDATQ                                                            4:4            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_RACKQ                                                            5:5            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_WREQQ                                                            6:6            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_WDATQ                                                            7:7            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_WACKQ                                                            8:8            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_RREQ_PENDING                                                     9:9            /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_WREQ_PENDING                                                     10:10          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_STALL_MREQ                                                             11:11          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_ENGINE_IDLE                                                            12:12          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_RMCCIF_IDLE                                                            13:13          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_WMCCIF_IDLE                                                            14:14          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_CSB_IDLE                                                               15:15          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_RU_IDLE                                                                16:16          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_WU_IDLE                                                                17:17          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_ACTIVE                                                 19:19          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_MCB                                                    20:20          /* R--VF */
#define LW_CLWENC_TFBIF_DBG_STAT1                                                                        0x00000810     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_STAT1_DATA                                                                   31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_RDCOUNT_LO                                                                   0x00000814     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_RDCOUNT_LO_DATA                                                              31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_RDCOUNT_HI                                                                   0x00000818     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_RDCOUNT_HI_DATA                                                              31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_WRCOUNT_LO                                                                   0x0000081c     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_WRCOUNT_LO_DATA                                                              31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_WRCOUNT_HI                                                                   0x00000820     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_WRCOUNT_HI_DATA                                                              31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_R32COUNT                                                                     0x00000824     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_R32COUNT_DATA                                                                31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_R64COUNT                                                                     0x00000828     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_R64COUNT_DATA                                                                31:0           /* R--UF */
#define LW_CLWENC_TFBIF_DBG_R128COUNT                                                                    0x0000082c     /* R--4R */
#define LW_CLWENC_TFBIF_DBG_R128COUNT_DATA                                                               31:0           /* R--UF */
#define LW_CLWENC_RMVP_BASE                                     0x00000900      /* RW-4R */
#define LW_CLWENC_RMVP_BASE_ADDR                                31:0            /* RW-UF */
#define LW_CLWENC_RMVP_STRIDE_IN_MB                             0x00000904      /* RW-4R */
#define LW_CLWENC_RMVP_STRIDE_IN_MB_VAL                         12:0            /* RWXUF */
#define LW_CLWENC_RMVP_MB_WIDTH                                 0x00000908      /* RW-4R */
#define LW_CLWENC_RMVP_MB_WIDTH_VAL                             12:0            /* RWXUF */
#define LW_CLWENC_RMVP_MB_WIDTH_CTBSIZE                         17:16           /* RWIUF */
#define LW_CLWENC_RMVP_MB_WIDTH_CTBSIZE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_RMVP_MB_WIDTH_CTBSIZE_16X16                   0x00000000      /* RW--V */
#define LW_CLWENC_RMVP_MB_WIDTH_CTBSIZE_32X32                   0x00000001      /* RW--V */
#define LW_CLWENC_RMVP_MB_WIDTH_CTBSIZE_64X64                   0x00000002      /* RW--V */
#define LW_CLWENC_RMVP_MB_HEIGHT                                0x0000090c      /* RW-4R */
#define LW_CLWENC_RMVP_MB_HEIGHT_VAL                            12:0            /* RWXUF */
#define LW_CLWENC_RMVP_CTL                                      0x00000910      /* RW-4R */
#define LW_CLWENC_RMVP_CTL_START                                0:0             /* RWXUF */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED                   3:1             /* RWIUF */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_ORIGINA           0x00000000      /* RW--V */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_HALF              0x00000001      /* RW--V */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_QUARTER           0x00000002      /* RW--V */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_EIGHTH            0x00000003      /* RW--V */
#define LW_CLWENC_RMVP_CTL_SOURCE_HALF_SCALED_SIXTEENTH         0x00000004      /* RW--V */
#define LW_CLWENC_RMVP_CTL_START_ADDR_OFFSET                    5:4             /* RWIUF */
#define LW_CLWENC_RMVP_CTL_START_ADDR_OFFSET_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_RMVP_DBG                                      0x00000914      /* R--4R */
#define LW_CLWENC_RMVP_DBG_RDMA_RDVLD                           0:0             /* R--VF */
#define LW_CLWENC_RMVP_DBG_RDMA_WNUM                            3:1             /* R--VF */
#define LW_CLWENC_RMVP_DBG_ALLOC_CNT                            6:4             /* R--VF */
#define LW_CLWENC_RMVP_DBG_FULL_CNT                             9:7             /* R--VF */
#define LW_CLWENC_RMVP_DBG_OPKT_VLD                             10:10           /* R--VF */
#define LW_CLWENC_RMVP_DBG_OPKT_RDY                             11:11           /* R--VF */
#define LW_CLWENC_RMVP_DBG_IDLE                                 12:12           /* R--VF */
#define LW_CLWENC_WMVP_BASE                                     0x00000980      /* RW-4R */
#define LW_CLWENC_WMVP_BASE_ADDR                                31:0            /* RW-UF */
#define LW_CLWENC_WMVP_CTL                                      0x00000984      /* -W-4R */
#define LW_CLWENC_WMVP_CTL_START                                0:0             /* -WIVF */
#define LW_CLWENC_WMVP_CTL_START_INIT                           0x00000000      /* -WI-V */
#define LW_CLWENC_WMVP_CTL_RST_DMA                              1:1             /* -WIVF */
#define LW_CLWENC_WMVP_CTL_RST_DMA_INIT                         0x00000001      /* -WI-V */
#define LW_CLWENC_WMVP_STRIDE                                   0x00000988      /* RW-4R */
#define LW_CLWENC_WMVP_STRIDE_VAL                               12:0            /* RWXUF */
#define LW_CLWENC_WMVP_STRIDE_START_ADDR_OFFSET                 14:13           /* RWXUF */
#define LW_CLWENC_WMVP_MB_WIDTH                                 0x0000098c      /* RW-4R */
#define LW_CLWENC_WMVP_MB_WIDTH_VAL                             12:0            /* RWXUF */
#define LW_CLWENC_WMVP_MB_WIDTH_CTBSIZE                         17:16           /* RWIUF */
#define LW_CLWENC_WMVP_MB_WIDTH_CTBSIZE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_WMVP_MB_WIDTH_CTBSIZE_16X16                   0x00000000      /* RW--V */
#define LW_CLWENC_WMVP_MB_WIDTH_CTBSIZE_32X32                   0x00000001      /* RW--V */
#define LW_CLWENC_WMVP_MB_WIDTH_CTBSIZE_64X64                   0x00000002      /* RW--V */
#define LW_CLWENC_WMVP_MB_HEIGHT                                0x00000990      /* RW-4R */
#define LW_CLWENC_WMVP_MB_HEIGHT_VAL                            12:0            /* RWXUF */
#define LW_CLWENC_WMVP_DBG                                      0x00000994      /* R--4R */
#define LW_CLWENC_WMVP_DBG_ACKCNT                               1:0             /* R--VF */
#define LW_CLWENC_WMVP_DBG_STATE                                4:2             /* R--VF */
#define LW_CLWENC_WMVP_DBG_MBX                                  17:5            /* R--VF */
#define LW_CLWENC_WMVP_DBG_MBY                                  29:18           /* R--VF */
#define LW_CLWENC_WMVP_DBG_WA                                   31:30           /* R--VF */
#define LW_CLWENC_FRAME_CONFIG                                  0x00001800      /* RW-4R */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE                       1:0             /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_P_FRAME               0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_B_FRAME               0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_I_FRAME               0x00000002      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_REF_MPEC_NAL_REF_IDC             9:8             /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_REF_MPEC_NAL_REF_IDC_NONREF      0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_REF_MPEC_NAL_REF_IDC_REF         0x00000003      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_IDR                   10:10           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_IDR_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_FRAME_TYPE_IDR_FALSE             0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_FIELD_PIC_FLAG                   11:11           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_FIELD_PIC_FLAG_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_FIELD_PIC_FLAG_FRAME_MODE        0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_FIELD_PIC_FLAG_FIELD_MODE        0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_BOTTOM_FIELD_FLAG                12:12           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_BOTTOM_FIELD_FLAG_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_BOTTOM_FIELD_FLAG_FALSE          0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_BOTTOM_FIELD_FLAG_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_COLOUR_PLANE_ID                  14:13           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_COLOUR_PLANE_ID_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_H265_NAL_UNIT_TYPE               20:15           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_H265_NAL_UNIT_TYPE_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_MEONLY                           21:21           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_MEONLY_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_MEONLY_DISABLE                   0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_MEONLY_ENABLE                    0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CONFIG_H265_NUH_TEMPORAL_ID_PLUS1       25:22           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_H265_NUH_TEMPORAL_ID_PLUS1_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_FRAME_CONFIG_H265_NUH_LAYER_ID                31:26           /* RWIUF */
#define LW_CLWENC_FRAME_CONFIG_H265_NUH_LAYER_ID_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_DELTA_PIC_ORDER_CNT_BOTTOM                    0x00001804      /* RW-4R */
#define LW_CLWENC_DELTA_PIC_ORDER_CNT_BOTTOM_CNT                31:0            /* RWIUF */
#define LW_CLWENC_DELTA_PIC_ORDER_CNT_BOTTOM_CNT_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_SIZE                                    0x00001808      /* RW-4R */
#define LW_CLWENC_FRAME_SIZE_WIDTH                              12:0            /* RWIUF */
#define LW_CLWENC_FRAME_SIZE_WIDTH_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_SIZE_HEIGHT                             28:16           /* RWIUF */
#define LW_CLWENC_FRAME_SIZE_HEIGHT_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS                                0x0000180c      /* RW-4R */
#define LW_CLWENC_SEQ_PARAMETERS_PIC_ORDER_CNT_TYPE             1:0             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_PIC_ORDER_CNT_TYPE_DEFAULT     0x00000001      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_FRAME_MBS_ONLY                 2:2             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_FRAME_MBS_ONLY_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_DIRECT_8X8_INFERENCE_FLAG      3:3             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_DIRECT_8X8_INFERENCE_FLAG_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC              5:4             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_DEFAULT      0x00000001      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_MONOCHROME   0x00000000      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_420          0x00000001      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_422          0x00000002      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_444          0x00000003      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG     6:6             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG_DISABLE 0x00000000  /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG_ENABLE 0x00000001   /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_ILWALID      7:7             /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_ILWALID_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_ILWALID_TRUE 0x00000001      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_ILWALID_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_LOG2_MAX_PIC_ORDER_CNT_LSB_MINUS4 11:8         /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_LOG2_MAX_PIC_ORDER_CNT_LSB_MINUS4_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_LOG2_MAX_FRAME_NUM_MINUS4      15:12           /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_LOG2_MAX_FRAME_NUM_MINUS4_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE                     18:16           /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_H264                0x00000000      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_MPEG4               0x00000001      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_VP8                 0x00000002      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_H265                0x00000005      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_VP9                 0x00000006      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_CODEC_MODE_AV1                 0x00000007      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_QPPRIME_Y_ZERO_TRANS_BYPASS    19:19           /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_QPPRIME_Y_ZERO_TRANS_BYPASS_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_QPPRIME_Y_ZERO_TRANS_BYPASS_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_QPPRIME_Y_ZERO_TRANS_BYPASS_ENABLE 0x00000001  /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_BIT_DEPTH_MINUS8               23:20           /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_BIT_DEPTH_MINUS8_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_BIT_DEPTH_MINUS8_MAIN10        0x00000002      /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_H265_MODE_DECISION_ONLY        24:24           /* RWIUF */
#define LW_CLWENC_SEQ_PARAMETERS_H265_MODE_DECISION_ONLY_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_SEQ_PARAMETERS_H265_MODE_DECISION_ONLY_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_SEQ_PARAMETERS_H265_MODE_DECISION_ONLY_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_FRAME_ID                                 0x00001810      /* RW-4R */
#define LW_CLWENC_MPEC_FRAME_ID_H264_FRAME_NUM                  15:0            /* RWIUF */
#define LW_CLWENC_MPEC_FRAME_ID_H264_FRAME_NUM_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_FRAME_ID_PIC_ORDER_CNT_LSB               31:16           /* RWIUF */
#define LW_CLWENC_MPEC_FRAME_ID_PIC_ORDER_CNT_LSB_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS                                0x00001814      /* RW-4R */
#define LW_CLWENC_PIC_PARAMETERS_ENTROPY_CODING_MODE            0:0             /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_ENTROPY_CODING_MODE_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_ENTROPY_CODING_MODE_CAVLC      0x00000000      /* RW--V */
#define LW_CLWENC_PIC_PARAMETERS_ENTROPY_CODING_MODE_CABAC      0x00000001      /* RW--V */
#define LW_CLWENC_PIC_PARAMETERS_PIC_ORDER_PRESENT              1:1             /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_PIC_ORDER_PRESENT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_CONSTRAINED_INTRA_PRED         2:2             /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_CONSTRAINED_INTRA_PRED_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_TRANSFORM_8X8_MODE_FLAG        3:3             /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_TRANSFORM_8X8_MODE_FLAG_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_TRANSFORM_8X8_MODE_FLAG_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_PIC_PARAMETERS_TRANSFORM_8X8_MODE_FLAG_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_PIC_PARAMETERS_PIC_INIT_QP_MINUS26            9:4             /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_PIC_INIT_QP_MINUS26_VALUE      0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_CHROMA_QP_INDEX                16:12           /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_CHROMA_QP_INDEX_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_SECOND_CHROMA_QP_INDEX         24:20           /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_SECOND_CHROMA_QP_INDEX_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_WEIGHTED_PRED_FLAG             25:25           /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_WEIGHTED_PRED_FLAG_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAMETERS_WEIGHTED_BIPRED_IDC            27:26           /* RWIUF */
#define LW_CLWENC_PIC_PARAMETERS_WEIGHTED_BIPRED_IDC_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_PIC_PARAM_SET_ID                              0x00001818      /* RW-4R */
#define LW_CLWENC_PIC_PARAM_SET_ID_PIC_PARAM_SET_ID             7:0             /* RWIUF */
#define LW_CLWENC_PIC_PARAM_SET_ID_PIC_PARAM_SET_ID_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE                            0x0000181c      /* RW-4R */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_L0_ACTIVE_MINUS1 4:0           /* RWIUF */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_L0_ACTIVE_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_L1_ACTIVE_MINUS1 12:8          /* RWIUF */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_L1_ACTIVE_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_ACTIVE_OVERRIDE_FLAG 16:16     /* RWIUF */
#define LW_CLWENC_NUM_REF_IDX_ACTIVE_NUM_REF_IDX_ACTIVE_OVERRIDE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_IDR_PIC_ID                                    0x00001820      /* RW-4R */
#define LW_CLWENC_IDR_PIC_ID_IDR_PIC_ID_VALUE                   15:0            /* RWIUF */
#define LW_CLWENC_IDR_PIC_ID_IDR_PIC_ID_VALUE_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL                                    0x00001824      /* RW-4R */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_SLICE_ALPHA_C0_OFFSET_DIV2 3:0          /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_SLICE_ALPHA_C0_OFFSET_DIV2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_SLICE_BETA_OFFSET_DIV2  7:4             /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_SLICE_BETA_OFFSET_DIV2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG 8:8         /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG_OFF 0x00000000 /* RW--V */
#define LW_CLWENC_FRAME_CTRL_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG_ON 0x00000001 /* RW--V */
#define LW_CLWENC_FRAME_CTRL_MPEB_RECON_OUTPUT                  9:9             /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_MPEB_RECON_OUTPUT_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_MPEB_RECON_OUTPUT_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_DISABLE_DEBLOCKING_FILTER_IDC      11:10           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_DISABLE_DEBLOCKING_FILTER_IDC_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_DISABLE_DEBLOCKING_FILTER_IDC_ENABLE_ACROSS_SLICE 0x00000000 /* RW--V */
#define LW_CLWENC_FRAME_CTRL_DISABLE_DEBLOCKING_FILTER_IDC_DISABLE 0x00000001   /* RW--V */
#define LW_CLWENC_FRAME_CTRL_DISABLE_DEBLOCKING_FILTER_IDC_ENABLE_NOT_ACROSS_SLICE 0x00000002 /* RW--V */
#define LW_CLWENC_FRAME_CTRL_CABAC_INIT_IDC                     13:12           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_CABAC_INIT_IDC_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_CABAC_ZERO_WORD_ENABLE             14:14           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_CABAC_ZERO_WORD_ENABLE_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_CABAC_ZERO_WORD_ENABLE_OFF         0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_CABAC_ZERO_WORD_ENABLE_ON          0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_B_DIRECT_MODE                      17:16           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_B_DIRECT_MODE_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_B_DIRECT_MODE_TEMPORAL             0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_B_DIRECT_MODE_SPATIAL              0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_B_DIRECT_MODE_DISABLE              0x00000002      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_OUTPUT_SUBSAMPLING                 18:18           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_OUTPUT_SUBSAMPLING_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_OUTPUT_SUBSAMPLING_DISABLE         0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_OUTPUT_SUBSAMPLING_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_ACLWRATE_SKIP                      19:19           /* RWIUF */
#define LW_CLWENC_FRAME_CTRL_ACLWRATE_SKIP_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_CTRL_ACLWRATE_SKIP_DISABLE              0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_CTRL_ACLWRATE_SKIP_ENABLE               0x00000001      /* RW--V */
#define LW_CLWENC_MPEB_MISC_CTRL                                0x00001828      /* RW-4R */
#define LW_CLWENC_MPEB_MISC_CTRL_LUMA_STRIDE                    12:0            /* RWIVF */
#define LW_CLWENC_MPEB_MISC_CTRL_LUMA_STRIDE_INIT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_MISC_CTRL_CHROMA_STRIDE                  29:16           /* RWIVF */
#define LW_CLWENC_MPEB_MISC_CTRL_CHROMA_STRIDE_INIT             0x00000000      /* RWI-V */
#define LW_CLWENC_INTERNAL_BIAS_MULTIPLIER                      0x0000182c      /* RW-4R */
#define LW_CLWENC_INTERNAL_BIAS_MULTIPLIER_I4X4                 7:0             /* RWIUF */
#define LW_CLWENC_INTERNAL_BIAS_MULTIPLIER_I4X4_DEFAULT         0x00000018      /* RWI-V */
#define LW_CLWENC_INTERNAL_BIAS_MULTIPLIER_MOST_PROBABLE        14:10           /* RWIUF */
#define LW_CLWENC_INTERNAL_BIAS_MULTIPLIER_MOST_PROBABLE_DEFAULT 0x00000004     /* RWI-V */
#define LW_CLWENC_QPP_CTRL                                      0x00001830      /* RW-4R */
#define LW_CLWENC_QPP_CTRL_QPP_MODE                             1:0             /* RWIUF */
#define LW_CLWENC_QPP_CTRL_QPP_MODE_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_QPP_CTRL_QPP_MODE_DISABLE                     0x00000000      /* RW--V */
#define LW_CLWENC_QPP_CTRL_QPP_MODE_QPP_8X8                     0x00000001      /* RW--V */
#define LW_CLWENC_QPP_CTRL_QPP_MODE_QPP_16X16                   0x00000002      /* RW--V */
#define LW_CLWENC_QPP_CTRL_LUMA_8X8_COST                        7:4             /* RWIUF */
#define LW_CLWENC_QPP_CTRL_LUMA_8X8_COST_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_QPP_CTRL_CHROMA_8X8_COST                      11:8            /* RWIUF */
#define LW_CLWENC_QPP_CTRL_CHROMA_8X8_COST_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_QPP_CTRL_LUMA_16X16_COST                      15:12           /* RWIUF */
#define LW_CLWENC_QPP_CTRL_LUMA_16X16_COST_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_QPP_CTRL_RUN_VECTOR                           31:16           /* RWIUF */
#define LW_CLWENC_QPP_CTRL_RUN_VECTOR_DEFAULT                   0x0000056b      /* RWI-V */
#define LW_CLWENC_QPP_8X8_VECTOR0                               0x00001834      /* RW-4R */
#define LW_CLWENC_QPP_8X8_VECTOR0_RUN_VECTOR_HIGH16             31:16           /* RWIUF */
#define LW_CLWENC_QPP_8X8_VECTOR0_RUN_VECTOR_HIGH16_DEFAULT     0x0000ffaa      /* RWI-V */
#define LW_CLWENC_QPP_8X8_VECTOR0_RUN_VECTOR_LOW16              15:0            /* RWIUF */
#define LW_CLWENC_QPP_8X8_VECTOR0_RUN_VECTOR_LOW16_DEFAULT      0x0000aaff      /* RWI-V */
#define LW_CLWENC_QPP_8X8_VECTOR1                               0x00001838      /* RW-4R */
#define LW_CLWENC_QPP_8X8_VECTOR1_RUN_VECTOR                    15:0            /* RWIUF */
#define LW_CLWENC_QPP_8X8_VECTOR1_RUN_VECTOR_DEFAULT            0x0000000f      /* RWI-V */
#define LW_CLWENC_IPCM_CTRL                                     0x0000183c      /* RW-4R */
#define LW_CLWENC_IPCM_CTRL_IPCM_REWIND                         0:0             /* RWIUF */
#define LW_CLWENC_IPCM_CTRL_IPCM_REWIND_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_IPCM_CTRL_IPCM_REWIND_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_IPCM_CTRL_IPCM_REWIND_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_IPCM_CTRL_IPCM_ZERO_COEF_MAP                  15:8            /* RWIUF */
#define LW_CLWENC_IPCM_CTRL_IPCM_ZERO_COEF_MAP_DEFAULT          0x00000001      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL                                    0x00001840      /* RW-4R */
#define LW_CLWENC_SLICE_CTRL_MODE                               0:0             /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_MODE_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_MODE_MBLK                          0x00000000      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_MODE_BYTE                          0x00000001      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_SLICE_HEADER                       1:1             /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_SLICE_HEADER_DISABLE               0x00000000      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_SLICE_HEADER_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_ENABLE_P_SKIP                      2:2             /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_ENABLE_P_SKIP_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_ENABLE_P_SKIP_DISABLE              0x00000000      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_ENABLE_B_SKIP                      3:3             /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_ENABLE_B_SKIP_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_ENABLE_B_SKIP_DISABLE              0x00000000      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_MODE_COUNT                         28:4            /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_MODE_COUNT_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_E4BYTE_STARTCODE                   29:29           /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_E4BYTE_STARTCODE_DISABLE           0x00000000      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_E4BYTE_STARTCODE_ENABLE            0x00000001      /* RW--V */
#define LW_CLWENC_SLICE_CTRL_H265_DEPENDENT_SLICE_FLAG          30:30           /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_H265_DEPENDENT_SLICE_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_SLICE_CTRL_H264_SKIPREWIND_CYA                31:31           /* RWIUF */
#define LW_CLWENC_SLICE_CTRL_H264_SKIPREWIND_CYA_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_SLICE_STAT                               0x00001844      /* R--4R */
#define LW_CLWENC_MPEC_SLICE_STAT_SLICE_HEADER_BIT_LENGTH       15:0            /* R-IUF */
#define LW_CLWENC_MPEC_SLICE_STAT_SLICE_HEADER_BIT_LENGTH_INIT  0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_MB_CNT                                   0x00001848      /* R--4R */
#define LW_CLWENC_MPEC_MB_CNT_MB_CNT                            31:0            /* R-IUF */
#define LW_CLWENC_MPEC_MB_CNT_MB_CNT_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_MB_CNT_CTB_CNT                           31:0            /* R--UF */
#define LW_CLWENC_MPEC_MB_CNT_CTB_CNT_DEFAULT                   0x00000000      /* R---V */
#define LW_CLWENC_MPEC_WRDMA_BASE                               0x0000184c      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA_BASE_ADDR                          31:0            /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA_BASE_ADDR_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA_BASEL                              0x00001850      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA_BASEL_BYTE_ADDR                    7:0             /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA_BASEL_BYTE_ADDR_INIT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA_SIZE                               0x00001854      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA_SIZE_SIZE                          31:7            /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA_SIZE_SIZE_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA_OFFSET                             0x00001858      /* R--4R */
#define LW_CLWENC_MPEC_WRDMA_OFFSET_OFFSET                      31:7            /* R-IUF */
#define LW_CLWENC_MPEC_WRDMA_OFFSET_OFFSET_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_WRDMA_CTRL                               0x0000185c      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA_CTRL_FLUSH                         0:0             /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA_CTRL_FLUSH_INIT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_COLOC_WRDMA_ACTIVE                       0x00001860      /* RW-4R */
#define LW_CLWENC_MPEC_COLOC_WRDMA_ACTIVE_STATUS                0:0             /* RWIUF */
#define LW_CLWENC_MPEC_COLOC_WRDMA_ACTIVE_STATUS_DISABLE        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_COLOC_WRDMA_ACTIVE_STATUS_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_COLOC_WRDMA_BASE                         0x00001864      /* RW-4R */
#define LW_CLWENC_MPEC_COLOC_WRDMA_BASE_ADDR                    31:0            /* RWIUF */
#define LW_CLWENC_MPEC_COLOC_WRDMA_BASE_ADDR_INIT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_INTR                                     0x00001868      /* RW-4R */
#define LW_CLWENC_MPEB_INTEN                                    0x0000186c      /* RW-4R */
#define LW_CLWENC_MPEC_INTR                                     0x00001870      /* RW-4R */
#define LW_CLWENC_MPEC_INTR_WRDMA                               0:0             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_WRDMA_ACTIVE                        0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_WRDMA_DEACTIVE                      0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_SLICE_DONE                          1:1             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_SLICE_DONE_ACTIVE                   0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_SLICE_DONE_DEACTIVE                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_STAT_MB_THRESHOLD                   3:3             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_STAT_MB_THRESHOLD_ENABLE            0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_STAT_MB_THRESHOLD_DISABLE           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_WRDMA1                              4:4             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_WRDMA1_ACTIVE                       0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_WRDMA1_DEACTIVE                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_STAT                                5:5             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_STAT_ACTIVE                         0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_STAT_DEACTIVE                       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_MPEB_COEFF                          6:6             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_MPEB_COEFF_OVRFLOW                  0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_MPEB_COEFF_NORMAL                   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTR_FBACK_FLUSH_DONE                    7:7             /* RWIUF */
#define LW_CLWENC_MPEC_INTR_FBACK_FLUSH_DONE_ACTIVE             0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTR_FBACK_FLUSH_DONE_DEACTIVE           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN                                    0x00001874      /* RW-4R */
#define LW_CLWENC_MPEC_INTEN_WRDMA                              0:0             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_WRDMA_ENABLE                       0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_WRDMA_DISABLE                      0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_SLICE_DONE                         1:1             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_SLICE_DONE_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_SLICE_DONE_DISABLE                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_STAT_MB_THRESHOLD                  3:3             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_STAT_MB_THRESHOLD_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_STAT_MB_THRESHOLD_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_WRDMA1                             4:4             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_WRDMA1_ENABLE                      0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_WRDMA1_DISABLE                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_STAT                               5:5             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_STAT_ENABLE                        0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_STAT_DISABLE                       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_MPEB_COEFF                         6:6             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_MPEB_COEFF_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_MPEB_COEFF_DISABLE                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_INTEN_FBACK_FLUSH_DONE                   7:7             /* RWIUF */
#define LW_CLWENC_MPEC_INTEN_FBACK_FLUSH_DONE_ENABLE            0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_INTEN_FBACK_FLUSH_DONE_DISABLE           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_LUMA_BASE                                0x00001878      /* RW-4R */
#define LW_CLWENC_MPEB_LUMA_BASE_ADDR                           31:0            /* RWIUF */
#define LW_CLWENC_MPEB_LUMA_BASE_ADDR_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_CHROMA_BASE                              0x00001880      /* RW-4R */
#define LW_CLWENC_MPEB_CHROMA_BASE_ADDR                         31:0            /* RWIUF */
#define LW_CLWENC_MPEB_CHROMA_BASE_ADDR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0                            0x00001884      /* RW-4R */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_0                 0:0             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_0_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_0                   4:1             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_1                 8:8             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_1_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_1                   12:9            /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_2                 16:16           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_2_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_2                   20:17           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_3                 24:24           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_BOTFIELD_3_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_3                   28:25           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_0_REFIDX_3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1                            0x00001888      /* RW-4R */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_4                 0:0             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_4_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_4                   4:1             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_4_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_5                 8:8             /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_5_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_5                   12:9            /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_5_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_6                 16:16           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_6_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_6                   20:17           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_6_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_7                 24:24           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_BOTFIELD_7_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_7                   28:25           /* RWIUF */
#define LW_CLWENC_HH_L0_REFPIC_MAP_1_REFIDX_7_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0                            0x0000188c      /* RW-4R */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_0                 0:0             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_0_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_0                   4:1             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_1                 8:8             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_1_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_1                   12:9            /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_2                 16:16           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_2_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_2                   20:17           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_3                 24:24           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_BOTFIELD_3_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_3                   28:25           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_0_REFIDX_3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1                            0x00001890      /* RW-4R */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_4                 0:0             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_4_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_4                   4:1             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_4_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_5                 8:8             /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_5_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_5                   12:9            /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_5_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_6                 16:16           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_6_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_6                   20:17           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_6_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_7                 24:24           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_BOTFIELD_7_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_7                   28:25           /* RWIUF */
#define LW_CLWENC_HH_L1_REFPIC_MAP_1_REFIDX_7_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4(i)                    (0x00001894+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4__SIZE_1               8               /*       */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4_DZ1                   19:10           /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4_DZ1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4_DZ2                   9:0             /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI4_DZ2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4(i)                    (0x000018b4+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4__SIZE_1               8               /*       */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4_DZ1                   19:10           /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4_DZ1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4_DZ2                   9:0             /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP4_DZ2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_C4X4                      0x000018d4      /* RW-4R */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_C4X4_I                    19:10           /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_C4X4_I_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_C4X4_P                    9:0             /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_C4X4_P_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8(i)                    (0x000018d8+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8__SIZE_1               8               /*       */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8_DZ1                   19:10           /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8_DZ1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8_DZ2                   9:0             /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YI8_DZ2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8(i)                    (0x000018f8+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8__SIZE_1               8               /*       */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8_DZ1                   19:10           /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8_DZ1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8_DZ2                   9:0             /* RWIUF */
#define LW_CLWENC_MPEB_QUANT_DEADZONE_YP8_DZ2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_STAT_CTRL                                     0x0000191c      /* RW-4R */
#define LW_CLWENC_STAT_CTRL_MB_THRESHOLD                        31:0            /* RWIUF */
#define LW_CLWENC_STAT_CTRL_MB_THRESHOLD_DEFAULT                0x00000000      /* R-I-V */
#define LW_CLWENC_STAT_CTRL_CTB_THRESHOLD                       31:0            /* RW-UF */
#define LW_CLWENC_STAT_CTRL_CTB_THRESHOLD_DEFAULT               0x00000000      /* R---V */
#define LW_CLWENC_STAT_INTRA_RESIDUAL_BITS                      0x00001920      /* R--4R */
#define LW_CLWENC_STAT_INTRA_RESIDUAL_BITS_CNT                  31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_RESIDUAL_BITS                      0x00001924      /* R--4R */
#define LW_CLWENC_STAT_INTER_RESIDUAL_BITS_CNT                  31:0            /* R--UF */
#define LW_CLWENC_STAT_INTRA_MODE_BITS                          0x00001928      /* R--4R */
#define LW_CLWENC_STAT_INTRA_MODE_BITS_CNT                      31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_MODE_BITS                          0x0000192c      /* R--4R */
#define LW_CLWENC_STAT_INTER_MODE_BITS_CNT                      31:0            /* R--UF */
#define LW_CLWENC_STAT_IPCM_BITS                                0x00001930      /* R--4R */
#define LW_CLWENC_STAT_IPCM_BITS_CNT                            31:0            /* R--UF */
#define LW_CLWENC_STAT_TOTAL_BITS                               0x00001934      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_BITS_CNT                           31:0            /* R--UF */
#define LW_CLWENC_STAT_TOTAL_CABAC_BINS                         0x00001938      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_CABAC_BINS_CNT                     31:0            /* R--UF */
#define LW_CLWENC_STAT_LWM_INTRA_COST                           0x0000193c      /* R--4R */
#define LW_CLWENC_STAT_LWM_INTRA_COST_CNT                       31:0            /* R--UF */
#define LW_CLWENC_STAT_LWM_INTER_COST                           0x00001940      /* R--4R */
#define LW_CLWENC_STAT_LWM_INTER_COST_CNT                       31:0            /* R--UF */
#define LW_CLWENC_STAT_LWM_IPCM_COST                            0x00001944      /* R--4R */
#define LW_CLWENC_STAT_LWM_IPCM_COST_CNT                        31:0            /* R--UF */
#define LW_CLWENC_STAT_LWM_SKIP_COST                            0x00001948      /* R--4R */
#define LW_CLWENC_STAT_LWM_SKIP_COST_CNT                        31:0            /* R--UF */
#define LW_CLWENC_STAT_INTRA_MB_NUM                             0x0000194c      /* R--4R */
#define LW_CLWENC_STAT_INTRA_MB_NUM_CNT                         31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_MB_NUM                             0x00001950      /* R--4R */
#define LW_CLWENC_STAT_INTER_MB_NUM_CNT                         31:0            /* R--UF */
#define LW_CLWENC_STAT_SKIP_MB_NUM                              0x00001954      /* R--4R */
#define LW_CLWENC_STAT_SKIP_MB_NUM_CNT                          31:0            /* R--UF */
#define LW_CLWENC_STAT_IPCM_MB_NUM                              0x00001958      /* R--4R */
#define LW_CLWENC_STAT_IPCM_MB_NUM_CNT                          31:0            /* R--UF */
#define LW_CLWENC_STAT_TYPE1_BIT_COUNT                          0x0000195c      /* R--4R */
#define LW_CLWENC_STAT_TYPE1_BIT_COUNT_CNT                      31:0            /* R--UF */
#define LW_CLWENC_DBF_DMA_CTRL                                  0x00001960      /* -W-4R */
#define LW_CLWENC_DBF_DMA_CTRL_START                            0:0             /* -W-VF */
#define LW_CLWENC_MPEB_PIPE_STATUS                              0x00001964      /* R--4R */
#define LW_CLWENC_MPEB_PIPE_STATUS_IPRED_IDLE                   0:0             /* R-IUF */
#define LW_CLWENC_MPEB_PIPE_STATUS_IPRED_IDLE_TRUE              0x00000001      /* R-I-V */
#define LW_CLWENC_MPEB_PIPE_STATUS_IPRED_IDLE_FALSE             0x00000000      /* R---V */
#define LW_CLWENC_MPEB_PIPE_STATUS_QBUF_IDLE                    1:1             /* R-IUF */
#define LW_CLWENC_MPEB_PIPE_STATUS_QBUF_IDLE_TRUE               0x00000001      /* R-I-V */
#define LW_CLWENC_MPEB_PIPE_STATUS_QBUF_IDLE_FALSE              0x00000000      /* R---V */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFBUF_IDLE                  2:2             /* R-IUF */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFBUF_IDLE_TRUE             0x00000001      /* R-I-V */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFBUF_IDLE_FALSE            0x00000000      /* R---V */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFDMA_READY                 3:3             /* R-IUF */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFDMA_READY_TRUE            0x00000001      /* R-I-V */
#define LW_CLWENC_MPEB_PIPE_STATUS_DBFDMA_READY_FALSE           0x00000000      /* R---V */
#define LW_CLWENC_MPEB_DEBUG1                                   0x0000196c      /* R--4R */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_PARAM_BUF0_STATE           1:0             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_PARAM_BUF1_STATE           3:2             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_LUMA_BUF0_STATE            5:4             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_LUMA_BUF1_STATE            7:6             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_LUMA_BUF2_STATE            9:8             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_LUMA_BUF3_STATE            11:10           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_CHRO_BUF0_STATE            13:12           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_CHRO_BUF1_STATE            15:14           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG1_RECBUF_CHRO_BUF2_STATE            17:16           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2                                   0x00001970      /* R--4R */
#define LW_CLWENC_MPEB_DEBUG2_IPRED_STATE                       4:0             /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_AUX_STATE                         10:5            /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_CBUF_RDY                          11:11           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_QBUF_RDY                          12:12           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_NBBUF_RDY                         13:13           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_PBUF_RDY                          14:14           /* R-XUF */
#define LW_CLWENC_MPEB_DEBUG2_DBF_RDY                           15:15           /* R-XUF */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL                     0x00001974      /* RW-4R */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_FLAG                0:0             /* RWIVF */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_FLAG_DEFUALT        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_FLAG_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_FLAG_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_LIMIT               16:1            /* RWIVF */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_LIMIT_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_INTRA_SAT_CTRL_LIMIT_13BITS        0x0000080f      /* RW--V */
#define LW_CLWENC_MPEC_CMD_CONFIG                               0x00001978      /* RW-4R */
#define LW_CLWENC_MPEC_CMD_CONFIG_REF_PIC_REORDER_L0_CMDCOUNT   3:0             /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_REF_PIC_REORDER_L0_CMDCOUNT_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_REF_PIC_REORDER_L1_CMDCOUNT   7:4             /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_REF_PIC_REORDER_L1_CMDCOUNT_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_MMCO_CMDCOUNT                 11:8            /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_MMCO_CMDCOUNT_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_NO_OUTPUT_OF_PRIOR_PIC_FLAG   12:12           /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_NO_OUTPUT_OF_PRIOR_PIC_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_LONG_TERM_REFERENCE_FLAG      13:13           /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_LONG_TERM_REFERENCE_FLAG_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_PIC_OUTPUT_FLAG          14:14           /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_PIC_OUTPUT_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_SHORT_TERM_REF_PIC_SET_SPS_FLAG 15:15    /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_SHORT_TERM_REF_PIC_SET_SPS_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_REF_PIC_LIST_MODIFICATION_FLAG_L0 16:16  /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_REF_PIC_LIST_MODIFICATION_FLAG_L0_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_REF_PIC_LIST_MODIFICATION_FLAG_L1 17:17  /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_REF_PIC_LIST_MODIFICATION_FLAG_L1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_NUM_POC_TOTAL_LWRR       22:18           /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_NUM_POC_TOTAL_LWRR_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_LONG_TERM_REF_PICS_PRESENT_FLAG 23:23    /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_LONG_TERM_REF_PICS_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_LISTS_MODIFICATION_PRESENT_FLAG 24:24    /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_LISTS_MODIFICATION_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_SHORT_TERM_REF_PIC_SET_IDX 30:25         /* RWIUF */
#define LW_CLWENC_MPEC_CMD_CONFIG_H265_SHORT_TERM_REF_PIC_SET_IDX_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0_(i)                   (0x0000197c+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0___SIZE_1              8               /*       */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__PIC_NUM_IDC          2:0             /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__PIC_NUM_IDC_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__ABS_DIFF_PIC_NUM_MINUS1 19:3         /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__ABS_DIFF_PIC_NUM_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__LONG_TERM_PIC_NUM    23:20           /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__LONG_TERM_PIC_NUM_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__ABS_DIFF_VIEW_IDX_MINUS1 27:24       /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L0__ABS_DIFF_VIEW_IDX_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1_(i)                   (0x000019a0+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1___SIZE_1              8               /*       */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__PIC_NUM_IDC          2:0             /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__PIC_NUM_IDC_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__ABS_DIFF_PIC_NUM_MINUS1 19:3         /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__ABS_DIFF_PIC_NUM_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__LONG_TERM_PIC_NUM    23:20           /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__LONG_TERM_PIC_NUM_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__ABS_DIFF_VIEW_IDX_MINUS1 27:24       /* RWIUF */
#define LW_CLWENC_MPEC_REF_PIC_REORDER_L1__ABS_DIFF_VIEW_IDX_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST_(i)                        (0x000019c4+(i)*4) /* RW-4A */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST___SIZE_1                   8               /*       */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__OPCODE                    2:0             /* RWIUF */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__OPCODE_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__DIFF_PIC_NUMS_MINUS1      19:3            /* RWIUF */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__DIFF_PIC_NUMS_MINUS1_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__LT_PIC_NUM                22:20           /* RWIUF */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__LT_PIC_NUM_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__LT_FRM_IDX                25:23           /* RWIUF */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__LT_FRM_IDX_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__MAX_LT_FRM_IDX_PLUS1      29:26           /* RWIUF */
#define LW_CLWENC_MPEC_MMCO_CMD_LIST__MAX_LT_FRM_IDX_PLUS1_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER                           0x000019e4      /* RW-4R */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_STEREO_MVC_ENABLE         0:0             /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_STEREO_MVC_ENABLE_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_STEREO_MVC_ENABLE_TRUE    0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_STEREO_MVC_ENABLE_FALSE   0x00000000      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_BASE_VIEW                 1:1             /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_BASE_VIEW_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_BASE_VIEW_TRUE            0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_BASE_VIEW_FALSE           0x00000000      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_PRIORITY_ID               7:2             /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_PRIORITY_ID_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_VIEW_ID                   17:8            /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_VIEW_ID_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_TEMPORAL_ID               20:18           /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_TEMPORAL_ID_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_ANCHOR_PIC_FLAG           21:21           /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_ANCHOR_PIC_FLAG_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_ANCHOR_PIC_FLAG_TRUE      0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_ANCHOR_PIC_FLAG_FALSE     0x00000000      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_INTER_VIEW_FLAG           22:22           /* RWIUF */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_INTER_VIEW_FLAG_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_INTER_VIEW_FLAG_TRUE      0x00000001      /* RW--V */
#define LW_CLWENC_MPEC_MVC_NAL_HEADER_INTER_VIEW_FLAG_FALSE     0x00000000      /* RW--V */
#define LW_CLWENC_MPEC_DEBUG_IF                                 0x000019e8      /* R--4R */
#define LW_CLWENC_MPEC_DEBUG_IF_FBIFDMWR_IDLE                   0:0             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_BITPKR_PKBUSY                   1:1             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_BITPKR_STATE                    5:2             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_QUANT_ALL_VLD                   6:6             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_START_PARAM_BEAT                7:7             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_HIST2MPEC_BEAT                  8:8             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_COLOC_FBIF_BLKED                9:9             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_COLOC_IDLE                      10:10           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_COLOC_WRFBIF_IDLE               11:11           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_FBIF_WR_RDY                     12:12           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_COLOC_FBIF_WR_RDY               13:13           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_B2C_PARAM_PVLD                  14:14           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_B2C_PARAM_PRDY                  15:15           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_B2C_QUANT_PVLD                  16:16           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_B2C_QUANT_PRDY                  17:17           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_C2B_PARAM_PVLD                  18:18           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_C2B_PARAM_PRDY                  19:19           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_H264_MB_TYPE                    21:20           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_IF_H264_SM_STATE                   26:22           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT                               0x000019ec      /* R--4R */
#define LW_CLWENC_MPEC_DEBUG_STAT_DMABUF_FULL                   0:0             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_PKT_SIZE_EXCEED               1:1             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_IPCM_SIZE_EXCEED              2:2             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_FIRSTMBINSLICE                3:3             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_REWIND_NEW_PKT                4:4             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_BITS_TO_POP                   20:5            /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_STATE                         24:21           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_STAT_PRED_STATE                    28:25           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264                               0x000019f0      /* R--4R */
#define LW_CLWENC_MPEC_DEBUG_H264_CAVLC_SM                      3:0             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CAVLC_MBHDR_ST                8:4             /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CAVLC_MBDAT_ST                11:9            /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CABAC_SM                      16:12           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CABAC_MBHDR_ST                22:17           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CABAC_MBDAT_ST                27:23           /* R-XUF */
#define LW_CLWENC_MPEC_DEBUG_H264_CABAC_PSTATE_SM               31:28           /* R-XUF */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL                     0x000019f4      /* RW-4R */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_FLAG                0:0             /* RWIVF */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_FLAG_DEFUALT        0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_FLAG_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_FLAG_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_LIMIT               16:1            /* RWIVF */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_LIMIT_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_QUANT_INTER_SAT_CTRL_LIMIT_13BITS        0x0000080f      /* RW--V */
#define LW_CLWENC_VP8_FRAME_SIZE                                0x000019f8      /* RW-4R */
#define LW_CLWENC_VP8_FRAME_SIZE_WIDTH                          13:0            /* RWIUF */
#define LW_CLWENC_VP8_FRAME_SIZE_WIDTH_DEFUALT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_SIZE_HORIZ_SCALE                    15:14           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_SIZE_HORIZ_SCALE_DEFUALT            0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_SIZE_HEIGHT                         29:16           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_SIZE_HEIGHT_DEFUALT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_SIZE_VERT_SCALE                     31:30           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_SIZE_VERT_SCALE_DEFUALT             0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM                               0x000019fc      /* RW-4R */
#define LW_CLWENC_VP8_FRAME_PARAM_FRAME_TYPE                    0:0             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_FRAME_TYPE_DEFUALT            0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_FRAME_TYPE_KEYFRAME           0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_FRAME_TYPE_INTERFRAME         0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_VERSION                       3:1             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_VERSION_DEFUALT               0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SHOW_FRAME                    4:4             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SHOW_FRAME_DEFUALT            0x00000001      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SHOW_FRAME_FALSE              0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SHOW_FRAME_TRUE               0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_CLR_TYPE                      5:5             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_CLR_TYPE_DEFUALT              0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_CLAMP_TYPE                    6:6             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_CLAMP_TYPE_DEFUALT            0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_EN                        7:7             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_EN_DEFUALT                0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_EN_FALSE                  0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_EN_TRUE                   0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_MAP                   8:8             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_MAP_DEFUALT           0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_MAP_NOUPDATE          0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_MAP_UPDATE            0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_DATA                  9:9             /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_DATA_DEFUALT          0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_DATA_NOUPDATL         0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_UPD_DATA_UPDATE           0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_MODE                      10:10           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_MODE_DEFUALT              0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_MODE_DELTA_VAL            0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_MODE_ABS_VAL              0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_MULTI_TOKEN_PRTN              12:11           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_MULTI_TOKEN_PRTN_DEFUALT      0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_REFRESH_PROBS                 13:13           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_REFRESH_PROBS_DEFUALT         0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_REFRESH_PROBS_FALSE           0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_REFRESH_PROBS_TRUE            0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_MB_NO_COEFF_SKIP              14:14           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_MB_NO_COEFF_SKIP_DEFUALT      0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_MB_NO_COEFF_SKIP_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_MB_NO_COEFF_SKIP_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_YMODE_PROBS               15:15           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_YMODE_PROBS_DEFUALT       0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_YMODE_PROBS_FALSE         0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_YMODE_PROBS_TRUE          0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_UVMODE_PROBS              16:16           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_UVMODE_PROBS_DEFUALT      0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_UVMODE_PROBS_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_UPD_UVMODE_PROBS_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_QINDEX_UPDATE_FLAG        20:17           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_QINDEX_UPDATE_FLAG_DEFUALT 0x00000000     /* RWI-V */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_LF_UPDATE_FLAG            24:21           /* RWIUF */
#define LW_CLWENC_VP8_FRAME_PARAM_SEG_LF_UPDATE_FLAG_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_QINDEX                                0x00001a00      /* RW-4R */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG0                           7:0             /* RWIUF */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG0_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG1                           15:8            /* RWIUF */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG1_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG2                           23:16           /* RWIUF */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG2_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG3                           31:24           /* RWIUF */
#define LW_CLWENC_VP8_SEG_QINDEX_SEG3_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_FLTLVL                                0x00001a04      /* RW-4R */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG0                           6:0             /* RWIUF */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG0_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG1                           14:8            /* RWIUF */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG1_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG2                           22:16           /* RWIUF */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG2_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG3                           30:24           /* RWIUF */
#define LW_CLWENC_VP8_SEG_FLTLVL_SEG3_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER                                0x00001a08      /* RW-4R */
#define LW_CLWENC_VP8_LOOPFILTER_TYPE                           0:0             /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_TYPE_DEFUALT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_TYPE_NORMALE                   0x00000000      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_TYPE_SIMPLE                    0x00000001      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_EN                       1:1             /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_EN_DEFUALT               0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_EN_FALSE                 0x00000000      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_EN_TRUE                  0x00000001      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_UPD                      2:2             /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_UPD_DEFUALT              0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_UPD_FALSE                0x00000000      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_DELTA_UPD_TRUE                 0x00000001      /* RW--V */
#define LW_CLWENC_VP8_LOOPFILTER_LEVEL                          13:8            /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_LEVEL_DEFUALT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_SHARPNESS                      18:16           /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_SHARPNESS_DEFUALT              0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA                      0x00001a0c      /* RW-4R */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG0                 7:0             /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG0_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG1                 15:8            /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG1_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG2                 23:16           /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG2_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG3                 31:24           /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_REF_DELTA_SEG3_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA                     0x00001a10      /* RW-4R */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG0                7:0             /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG0_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG1                15:8            /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG1_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG2                23:16           /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG2_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG3                31:24           /* RWIUF */
#define LW_CLWENC_VP8_LOOPFILTER_MODE_DELTA_SEG3_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT                                     0x00001a14      /* RW-4R */
#define LW_CLWENC_VP8_QUANT_BASE_QINDEX                         6:0             /* RWIUF */
#define LW_CLWENC_VP8_QUANT_BASE_QINDEX_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT_Y1DC_DELTA                          11:7            /* RWIUF */
#define LW_CLWENC_VP8_QUANT_Y1DC_DELTA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT_Y2DC_DELTA                          16:12           /* RWIUF */
#define LW_CLWENC_VP8_QUANT_Y2DC_DELTA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT_Y2AC_DELTA                          21:17           /* RWIUF */
#define LW_CLWENC_VP8_QUANT_Y2AC_DELTA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT_UVDC_DELTA                          26:22           /* RWIUF */
#define LW_CLWENC_VP8_QUANT_UVDC_DELTA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_QUANT_UVAC_DELTA                          31:27           /* RWIUF */
#define LW_CLWENC_VP8_QUANT_UVAC_DELTA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME                                  0x00001a18      /* RW-4R */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_LAST                     0:0             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_LAST_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_LAST_FALSE               0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_LAST_TRUE                0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_GF                       1:1             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_GF_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_GF_FALSE                 0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_GF_TRUE                  0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_ARF                      2:2             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_ARF_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_ARF_FALSE                0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_REFRESH_ARF_TRUE                 0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_GF                          5:4             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_COPY_GF_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_COPY_GF_NONE                     0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_GF_FROM_LAST                0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_GF_FROM_ARF                 0x00000002      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_ARF                         7:6             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_COPY_ARF_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_COPY_ARF_NONE                    0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_ARF_FROM_LAST               0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_COPY_ARF_FROM_GF                 0x00000002      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_GF                          8:8             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_SIGN_GF_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_GF_FALSE                    0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_GF_TRUE                     0x00000001      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_ARF                         9:9             /* RWIUF */
#define LW_CLWENC_VP8_REFFRAME_SIGN_ARF_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_ARF_FALSE                   0x00000000      /* RW--V */
#define LW_CLWENC_VP8_REFFRAME_SIGN_ARF_TRUE                    0x00000001      /* RW--V */
#define LW_CLWENC_VP8_MPECRAM_LWRR_OFFSET                       0x00001a1c      /* RW-4R */
#define LW_CLWENC_VP8_MPECRAM_LWRR_OFFSET_ADDR                  31:0            /* RWIUF */
#define LW_CLWENC_VP8_MPECRAM_LWRR_OFFSET_ADDR_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MPECRAM_ADDR                              0x00001a20      /* RW-4R */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS0               7:0             /* RWIUF */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS0_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS1               15:8            /* RWIUF */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS1_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS2               23:16           /* RWIUF */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS2_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS3               31:24           /* RWIUF */
#define LW_CLWENC_VP8_MPECRAM_ADDR_COEF_MV_PROBS3_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_PROBS                                 0x00001a24      /* RW-4R */
#define LW_CLWENC_VP8_SEG_PROBS_PROB0                           7:0             /* RWIUF */
#define LW_CLWENC_VP8_SEG_PROBS_PROB0_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_PROBS_PROB1                           15:8            /* RWIUF */
#define LW_CLWENC_VP8_SEG_PROBS_PROB1_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_SEG_PROBS_PROB2                           23:16           /* RWIUF */
#define LW_CLWENC_VP8_SEG_PROBS_PROB2_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_YMODE_PROBS                               0x00001a28      /* RW-4R */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB0                         7:0             /* RWIUF */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB0_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB1                         15:8            /* RWIUF */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB1_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB2                         23:16           /* RWIUF */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB2_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB3                         31:24           /* RWIUF */
#define LW_CLWENC_VP8_YMODE_PROBS_PROB3_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_UVMODE_PROBS                              0x00001a2c      /* RW-4R */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB0                        7:0             /* RWIUF */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB0_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB1                        15:8            /* RWIUF */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB1_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB2                        23:16           /* RWIUF */
#define LW_CLWENC_VP8_UVMODE_PROBS_PROB2_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_UVMODE_PROBS_SKIP                         31:24           /* RWIUF */
#define LW_CLWENC_VP8_UVMODE_PROBS_SKIP_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REF_PROBS                                 0x00001a30      /* RW-4R */
#define LW_CLWENC_VP8_REF_PROBS_PROB0                           7:0             /* RWIUF */
#define LW_CLWENC_VP8_REF_PROBS_PROB0_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REF_PROBS_PROB1                           15:8            /* RWIUF */
#define LW_CLWENC_VP8_REF_PROBS_PROB1_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_REF_PROBS_PROB2                           23:16           /* RWIUF */
#define LW_CLWENC_VP8_REF_PROBS_PROB2_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MV_PROBS_UPD_Y                            0x00001a34      /* RW-4R */
#define LW_CLWENC_VP8_MV_PROBS_UPD_Y_DATA                       31:0            /* RWIUF */
#define LW_CLWENC_VP8_MV_PROBS_UPD_Y_DATA_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_VP8_MV_PROBS_UPD_X                            0x00001a38      /* RW-4R */
#define LW_CLWENC_VP8_MV_PROBS_UPD_X_DATA                       31:0            /* RWIUF */
#define LW_CLWENC_VP8_MV_PROBS_UPD_X_DATA_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA1_BASE                              0x00001a3c      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA1_BASE_ADDR                         31:0            /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA1_BASE_ADDR_INIT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA1_BASEL                             0x00001a40      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA1_BASEL_BYTE_ADDR                   7:0             /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA1_BASEL_BYTE_ADDR_INIT              0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA1_SIZE                              0x00001a44      /* RW-4R */
#define LW_CLWENC_MPEC_WRDMA1_SIZE_SIZE                         31:7            /* RWIUF */
#define LW_CLWENC_MPEC_WRDMA1_SIZE_SIZE_INIT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WRDMA1_OFFSET                            0x00001a48      /* R--4R */
#define LW_CLWENC_MPEC_WRDMA1_OFFSET_OFFSET                     31:7            /* R-IUF */
#define LW_CLWENC_MPEC_WRDMA1_OFFSET_OFFSET_INIT                0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_STATE_BASE                               0x00001a4c      /* RW-4R */
#define LW_CLWENC_MPEC_STATE_BASE_ADDR                          31:0            /* RWIUF */
#define LW_CLWENC_MPEC_STATE_BASE_ADDR_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_STATE_BASEL                              0x00001a50      /* RW-4R */
#define LW_CLWENC_MPEC_STATE_BASEL_BYTE_ADDR                    7:0             /* RWIUF */
#define LW_CLWENC_MPEC_STATE_BASEL_BYTE_ADDR_INIT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_STATE_SIZE                               0x00001a54      /* RW-4R */
#define LW_CLWENC_MPEC_STATE_SIZE_SIZE                          31:7            /* RWIUF */
#define LW_CLWENC_MPEC_STATE_SIZE_SIZE_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_STATE_OFFSET                             0x00001a58      /* R--4R */
#define LW_CLWENC_MPEC_STATE_OFFSET_OFFSET                      31:7            /* R-IUF */
#define LW_CLWENC_MPEC_STATE_OFFSET_OFFSET_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_WRDMA_ACK_OFFSET                         0x00001a5c      /* R--4R */
#define LW_CLWENC_MPEC_WRDMA_ACK_OFFSET_OFFSET                  23:0            /* R-IUF */
#define LW_CLWENC_MPEC_WRDMA_ACK_OFFSET_OFFSET_INIT             0x00000000      /* R-I-V */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1(i)                          (0x00001a60+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1__SIZE_1                     4               /*       */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1_DC                          15:0            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1_DC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1_AC                          31:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_Y1_AC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2(i)                          (0x00001a70+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2__SIZE_1                     4               /*       */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2_DC                          15:0            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2_DC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2_AC                          31:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_Y2_AC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_QUANT_UV(i)                          (0x00001a80+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_QUANT_UV__SIZE_1                     4               /*       */
#define LW_CLWENC_MPEB_VP8_QUANT_UV_DC                          15:0            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_UV_DC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_QUANT_UV_AC                          31:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_QUANT_UV_AC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC(i)                         (0x00001a90+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC__SIZE_1                    4               /*       */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_Y1                         8:0             /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_Y1_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_Y2                         17:9            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_Y2_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_UV                         26:18           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_DC_UV_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC(i)                         (0x00001aa0+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC__SIZE_1                    4               /*       */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_Y1                         8:0             /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_Y1_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_Y2                         17:9            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_Y2_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_UV                         26:18           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_IQUANT_AC_UV_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_LAMBDA(i)                            (0x00001ab0+((i)*4)) /* RW-4A */
#define LW_CLWENC_MPEB_VP8_LAMBDA__SIZE_1                       2               /*       */
#define LW_CLWENC_MPEB_VP8_LAMBDA_SEGA                          15:0            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_LAMBDA_SEGA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_LAMBDA_SEGB                          31:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_LAMBDA_SEGB_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_FLTLVL                               0x00001ab8      /* RW-4R */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG0                          5:0             /* RWIUF */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG0_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG1                          13:8            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG1_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG2                          21:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG2_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG3                          29:24           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_FLTLVL_SEG3_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_COSTRAM_ADDR                         0x00001abc      /* RW-4R */
#define LW_CLWENC_MPEB_VP8_COSTRAM_ADDR_IDX2                    2:0             /* RWIUF */
#define LW_CLWENC_MPEB_VP8_COSTRAM_ADDR_IDX2_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_COSTRAM_ADDR_IDX1                    22:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_COSTRAM_ADDR_IDX1_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_COSTRAM_DATA                         0x00001ac0      /* RW-4R */
#define LW_CLWENC_MPEB_VP8_COSTRAM_DATA_LO                      15:0            /* RWIUF */
#define LW_CLWENC_MPEB_VP8_COSTRAM_DATA_LO_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_VP8_COSTRAM_DATA_HI                      31:16           /* RWIUF */
#define LW_CLWENC_MPEB_VP8_COSTRAM_DATA_HI_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_H264_STAT_SLICE_BITS                     0x00001ac4      /* R--4R */
#define LW_CLWENC_MPEC_H264_STAT_SLICE_BITS_CNT                 31:0            /* R--UF */
#define LW_CLWENC_MPEC_H264_STAT_SLICE_BITS_H265_CNT            31:0            /* R--UF */
#define LW_CLWENC_MPEB_CHROMA_V_BASE                            0x00001ac8      /* RW-4R */
#define LW_CLWENC_MPEB_CHROMA_V_BASE_ADDR                       31:0            /* RWIUF */
#define LW_CLWENC_MPEB_CHROMA_V_BASE_ADDR_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_STAT_TOTAL_INTRA_COST                    0x00001acc      /* R--4R */
#define LW_CLWENC_MPEB_STAT_TOTAL_INTRA_COST_VALUE              31:0            /* R-IUF */
#define LW_CLWENC_MPEB_STAT_TOTAL_INTRA_COST_VALUE_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS                           0x00001ad0      /* RW-4R */
#define LW_CLWENC_H265_SEQ_PARAMETERS_CHROMA_FORMAT_IDC         1:0             /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_CHROMA_FORMAT_IDC_DEFAULT 0x00000001      /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG 2:2            /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SEPARATE_COLOUR_PLANE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_ENABLED_FLAG          3:3             /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_ENABLED_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MAX_PIC_ORDER_CNT_LSB_MINUS4 7:4     /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MAX_PIC_ORDER_CNT_LSB_MINUS4_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_LW_SIZE_MINUS3   10:9            /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_LW_SIZE_MINUS3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_LW_SIZE 12:11           /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_LW_SIZE_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_TRAFO_SIZE_MINUS2 14:13          /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_TRAFO_SIZE_MINUS2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_TRAFO_SIZE 16:15        /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_TRAFO_SIZE_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_PCM_LW_SIZE_MINUS3 18:17         /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_MIN_PCM_LW_SIZE_MINUS3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_PCM_LW_SIZE 20:19       /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_LOG2_DIFF_MAX_MIN_PCM_LW_SIZE_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_MAX_XFORM_HIERARCHY_DEPTH_INTER 23:21     /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_MAX_XFORM_HIERARCHY_DEPTH_INTER_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_MAX_XFORM_HIERARCHY_DEPTH_INTRA 26:24     /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_MAX_XFORM_HIERARCHY_DEPTH_INTRA_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SAO_ENABLED_FLAG          27:27           /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SAO_ENABLED_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SPS_TEMPORAL_MVP_ENABLED_FLAG 28:28       /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SPS_TEMPORAL_MVP_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SPS_STRONG_INTRA_SMOOTHING_ENABLE_FLAG 29:29 /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_SPS_STRONG_INTRA_SMOOTHING_ENABLE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_LOOP_FILTER_DISABLED_FLAG 30:30       /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_LOOP_FILTER_DISABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_LOOP_FILTER_DISABLED_FLAG_NO 0x00000000 /* RW--V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_PCM_LOOP_FILTER_DISABLED_FLAG_YES 0x00000001 /* RW--V */
#define LW_CLWENC_H265_SEQ_PARAMETERS_AMP_ENABLED_FLAG          31:31           /* RWIUF */
#define LW_CLWENC_H265_SEQ_PARAMETERS_AMP_ENABLED_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS                           0x00001ad4      /* RW-4R */
#define LW_CLWENC_H265_PIC_PARAMETERS_SIGN_DATA_HIDING_FLAG     0:0             /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_SIGN_DATA_HIDING_FLAG_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_CABAC_INIT_PRESENT_FLAG   1:1             /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_CABAC_INIT_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_PIC_INIT_QP_MINUS26       7:2             /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_PIC_INIT_QP_MINUS26_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_TRANSFORM_SKIP_ENABLED_FLAG 8:8           /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_TRANSFORM_SKIP_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_LW_QP_DELTA_ENALBED_FLAG  9:9             /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_LW_QP_DELTA_ENALBED_FLAG_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DIFF_LW_QP_DELTA_DEPTH    11:10           /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_DIFF_LW_QP_DELTA_DEPTH_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_SLICE_LEVEL_CHROMA_QP_OFFSETS_PRESENT_FLAG 12:12 /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_SLICE_LEVEL_CHROMA_QP_OFFSETS_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_OUTPUT_FLAG_PRESENT_FLAG  15:15           /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_OUTPUT_FLAG_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_TRANSQUANT_BYPASS_ENABLED_FLAG 16:16      /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_TRANSQUANT_BYPASS_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_ENABLED_FLAG 17:17        /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_TILES_ENABLED_FLAG        18:18           /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_TILES_ENABLED_FLAG_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_ENTROPY_CODING_SYNC_ENABLED_FLAG 19:19    /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_ENTROPY_CODING_SYNC_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_LOOP_FILTER_ACROSS_SLICES_ENABLED_FLAG 20:20 /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_LOOP_FILTER_ACROSS_SLICES_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG 21:21 /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEBLOCKING_FILTER_CONTROL_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG 22:22 /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_PPS_DISABLE_DEBLOCKING_FILTER_FLAG 23:23  /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_PPS_DISABLE_DEBLOCKING_FILTER_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_SEGMENTS_ENABLED_FLAG 24:24 /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_SEGMENTS_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_SEGMENTS_ENABLED_FLAG_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_H265_PIC_PARAMETERS_DEPENDENT_SLICE_SEGMENTS_ENABLED_FLAG_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_H265_PIC_PARAMETERS_LOG2_PARALLEL_MERGE_LEVEL_MINUS2 27:25    /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_LOG2_PARALLEL_MERGE_LEVEL_MINUS2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_PIC_PARAMETERS_NUM_EXTRA_SLICE_HEADER_BITS 30:28         /* RWIUF */
#define LW_CLWENC_H265_PIC_PARAMETERS_NUM_EXTRA_SLICE_HEADER_BITS_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL                               0x00001ad8      /* RW-4R */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_SAO_LUMA_FLAG           0:0             /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_SAO_LUMA_FLAG_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_SAO_CHROMA_FLAG         1:1             /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_SAO_CHROMA_FLAG_DETAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_TEMPORAL_MVP_ENABLE_FLAG 2:2            /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_TEMPORAL_MVP_ENABLE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_MVD_L1_ZERO_FLAG              3:3             /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_MVD_L1_ZERO_FLAG_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_COLLOCATED_FROM_L0_FLAG       4:4             /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_COLLOCATED_FROM_L0_FLAG_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_COLLOCATED_REF_IDX            7:5             /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_COLLOCATED_REF_IDX_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_FIVE_MINUS_MAX_NUM_MERGE_CAND 10:8            /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_FIVE_MINUS_MAX_NUM_MERGE_CAND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_CB_QP_OFFSET            15:11           /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_CB_QP_OFFSET_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_CR_QP_OFFSET            20:16           /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_CR_QP_OFFSET_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG 21:21 /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG_NO 0x00000000 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_ENABLED_FLAG_YES 0x00000001 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_FLAG 22:22         /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_FLAG_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_DEBLOCKING_FILTER_OVERRIDE_FLAG_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_DEBLOCKING_FILTER_DISABLED_FLAG 23:23   /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_DEBLOCKING_FILTER_DISABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_DEBLOCKING_FILTER_DISABLED_FLAG_YES 0x00000000 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_DEBLOCKING_FILTER_DISABLED_FLAG_NO 0x00000001 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_PPS_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG 24:24 /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_PPS_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_PPS_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_NO 0x00000000 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_PPS_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_YES 0x00000001 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG 25:25 /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_NO 0x00000000 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_SLICE_LOOP_FILTER_ACROSS_SLICE_ENABLED_FLAG_YES 0x00000001 /* RW--V */
#define LW_CLWENC_H265_FRAME_CTRL_CEIL_LOG2_PIC_SIZE_IN_CTBS    31:26           /* RWIUF */
#define LW_CLWENC_H265_FRAME_CTRL_CEIL_LOG2_PIC_SIZE_IN_CTBS_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0             0x00001adc      /* RW-4R */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_0 2:0            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_0_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_1 5:3            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_2 8:6            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_3 11:9           /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_4 14:12          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_4_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_5 17:15          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_5_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_6 20:18          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_6_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_7 23:21          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L0_LIST_ENTRY_7_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1             0x00001ae0      /* RW-4R */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_0 2:0            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_0_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_1 5:3            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_2 8:6            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_3 11:9           /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_4 14:12          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_4_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_5 17:15          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_5_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_6 20:18          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_6_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_7 23:21          /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_LIST_MODIFICATION_L1_LIST_ENTRY_7_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET                   0x00001ae4      /* RW-4R */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_NUM               6:0             /* RWIUF */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_NUM_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_INTER_PREDICTION_FLAG 7:7         /* RWIUF */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_INTER_PREDICTION_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_DELTA_IDX_MINUS1  13:8            /* RWIUF */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_DELTA_IDX_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_DELTA_RPS_SIGN    14:14           /* RWIUF */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_DELTA_RPS_SIGN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_ABS_DELTA_RPS_MINUS1 30:15        /* RWIUF */
#define LW_CLWENC_H265_SHORT_TERM_REF_PIC_SET_ABS_DELTA_RPS_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_ENTRY_POINT                              0x00001ae8      /* RW-4R */
#define LW_CLWENC_STAT_TOTAL_INTRA_COST                         0x00001af0      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_INTRA_COST_VALUE                   31:0            /* R-IUF */
#define LW_CLWENC_STAT_TOTAL_INTRA_COST_VALUE_DEFAULT           0x00000000      /* R-I-V */
#define LW_CLWENC_STAT_TOTAL_INTER_COST                         0x00001af4      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_INTER_COST_VALUE                   31:0            /* R-IUF */
#define LW_CLWENC_STAT_TOTAL_INTER_COST_VALUE_DEFAULT           0x00000000      /* R-I-V */
#define LW_CLWENC_STAT_INTRA_LW32X32_NUM                        0x00001af8      /* R--4R */
#define LW_CLWENC_STAT_INTRA_LW32X32_NUM_CNT                    31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_LW32X32_NUM                        0x00001afc      /* R--4R */
#define LW_CLWENC_STAT_INTER_LW32X32_NUM_CNT                    31:0            /* R--UF */
#define LW_CLWENC_STAT_SKIP_LW32X32_NUM                         0x00001b00      /* R--4R */
#define LW_CLWENC_STAT_SKIP_LW32X32_NUM_CNT                     31:0            /* R--UF */
#define LW_CLWENC_STAT_IPCM_LW32X32_NUM                         0x00001b04      /* R--4R */
#define LW_CLWENC_STAT_IPCM_LW32X32_NUM_CNT                     31:0            /* R--UF */
#define LW_CLWENC_STAT_INTRA_LW16X16_NUM                        0x00001b08      /* R--4R */
#define LW_CLWENC_STAT_INTRA_LW16X16_NUM_CNT                    31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_LW16X16_NUM                        0x00001b0c      /* R--4R */
#define LW_CLWENC_STAT_INTER_LW16X16_NUM_CNT                    31:0            /* R--UF */
#define LW_CLWENC_STAT_SKIP_LW16X16_NUM                         0x00001b10      /* R--4R */
#define LW_CLWENC_STAT_SKIP_LW16X16_NUM_CNT                     31:0            /* R--UF */
#define LW_CLWENC_STAT_IPCM_LW16X16_NUM                         0x00001b14      /* R--4R */
#define LW_CLWENC_STAT_IPCM_LW16X16_NUM_CNT                     31:0            /* R--UF */
#define LW_CLWENC_STAT_INTRA_LW8X8_NUM                          0x00001b18      /* R--4R */
#define LW_CLWENC_STAT_INTRA_LW8X8_NUM_CNT                      31:0            /* R--UF */
#define LW_CLWENC_STAT_INTER_LW8X8_NUM                          0x00001b1c      /* R--4R */
#define LW_CLWENC_STAT_INTER_LW8X8_NUM_CNT                      31:0            /* R--UF */
#define LW_CLWENC_STAT_SKIP_LW8X8_NUM                           0x00001b20      /* R--4R */
#define LW_CLWENC_STAT_SKIP_LW8X8_NUM_CNT                       31:0            /* R--UF */
#define LW_CLWENC_STAT_IPCM_LW8X8_NUM                           0x00001b24      /* R--4R */
#define LW_CLWENC_STAT_IPCM_LW8X8_NUM_CNT                       31:0            /* R--UF */
#define LW_CLWENC_H265_STRPS_DELTA_POCS                         0x00001b28      /* RW-4R */
#define LW_CLWENC_H265_STRPS_DELTA_POCS_USED_BY_LWRR_PIC_FLAG   15:0            /* RWIUF */
#define LW_CLWENC_H265_STRPS_DELTA_POCS_USED_BY_LWRR_PIC_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_STRPS_DELTA_POCS_USE_DELTA_FLAG          31:16           /* RWIUF */
#define LW_CLWENC_H265_STRPS_DELTA_POCS_USE_DELTA_FLAG_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_STRPS_NUM                                0x00001b2c      /* RW-4R */
#define LW_CLWENC_H265_STRPS_NUM_NEGATIVE_PICS                  15:0            /* RWIUF */
#define LW_CLWENC_H265_STRPS_NUM_NEGATIVE_PICS_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_H265_STRPS_NUM_POSITIVE_PICS                  31:16           /* RWIUF */
#define LW_CLWENC_H265_STRPS_NUM_POSITIVE_PICS_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_H265_STRPS_USED_BY_LWRR_PIC                   0x00001b30      /* RW-4R */
#define LW_CLWENC_H265_STRPS_USED_BY_LWRR_PIC_S0_FLAG           15:0            /* RWIUF */
#define LW_CLWENC_H265_STRPS_USED_BY_LWRR_PIC_S0_FLAG_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_H265_STRPS_USED_BY_LWRR_PIC_S1_FLAG           31:16           /* RWIUF */
#define LW_CLWENC_H265_STRPS_USED_BY_LWRR_PIC_S1_FLAG_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_H265_LTRPS_NUM                                0x00001b34      /* RW-4R */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_REF_PIC_SET_NUM      4:0             /* RWIUF */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_REF_PIC_SET_NUM_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_SPS                  9:5             /* RWIUF */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_SPS_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_PICS                 14:10           /* RWIUF */
#define LW_CLWENC_H265_LTRPS_NUM_LONG_TERM_PICS_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_H265_LTRPS_FLAG                               0x00001b38      /* RW-4R */
#define LW_CLWENC_H265_LTRPS_FLAG_USED_BY_LWRR_PIC_LT_FLAG      15:0            /* RWIUF */
#define LW_CLWENC_H265_LTRPS_FLAG_USED_BY_LWRR_PIC_LT_FLAG_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_H265_LTRPS_FLAG_DELTA_POC_MSB_PRESENT_FLAG    31:16           /* RWIUF */
#define LW_CLWENC_H265_LTRPS_FLAG_DELTA_POC_MSB_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_H265_REF_PIC_DATA                             0x00001b3c      /* RW-4R */
#define LW_CLWENC_H265_REF_PIC_DATA_VALUE                       31:0            /* RWIUF */
#define LW_CLWENC_H265_REF_PIC_DATA_VALUE_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_STAT_TOTAL_EMULATED_BITS                      0x00001b40      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_EMULATED_BITS_CNT                  31:0            /* R--UF */
#define LW_CLWENC_MPEC_WP_PARAM                                 0x00001b44      /* RW-4R */
#define LW_CLWENC_MPEC_WP_PARAM_LUMA_LOG2_WEIGHT_DENOM          2:0             /* RWIUF */
#define LW_CLWENC_MPEC_WP_PARAM_LUMA_LOG2_WEIGHT_DENOM_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WP_PARAM_CHROMA_LOG2_WEIGHT_DENOM        5:3             /* RWIUF */
#define LW_CLWENC_MPEC_WP_PARAM_CHROMA_LOG2_WEIGHT_DENOM_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MPEC_WP_DATA                                  0x00001b48      /* RW-4R */
#define LW_CLWENC_MPEC_WP_DATA_WEIGHT_FLAG                      0:0             /* RWIUF */
#define LW_CLWENC_MPEC_WP_DATA_WEIGHT_FLAG_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WP_DATA_WEIGHT                           9:1             /* RWIUF */
#define LW_CLWENC_MPEC_WP_DATA_WEIGHT_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WP_DATA_OFFSET                           21:10           /* RWIUF */
#define LW_CLWENC_MPEC_WP_DATA_OFFSET_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_WP_DATA_IDX                              27:22           /* RWIUF */
#define LW_CLWENC_MPEC_WP_DATA_IDX_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_DEBLK_DEBUG0                                  0x00001b4c      /* R--4R */
#define LW_CLWENC_DEBLK_DEBUG0_DBF_DMA_RD_X                     15:0            /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG0_DBF_DMA_RD_Y                     31:16           /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG1                                  0x00001b50      /* R--4R */
#define LW_CLWENC_DEBLK_DEBUG1_DBF_DMA_WR_X                     15:0            /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG1_DBF_DMA_WR_Y                     31:16           /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2                                  0x00001b54      /* R--4R */
#define LW_CLWENC_DEBLK_DEBUG2_DBF_PARAM_STATE                  5:0             /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2_DBF_LUMA_STATE                   8:6             /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2_DBF_CHRO_STATE                   11:9            /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2_DBF_INPUT_STATE                  14:12           /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2_DBFDMA_WSTATE                    18:15           /* R-XUF */
#define LW_CLWENC_DEBLK_DEBUG2_DBFDMA_RSTATE                    20:19           /* R-XUF */
#define LW_CLWENC_MPEB_SAO_MODE                                 0x00001b58      /* RW-4R */
#define LW_CLWENC_MPEB_SAO_MODE_LUMA                            4:0             /* RWIUF */
#define LW_CLWENC_MPEB_SAO_MODE_LUMA_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_SAO_MODE_CHROMA                          9:5             /* RWIUF */
#define LW_CLWENC_MPEB_SAO_MODE_CHROMA_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_HW_PERF_CNT_MPEC_ACTIVE_STATUS                0x00001b5c      /* R--4R */
#define LW_CLWENC_HW_PERF_CNT_MPEC_ACTIVE_STATUS_CNT            31:0            /* R--UF */
#define LW_CLWENC_MPEB_TU_BIAS_0                                0x00001b60      /* RW-4R */
#define LW_CLWENC_MPEB_TU_BIAS_0_4X4                            15:0            /* RWIUF */
#define LW_CLWENC_MPEB_TU_BIAS_0_4X4_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_TU_BIAS_0_8X8                            31:16           /* RWIUF */
#define LW_CLWENC_MPEB_TU_BIAS_0_8X8_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_TU_BIAS_1                                0x00001b64      /* RW-4R */
#define LW_CLWENC_MPEB_TU_BIAS_1_16X16                          15:0            /* RWIUF */
#define LW_CLWENC_MPEB_TU_BIAS_1_16X16_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_TU_BIAS_1_32X32                          31:16           /* RWIUF */
#define LW_CLWENC_MPEB_TU_BIAS_1_32X32_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MPEB_LAMBDA_DELTA                             0x00001b68      /* RW-4R */
#define LW_CLWENC_MPEB_LAMBDA_DELTA_NUMBER_OF_1_DIV_8_LAMBDA_SSD 6:0            /* RWIUF */
#define LW_CLWENC_MPEB_LAMBDA_DELTA_NUMBER_OF_1_DIV_8_LAMBDA_SSD_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_OFST_SLICE_IN_FRAME                      0x00001b6c      /* RW-4R */
#define LW_CLWENC_MPEC_OFST_SLICE_IN_FRAME_CNT                  31:0            /* RWIUF */
#define LW_CLWENC_MPEC_OFST_SLICE_IN_FRAME_CNT_INIT             0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_PARTITION_FORMAT                         0x00001b70      /* RW-4R */
#define LW_CLWENC_MPEC_PARTITION_FORMAT_STRIDE_IN256B           15:0            /* RWIUF */
#define LW_CLWENC_MPEC_PARTITION_FORMAT_STRIDE_IN256B_INIT      0x00000000      /* RWI-V */
#define LW_CLWENC_HW_PERF_CNT_MPEB_ACTIVE_STATUS                0x00001b74      /* R--4R */
#define LW_CLWENC_HW_PERF_CNT_MPEB_ACTIVE_STATUS_CNT            31:0            /* R--UF */
#define LW_CLWENC_MPEC_SLICE_STAT_1                             0x00001b78      /* R--4R */
#define LW_CLWENC_MPEC_SLICE_STAT_1_SLICE_NUM                   31:0            /* R-IUF */
#define LW_CLWENC_MPEC_SLICE_STAT_1_SLICE_NUM_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1                             0x00001b7c      /* RW-4R */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_POC_LSB_NOT_PRESENT_FLAG 0:0            /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_POC_LSB_NOT_PRESENT_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_DEFAULT_REF_LAYERS_ACTIVE_FLAG 1:1      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_DEFAULT_REF_LAYERS_ACTIVE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_MAX_ONE_ACTIVE_REF_LAYER_FLAG 2:2       /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_MAX_ONE_ACTIVE_REF_LAYER_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_NUM_DIRECT_REF_LAYERS   8:3             /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_VPS_NUM_DIRECT_REF_LAYERS_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_DISCARDABLE_FLAG        9:9             /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_DISCARDABLE_FLAG_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_CROSS_LAYER_BLA_FLAG    10:10           /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_CROSS_LAYER_BLA_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_NUM_ACTIVE_REF_LAYER_PICS 16:11         /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_NUM_ACTIVE_REF_LAYER_PICS_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_INTER_LAYER_PRED_ENABLE_FLAG 17:17      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_INTER_LAYER_PRED_ENABLE_FLAG_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_NUM_INTER_LAYER_REF_PICS_MINUS1 23:18   /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG1_SLH_NUM_INTER_LAYER_REF_PICS_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2                             0x00001b80      /* RW-4R */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_0 2:0        /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_0_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_1 5:3        /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_2 8:6        /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_3 11:9       /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_4 14:12      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_4_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_5 17:15      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_5_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_6 20:18      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_6_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_7 23:21      /* RWIUF */
#define LW_CLWENC_MPEC_MV_HEVC_CFG2_SLH_INTER_LAYER_PRED_LAYER_IDC_7_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MPEB_CFG                                      0x00001b84      /* RW-4R */
#define LW_CLWENC_MPEB_CFG_CHROMA_SKIP_THRESHOLD_4X4            15:0            /* RWIUF */
#define LW_CLWENC_MPEB_CFG_CHROMA_SKIP_THRESHOLD_4X4_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MPEC_MVP_SCALE                                0x00001b88      /* RW-4R */
#define LW_CLWENC_MPEC_MVP_SCALE_FACTOR0                        12:0            /* RW-SF */
#define LW_CLWENC_MPEC_MVP_SCALE_SAME_POC_0                     15:15           /* RW-SF */
#define LW_CLWENC_MPEC_MVP_SCALE_FACTOR1                        28:16           /* RW-SF */
#define LW_CLWENC_MPEC_MVP_SCALE_SAME_POC_1                     31:31           /* RW-SF */
#define LW_CLWENC_MPEB_LUMA_SCALE_BASE                          0x00001b8c      /* RW-4R */
#define LW_CLWENC_MPEB_LUMA_SCALE_BASE_ADDR                     31:0            /* RW-UF */
#define LW_CLWENC_MPEB_CHROMA_SCALE_BASE                        0x00001b90      /* RW-4R */
#define LW_CLWENC_MPEB_CHROMA_SCALE_BASE_ADDR                   31:0            /* RW-UF */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_LOW                       0x00001b94      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_LOW_VALUE                 31:0            /* R-IUF */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_LOW_VALUE_DEFAULT         0x00000000      /* R-I-V */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_HIGH                      0x00001b98      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_HIGH_VALUE                31:0            /* R-IUF */
#define LW_CLWENC_STAT_TOTAL_DIST_SSD_HIGH_VALUE_DEFAULT        0x00000000      /* R-I-V */
#define LW_CLWENC_STAT_TOTAL_DIST_SSIM                          0x00001b9c      /* R--4R */
#define LW_CLWENC_STAT_TOTAL_DIST_SSIM_VALUE                    31:0            /* R-IUF */
#define LW_CLWENC_STAT_TOTAL_DIST_SSIM_VALUE_DEFAULT            0x00000000      /* R-I-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE                           0x00000400      /* RW-4R */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_ENABLE        0:0             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_ENABLE_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_ENABLE_FALSE  0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_ENABLE_TRUE   0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_SEARCH        1:1             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_SEARCH_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_SEARCH_FALSE  0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_SEARCH_TRUE   0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_REFINE        2:2             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_REFINE_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_REFINE_FALSE  0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_REFINE_TRUE   0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_EXPLICIT      3:3             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_EXPLICIT_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_EXPLICIT_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_CONSTANT_MV_EXPLICIT_TRUE 0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_ENABLE              4:4             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_ENABLE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_ENABLE_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_ENABLE_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_SEARCH              5:5             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_SEARCH_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_SEARCH_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_SEARCH_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_REFINE              6:6             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_REFINE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_REFINE_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_REFINE_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_EXPLICIT            7:7             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_EXPLICIT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_EXPLICIT_FALSE      0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_COLOC_EXPLICIT_TRUE       0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_ENABLE       8:8             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_ENABLE_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_ENABLE_FALSE 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_ENABLE_TRUE  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_SEARCH       9:9             /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_SEARCH_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_SEARCH_FALSE 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_SEARCH_TRUE  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_REFINE       10:10           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_REFINE_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_REFINE_FALSE 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_REFINE_TRUE  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_EXPLICIT     11:11           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_EXPLICIT_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_EXPLICIT_FALSE 0x00000000    /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_SPATIAL_EXPLICIT_TRUE 0x00000001     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_ENABLE      12:12           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_ENABLE_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_ENABLE_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_ENABLE_TRUE 0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_SEARCH      13:13           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_SEARCH_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_SEARCH_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_SEARCH_TRUE 0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_REFINE      14:14           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_REFINE_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_REFINE_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_REFINE_TRUE 0x00000001      /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_EXPLICIT    15:15           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_EXPLICIT_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_EXPLICIT_FALSE 0x00000000   /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_SELF_TEMPORAL_EXPLICIT_TRUE 0x00000001    /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_ENABLE     16:16           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_ENABLE_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_ENABLE_FALSE 0x00000000    /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_ENABLE_TRUE 0x00000001     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_SEARCH     17:17           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_SEARCH_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_SEARCH_FALSE 0x00000000    /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_SEARCH_TRUE 0x00000001     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_REFINE     18:18           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_REFINE_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_REFINE_FALSE 0x00000000    /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_REFINE_TRUE 0x00000001     /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_EXPLICIT   19:19           /* RWIUF */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_EXPLICIT_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_EXPLICIT_FALSE 0x00000000  /* RW--V */
#define LW_CLWENC_ME_PREDICTOR_SOURCE_EXTERNAL_HINTS_EXPLICIT_TRUE 0x00000001   /* RW--V */
#define LW_CLWENC_ME_GLOBAL_L0_MV                               0x00000404      /* RW-4R */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVX_INT                       29:18           /* RWISF */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVX_INT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVX_FRAC                      17:16           /* RWIUF */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVX_FRAC_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVY_INT                       11:2            /* RWISF */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVY_INT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVY_FRAC                      1:0             /* RWIUF */
#define LW_CLWENC_ME_GLOBAL_L0_MV_MVY_FRAC_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L1_MV                               0x00000408      /* RW-4R */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVX_INT                       29:18           /* RWISF */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVX_INT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVX_FRAC                      17:16           /* RWIUF */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVX_FRAC_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVY_INT                       11:2            /* RWISF */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVY_INT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVY_FRAC                      1:0             /* RWIUF */
#define LW_CLWENC_ME_GLOBAL_L1_MV_MVY_FRAC_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_SIZE                                   0x0000040c      /* RW-4R */
#define LW_CLWENC_ME_PIC_SIZE_WIDTH_IN_MB                       28:16           /* RWIUF */
#define LW_CLWENC_ME_PIC_SIZE_WIDTH_IN_MB_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_SIZE_HEIGHT_IN_MB                      12:0            /* RWIUF */
#define LW_CLWENC_ME_PIC_SIZE_HEIGHT_IN_MB_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STATUS                                     0x00000410      /* R--4R */
#define LW_CLWENC_ME_STATUS_PG_BUSY                             0:0             /* R-IUF */
#define LW_CLWENC_ME_STATUS_PG_BUSY_DEFAULT                     0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_PG_BUSY_IDLE                        0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_PG_BUSY_BUSY                        0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_SRF_BUSY                            1:1             /* R-IUF */
#define LW_CLWENC_ME_STATUS_SRF_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_SRF_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_SRF_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_QS_BUSY                             2:2             /* R-IUF */
#define LW_CLWENC_ME_STATUS_QS_BUSY_DEFAULT                     0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_QS_BUSY_IDLE                        0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_QS_BUSY_BUSY                        0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_FPS_BUSY                            3:3             /* R-IUF */
#define LW_CLWENC_ME_STATUS_FPS_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_FPS_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_FPS_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_FBM_BUSY                            4:4             /* R-IUF */
#define LW_CLWENC_ME_STATUS_FBM_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_FBM_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_FBM_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_MBC_BUSY                            5:5             /* R-IUF */
#define LW_CLWENC_ME_STATUS_MBC_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_MBC_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_MBC_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_ICC_BUSY                            6:6             /* R-IUF */
#define LW_CLWENC_ME_STATUS_ICC_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_ICC_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_ICC_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_LWRMB_BUSY                          7:7             /* R-IUF */
#define LW_CLWENC_ME_STATUS_LWRMB_BUSY_DEFAULT                  0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_LWRMB_BUSY_IDLE                     0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_LWRMB_BUSY_BUSY                     0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_BUFADM_BUSY                         8:8             /* R-IUF */
#define LW_CLWENC_ME_STATUS_BUFADM_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_BUFADM_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_BUFADM_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_SPS_BUSY                            9:9             /* R-IUF */
#define LW_CLWENC_ME_STATUS_SPS_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_SPS_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_SPS_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_HPCTL_BUSY                          10:10           /* R-IUF */
#define LW_CLWENC_ME_STATUS_HPCTL_BUSY_DEFAULT                  0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_HPCTL_BUSY_IDLE                     0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_HPCTL_BUSY_BUSY                     0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_HPF_BUSY                            11:11           /* R-IUF */
#define LW_CLWENC_ME_STATUS_HPF_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_HPF_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_HPF_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_LBUF_BUSY                           12:12           /* R-IUF */
#define LW_CLWENC_ME_STATUS_LBUF_BUSY_DEFAULT                   0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_LBUF_BUSY_IDLE                      0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_LBUF_BUSY_BUSY                      0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_HPSATD_BUSY                         13:13           /* R-IUF */
#define LW_CLWENC_ME_STATUS_HPSATD_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_HPSATD_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_HPSATD_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_HPCOST_BUSY                         14:14           /* R-IUF */
#define LW_CLWENC_ME_STATUS_HPCOST_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_HPCOST_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_HPCOST_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_QPCTL_BUSY                          15:15           /* R-IUF */
#define LW_CLWENC_ME_STATUS_QPCTL_BUSY_DEFAULT                  0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_QPCTL_BUSY_IDLE                     0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_QPCTL_BUSY_BUSY                     0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_QPSATD_BUSY                         16:16           /* R-IUF */
#define LW_CLWENC_ME_STATUS_QPSATD_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_QPSATD_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_QPSATD_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_QPCOST_BUSY                         17:17           /* R-IUF */
#define LW_CLWENC_ME_STATUS_QPCOST_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_QPCOST_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_QPCOST_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_UVF_BUSY                            18:18           /* R-IUF */
#define LW_CLWENC_ME_STATUS_UVF_BUSY_DEFAULT                    0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_UVF_BUSY_IDLE                       0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_UVF_BUSY_BUSY                       0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_BICTL_BUSY                          19:19           /* R-IUF */
#define LW_CLWENC_ME_STATUS_BICTL_BUSY_DEFAULT                  0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_BICTL_BUSY_IDLE                     0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_BICTL_BUSY_BUSY                     0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_WPRED_BUSY                          20:20           /* R-IUF */
#define LW_CLWENC_ME_STATUS_WPRED_BUSY_DEFAULT                  0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_WPRED_BUSY_IDLE                     0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_WPRED_BUSY_BUSY                     0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_BISATD_BUSY                         21:21           /* R-IUF */
#define LW_CLWENC_ME_STATUS_BISATD_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_BISATD_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_BISATD_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_MVPACK_BUSY                         22:22           /* R-IUF */
#define LW_CLWENC_ME_STATUS_MVPACK_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_MVPACK_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_MVPACK_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_STATUS_MCINTF_BUSY                         23:23           /* R-IUF */
#define LW_CLWENC_ME_STATUS_MCINTF_BUSY_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_STATUS_MCINTF_BUSY_IDLE                    0x00000000      /* R---V */
#define LW_CLWENC_ME_STATUS_MCINTF_BUSY_BUSY                    0x00000001      /* R---V */
#define LW_CLWENC_ME_SLICE_CONTROL                              0x00000414      /* RW-4R */
#define LW_CLWENC_ME_SLICE_CONTROL_LWRRENT_MB_X                 27:16           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONTROL_LWRRENT_MB_X_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONTROL_LWRRENT_MB_Y                 11:0            /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONTROL_LWRRENT_MB_Y_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL                          0x00000428      /* R--4R */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_LWRRENT_MB_X             31:24           /* R-IUF */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_LWRRENT_MB_X_DEFAULT     0x00000000      /* R-I-V */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_LWRRENT_MB_Y             23:16           /* R-IUF */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_LWRRENT_MB_Y_DEFAULT     0x00000000      /* R-I-V */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_MB_CNT                   15:0            /* R-IUF */
#define LW_CLWENC_ME_SRF_SLICE_CONTROL_MB_CNT_DEFAULT           0x00000000      /* R-I-V */
#define LW_CLWENC_ME_PIC_CONTROL                                0x0000042c      /* RW-4R */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_EN                         31:31           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_EN_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_EN_OFF                     0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_EN_ON                      0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_BIT_DEPTH_MINUS8               30:27           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_BIT_DEPTH_MINUS8_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_BIT_DEPTH_MINUS8_10BIT         0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_BIT_DEPTH_MINUS8_12BIT         0x00000004      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_BIT_DEPTH_MINUS8_16BIT         0x00000008      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CTBSIZE                        26:25           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_CTBSIZE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_CTBSIZE_16X16                  0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CTBSIZE_32X32                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CTBSIZE_64X64                  0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_YUV444                         24:24           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_YUV444_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_YUV444_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_YUV444_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_VC1_MC_RND                     23:23           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_VC1_MC_RND_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_VC1_FASTUVMC                   22:22           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_VC1_FASTUVMC_ENABLE            0x00000001      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_VC1_FASTUVMC_DISABLE           0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID                       21:19           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_H264                  0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_MPEG4                 0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_VP8                   0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_MPEG2                 0x00000003      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_VC1                   0x00000004      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_H265                  0x00000005      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_VP9                   0x00000006      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_CODEC_ID_AV1                   0x00000007      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_VP8_VERSION                    18:16           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_VP8_VERSION_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER                      15:13           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_H264                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_MPEG4                0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_VP8                  0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_MPEG2                0x00000003      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_VC1                  0x00000004      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MC_FILTER_H265                 0x00000005      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER                     12:10           /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_H264                0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_MPEG4               0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_VP8                 0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_H265                0x00000005      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_VP9                 0x00000006      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_FILTER_AV1                 0x00000007      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_COSTFUNC                   9:9             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_COSTFUNC_DEFAULT           0x00000001      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_COSTFUNC_SATD              0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_COSTFUNC_SAD               0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_MVCOST                     8:8             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_MVCOST_DEFAULT             0x00000001      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_MVCOST_ENABLE              0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_SPS_MVCOST_DISABLE             0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_FPS_MVCOST                     7:7             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_FPS_MVCOST_DEFAULT             0x00000001      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_FPS_MVCOST_ENABLE              0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_FPS_MVCOST_DISABLE             0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_MODE                       6:6             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_MODE_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_MODE_OPTICALFLOW           0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_OFS_MODE_STEREO                0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MEONLY                         5:5             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_MEONLY_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_MEONLY_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MEONLY_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_WPRED_MODE                     4:4             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_WPRED_MODE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_WPRED_MODE_DFLT                0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_WPRED_MODE_IMPLICIT            0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT                      3:2             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT_64                   0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT_128                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT_256                  0x00000002      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_MVY_LIMIT_512                  0x00000003      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_PIC_STRUCT                     1:0             /* RWIUF */
#define LW_CLWENC_ME_PIC_CONTROL_PIC_STRUCT_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PIC_CONTROL_PIC_STRUCT_FRAME               0x00000000      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_PIC_STRUCT_TOP_FIELD           0x00000001      /* RW--V */
#define LW_CLWENC_ME_PIC_CONTROL_PIC_STRUCT_BOTTOM_FIELD        0x00000002      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG                                 0x00000440      /* RW-4R */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_MODE                  1:0             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_MODE_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_MODE_MDP              0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_MODE_SELF             0x00000001      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_MODE_CONSTANT         0x00000002      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_SEL                      2:2             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_SEL_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_SEL_HALF_PEL             0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_SEL_QUARTER_PEL          0x00000001      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_FPS                      3:3             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_FPS_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_FPS_OFF                  0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_REFINE_FPS_ON                   0x00000001      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_WAIT_MOCOMP                     4:4             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_WAIT_MOCOMP_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_WAIT_MOCOMP_OFF                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_WAIT_MOCOMP_ON                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_EVALUATE_MERGE_CAND_NUM         7:5             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_EVALUATE_MERGE_CAND_NUM_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_FROM_FBM              8:8             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_FROM_FBM_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_FROM_FBM_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONFIG_PREDICTOR_FROM_FBM_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR                      0x00000444      /* RW-4R */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVX_INT              29:18           /* RWISF */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVX_INT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVX_FRAC             17:16           /* RWIUF */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVX_FRAC_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVY_INT              11:2            /* RWISF */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVY_INT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVY_FRAC             1:0             /* RWIUF */
#define LW_CLWENC_ME_CONSTANT_L0_PREDICTOR_MVY_FRAC_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR                      0x00000448      /* RW-4R */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVX_INT              29:18           /* RWISF */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVX_INT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVX_FRAC             17:16           /* RWIUF */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVX_FRAC_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVY_INT              11:2            /* RWISF */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVY_INT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVY_FRAC             1:0             /* RWIUF */
#define LW_CLWENC_ME_CONSTANT_L1_PREDICTOR_MVY_FRAC_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_LAMBDA                                     0x0000044c      /* RW-4R */
#define LW_CLWENC_ME_LAMBDA_FULLPEL                             26:16           /* RWIUF */
#define LW_CLWENC_ME_LAMBDA_FULLPEL_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_LAMBDA_SOURCE                              15:15           /* RWIUF */
#define LW_CLWENC_ME_LAMBDA_SOURCE_MDP                          0x00000000      /* RW--V */
#define LW_CLWENC_ME_LAMBDA_SOURCE_CSB                          0x00000001      /* RW--V */
#define LW_CLWENC_ME_LAMBDA_SOURCE_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_LAMBDA_SUBPEL                              10:0            /* RWIUF */
#define LW_CLWENC_ME_LAMBDA_SUBPEL_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_LONGTERM                                   0x00000450      /* RW-4R */
#define LW_CLWENC_ME_LONGTERM_L0                                7:0             /* RWIUF */
#define LW_CLWENC_ME_LONGTERM_L0_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_LONGTERM_L1                                23:16           /* RWIUF */
#define LW_CLWENC_ME_LONGTERM_L1_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_DBG_SEL                                    0x00000454      /* RW-4R */
#define LW_CLWENC_ME_DBG_SEL_IDX                                5:0             /* RWIUF */
#define LW_CLWENC_ME_DBG_SEL_IDX_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_DBG_STAT                                   0x00000458      /* R--4R */
#define LW_CLWENC_ME_DBG_STAT_VAL                               31:0            /* R-IUF */
#define LW_CLWENC_ME_DBG_STAT_VAL_DEFAULT                       0x00000000      /* R-I-V */
#define LW_CLWENC_ME_SLICE_CONFIG                               0x00000464      /* RW-4R */
#define LW_CLWENC_ME_SLICE_CONFIG_SLICE_TYPE                    31:30           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_SLICE_TYPE_INTRA              0x00000002      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_SLICE_TYPE_B                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_SLICE_TYPE_P                  0x00000000      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_SLICE_TYPE_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_PSKIP                    26:26           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_PSKIP_TRUE               0x00000001      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_PSKIP_FALSE              0x00000000      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_PSKIP_DEFAULT            0x00000001      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_DIRECT                25:24           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_DIRECT_TEMPORAL       0x00000002      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_DIRECT_SPATIAL        0x00000001      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_DIRECT_NONE           0x00000000      /* RW--V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_DIRECT_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_8X8                   19:19           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_8X8_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_8X16                  18:18           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_8X16_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_16X8                  17:17           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_16X8_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_16X16                 16:16           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_BI_16X16_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_8X8                   11:11           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_8X8_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_8X16                  10:10           /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_8X16_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_16X8                  9:9             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_16X8_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_16X16                 8:8             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L1_16X16_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_8X8                   3:3             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_8X8_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_8X16                  2:2             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_8X16_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_16X8                  1:1             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_16X8_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_16X16                 0:0             /* RWIUF */
#define LW_CLWENC_ME_SLICE_CONFIG_EVAL_L0_16X16_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY0                               0x00000468      /* RW-4R */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_ENABLE                   31:31           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_ENABLE_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_ENABLE_FALSE             0x00000000      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_ENABLE_TRUE              0x00000001      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_MB                       27:16           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY0_LEFT_MB_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_ENABLE                  15:15           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_ENABLE_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_ENABLE_FALSE            0x00000000      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_ENABLE_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_MB                      11:0            /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY0_RIGHT_MB_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY1                               0x0000046c      /* RW-4R */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_ENABLE                    31:31           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_ENABLE_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_ENABLE_FALSE              0x00000000      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_ENABLE_TRUE               0x00000001      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_MB                        27:16           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY1_TOP_MB_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_ENABLE                 15:15           /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_ENABLE_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_ENABLE_FALSE           0x00000000      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_ENABLE_TRUE            0x00000001      /* RW--V */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_MB                     11:0            /* RWIUF */
#define LW_CLWENC_ME_MV_BOUNDARY1_BOTTOM_MB_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L0(i)                           (0x00000470+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_SELF_SCALE_L0__SIZE_1                      2               /*       */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR0                 7:0             /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR0_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR1                 15:8            /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR1_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR2                 23:16           /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR2_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR3                 31:24           /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L0_SCALEFACTOR3_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L1(i)                           (0x00000478+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_SELF_SCALE_L1__SIZE_1                      2               /*       */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR0                 7:0             /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR0_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR1                 15:8            /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR1_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR2                 23:16           /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR2_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR3                 31:24           /* RWISF */
#define LW_CLWENC_ME_SELF_SCALE_L1_SCALEFACTOR3_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_COLOC_DIST(i)                              (0x00000480+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_COLOC_DIST__SIZE_1                         32              /*       */
#define LW_CLWENC_ME_COLOC_DIST_SCALEFACTOR0                    10:0            /* RW-SF */
#define LW_CLWENC_ME_COLOC_DIST_SCALEFACTOR1                    26:16           /* RW-SF */
#define LW_CLWENC_ME_INTR_STATUS                                0x00000500      /* R--4R */
#define LW_CLWENC_ME_INTR_STATUS_CFGERR                         0:0             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_CFGERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_CFGERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_CFGERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_REFERR                         1:1             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_REFERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_REFERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_REFERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_PICERR                         2:2             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_PICERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_PICERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_PICERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_HINTOV                         3:3             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_HINTOV_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_HINTOV_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_HINTOV_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_INPERR                         4:4             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_INPERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_INPERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_INPERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_AFFERR                         5:5             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_AFFERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_AFFERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_AFFERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_SSCERR                         6:6             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_SSCERR_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_SSCERR_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_SSCERR_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_MCMISS                         7:7             /* R-IUF */
#define LW_CLWENC_ME_INTR_STATUS_MCMISS_DEFAULT                 0x00000000      /* R-I-V */
#define LW_CLWENC_ME_INTR_STATUS_MCMISS_FALSE                   0x00000000      /* R---V */
#define LW_CLWENC_ME_INTR_STATUS_MCMISS_TRUE                    0x00000001      /* R---V */
#define LW_CLWENC_ME_INTR_ENABLE                                0x00000504      /* RW-4R */
#define LW_CLWENC_ME_INTR_ENABLE_CFGERR                         0:0             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_CFGERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_CFGERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_CFGERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_REFERR                         1:1             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_REFERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_REFERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_REFERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_PICERR                         2:2             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_PICERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_PICERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_PICERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_HINTOV                         3:3             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_HINTOV_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_HINTOV_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_HINTOV_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_INPERR                         4:4             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_INPERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_INPERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_INPERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_AFFERR                         5:5             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_AFFERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_AFFERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_AFFERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_SSCERR                         6:6             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_SSCERR_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_SSCERR_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_SSCERR_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_MCMISS                         7:7             /* RWIUF */
#define LW_CLWENC_ME_INTR_ENABLE_MCMISS_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_INTR_ENABLE_MCMISS_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_ME_INTR_ENABLE_MCMISS_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE                                   0x0000050c      /* RW-4R */
#define LW_CLWENC_ME_ICC_MODE_16X16_VERT                        0:0             /* RWIUF */
#define LW_CLWENC_ME_ICC_MODE_16X16_VERT_DISABLE                0x00000000      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_VERT_ENABLE                 0x00000001      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_VERT_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ME_ICC_MODE_16X16_HORI                        1:1             /* RWIUF */
#define LW_CLWENC_ME_ICC_MODE_16X16_HORI_DISABLE                0x00000000      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_HORI_ENABLE                 0x00000001      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_HORI_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ME_ICC_MODE_16X16_DC                          2:2             /* RWIUF */
#define LW_CLWENC_ME_ICC_MODE_16X16_DC_DISABLE                  0x00000000      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_DC_ENABLE                   0x00000001      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_16X16_DC_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_ICC_MODE_MAD                               3:3             /* RWIUF */
#define LW_CLWENC_ME_ICC_MODE_MAD_DEFAULT                       0x00000000      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_MAD_ENABLE                        0x00000001      /* RW--V */
#define LW_CLWENC_ME_ICC_MODE_MAD_DISABLE                       0x00000000      /* RWI-V */
#define LW_CLWENC_ME_DIFF_PIC_ORDER_CNT_ZERO(i)                 (0x00000510+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_DIFF_PIC_ORDER_CNT_ZERO__SIZE_1            2               /*       */
#define LW_CLWENC_ME_DIFF_PIC_ORDER_CNT_ZERO_VALUE              31:0            /* RWIUF */
#define LW_CLWENC_ME_DIFF_PIC_ORDER_CNT_ZERO_VALUE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SHAPE_LO(i)                          (0x00000518+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_STAMP_SHAPE_LO__SIZE_1                     8               /*       */
#define LW_CLWENC_ME_STAMP_SHAPE_LO_MASK_VALUE                  31:0            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SHAPE_LO_MASK_VALUE_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SHAPE_HI(i)                          (0x00000538+(i)*4) /* RW-4A */
#define LW_CLWENC_ME_STAMP_SHAPE_HI__SIZE_1                     8               /*       */
#define LW_CLWENC_ME_STAMP_SHAPE_HI_MASK_VALUE                  31:0            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SHAPE_HI_MASK_VALUE_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0                        0x00000558      /* RW-4R */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX0_STAMP          2:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX0_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX1_STAMP          6:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX1_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX2_STAMP          10:8            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX2_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX3_STAMP          14:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX3_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX4_STAMP          18:16           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX4_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX5_STAMP          22:20           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX5_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX6_STAMP          26:24           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX6_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX7_STAMP          30:28           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L0_REFIDX7_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1                        0x0000055c      /* RW-4R */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX0_STAMP          2:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX0_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX1_STAMP          6:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX1_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX2_STAMP          10:8            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX2_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX3_STAMP          14:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX3_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX4_STAMP          18:16           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX4_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX5_STAMP          22:20           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX5_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX6_STAMP          26:24           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX6_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX7_STAMP          30:28           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_EXT_L1_REFIDX7_STAMP_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0                        0x00000560      /* RW-4R */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_CONSTANT_MV_STAMP      2:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_CONSTANT_MV_STAMP_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_COLOC_STAMP            6:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_COLOC_STAMP_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_SELF_SPATIAL_STAMP     10:8            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_SELF_SPATIAL_STAMP_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_SELF_TEMPORAL_STAMP    14:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L0_SELF_TEMPORAL_STAMP_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1                        0x00000564      /* RW-4R */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_CONSTANT_MV_STAMP      2:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_CONSTANT_MV_STAMP_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_COLOC_STAMP            6:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_COLOC_STAMP_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_SELF_SPATIAL_STAMP     10:8            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_SELF_SPATIAL_STAMP_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_SELF_TEMPORAL_STAMP    14:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_INT_L1_SELF_TEMPORAL_STAMP_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER                               0x00000568      /* RW-4R */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_0             0:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_0_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_0           1:1             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_0_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_1             2:2             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_1_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_1           3:3             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_1_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_2             4:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_2_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_2           5:5             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_2_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_3             6:6             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_3_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_3           7:7             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_3_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_4             8:8             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_4_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_4           9:9             /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_4_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_5             10:10           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_5_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_5           11:11           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_5_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_6             12:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_6_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_6           13:13           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_6_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_7             14:14           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_VERTICAL_ADJUST_7_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_7           15:15           /* RWIUF */
#define LW_CLWENC_ME_STAMP_CENTER_HORIZONTAL_ADJUST_7_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT0                                  0x0000056c      /* RW-4R */
#define LW_CLWENC_ME_MV_LIMIT0_ENABLE                           31:31           /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT0_ENABLE_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT0_ENABLE_FALSE                     0x00000000      /* RW--V */
#define LW_CLWENC_ME_MV_LIMIT0_ENABLE_TRUE                      0x00000001      /* RW--V */
#define LW_CLWENC_ME_MV_LIMIT0_LEFT_MVX_INT                     29:18           /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT0_LEFT_MVX_INT_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT0_LEFT_MVX_FRAC                    17:16           /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT0_LEFT_MVX_FRAC_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT0_TOP_MVY_INT                      11:2            /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT0_TOP_MVY_INT_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT0_TOP_MVY_FRAC                     1:0             /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT0_TOP_MVY_FRAC_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT1                                  0x00000570      /* RW-4R */
#define LW_CLWENC_ME_MV_LIMIT1_RIGHT_MVX_INT                    29:18           /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT1_RIGHT_MVX_INT_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT1_RIGHT_MVX_FRAC                   17:16           /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT1_RIGHT_MVX_FRAC_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT1_BOT_MVY_INT                      11:2            /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT1_BOT_MVY_INT_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MV_LIMIT1_BOT_MVY_FRAC                     1:0             /* RWIUF */
#define LW_CLWENC_ME_MV_LIMIT1_BOT_MVY_FRAC_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SLICE_MB_CNT                               0x00000574      /* RW-4R */
#define LW_CLWENC_ME_SLICE_MB_CNT_BIT                           24:0            /* RWIUF */
#define LW_CLWENC_ME_SLICE_MB_CNT_BIT_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_TEB_INFO                                   0x00000578      /* RW-4R */
#define LW_CLWENC_ME_TEB_INFO_S                                 27:24           /* RWIUF */
#define LW_CLWENC_ME_TEB_INFO_S_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_TEB_INFO_P                                 23:16           /* RWIUF */
#define LW_CLWENC_ME_TEB_INFO_P_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_TEB_INFO_N                                 15:8            /* RWIUF */
#define LW_CLWENC_ME_TEB_INFO_N_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_TEB_INFO_K                                 7:0             /* RWIUF */
#define LW_CLWENC_ME_TEB_INFO_K_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR                      0x0000057c      /* RW-4R */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_X_IDX                8:0             /* RWIUF */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_X_IDX_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_X_VALID              15:15           /* RWIUF */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_X_VALID_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_Y_IDX                24:16           /* RWIUF */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_Y_IDX_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_Y_VALID              31:31           /* RWIUF */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_ADDR_Y_VALID_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_DATA                      0x00000580      /* RW-4R */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_DATA_X                    14:0            /* RW-UF */
#define LW_CLWENC_ME_VP8_MVCOST_TABLE_DATA_Y                    30:16           /* RW-UF */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_X                          0x00000584      /* RW-4R */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_X_POS                      15:0            /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_X_POS_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_X_NEG                      31:16           /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_X_NEG_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_Y                          0x00000588      /* RW-4R */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_Y_POS                      15:0            /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_Y_POS_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_Y_NEG                      31:16           /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_SIGNCOST_Y_NEG_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_OFFSET_X                            0x0000058c      /* RW-4R */
#define LW_CLWENC_ME_VP8_MV_OFFSET_X_LO                         15:0            /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_OFFSET_X_LO_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_OFFSET_X_HI                         31:16           /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_OFFSET_X_HI_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_OFFSET_Y                            0x00000590      /* RW-4R */
#define LW_CLWENC_ME_VP8_MV_OFFSET_Y_LO                         15:0            /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_OFFSET_Y_LO_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP8_MV_OFFSET_Y_HI                         31:16           /* RWIUF */
#define LW_CLWENC_ME_VP8_MV_OFFSET_Y_HI_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16              0x00000594      /* RW-4R */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_NX2N 26:26      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_2NXN 25:25      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_2NX2N 24:24     /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_UNICOMP_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NRX2N 23:23          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NLX2N 22:22          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXND 21:21          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXNU 20:20          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NXN  19:19           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NX2N 18:18           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXN 17:17           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NX2N 16:16          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_BI_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NRX2N 15:15          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NLX2N 14:14          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXND 13:13          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXNU 12:12          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NXN  11:11           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NX2N 10:10           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXN 9:9             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NX2N 8:8            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L1_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NRX2N 7:7            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NLX2N 6:6            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXND 5:5            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXNU 4:4            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NXN  3:3             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NX2N 2:2             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXN 1:1             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NX2N 0:0            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_16X16_EVAL_L0_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32              0x00000598      /* RW-4R */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_NX2N 26:26      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_2NXN 25:25      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_2NX2N 24:24     /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_UNICOMP_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NRX2N 23:23          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NLX2N 22:22          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXND 21:21          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXNU 20:20          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NXN  19:19           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NX2N 18:18           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXN 17:17           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NX2N 16:16          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_BI_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NRX2N 15:15          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NLX2N 14:14          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXND 13:13          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXNU 12:12          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NXN  11:11           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NX2N 10:10           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXN 9:9             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NX2N 8:8            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L1_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NRX2N 7:7            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NLX2N 6:6            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXND 5:5            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXNU 4:4            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NXN  3:3             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NX2N 2:2             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXN 1:1             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NX2N 0:0            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_32X32_EVAL_L0_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64              0x0000059c      /* RW-4R */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_NX2N 26:26      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_2NXN 25:25      /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_2NX2N 24:24     /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_UNICOMP_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NRX2N 23:23          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NLX2N 22:22          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXND 21:21          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXNU 20:20          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NXN  19:19           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NX2N 18:18           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXN 17:17           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NX2N 16:16          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_BI_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NRX2N 15:15          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NLX2N 14:14          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXND 13:13          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXNU 12:12          /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NXN  11:11           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NX2N 10:10           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXN 9:9             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NX2N 8:8            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L1_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NRX2N 7:7            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NLX2N 6:6            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXND 5:5            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXNU 4:4            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NXN  3:3             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NX2N 2:2             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXN 1:1             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NX2N 0:0            /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_64X64_EVAL_L0_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS                          0x000005a4      /* RW-4R */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW16_PARTTYPE_NUM 27:25  /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW16_PARTTYPE_NUM_DEFAULT 0x00000003 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW8_ENABLE               24:24           /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW8_ENABLE_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW8_PARTTYPE_NUM 23:21   /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW8_PARTTYPE_NUM_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW64_ENABLE              20:20           /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW64_ENABLE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW64_PARTTYPE_NUM 19:17  /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW64_PARTTYPE_NUM_DEFAULT 0x00000002 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW16_ENABLE              16:16           /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_LW16_ENABLE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_OUTPUT_WINNER_NUM_L1 15:13           /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_OUTPUT_WINNER_NUM_L1_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW32_PARTTYPE_NUM 12:10  /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_SELECT_BEST_LW32_PARTTYPE_NUM_DEFAULT 0x00000007 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_OUTPUT_WINNER_NUM_L0 9:7             /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FBM_OUTPUT_WINNER_NUM_L0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_FACTOR                   6:1             /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_FACTOR_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_DECISION_FPS_ENABLE                   0:0             /* RWIUF */
#define LW_CLWENC_ME_PART_DECISION_FPS_ENABLE_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_PARAM                                   0x000005a8      /* RW-4R */
#define LW_CLWENC_ME_WP_PARAM_CHROMA_LOG2_DENOM                 10:8            /* RWIUF */
#define LW_CLWENC_ME_WP_PARAM_CHROMA_LOG2_DENOM_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_PARAM_LUMA_LOG2_DENOM                   6:4             /* RWIUF */
#define LW_CLWENC_ME_WP_PARAM_LUMA_LOG2_DENOM_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_PARAM_BIPRED_IDC                        3:2             /* RWIUF */
#define LW_CLWENC_ME_WP_PARAM_BIPRED_IDC_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_PARAM_PRED_FLAG                         0:0             /* RWIUF */
#define LW_CLWENC_ME_WP_PARAM_PRED_FLAG_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_DATA                                    0x000005ac      /* RW-4R */
#define LW_CLWENC_ME_WP_DATA_IDX                                27:22           /* RWIUF */
#define LW_CLWENC_ME_WP_DATA_IDX_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_DATA_OFFSET                             21:10           /* RWIUF */
#define LW_CLWENC_ME_WP_DATA_OFFSET_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_DATA_WEIGHT                             9:1             /* RWIUF */
#define LW_CLWENC_ME_WP_DATA_WEIGHT_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_ME_WP_DATA_FLAG                               0:0             /* RWIUF */
#define LW_CLWENC_ME_WP_DATA_FLAG_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FPS_HW_PERF_CNT                            0x000005b0      /* R--4R */
#define LW_CLWENC_ME_FPS_HW_PERF_CNT_VALUE                      31:0            /* R--UF */
#define LW_CLWENC_ME_FPS_HW_PERF_CNT_VALUE_DEFAULT              0x00000000      /* R---V */
#define LW_CLWENC_ME_SPS_HW_PERF_CNT                            0x000005b4      /* R--4R */
#define LW_CLWENC_ME_SPS_HW_PERF_CNT_VALUE                      31:0            /* R--UF */
#define LW_CLWENC_ME_SPS_HW_PERF_CNT_VALUE_DEFAULT              0x00000000      /* R---V */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE                         0x000005b8      /* RW-4R */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL                     1:0             /* RWIUF */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL_EIGHTTAP_SMOOTH     0x00000000      /* RW--V */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL_EIGHTTAP            0x00000001      /* RW--V */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL_EIGHTTAP_SHARP      0x00000002      /* RW--V */
#define LW_CLWENC_ME_VP9_MC_FILTER_TYPE_VAL_BILINEAR            0x00000003      /* RW--V */
#define LW_CLWENC_ME_ACTIVE_REFPIC_NUM                          0x000005bc      /* RW-4R */
#define LW_CLWENC_ME_ACTIVE_REFPIC_NUM_L0                       4:0             /* RWIUF */
#define LW_CLWENC_ME_ACTIVE_REFPIC_NUM_L0_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_ACTIVE_REFPIC_NUM_L1                       20:16           /* RWIUF */
#define LW_CLWENC_ME_ACTIVE_REFPIC_NUM_L1_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY                          0x000005c0      /* RW-4R */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_7              31:31           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_7_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA7                    30:28           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA7_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_6              27:27           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_6_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA6                    26:24           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA6_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_5              23:23           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_5_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA5                    22:20           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA5_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_4              19:19           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_4_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA4                    18:16           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA4_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_3              15:15           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_3_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA3                    14:12           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA3_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_2              11:11           /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_2_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA2                    10:8            /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA2_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_1              7:7             /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_1_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA1                    6:4             /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA1_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_0              3:3             /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_LONG_TERM_0_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA0                    2:0             /* RWIUF */
#define LW_CLWENC_ME_REFLIST0_POCENTRY_DATA0_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY                          0x000005c4      /* RW-4R */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_7              31:31           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_7_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA7                    30:28           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA7_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_6              27:27           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_6_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA6                    26:24           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA6_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_5              23:23           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_5_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA5                    22:20           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA5_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_4              19:19           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_4_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA4                    18:16           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA4_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_3              15:15           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_3_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA3                    14:12           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA3_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_2              11:11           /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_2_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA2                    10:8            /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA2_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_1              7:7             /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_1_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA1                    6:4             /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA1_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_0              3:3             /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_LONG_TERM_0_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA0                    2:0             /* RWIUF */
#define LW_CLWENC_ME_REFLIST1_POCENTRY_DATA0_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MVP_SCALE                                  0x000005c8      /* RW-4R */
#define LW_CLWENC_ME_MVP_SCALE_FACTOR0                          12:0            /* RW-SF */
#define LW_CLWENC_ME_MVP_SCALE_SAME_POC_0                       15:15           /* RW-SF */
#define LW_CLWENC_ME_MVP_SCALE_FACTOR1                          28:16           /* RW-SF */
#define LW_CLWENC_ME_MVP_SCALE_SAME_POC_1                       31:31           /* RW-SF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF                     0x000005cc      /* RW-4R */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX1_STAMP       2:0             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX1_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX2_STAMP       6:4             /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX2_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX3_STAMP       10:8            /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX3_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX4_STAMP       14:12           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX4_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX5_STAMP       18:16           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX5_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX6_STAMP       22:20           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX6_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX7_STAMP       26:24           /* RWIUF */
#define LW_CLWENC_ME_STAMP_SELECT_MULTI_REF_REFIDX7_STAMP_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ME_MULTI_REF_HINT_PATTERN                     0x000005d0      /* RW-4R */
#define LW_CLWENC_ME_MULTI_REF_HINT_PATTERN_SPATIAL_HINT        3:0             /* RWIUF */
#define LW_CLWENC_ME_MULTI_REF_HINT_PATTERN_SPATIAL_HINT_DEFAULT 0x0000000f     /* RWI-V */
#define LW_CLWENC_ME_MULTI_REF_HINT_PATTERN_TEMPORAL_HINT       9:4             /* RWIUF */
#define LW_CLWENC_ME_MULTI_REF_HINT_PATTERN_TEMPORAL_HINT_DEFAULT 0x0000003f    /* RWI-V */
#define LW_CLWENC_ME_OFS_CT_THRESHOLD                           0x000005d4      /* RW-4R */
#define LW_CLWENC_ME_OFS_CT_THRESHOLD_VAL                       16:0            /* RWISF */
#define LW_CLWENC_ME_OFS_CT_THRESHOLD_VAL_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN                          0x000005d8      /* RW-4R */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE0               2:0             /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE0_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE1               5:3             /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE1_DEFAULT       0x00000001      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE2               8:6             /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE2_DEFAULT       0x00000002      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE3               11:9            /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE3_DEFAULT       0x00000003      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE4               14:12           /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_HINT_TYPE4_DEFAULT       0x00000004      /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_EXTERNAL_HINT_ORDER      15:15           /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_EXTERNAL_HINT_ORDER_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_COLOC_HINT_ORDER         16:16           /* RWIUF */
#define LW_CLWENC_ME_HINT_TYPE_PATTERN_COLOC_HINT_ORDER_DEFAULT 0x00000001      /* RWI-V */
#define LW_CLWENC_ME_HINT_CONTRL                                0x000005dc      /* RW-4R */
#define LW_CLWENC_ME_HINT_CONTRL_LEFT_HINT_DELAY_N              3:0             /* RWIUF */
#define LW_CLWENC_ME_HINT_CONTRL_LEFT_HINT_DELAY_N_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ME_HINT_CONTRL_PYRAMIDAL_HINT_ORDER           4:4             /* RWIUF */
#define LW_CLWENC_ME_HINT_CONTRL_PYRAMIDAL_HINT_ORDER_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONTROL                                0x000005e0      /* RW-4R */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_SKIP_MV          0:0             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_SKIP_MV_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_SKIP_MV_DISABLE  0x00000000      /* RW--V */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_SKIP_MV_ENABLE   0x00000001      /* RW--V */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_NORMAL_ORDER     2:1             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONTROL_H264_ACLWRATE_NORMAL_ORDER_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_ME_SPS_CONTROL_SEARCH_BEFORE_FINAL_STAGE      7:3             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONTROL_SEARCH_BEFORE_FINAL_STAGE_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_ME_SPS_CONTROL_SEARCH_BEFORE_EVAL_STAGE       9:8             /* RWIUF */
#define LW_CLWENC_ME_SPS_CONTROL_SEARCH_BEFORE_EVAL_STAGE_DEFAULT 0x00000002    /* RWI-V */
#define LW_CLWENC_ME_SPS_RDO_CTRL                               0x000005e4      /* RW-4R */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW8X8                         2:0             /* RWIUF */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW8X8_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW16X16                       5:3             /* RWIUF */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW16X16_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW32X32                       8:6             /* RWIUF */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW32X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW64X64                       11:9            /* RWIUF */
#define LW_CLWENC_ME_SPS_RDO_CTRL_LW64X64_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8                0x000005ec      /* RW-4R */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_NX2N 26:26        /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_2NXN 25:25        /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_2NX2N 24:24       /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_UNICOMP_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NRX2N  23:23           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NLX2N  22:22           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXND  21:21           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXNU  20:20           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NXN    19:19           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NX2N   18:18           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXN   17:17           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NX2N  16:16           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_BI_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NRX2N  15:15           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NLX2N  14:14           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXND  13:13           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXNU  12:12           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NXN    11:11           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NX2N   10:10           /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXN   9:9             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NX2N  8:8             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L1_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NRX2N  7:7             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NRX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NLX2N  6:6             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NLX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXND  5:5             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXNU  4:4             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXNU_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NXN    3:3             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NX2N   2:2             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXN   1:1             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NXN_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NX2N  0:0             /* RWIUF */
#define LW_CLWENC_ME_PART_MODE_CONFIG_LWSIZE_8X8_EVAL_L0_2NX2N_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ME_FPS_CTRL                                   0x000005f0      /* RW-4R */
#define LW_CLWENC_ME_FPS_CTRL_MAX_QUAD_PAIR_NUM_PER_CTB         9:0             /* RWIUF */
#define LW_CLWENC_ME_FPS_CTRL_MAX_QUAD_PAIR_NUM_PER_CTB_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MCT_PIC_CTRL                                  0x000005f4      /* RW-4R */
#define LW_CLWENC_MCT_PIC_CTRL_FILTER_SELECTION                 8:8             /* RWIUF */
#define LW_CLWENC_MCT_PIC_CTRL_FILTER_SELECTION_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MCT_PIC_CTRL_H_FILTER                         7:4             /* RWIUF */
#define LW_CLWENC_MCT_PIC_CTRL_H_FILTER_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MCT_PIC_CTRL_V_FILTER                         3:0             /* RWIUF */
#define LW_CLWENC_MCT_PIC_CTRL_V_FILTER_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS                            0x000005f8      /* RW-4R */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA0                      0:0             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA0_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA1                      1:1             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA1_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA2                      2:2             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA2_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA3                      3:3             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA3_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA4                      4:4             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA4_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA5                      5:5             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA5_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA6                      6:6             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA6_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA7                      7:7             /* RWIUF */
#define LW_CLWENC_ME_FRAME_SIGN_BIAS_DATA7_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL                 0x000005fc      /* RW-4R */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_COST         16:16           /* RWIUF */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_COST_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_COST_ENABLE  0x00000001      /* RW--V */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_COST_DISABLE 0x00000000      /* RW--V */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_BIAS         15:0            /* RWIUF */
#define LW_CLWENC_ME_MOTION_VECTOR_COST_CONTROL_MV_BIAS_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0                            0x00000600      /* RW-4R */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_0                   3:0             /* RWIUF */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_1                   7:4             /* RWIUF */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_2                   11:8            /* RWIUF */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_3                   15:12           /* RWIUF */
#define LW_CLWENC_ME_L0_REFPIC_MAP_0_REFIDX_3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0                            0x00000604      /* RW-4R */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_0                   3:0             /* RWIUF */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_1                   7:4             /* RWIUF */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_2                   11:8            /* RWIUF */
#define LW_CLWENC_ME_L1_REFPIC_MAP_0_REFIDX_2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MCT_LUMA_CHROMA_GAP                           0x00000608      /* RW-4R */
#define LW_CLWENC_MCT_LUMA_CHROMA_GAP_SEARCH_BEFORE_FINAL       4:0             /* RWIUF */
#define LW_CLWENC_MCT_LUMA_CHROMA_GAP_SEARCH_BEFORE_FINAL_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_RCOL_BASE                                     0x00000d00      /* RW-4R */
#define LW_CLWENC_RCOL_BASE_ADDR                                31:0            /* RW-UF */
#define LW_CLWENC_RCOL_MB_NUM                                   0x00000d04      /* RW-4R */
#define LW_CLWENC_RCOL_MB_NUM_VAL                               24:0            /* RW-UF */
#define LW_CLWENC_RCOL_OFFS                                     0x00000d08      /* RW-4R */
#define LW_CLWENC_RCOL_OFFS_OFFS                                16:0            /* RW-UF */
#define LW_CLWENC_RCOL_CTL                                      0x00000d0c      /* -W-4R */
#define LW_CLWENC_RCOL_CTL_START                                0:0             /* -WIUF */
#define LW_CLWENC_RCOL_CTL_START_INIT                           0x00000000      /* -WI-V */
#define LW_CLWENC_RCOL_CTL_START_ENABLE                         0x00000001      /* -W--V */
#define LW_CLWENC_RCOL_RESET                                    0x00000d10      /* -W-4R */
#define LW_CLWENC_RCOL_RESET_EN                                 0:0             /* -WIUF */
#define LW_CLWENC_RCOL_RESET_EN_INIT                            0x00000000      /* -WI-V */
#define LW_CLWENC_RCOL_DBG                                      0x00000d14      /* R--4R */
#define LW_CLWENC_RCOL_DBG_RDMA_RDVLD                           0:0             /* R--VF */
#define LW_CLWENC_RCOL_DBG_RDMA_WNUM                            6:1             /* R--VF */
#define LW_CLWENC_RCOL_DBG_ALLOC_CNT                            9:7             /* R--VF */
#define LW_CLWENC_RCOL_DBG_FULL_CNT                             12:10           /* R--VF */
#define LW_CLWENC_RCOL_DBG_OPKT_VLD                             13:13           /* R-IVF */
#define LW_CLWENC_RCOL_DBG_OPKT_VLD_TRUE                        0x00000001      /* R---V */
#define LW_CLWENC_RCOL_DBG_OPKT_VLD_FALSE                       0x00000000      /* R-I-V */
#define LW_CLWENC_RCOL_DBG_OPKT_RDY                             14:14           /* R-IVF */
#define LW_CLWENC_RCOL_DBG_OPKT_RDY_TRUE                        0x00000001      /* R-I-V */
#define LW_CLWENC_RCOL_DBG_OPKT_RDY_FALSE                       0x00000000      /* R---V */
#define LW_CLWENC_RCOL_DBG_IDLE                                 15:15           /* R-IVF */
#define LW_CLWENC_RCOL_DBG_IDLE_RDY_TRUE                        0x00000001      /* R-I-V */
#define LW_CLWENC_RCOL_DBG_IDLE_RDY_FALSE                       0x00000000      /* R---V */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL                     0x00000a00      /* RW-4R */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_IDC_PROFILE         31:16           /* RWIUF */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_IDC_PROFILE_DEFAULT 0x00000042      /* RWI-V */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_IDC_LEVEL           15:8            /* RWIUF */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_IDC_LEVEL_DEFAULT   0x0000001e      /* RWI-V */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_MVNUM               7:0             /* --IUF */
#define LW_CLWENC_MDP_PROFILE_LEVEL_CONTROL_MVNUM_DEFAULT       0x00000020      /* --I-V */
#define LW_CLWENC_MDP_PIC_SIZE                                  0x00000a04      /* RW-4R */
#define LW_CLWENC_MDP_PIC_SIZE_WIDTH_IN_MB                      31:16           /* RWIUF */
#define LW_CLWENC_MDP_PIC_SIZE_WIDTH_IN_MB_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_PIC_SIZE_HEIGHT_IN_MB                     15:0            /* RWIUF */
#define LW_CLWENC_MDP_PIC_SIZE_HEIGHT_IN_MB_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL                              0x00000a08      /* RW-4R */
#define LW_CLWENC_MDP_MODE_CONTROL_DISABLE_WMVP                 31:31           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_DISABLE_WMVP_ON              0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_DISABLE_WMVP_OFF             0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_DISABLE_WMVP_DEFAULT         0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_TU_SEARCH_BASEDON_PUSIZE 30:30          /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_TU_SEARCH_BASEDON_PUSIZE_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_TU_SEARCH_BASEDON_PUSIZE_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_TU_SEARCH_BASEDON_PUSIZE_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_64X64        29:29           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_64X64_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_64X64_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_64X64_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_32X32        28:28           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_32X32_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_32X32_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_32X32_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_16X16        27:27           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_16X16_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_16X16_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_16X16_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_8X8          26:26           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_8X8_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_8X8_DISABLE  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_8X8_ENABLE   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_4X4          25:25           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_4X4_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_4X4_DISABLE  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H265_INTRA_MODE_4X4_ENABLE   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH                 24:22           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH_DEFAULT         0x00000007      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH_IP1_NONE        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH_IP1_16X16       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH_IP1_4X4         0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_IPRED_SEARCH_IP1_8X8         0x00000004      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_SAD_COST_CONTROL             21:21           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_SAD_COST_CONTROL_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_SAD_COST_CONTROL_SAD         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_SAD_COST_CONTROL_SATD        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_TRANSFORM_8X8                20:20           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_TRANSFORM_8X8_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_TRANSFORM_8X8_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_TRANSFORM_8X8_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL 19:18         /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL_MPEB 0x00000000 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL_MDP 0x00000001 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL_LWDA 0x00000002 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_IP_MODE_DECISION_CONTROL_INTER 0x00000003 /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_FINAL_IP_MODE_DECISION       17:17           /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_FINAL_IP_MODE_DECISION_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_FINAL_IP_MODE_DECISION_MPEB  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_FINAL_IP_MODE_DECISION_MDP   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_INTRA_DISABLE_MPEB_THRESHOLD 16:1      /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_EARLY_INTRA_DISABLE_MPEB_THRESHOLD_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H264_ACLWRATE_SKIP_MV        0:0             /* RWIUF */
#define LW_CLWENC_MDP_MODE_CONTROL_H264_ACLWRATE_SKIP_MV_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_MODE_CONTROL_H264_ACLWRATE_SKIP_MV_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_MODE_CONTROL_H264_ACLWRATE_SKIP_MV_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL                0x00000a0c      /* RW-4R */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_COST        16:16           /* RWIUF */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_COST_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_COST_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_COST_DISABLE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_BIAS        15:0            /* RWIUF */
#define LW_CLWENC_MDP_MOTION_VECTOR_COST_CONTROL_MV_BIAS_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_INTRA_BIAS_1                              0x00000a14      /* RW-4R */
#define LW_CLWENC_MDP_INTRA_BIAS_1_FAVOR_16X16                  15:0            /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_1_FAVOR_16X16_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTRA_BIAS_1_FAVOR_8X8                    31:16           /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_1_FAVOR_8X8_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTRA_BIAS_2                              0x00000a18      /* RW-4R */
#define LW_CLWENC_MDP_INTRA_BIAS_2_FAVOR_4X4                    15:0            /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_2_FAVOR_4X4_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTRA_BIAS_2_FAVOR_MOST_PROB              31:16           /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_2_FAVOR_MOST_PROB_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_1                               0x00000a1c      /* RW-4R */
#define LW_CLWENC_MDP_MODE_BIAS_1_FAVOR_8X8                     15:0            /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_1_FAVOR_8X8_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_1_FAVOR_8X16                    31:16           /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_1_FAVOR_8X16_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_2                               0x00000a20      /* RW-4R */
#define LW_CLWENC_MDP_MODE_BIAS_2_FAVOR_16X8                    15:0            /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_2_FAVOR_16X8_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_2_FAVOR_16X16                   31:16           /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_2_FAVOR_16X16_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_3                               0x00000a24      /* RW-4R */
#define LW_CLWENC_MDP_MODE_BIAS_3_FAVOR_INTRA                   15:0            /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_3_FAVOR_INTRA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MODE_BIAS_3_FAVOR_INTRA_16X16_EARLY       31:16           /* RWIUF */
#define LW_CLWENC_MDP_MODE_BIAS_3_FAVOR_INTRA_16X16_EARLY_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL                                0x00000a28      /* RW-4R */
#define LW_CLWENC_MDP_MB_CONTROL_FIVE_MINUS_MAX_NUM_MERGE_CAND  31:29           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_FIVE_MINUS_MAX_NUM_MERGE_CAND_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE                     28:27           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE_DEFAULT             0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE_8X8                 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE_16X16               0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE_32X32               0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MIN_LWSIZE_64X64               0x00000003      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_CTBSIZE                        26:25           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_CTBSIZE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_CTBSIZE_16X16                  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_CTBSIZE_32X32                  0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_CTBSIZE_64X64                  0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_OWN_FIRST_MB_ROW_IN_PIC        24:24           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_OWN_FIRST_MB_ROW_IN_PIC_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_OWN_FIRST_MB_ROW_IN_PIC_FALSE  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_OWN_FIRST_MB_ROW_IN_PIC_TRUE   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_IPCM                     23:23           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_IPCM_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_IPCM_FALSE               0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_IPCM_TRUE                0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_WMVPEN                         22:22           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_WMVPEN_DEFAULT                 0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_WMVPEN_TRUE                    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_WMVPEN_FALSE                   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MEONLY                         21:21           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_MEONLY_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_MEONLY_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MEONLY_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE                 20:18           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_H264            0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_MPEG4           0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_VP8             0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_MPEG2           0x00000003      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_VC1             0x00000004      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_H265            0x00000005      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_PREDICTOR_MODE_VP9             0x00000006      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_ZERO                     17:17           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_ZERO_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_ZERO_DISABLE             0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_ZERO_ENABLE              0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MEIO_EN                        16:16           /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_MEIO_EN_DEFAULT                0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_MEIO_EN_DISABLE                0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_MEIO_EN_ENABLE                 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_OFS_MODE                       10:9            /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_OFS_MODE_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_OFS_MODE_DISABLE               0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_OFS_MODE_OPTICALFLOW           0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_OFS_MODE_STEREO                0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_INTRA                    8:8             /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_INTRA_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_INTRA_DISABLE            0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_FORCE_INTRA_ENABLE             0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE                     7:6             /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE_P                   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE_B                   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE_I                   0x00000002      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_SLICE_TYPE_IDR                 0x00000003      /* RW--V */
#define LW_CLWENC_MDP_MB_CONTROL_QP                             5:0             /* RWIUF */
#define LW_CLWENC_MDP_MB_CONTROL_QP_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SLICE_CTRL                                0x00000a30      /* RW-4R */
#define LW_CLWENC_MDP_SLICE_CTRL_MODE                           0:0             /* RWIUF */
#define LW_CLWENC_MDP_SLICE_CTRL_MODE_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SLICE_CTRL_MODE_MBLK                      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SLICE_CTRL_MODE_BYTE                      0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SLICE_CTRL_DEPENDENT_SLICE_ENABLE         1:1             /* RWIUF */
#define LW_CLWENC_MDP_SLICE_CTRL_DEPENDENT_SLICE_ENABLE_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_PSKIP_BIAS                                0x00000a38      /* RW-4R */
#define LW_CLWENC_MDP_PSKIP_BIAS_FAVOR_SKIP                     31:16           /* RWIUF */
#define LW_CLWENC_MDP_PSKIP_BIAS_FAVOR_SKIP_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_PSKIP_BIAS_FAVOR_SKIP_ESC_IP              15:0            /* RWIUF */
#define LW_CLWENC_MDP_PSKIP_BIAS_FAVOR_SKIP_ESC_IP_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_BDIRECT_BIAS                              0x00000a3c      /* RW-4R */
#define LW_CLWENC_MDP_BDIRECT_BIAS_FAVOR_BDIRECT_ESC_IP         31:16           /* RWIUF */
#define LW_CLWENC_MDP_BDIRECT_BIAS_FAVOR_BDIRECT_ESC_IP_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_BDIRECT_BIAS_FAVOR_BDIRECT_8X8            15:0            /* RWIUF */
#define LW_CLWENC_MDP_BDIRECT_BIAS_FAVOR_BDIRECT_8X8_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_LAMBDA_COEF                               0x00000a40      /* RW-4R */
#define LW_CLWENC_MDP_LAMBDA_COEF_MODE                          31:16           /* RWIUF */
#define LW_CLWENC_MDP_LAMBDA_COEF_MODE_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_LAMBDA_COEF_MV                            15:0            /* RWIUF */
#define LW_CLWENC_MDP_LAMBDA_COEF_MV_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA                            0x00000a48      /* RW-4R */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT              0:0             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI              1:1             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DC                2:2             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DC_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DC_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DC_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DL           3:3             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DL_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DL_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DL_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DR           4:4             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DR_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_DIAG_DR_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_R            5:5             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_R_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_R_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_R_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_D            6:6             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_D_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_D_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_D_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_L            7:7             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_L_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_L_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_VERT_L_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_U            8:8             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_U_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_U_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_HORI_U_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT              9:9             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI              10:10           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DC                11:11           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DC_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DC_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DC_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DL           12:12           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DL_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DL_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DL_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DR           13:13           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DR_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_DIAG_DR_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_R            14:14           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_R_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_R_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_R_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_D            15:15           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_D_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_D_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_D_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_L            16:16           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_L_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_L_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_VERT_L_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_U            17:17           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_U_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_U_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_8X8_HORI_U_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_VERT            18:18           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_VERT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_VERT_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_VERT_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_HORI            19:19           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_HORI_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_HORI_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_HORI_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_DC              20:20           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_DC_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_DC_DISABLE      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_DC_ENABLE       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_PLANE           21:21           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_PLANE_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_PLANE_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_16X16_PLANE_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DC             22:22           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DC_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DC_DISABLE     0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DC_ENABLE      0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_HORI           23:23           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_HORI_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_HORI_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_HORI_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_VERT           24:24           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_VERT_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_VERT_DISABLE   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_VERT_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_PLANE          25:25           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_PLANE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_PLANE_DISABLE  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_PLANE_ENABLE   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DECISION       26:26           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DECISION_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DECISION_UANDV 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_CHROMA_DECISION_UONLY 0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_FORCE_MOST_PROB_MODE       27:27           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_FORCE_MOST_PROB_MODE_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_FORCE_MOST_PROB_MODE_OFF   0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_FORCE_MOST_PROB_MODE_ON    0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_TM                28:28           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_TM_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_TM_DISABLE        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_MODE_4X4_TM_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MULTI_REF_CONFIG                          0x00000a4c      /* RW-4R */
#define LW_CLWENC_MDP_MULTI_REF_CONFIG_L0_ACTIVE_MINUS1         31:28           /* RWIUF */
#define LW_CLWENC_MDP_MULTI_REF_CONFIG_L0_ACTIVE_MINUS1_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MULTI_REF_CONFIG_L1_ACTIVE_MINUS1         27:24           /* RWIUF */
#define LW_CLWENC_MDP_MULTI_REF_CONFIG_L1_ACTIVE_MINUS1_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_COMMAND_ENCODE                            0x00000a50      /* RW-4R */
#define LW_CLWENC_MDP_COMMAND_ENCODE_MB_START                   0:0             /* RWIUF */
#define LW_CLWENC_MDP_COMMAND_ENCODE_MB_START_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_COMMAND_ENCODE_CTB_START                  0:0             /* RW-UF */
#define LW_CLWENC_MDP_COMMAND_ENCODE_CTB_START_DEFAULT          0x00000000      /* RW--V */
#define LW_CLWENC_MDP_COMMAND_ENCODE_SLICE_START                1:1             /* RWIUF */
#define LW_CLWENC_MDP_COMMAND_ENCODE_SLICE_START_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_COMMAND_ENCODE_MB_COUNT                   26:2            /* RWIUF */
#define LW_CLWENC_MDP_COMMAND_ENCODE_MB_COUNT_DEFAULT           0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_COMMAND_ENCODE_CTB_COUNT                  26:2            /* RW-UF */
#define LW_CLWENC_MDP_COMMAND_ENCODE_CTB_COUNT_DEFAULT          0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTEN                                     0x00000a54      /* RW-4R */
#define LW_CLWENC_MDP_INTEN_MB_DONE                             0:0             /* RWIUF */
#define LW_CLWENC_MDP_INTEN_MB_DONE_INIT                        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTEN_MB_DONE_DISABLE                     0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTEN_MB_DONE_ENABLE                      0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTEN_ERR                                 1:1             /* RWIUF */
#define LW_CLWENC_MDP_INTEN_ERR_INIT                            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTEN_ERR_DISABLE                         0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTEN_ERR_ENABLE                          0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTEN_QPFIFO                              2:2             /* RWIUF */
#define LW_CLWENC_MDP_INTEN_QPFIFO_INIT                         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTEN_QPFIFO_DISABLE                      0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTEN_QPFIFO_ENABLE                       0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTR                                      0x00000a58      /* RW-4R */
#define LW_CLWENC_MDP_INTR_MB_DONE                              0:0             /* RWIUF */
#define LW_CLWENC_MDP_INTR_MB_DONE_INIT                         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTR_MB_DONE_FALSE                        0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTR_MB_DONE_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTR_ERR                                  1:1             /* RWIUF */
#define LW_CLWENC_MDP_INTR_ERR_INIT                             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTR_ERR_FALSE                            0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTR_ERR_TRUE                             0x00000001      /* RW--V */
#define LW_CLWENC_MDP_INTR_QPFIFO                               2:2             /* RWIUF */
#define LW_CLWENC_MDP_INTR_QPFIFO_INIT                          0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTR_QPFIFO_FALSE                         0x00000000      /* RW--V */
#define LW_CLWENC_MDP_INTR_QPFIFO_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_MDP_MB_STATUS                                 0x00000a5c      /* R--4R */
#define LW_CLWENC_MDP_MB_STATUS_MB_POS_Y                        25:17           /* R-IUF */
#define LW_CLWENC_MDP_MB_STATUS_MB_POS_Y_DEFAULT                0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_MB_STATUS_MB_POS_X                        16:8            /* R-IUF */
#define LW_CLWENC_MDP_MB_STATUS_MB_POS_X_DEFAULT                0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_MB_STATUS_PIPELINE                        7:5             /* R-IUF */
#define LW_CLWENC_MDP_MB_STATUS_PIPELINE_DEFAULT                0x00000007      /* R-I-V */
#define LW_CLWENC_MDP_MB_STATUS_PIPELINE_MDP_IDLE               0x00000001      /* R---V */
#define LW_CLWENC_MDP_MB_STATUS_PIPELINE_EMD_IDLE               0x00000002      /* R---V */
#define LW_CLWENC_MDP_MB_STATUS_PIPELINE_FMD_IDLE               0x00000004      /* R---V */
#define LW_CLWENC_MDP_MB_STATUS_ERROR_CODE                      4:0             /* R-IUF */
#define LW_CLWENC_MDP_MB_STATUS_ERROR_CODE_DEFAULT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_MB_STATUS_ERROR_CODE_ERRVP8               0x00000001      /* R---V */
#define LW_CLWENC_MDP_MB_STATUS_ERROR_CODE_H264_DCT_OVERFLOW    0x00000002      /* R---V */
#define LW_CLWENC_MDP_SELF_SCALE_L0(i)                          (0x00000a64+(i)*4) /* RW-4A */
#define LW_CLWENC_MDP_SELF_SCALE_L0__SIZE_1                     2               /*       */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR0                7:0             /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR0_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR1                15:8            /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR1_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR2                23:16           /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR2_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR3                31:24           /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L0_SCALEFACTOR3_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L1(i)                          (0x00000a6c+(i)*4) /* RW-4A */
#define LW_CLWENC_MDP_SELF_SCALE_L1__SIZE_1                     2               /*       */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR0                7:0             /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR0_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR1                15:8            /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR1_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR2                23:16           /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR2_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR3                31:24           /* RWISF */
#define LW_CLWENC_MDP_SELF_SCALE_L1_SCALEFACTOR3_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL                           0x00000a74      /* RW-4R */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_SPATIAL_FLAG       1:1             /* RWIUF */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_SPATIAL_FLAG_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_SPATIAL_FLAG_FALSE 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_SPATIAL_FLAG_TRUE  0x00000000      /* RW--V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_TEMPORAL_FLAG      0:0             /* RWIUF */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_TEMPORAL_FLAG_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_TEMPORAL_FLAG_FALSE 0x00000000     /* RW--V */
#define LW_CLWENC_MDP_BDIRECT_CONTROL_DIRECT_TEMPORAL_FLAG_TRUE 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_PRED_GEN                                  0x00000a78      /* RW-4R */
#define LW_CLWENC_MDP_PRED_GEN_SPREADTHR                        15:0            /* RWIUF */
#define LW_CLWENC_MDP_PRED_GEN_SPREADTHR_INIT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_PRED_GEN_DISTTHR                          31:16           /* RWIUF */
#define LW_CLWENC_MDP_PRED_GEN_DISTTHR_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_DEBUG0                                    0x00000a7c      /* RW-4R */
#define LW_CLWENC_MDP_DEBUG0_ENC_MBX                            8:0             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_ENC_MBX_INIT                       0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_ENC_MBY                            17:9            /* RWIUF */
#define LW_CLWENC_MDP_DEBUG0_ENC_MBY_INIT                       0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_MBTYPE                         19:18           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_MBTYPE_INIT                    0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_MVMODE                         21:20           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_MVMODE_INIT                    0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART0_STATUS                   23:22           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART0_STATUS_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART1_STATUS                   25:24           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART1_STATUS_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART2_STATUS                   27:26           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART2_STATUS_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART3_STATUS                   29:28           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG0_FMD_PART3_STATUS_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1                                    0x00000a80      /* RW-4R */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_WINNER_PVLD                 0:0             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_WINNER_PVLD_INIT            0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_WINNER_PRDY                 1:1             /* RWIUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_WINNER_PRDY_INIT            0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_PRED_PVLD                   2:2             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_PRED_PVLD_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_PRED_PRDY                   3:3             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2ME_PRED_PRDY_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2MPEB_CMD_PVLD                  4:4             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2MPEB_CMD_PVLD_INIT             0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2MPEB_CMD_PRDY                  5:5             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2MPEB_CMD_PRDY_INIT             0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2HIST_PVLD                      6:6             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2HIST_PVLD_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2HIST_PRDY                      7:7             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2HIST_PRDY_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2WMVP_PVLD                      8:8             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2WMVP_PVLD_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP2WMVP_PRDY                      9:9             /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP2WMVP_PRDY_INIT                 0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP_EMD_IDLE                       10:10           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP_EMD_IDLE_INIT                  0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_MDP_FMD_IDLE                       11:11           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_MDP_FMD_IDLE_INIT                  0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_INTRA_SATD_PENDING                 12:12           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_INTRA_SATD_PENDING_INIT            0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_DEBUG1_SCORE8X8_PENDING                   13:13           /* R-IUF */
#define LW_CLWENC_MDP_DEBUG1_SCORE8X8_PENDING_INIT              0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_VP8_NEARMV_NEARESTMV_BIAS                 0x00000a84      /* RW-4R */
#define LW_CLWENC_MDP_VP8_NEARMV_NEARESTMV_BIAS_FAVOR_NEARESTMV 31:16           /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEARMV_NEARESTMV_BIAS_FAVOR_NEARESTMV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_NEARMV_NEARESTMV_BIAS_FAVOR_NEARMV    15:0            /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEARMV_NEARESTMV_BIAS_FAVOR_NEARMV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_NEWMV_ZEROMV_BIAS                     0x00000a88      /* RW-4R */
#define LW_CLWENC_MDP_VP8_NEWMV_ZEROMV_BIAS_FAVOR_ZEROMV        31:16           /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEWMV_ZEROMV_BIAS_FAVOR_ZEROMV_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_VP8_NEWMV_ZEROMV_BIAS_FAVOR_NEWMV         15:0            /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEWMV_ZEROMV_BIAS_FAVOR_NEWMV_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_LEFT4X4MV_ABOVE4X4MV_BIAS             0x00000a8c      /* RW-4R */
#define LW_CLWENC_MDP_VP8_LEFT4X4MV_ABOVE4X4MV_BIAS_FAVOR_ABOVE4X4MV 31:16      /* RWIUF */
#define LW_CLWENC_MDP_VP8_LEFT4X4MV_ABOVE4X4MV_BIAS_FAVOR_ABOVE4X4MV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_LEFT4X4MV_ABOVE4X4MV_BIAS_FAVOR_LEFT4X4MV 15:0        /* RWIUF */
#define LW_CLWENC_MDP_VP8_LEFT4X4MV_ABOVE4X4MV_BIAS_FAVOR_LEFT4X4MV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_NEW4X4MV_ZERO4X4MV_BIAS               0x00000a90      /* RW-4R */
#define LW_CLWENC_MDP_VP8_NEW4X4MV_ZERO4X4MV_BIAS_FAVOR_ZERO4X4MV 31:16         /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEW4X4MV_ZERO4X4MV_BIAS_FAVOR_ZERO4X4MV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_NEW4X4MV_ZERO4X4MV_BIAS_FAVOR_NEW4X4MV 15:0           /* RWIUF */
#define LW_CLWENC_MDP_VP8_NEW4X4MV_ZERO4X4MV_BIAS_FAVOR_NEW4X4MV_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG                           0x00000a94      /* RW-4R */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_PIC              18:17           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_PIC_DEFAULT      0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_PIC_LAST         0x00000001      /* RW--V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_PIC_GOLDEN       0x00000002      /* RW--V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_PIC_ALTREF       0x00000003      /* RW--V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_SIGN_ARF         16:16           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_SIGN_ARF_DEFAULT 0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_SIGN_GF          15:15           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_REFFRAME_SIGN_GF_DEFAULT  0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_ZEROMV      14:14           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_ZEROMV_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_TOP_RIGHTMV 13:13           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_TOP_RIGHTMV_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_TOP_LEFTMV  12:12           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_TOP_LEFTMV_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_LEFT_BOTTOMMV 11:11         /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_LEFT_BOTTOMMV_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_LEFT_TOPMV  10:10           /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_LEFT_TOPMV_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_NEARMV      9:9             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_NEARMV_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_NEARESTMV   8:8             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EXPLICIT_EVAL_NEARESTMV_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEW4X4MV             7:7             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEW4X4MV_DEFAULT     0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ZERO4X4MV            6:6             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ZERO4X4MV_DEFAULT    0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_LEFT4X4MV            5:5             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_LEFT4X4MV_DEFAULT    0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ABOVE4X4MV           4:4             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ABOVE4X4MV_DEFAULT   0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEWMV                3:3             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEWMV_DEFAULT        0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ZEROMV               2:2             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_ZEROMV_DEFAULT       0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEARMV               1:1             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEARMV_DEFAULT       0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEARESTMV            0:0             /* RWIUF */
#define LW_CLWENC_MDP_VP8_MODE_CONFIG_EVAL_NEARESTMV_DEFAULT    0x00000001      /* RWI-V */
#define LW_CLWENC_MDP_VP8_LAMBDA                                0x00000a98      /* RW-4R */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG3                           31:24           /* RWIUF */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG3_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG2                           23:16           /* RWIUF */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG2_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG1                           15:8            /* RWIUF */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG1_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG0                           7:0             /* RWIUF */
#define LW_CLWENC_MDP_VP8_LAMBDA_SEG0_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_SEGMENTID                             0x00000a9c      /* RW-4R */
#define LW_CLWENC_MDP_VP8_SEGMENTID_IDX                         1:0             /* RWIUF */
#define LW_CLWENC_MDP_VP8_SEGMENTID_IDX_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT                           0x00000aa0      /* RW-4R */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT_CNT                       31:0            /* RWIUF */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT_CNT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT_CNT_START                 0x00000000      /* RW--V */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT_CNT_STOP                  0x00000001      /* RW--V */
#define LW_CLWENC_MDP_FRAME_CYCLE_CNT_CNT_RST                   0x00000002      /* RW--V */
#define LW_CLWENC_IP_VER                                        0x00000aa4      /* RW-4R */
#define LW_CLWENC_IP_VER_DEV                                    7:0             /* RWIVF */
#define LW_CLWENC_IP_VER_DEV_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_IP_VER_ECO                                    15:8            /* RWIVF */
#define LW_CLWENC_IP_VER_ECO_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_IP_VER_MINOR                                  23:16           /* RWIVF */
#define LW_CLWENC_IP_VER_MINOR_INIT                             0x00000002      /* RWI-V */
#define LW_CLWENC_IP_VER_MAJOR                                  31:24           /* RWIVF */
#define LW_CLWENC_IP_VER_MAJOR_INIT                             0x00000007      /* RWI-V */
#define LW_CLWENC_CAP0                                          0x00000aa8      /* R--4R */
#define LW_CLWENC_CAP0_H264                                     0:0             /* R-IVF */
#define LW_CLWENC_CAP0_H264_ABSENT                              0x00000000      /* R---V */
#define LW_CLWENC_CAP0_H264_PRESENT                             0x00000001      /* R-I-V */
#define LW_CLWENC_CAP0_VP8                                      1:1             /* R-IVF */
#define LW_CLWENC_CAP0_VP8_ABSENT                               0x00000000      /* R---V */
#define LW_CLWENC_CAP0_VP8_PRESENT                              0x00000001      /* R-I-V */
#define LW_CLWENC_CAP0_MPEG2                                    2:2             /* R-IVF */
#define LW_CLWENC_CAP0_MPEG2_ABSENT                             0x00000000      /* R---V */
#define LW_CLWENC_CAP0_MPEG2_PRESENT                            0x00000001      /* R-I-V */
#define LW_CLWENC_CAP0_MPEG4                                    3:3             /* R-IVF */
#define LW_CLWENC_CAP0_MPEG4_ABSENT                             0x00000000      /* R---V */
#define LW_CLWENC_CAP0_MPEG4_PRESENT                            0x00000001      /* R-I-V */
#define LW_CLWENC_CAP0_VC1                                      4:4             /* R-IVF */
#define LW_CLWENC_CAP0_VC1_ABSENT                               0x00000000      /* R---V */
#define LW_CLWENC_CAP0_VC1_PRESENT                              0x00000001      /* R-I-V */
#define LW_CLWENC_CAP0_TEB                                      5:5             /* R-IVF */
#define LW_CLWENC_CAP0_TEB_DISABLED                             0x00000000      /* R-I-V */
#define LW_CLWENC_CAP0_TEB_ENABLED                              0x00000001      /* R---V */
#define LW_CLWENC_CAP0_BL16X2                                   6:6             /* R-IVF */
#define LW_CLWENC_CAP0_BL16X2_DISABLED                          0x00000000      /* R-I-V */
#define LW_CLWENC_CAP0_BL16X2_ENABLED                           0x00000001      /* R---V */
#define LW_CLWENC_CAP0_TILED                                    7:7             /* R-IVF */
#define LW_CLWENC_CAP0_TILED_DISABLED                           0x00000000      /* R-I-V */
#define LW_CLWENC_CAP0_TILED_ENABLED                            0x00000001      /* R---V */
#define LW_CLWENC_CAP0_RESERVED                                 31:8            /* R-IVF */
#define LW_CLWENC_CAP0_RESERVED_INIT                            0x00000000      /* R-I-V */
#define LW_CLWENC_CAP1                                          0x00000aac      /* R--4R */
#define LW_CLWENC_CAP1_RESERVED                                 31:0            /* R-IVF */
#define LW_CLWENC_CAP1_RESERVED_INIT                            0x00000000      /* R-I-V */
#define LW_CLWENC_CAP2                                          0x00000ab0      /* R--4R */
#define LW_CLWENC_CAP2_RESERVED                                 31:0            /* R-IVF */
#define LW_CLWENC_CAP2_RESERVED_INIT                            0x00000000      /* R-I-V */
#define LW_CLWENC_CAP3                                          0x00000ab4      /* R--4R */
#define LW_CLWENC_CAP3_RESERVED                                 31:0            /* R-IVF */
#define LW_CLWENC_CAP3_RESERVED_INIT                            0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_1                      0x00000ab8      /* RW-4R */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_1_INTRA                10:0            /* RWIUF */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_1_INTRA_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_1_INTER_LAST           21:11           /* RWIUF */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_1_INTER_LAST_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_2                      0x00000abc      /* RW-4R */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_2_INTER_GOLDEN         10:0            /* RWIUF */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_2_INTER_GOLDEN_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_2_INTER_ALTREF         21:11           /* RWIUF */
#define LW_CLWENC_MDP_VP8_REF_FRAME_COST_2_INTER_ALTREF_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_STAT_SUM_MV_X                             0x00000ac0      /* R--4R */
#define LW_CLWENC_MDP_STAT_SUM_MV_X_VALUE                       31:0            /* R-IUF */
#define LW_CLWENC_MDP_STAT_SUM_MV_X_VALUE_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_STAT_SUM_MV_Y                             0x00000ac4      /* R--4R */
#define LW_CLWENC_MDP_STAT_SUM_MV_Y_VALUE                       31:0            /* R-IUF */
#define LW_CLWENC_MDP_STAT_SUM_MV_Y_VALUE_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_STAT_SUM_MV_COUNT                         0x00000ac8      /* R--4R */
#define LW_CLWENC_MDP_STAT_SUM_MV_COUNT_VALUE                   31:0            /* R-IUF */
#define LW_CLWENC_MDP_STAT_SUM_MV_COUNT_VALUE_DEFAULT           0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_STAT_TOTAL_INTER_COST                     0x00000acc      /* R--4R */
#define LW_CLWENC_MDP_STAT_TOTAL_INTER_COST_VALUE               31:0            /* R-IUF */
#define LW_CLWENC_MDP_STAT_TOTAL_INTER_COST_VALUE_DEFAULT       0x00000000      /* R-I-V */
#define LW_CLWENC_MDP_INTRA_BIAS_3                              0x00000ad0      /* RW-4R */
#define LW_CLWENC_MDP_INTRA_BIAS_3_FAVOR_32X32                  15:0            /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_3_FAVOR_32X32_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_INTRA_BIAS_3_FAVOR_64X64                  31:16           /* RWIUF */
#define LW_CLWENC_MDP_INTRA_BIAS_3_FAVOR_64X64_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_0                    0x00000ad4      /* RW-4R */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_0_FAVOR_2NX2N        15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_0_FAVOR_2NX2N_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_0_FAVOR_2NXN         31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_0_FAVOR_2NXN_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_1                    0x00000ad8      /* RW-4R */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_1_FAVOR_NX2N         15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_1_FAVOR_NX2N_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_1_FAVOR_NXN          31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_1_FAVOR_NXN_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_2                    0x00000adc      /* RW-4R */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_2_FAVOR_2NXNU        15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_2_FAVOR_2NXNU_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_2_FAVOR_2NXND        31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_2_FAVOR_2NXND_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_3                    0x00000ae0      /* RW-4R */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_3_FAVOR_NLX2N        15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_3_FAVOR_NLX2N_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_3_FAVOR_NRX2N        31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_INTER_MODE_BIAS_3_FAVOR_NRX2N_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_0                       0x00000ae4      /* RW-4R */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_0_8X8                   15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_0_8X8_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_0_16X16                 31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_0_16X16_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_1                       0x00000ae8      /* RW-4R */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_1_32X32                 15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_1_32X32_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_1_64X64                 31:16           /* RWIUF */
#define LW_CLWENC_MDP_H265_LW_SIZE_BIAS_1_64X64_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION                     0x00000aec      /* RW-4R */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_ENABLE              0:0             /* RWIUF */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_ENABLE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_FACTOR              6:1             /* RWIUF */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_FACTOR_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE                9:7             /* RWIUF */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE_NONE           0x00000000      /* RW--V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE_16X16          0x00000001      /* RW--V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE_4X4            0x00000002      /* RW--V */
#define LW_CLWENC_MDP_IP1_EARLY_TERMINATION_TYPE_8X8            0x00000003      /* RW--V */
#define LW_CLWENC_MDP_QPFIFO                                    0x00000af0      /* RW-4R */
#define LW_CLWENC_MDP_QPFIFO_INT_THRESHOLD                      5:0             /* RWIUF */
#define LW_CLWENC_MDP_QPFIFO_INT_THRESHOLD_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_QPFIFO_AVAILABLE_SIZE                     11:6            /* R-IUF */
#define LW_CLWENC_MDP_QPFIFO_AVAILABLE_SIZE_DEFAULT             0x0000003c      /* R-I-V */
#define LW_CLWENC_MDP_LAMBDA                                    0x00000af4      /* RW-4R */
#define LW_CLWENC_MDP_LAMBDA_SSD                                15:0            /* RWIUF */
#define LW_CLWENC_MDP_LAMBDA_SSD_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_LAMBDA_SATD                               31:16           /* RWIUF */
#define LW_CLWENC_MDP_LAMBDA_SATD_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG                         0x00000af8      /* RW-4R */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU4X4_ENABLE            0:0             /* RWIUF */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU4X4_ENABLE_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU8X8_ENABLE            1:1             /* RWIUF */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU8X8_ENABLE_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU16X16_ENABLE          2:2             /* RWIUF */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU16X16_ENABLE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU32X32_ENABLE          3:3             /* RWIUF */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_TU32X32_ENABLE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_CHROMA_MODE_ENABLE      8:4             /* RWIUF */
#define LW_CLWENC_MDP_H265_INTRA_CONFIG_CHROMA_MODE_ENABLE_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA4X4_MODE_ENABLE                0x00000afc      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA4X4_MODE_ENABLE_VALUE          31:0            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA4X4_MODE_ENABLE_VALUE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA8X8_MODE_ENABLE                0x00000b00      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA8X8_MODE_ENABLE_VALUE          31:0            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA8X8_MODE_ENABLE_VALUE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA16X16_MODE_ENABLE              0x00000b04      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA16X16_MODE_ENABLE_VALUE        31:0            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA16X16_MODE_ENABLE_VALUE_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA32X32_MODE_ENABLE              0x00000b08      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA32X32_MODE_ENABLE_VALUE        31:0            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA32X32_MODE_ENABLE_VALUE_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA64X64_MODE_ENABLE              0x00000b0c      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA64X64_MODE_ENABLE_VALUE        31:0            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA64X64_MODE_ENABLE_VALUE_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS               0x00000b10      /* RW-4R */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA4X4       2:0             /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA4X4_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA8X8       5:3             /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA8X8_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA16X16     8:6             /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA16X16_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA32X32     11:9            /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA32X32_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA64X64     14:12           /* RWIUF */
#define LW_CLWENC_H265_INTRA_LUMA_ENABLE_LEFTBITS_LUMA64X64_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_MDP_H265_TRANSFORM_SKIP_BIAS                  0x00000b14      /* RW-4R */
#define LW_CLWENC_MDP_H265_TRANSFORM_SKIP_BIAS_VALUE            15:0            /* RWIUF */
#define LW_CLWENC_MDP_H265_TRANSFORM_SKIP_BIAS_VALUE_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_BIT_DEPTH_MINUS_8                         0x00000b18      /* RW-4R */
#define LW_CLWENC_MDP_BIT_DEPTH_MINUS_8_VALUE                   3:0             /* RWIUF */
#define LW_CLWENC_MDP_BIT_DEPTH_MINUS_8_VALUE_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_BIT_DEPTH_MINUS_8_VALUE_MAIN10            0x00000002      /* RW--V */
#define LW_CLWENC_MDP_AQ_QP_RANGE                               0x00000b1c      /* RW-4R */
#define LW_CLWENC_MDP_AQ_QP_RANGE_MIN                           6:0             /* RWIUF */
#define LW_CLWENC_MDP_AQ_QP_RANGE_MIN_DEAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_AQ_QP_RANGE_MAX                           13:7            /* RWIUF */
#define LW_CLWENC_MDP_AQ_QP_RANGE_MAX_DEAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL                  0x00000b20      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_ENABLE           0:0             /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_ENABLE_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_ENABLE_ENABLED   0x00000001      /* RW--V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP1              6:1             /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP1_DEFAULT      0x00000023      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP2              12:7            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP2_DEFAULT      0x00000020      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP3              18:13           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP3_DEFAULT      0x0000001c      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP4              24:19           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP4_DEFAULT      0x0000001a      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP5              30:25           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_CONTROL_QP5_DEFAULT      0x00000017      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP1                  0x00000b24      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP1_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP1_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP1_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP1_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP2                  0x00000b28      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP2_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP2_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP2_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP2_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP3                  0x00000b2c      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP3_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP3_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP3_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP3_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP4                  0x00000b30      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP4_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP4_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP4_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP4_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP5                  0x00000b34      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP5_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP5_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP5_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_SOG_QP5_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP1                  0x00000b38      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP1_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP1_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP1_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP1_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP2                  0x00000b3c      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP2_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP2_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP2_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP2_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP3                  0x00000b40      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP3_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP3_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP3_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP3_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP4                  0x00000b44      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP4_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP4_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP4_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP4_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP5                  0x00000b48      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP5_MIN              15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP5_MIN_DEFAULT      0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP5_MAX              31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_DOV_QP5_MAX_DEFAULT      0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP1             0x00000b4c      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP1_MIN         15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP1_MIN_DEFAULT 0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP1_MAX         31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP1_MAX_DEFAULT 0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP2             0x00000b50      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP2_MIN         15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP2_MIN_DEFAULT 0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP2_MAX         31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP2_MAX_DEFAULT 0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP3             0x00000b54      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP3_MIN         15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP3_MIN_DEFAULT 0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP3_MAX         31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP3_MAX_DEFAULT 0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP4             0x00000b58      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP4_MIN         15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP4_MIN_DEFAULT 0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP4_MAX         31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP4_MAX_DEFAULT 0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP5             0x00000b5c      /* RW-4R */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP5_MIN         15:0            /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP5_MIN_DEFAULT 0x0000ffff      /* RWI-V */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP5_MAX         31:16           /* RWIUF */
#define LW_CLWENC_MDP_LWET_32X32_16X16_COSTDIFF_QP5_MAX_DEFAULT 0x0000fffe      /* RWI-V */
#define LW_CLWENC_MDP_CFG                                       0x00000b60      /* RW-4R */
#define LW_CLWENC_MDP_CFG_RDO_LEVEL                             2:0             /* RWIUF */
#define LW_CLWENC_MDP_CFG_RDO_LEVEL_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW8              3:3             /* RWIUF */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW8_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW16             4:4             /* RWIUF */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW16_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW32             5:5             /* RWIUF */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW32_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW64             6:6             /* RWIUF */
#define LW_CLWENC_MDP_CFG_SKIP_EVALUATE_ENABLE_LW64_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW16                    9:7             /* RWIUF */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW16_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW32                    12:10           /* RWIUF */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW32_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW64                    15:13           /* RWIUF */
#define LW_CLWENC_MDP_CFG_TU_SEARCH_NUM_LW64_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_LUMA_RESIDUAL_ZERO_EVAL               17:16           /* RWIUF */
#define LW_CLWENC_MDP_CFG_LUMA_RESIDUAL_ZERO_EVAL_DEFAULT       0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_INTRA_4X4_EARLY_TERMINATE             18:18           /* RWIVF */
#define LW_CLWENC_MDP_CFG_INTRA_4X4_EARLY_TERMINATE_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_CFG_INTRA_4X4_EARLY_TERMINATE_DISABLE     0x00000000      /* RW--V */
#define LW_CLWENC_MDP_CFG_INTRA_4X4_EARLY_TERMINATE_ENABLE      0x00000001      /* RW--V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT                    0x00000b64      /* RW-4R */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_4X4                3:0             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_4X4_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_8X8                7:4             /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_8X8_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_16X16              11:8            /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_16X16_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_32X32              15:12           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_32X32_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_64X64              19:16           /* RWIUF */
#define LW_CLWENC_MDP_SET_MPEB_INTRA_SSD_CNT_64X64_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY                         0x00000b68      /* RW-4R */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_7             31:31           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_7_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA7                   30:28           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA7_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_6             27:27           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_6_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA6                   26:24           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA6_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_5             23:23           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_5_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA5                   22:20           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA5_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_4             19:19           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_4_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA4                   18:16           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA4_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_3             15:15           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_3_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA3                   14:12           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_2             11:11           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_2_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA2                   10:8            /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_1             7:7             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_1_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA1                   6:4             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_0             3:3             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_LONG_TERM_0_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA0                   2:0             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST0_POCENTRY_DATA0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY                         0x00000b6c      /* RW-4R */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_7             31:31           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_7_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA7                   30:28           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA7_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_6             27:27           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_6_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA6                   26:24           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA6_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_5             23:23           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_5_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA5                   22:20           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA5_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_4             19:19           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_4_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA4                   18:16           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA4_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_3             15:15           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_3_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA3                   14:12           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_2             11:11           /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_2_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA2                   10:8            /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_1             7:7             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_1_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA1                   6:4             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_0             3:3             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_LONG_TERM_0_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA0                   2:0             /* RWIUF */
#define LW_CLWENC_MDP_REFLIST1_POCENTRY_DATA0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_MVP_SCALE                                 0x00000b70      /* RW-4R */
#define LW_CLWENC_MDP_MVP_SCALE_FACTOR0                         12:0            /* RW-SF */
#define LW_CLWENC_MDP_MVP_SCALE_SAME_POC_0                      15:15           /* RW-SF */
#define LW_CLWENC_MDP_MVP_SCALE_FACTOR1                         28:16           /* RW-SF */
#define LW_CLWENC_MDP_MVP_SCALE_SAME_POC_1                      31:31           /* RW-SF */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL                            0x00000b74      /* RW-4R */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL_THR                        7:0             /* RW-UF */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL_P2                         15:8            /* RW-UF */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL_ENABLE                     16:16           /* RWIUF */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL_ENABLE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_OFS_SEG_CONTRL_BACKGROUND_SEG             21:17           /* RW-UF */
#define LW_CLWENC_MDP_SKIP_BIAS                                 0x00000b78      /* RW-4R */
#define LW_CLWENC_MDP_SKIP_BIAS_VAL                             15:0            /* RWIUF */
#define LW_CLWENC_MDP_SKIP_BIAS_VAL_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_OFS_MVX_RANGE_CONTRL                      0x00000b7c      /* RW-4R */
#define LW_CLWENC_MDP_OFS_MVX_RANGE_CONTRL_VAL                  1:0             /* RWIUF */
#define LW_CLWENC_MDP_OFS_MVX_RANGE_CONTRL_VAL_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SSIM_CONTROL                              0x00000b80      /* RW-4R */
#define LW_CLWENC_MDP_SSIM_CONTROL_LAMBDA                       15:0            /* RWIUF */
#define LW_CLWENC_MDP_SSIM_CONTROL_LAMBDA_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SSIM_CONTROL_SSIM_RDO                     16:16           /* RWIUF */
#define LW_CLWENC_MDP_SSIM_CONTROL_SSIM_RDO_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_SSIM_CONTROL_CALC_SSIM                    17:17           /* RWIUF */
#define LW_CLWENC_MDP_SSIM_CONTROL_CALC_SSIM_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_BOOT_42                                       0x00000b84      /* R--4R */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP                       4:0             /* R-XVF */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_0                     0x00000000      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_1                     0x00000001      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_2                     0x00000002      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_3                     0x00000003      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_4                     0x00000004      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_5                     0x00000005      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_6                     0x00000006      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_7                     0x00000007      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_8                     0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_9                     0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_A                     0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_B                     0x0000000b      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_C                     0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_D                     0x0000000d      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_E                     0x0000000e      /* R---V */
#define LW_CLWENC_BOOT_42_DEVICE_ID_STRAP_F                     0x0000000f      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION               11:8            /* R-XVF */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_0             0x00000000      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_1             0x00000001      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_2             0x00000002      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_3             0x00000003      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_4             0x00000004      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_5             0x00000005      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_6             0x00000006      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_7             0x00000007      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_8             0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_9             0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_A             0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_B             0x0000000b      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_C             0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_D             0x0000000d      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_E             0x0000000e      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_EXTENDED_REVISION_F             0x0000000f      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION                        15:12           /* R-XVF */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_1                      0x00000001      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_2                      0x00000002      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_3                      0x00000003      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_4                      0x00000004      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_5                      0x00000005      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_6                      0x00000006      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_7                      0x00000007      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_8                      0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_9                      0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_10                     0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_11                     0x0000000b      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_12                     0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_13                     0x0000000d      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_14                     0x0000000e      /* R---V */
#define LW_CLWENC_BOOT_42_MINOR_REVISION_15                     0x0000000f      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION                        19:16           /* R-XVF */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_A                      0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_B                      0x0000000b      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_C                      0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_D                      0x0000000d      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_E                      0x0000000e      /* R---V */
#define LW_CLWENC_BOOT_42_MAJOR_REVISION_F                      0x0000000f      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION                        23:20           /* R-XVF */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_0                      0x00000000      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_1                      0x00000001      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_2                      0x00000002      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_3                      0x00000003      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_4                      0x00000004      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_5                      0x00000005      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_6                      0x00000006      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_7                      0x00000007      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_8                      0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_9                      0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_A                      0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_B                      0x0000000b      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_C                      0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_D                      0x0000000d      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_E                      0x0000000e      /* R---V */
#define LW_CLWENC_BOOT_42_IMPLEMENTATION_F                      0x0000000f      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE                          28:24           /* R-XVF */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW10                     0x00000001      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW20                     0x00000002      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW30                     0x00000003      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW40                     0x00000004      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW50                     0x00000005      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW60                     0x00000006      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW70                     0x00000007      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW80                     0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_G80                      0x00000008      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW90                     0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_G90                      0x00000009      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_LW100                    0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_G100                     0x0000000a      /* R---V */
#define LW_CLWENC_BOOT_42_ARCHITECTURE_GF100                    0x0000000c      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID                               28:20           /* R-XVF */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU102                         0x00000162      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU104                         0x00000164      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU105                         0x00000165      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU106                         0x00000166      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU107                         0x00000167      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU117                         0x00000167      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_TU116                         0x00000168      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA100                         0x00000170      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA000                         0x00000171      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA102                         0x00000172      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_G000                          0x000001e0      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA102F                        0x0000017f      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA103                         0x00000173      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA104                         0x00000174      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA106                         0x00000176      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA107                         0x00000177      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GA114                         0x00000179      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GH100                         0x00000180      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_GH100_SOC                     0x00000181      /* R---V */
#define LW_CLWENC_BOOT_42_CHIP_ID_G000_SOC                      0x000001e1      /* R---V */
#define LW_CLWENC_BOOT_42_RSVD                                  31:29           /* R-XVF */
#define LW_CLWENC_OPT_FUSE_UCODE_LWENC_REV                      0x00000b88      /* R--4R */
#define LW_CLWENC_OPT_FUSE_UCODE_LWENC_REV_ID                   3:0             /* R-XVF */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L0                         0x00000b8c      /* RW-4R */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L0_VAL                     31:0            /* RWIUF */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L0_VAL_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L1                         0x00000b90      /* RW-4R */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L1_VAL                     31:0            /* RWIUF */
#define LW_CLWENC_MDP_STAT_BEST_SATD_L1_VAL_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG                                      0x00000e00      /* RW-4R */
#define LW_CLWENC_HIST_CFG_MDPDEL                               0:0             /* RWIVF */
#define LW_CLWENC_HIST_CFG_MDPDEL_FALSE                         0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG_MDPDEL_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CFG_MEDEL                                1:1             /* RWIVF */
#define LW_CLWENC_HIST_CFG_MEDEL_FALSE                          0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG_MEDEL_TRUE                           0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CFG_MPEBDEL                              2:2             /* RWIVF */
#define LW_CLWENC_HIST_CFG_MPEBDEL_FALSE                        0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG_MPEBDEL_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CFG_MPECDEL                              3:3             /* RWIVF */
#define LW_CLWENC_HIST_CFG_MPECDEL_FALSE                        0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG_MPECDEL_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CFG_CTBSIZE                              5:4             /* RWIUF */
#define LW_CLWENC_HIST_CFG_CTBSIZE_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CFG_CTBSIZE_16X16                        0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CFG_CTBSIZE_32X32                        0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CFG_CTBSIZE_64X64                        0x00000002      /* RW--V */
#define LW_CLWENC_HIST_CFG_PICWIDTHINMBS                        18:6            /* RW-VF */
#define LW_CLWENC_HIST_CFG_PICHEIGHTINMBS                       31:19           /* RW-VF */
#define LW_CLWENC_HIST_CTL                                      0x00000e04      /* RW-4R */
#define LW_CLWENC_HIST_CTL_ENABLE                               0:0             /* RWIVF */
#define LW_CLWENC_HIST_CTL_ENABLE_INIT                          0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_ENABLE_FALSE                         0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_ENABLE_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_RST_HISTW                            1:1             /* RWIVF */
#define LW_CLWENC_HIST_CTL_RST_HISTW_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_RST_HISTW_FALSE                      0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_RST_HISTW_TRUE                       0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_RST_HISTR                            2:2             /* RWIVF */
#define LW_CLWENC_HIST_CTL_RST_HISTR_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_RST_HISTR_FALSE                      0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_RST_HISTR_TRUE                       0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_ME_IO_ENABLE                         4:4             /* RWIVF */
#define LW_CLWENC_HIST_CTL_ME_IO_ENABLE_INIT                    0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_ME_IO_ENABLE_FALSE                   0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_ME_IO_ENABLE_TRUE                    0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_ICC_IO_ENABLE                        5:5             /* RWIVF */
#define LW_CLWENC_HIST_CTL_ICC_IO_ENABLE_INIT                   0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_ICC_IO_ENABLE_FALSE                  0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_ICC_IO_ENABLE_TRUE                   0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_DBLK_IO_ENABLE                       6:6             /* RWIVF */
#define LW_CLWENC_HIST_CTL_DBLK_IO_ENABLE_INIT                  0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_DBLK_IO_ENABLE_FALSE                 0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_DBLK_IO_ENABLE_TRUE                  0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_IPRED_IO_ENABLE                      7:7             /* RWIVF */
#define LW_CLWENC_HIST_CTL_IPRED_IO_ENABLE_INIT                 0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_IPRED_IO_ENABLE_FALSE                0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_IPRED_IO_ENABLE_TRUE                 0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_MPEC_IO_ENABLE                       8:8             /* RWIVF */
#define LW_CLWENC_HIST_CTL_MPEC_IO_ENABLE_INIT                  0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_MPEC_IO_ENABLE_FALSE                 0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_MPEC_IO_ENABLE_TRUE                  0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_MDP_IO_ENABLE                        9:9             /* RWIVF */
#define LW_CLWENC_HIST_CTL_MDP_IO_ENABLE_INIT                   0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_MDP_IO_ENABLE_FALSE                  0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_MDP_IO_ENABLE_TRUE                   0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_MEONLY                               10:10           /* RWIVF */
#define LW_CLWENC_HIST_CTL_MEONLY_INIT                          0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_MEONLY_FALSE                         0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_MEONLY_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_CODEC_ID_H265                        11:11           /* RWIVF */
#define LW_CLWENC_HIST_CTL_CODEC_ID_H265_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_CODEC_ID_H265_DIS                    0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_CODEC_ID_H265_EN                     0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_OFS_MODE                             16:15           /* RWIVF */
#define LW_CLWENC_HIST_CTL_OFS_MODE_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_CTL_OFS_MODE_DIS                         0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_OFS_MODE_OF                          0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_OFS_MODE_STEREO                      0x00000002      /* RW--V */
#define LW_CLWENC_HIST_CTL_OWN_FIRST_MB_ROW_IN_PIC              17:17           /* RWIVF */
#define LW_CLWENC_HIST_CTL_OWN_FIRST_MB_ROW_IN_PIC_DEFAULT      0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_OWN_FIRST_MB_ROW_IN_PIC_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_OWN_FIRST_MB_ROW_IN_PIC_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_OWN_LAST_MB_ROW_IN_PIC               18:18           /* RWIVF */
#define LW_CLWENC_HIST_CTL_OWN_LAST_MB_ROW_IN_PIC_DEFAULT       0x00000001      /* RWI-V */
#define LW_CLWENC_HIST_CTL_OWN_LAST_MB_ROW_IN_PIC_FALSE         0x00000000      /* RW--V */
#define LW_CLWENC_HIST_CTL_OWN_LAST_MB_ROW_IN_PIC_TRUE          0x00000001      /* RW--V */
#define LW_CLWENC_HIST_CTL_START_ADDR_OFFSET                    20:19           /* RWIVF */
#define LW_CLWENC_HIST_CTL_START_ADDR_OFFSET_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_HIST_BUF_START                                0x00000e08      /* RW-4R */
#define LW_CLWENC_HIST_BUF_START_ADDR                           31:0            /* RWXVF */
#define LW_CLWENC_HIST_BUF_SIZE                                 0x00000e0c      /* RW-4R */
#define LW_CLWENC_HIST_BUF_SIZE_SIZE                            24:0            /* RWXVF */
#define LW_CLWENC_HIST_DBG0                                     0x00000e10      /* R--4R */
#define LW_CLWENC_HIST_DBG0_MDP_RD_STATE                        3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_HWVLD                        4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_HOVLD                        5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_RDREQ                        6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_LDREQ                        7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_COLCNT                       20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG0_MDP_RD_ROWCNT                       31:21           /* R-XVF */
#define LW_CLWENC_HIST_DBG1                                     0x00000e14      /* R--4R */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_STATE                      3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_HWVLD                      4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_HOVLD                      5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_RDREQ                      6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_LDREQ                      7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_COLCNT                     18:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG1_IPRED_RD_ROWCNT                     31:19           /* R-XVF */
#define LW_CLWENC_HIST_DBG2                                     0x00000e18      /* R--4R */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_STATE                       3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_HWVLD                       4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_HOVLD                       5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_RDREQ                       6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_LDREQ                       7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_COLCNT                      20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG2_DBLK_RD_ROWCNT                      31:21           /* R-XVF */
#define LW_CLWENC_HIST_DBG3                                     0x00000e1c      /* R--4R */
#define LW_CLWENC_HIST_DBG3_ME_RD_STATE                         3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_HWVLD                         4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_HOVLD                         5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_RDREQ                         6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_LDREQ                         7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_COLCNT                        20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG3_ME_RD_ROWCNT                        31:21           /* R-XVF */
#define LW_CLWENC_HIST_DBG4                                     0x00000e20      /* R--4R */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_STATE                       3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_HWVLD                       4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_HOVLD                       5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_RDREQ                       6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_LDREQ                       7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_COLCNT                      20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG4_MPEC_RD_ROWCNT                      31:21           /* R-XVF */
#define LW_CLWENC_HIST_DBG5                                     0x00000e24      /* R--4R */
#define LW_CLWENC_HIST_DBG5_IPRED_WR_STATE                      3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG5_IPRED_WR_HIVLD                      6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG5_IPRED_WR_HOVLD                      7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG5_IPRED_WR_RECCNT                     11:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG5_MDP_WR_STATE                        19:16           /* R-XVF */
#define LW_CLWENC_HIST_DBG5_MDP_WR_HIVLD                        22:22           /* R-XVF */
#define LW_CLWENC_HIST_DBG5_MDP_WR_HOVLD                        23:23           /* R-XVF */
#define LW_CLWENC_HIST_DBG5_MDP_WR_RECCNT                       27:24           /* R-XVF */
#define LW_CLWENC_HIST_DBG6                                     0x00000e28      /* R--4R */
#define LW_CLWENC_HIST_DBG6_RXFER_FBCNT                         9:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG6_RXFER_PICDONE                       10:10           /* R-XVF */
#define LW_CLWENC_HIST_DBG6_RXFER_HISTR_IDLE                    11:11           /* R-XVF */
#define LW_CLWENC_HIST_DBG6_RXFER_COLCNT                        24:12           /* R-XVF */
#define LW_CLWENC_HIST_DBG6_RXFER_ROWCNT                        31:25           /* R-XVF */
#define LW_CLWENC_HIST_DBG7                                     0x00000e2c      /* R--4R */
#define LW_CLWENC_HIST_DBG7_WXFER_STATE                         1:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_HISTAV                        2:2             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_MEMVLD                        3:3             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_OVLD                          4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_ACKCNT                        7:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_HISTW_IDLE                    8:8             /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_FBREC                         11:9            /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_MEMOFFS                       15:12           /* R-XVF */
#define LW_CLWENC_HIST_DBG7_WXFER_FBOFFS                        31:16           /* R-XVF */
#define LW_CLWENC_HIST_DBG8                                     0x00000e30      /* R--4R */
#define LW_CLWENC_HIST_DBG8_MPEC_STATE                          4:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG8_MPEC_HIVLD                          3:3             /* R-XVF */
#define LW_CLWENC_HIST_DBG8_MPEC_HOVLD                          6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG8_MPEC_RCOUNT                         11:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG9                                     0x00000e34      /* R--4R */
#define LW_CLWENC_HIST_DBG9_ICC_RD_STATE                        3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_HWVLD                        4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_HOVLD                        5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_RDREQ                        6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_LDREQ                        7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_COLCNT                       20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG9_ICC_RD_ROWCNT                       31:21           /* R-XVF */
#define LW_CLWENC_HIST_DBG10                                    0x00000e38      /* R--4R */
#define LW_CLWENC_HIST_DBG10_ICC_RD_STATE                       3:0             /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_HWVLD                       4:4             /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_HOVLD                       5:5             /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_RDREQ                       6:6             /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_LDREQ                       7:7             /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_COLCNT                      20:8            /* R-XVF */
#define LW_CLWENC_HIST_DBG10_ICC_RD_ROWCNT                      31:21           /* R-XVF */
#define LW_CLWENC_PDMA_LUMA_BASE_ADDR                           0x00000e80      /* RW-4R */
#define LW_CLWENC_PDMA_LUMA_BASE_ADDR_ADDR                      31:0            /* RW-UF */
#define LW_CLWENC_PDMA_CHROMA_BASE_ADDR                         0x00000e84      /* RW-4R */
#define LW_CLWENC_PDMA_CHROMA_BASE_ADDR_ADDR                    31:0            /* RW-UF */
#define LW_CLWENC_PDMA_PIC_INFO_1                               0x00000eb8      /* RW-4R */
#define LW_CLWENC_PDMA_PIC_INFO_1_LUMA_STRIDE                   12:0            /* RW-UF */
#define LW_CLWENC_PDMA_PIC_INFO_1_CHROMA_STRIDE                 29:16           /* RW-UF */
#define LW_CLWENC_PDMA_PIC_INFO                                 0x00000e88      /* RW-4R */
#define LW_CLWENC_PDMA_PIC_INFO_WIDTH                           12:0            /* RWIVF */
#define LW_CLWENC_PDMA_PIC_INFO_WIDTH_INIT                      0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_INFO_HEIGHT                          25:13           /* RWIVF */
#define LW_CLWENC_PDMA_PIC_INFO_HEIGHT_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_INFO_YUV444                          27:27           /* RWIUF */
#define LW_CLWENC_PDMA_PIC_INFO_YUV444_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_INFO_YUV444_DISABLE                  0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_YUV444_ENABLE                   0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_OFS_MODE                        29:28           /* RWIUF */
#define LW_CLWENC_PDMA_PIC_INFO_OFS_MODE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_INFO_OFS_MODE_DISABLE                0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_OFS_MODE_OPTICALFLOW            0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_OFS_MODE_STEREO                 0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_NEW_SUBFRAME                    30:30           /* RWIUF */
#define LW_CLWENC_PDMA_PIC_INFO_NEW_SUBFRAME_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_INFO_NEW_SUBFRAME_OFF                0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_NEW_SUBFRAME_ON                 0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PIC_INFO_SSIM_MODE                       31:31           /* RWIUF */
#define LW_CLWENC_PDMA_PIC_INFO_SSIM_MODE_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_BLKLINEAR                                0x00000e8c      /* RW-4R */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB                            2:0             /* RWIVF */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_INIT                       0x00000003      /* RWI-V */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_2                          0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_4                          0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_8                          0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_16                         0x00000003      /* RW--V */
#define LW_CLWENC_PDMA_BLKLINEAR_GOB_32                         0x00000004      /* RW--V */
#define LW_CLWENC_PDMA_CTL                                      0x00000e90      /* RW-4R */
#define LW_CLWENC_PDMA_CTL_START                                0:0             /* -WIVF */
#define LW_CLWENC_PDMA_CTL_START_INIT                           0x00000000      /* -WI-V */
#define LW_CLWENC_PDMA_CTL_START_START                          0x00000000      /* -W--V */
#define LW_CLWENC_PDMA_CTL_MEIO_EN                              1:1             /* RWIVF */
#define LW_CLWENC_PDMA_CTL_MEIO_EN_INIT                         0x00000001      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_MEIO_EN_ON                           0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_MEIO_EN_OFF                          0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_MEONLY                               2:2             /* RWIVF */
#define LW_CLWENC_PDMA_CTL_MEONLY_INIT                          0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_MEONLY_FALSE                         0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_MEONLY_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_CTBSIZE                              4:3             /* RWIVF */
#define LW_CLWENC_PDMA_CTL_CTBSIZE_INIT                         0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_CTBSIZE_16X16                        0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_CTBSIZE_32X32                        0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_CTBSIZE_64X64                        0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_CTL_BIT_DEPTH_MINUS8                     8:5             /* RWIVF */
#define LW_CLWENC_PDMA_CTL_BIT_DEPTH_MINUS8_INIT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_BIT_DEPTH_MINUS8_MAIN10              0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_CTL_BIT_DEPTH_MINUS8_MAIN12              0x00000004      /* RW--V */
#define LW_CLWENC_PDMA_CTL_BIT_DEPTH_MINUS8_MAIN16              0x00000008      /* RW--V */
#define LW_CLWENC_PDMA_CTL_OWN_FIRST_MB_ROW_IN_PIC              9:9             /* RWIVF */
#define LW_CLWENC_PDMA_CTL_OWN_FIRST_MB_ROW_IN_PIC_DEFAULT      0x00000001      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_OWN_FIRST_MB_ROW_IN_PIC_FALSE        0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_OWN_FIRST_MB_ROW_IN_PIC_TRUE         0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_OWN_LAST_MB_ROW_IN_PIC               10:10           /* RWIVF */
#define LW_CLWENC_PDMA_CTL_OWN_LAST_MB_ROW_IN_PIC_DEFAULT       0x00000001      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_OWN_LAST_MB_ROW_IN_PIC_FALSE         0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_OWN_LAST_MB_ROW_IN_PIC_TRUE          0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_GOB_START_Y_OFFSET                   15:11           /* RWIVF */
#define LW_CLWENC_PDMA_CTL_GOB_START_Y_OFFSET_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_INPUT_SUBSAMPLING                    16:16           /* RWIVF */
#define LW_CLWENC_PDMA_CTL_INPUT_SUBSAMPLING_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_INPUT_SUBSAMPLING_DISABLE            0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_INPUT_SUBSAMPLING_ENABLE             0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_INTRA_4X4_EARLY_TERMINATE            17:17           /* RWIVF */
#define LW_CLWENC_PDMA_CTL_INTRA_4X4_EARLY_TERMINATE_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_CTL_INTRA_4X4_EARLY_TERMINATE_DISABLE    0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_CTL_INTRA_4X4_EARLY_TERMINATE_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_CTL_SRC_BIT_DEPTH_MINUS8                 21:18           /* RWIUF */
#define LW_CLWENC_PDMA_CTL_SRC_BIT_DEPTH_MINUS8_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_EN                                 0x00000e94      /* RW-4R */
#define LW_CLWENC_PDMA_ACSET_EN_SET0                            0:0             /* RWIVF */
#define LW_CLWENC_PDMA_ACSET_EN_SET0_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_EN_SET1                            1:1             /* RWIVF */
#define LW_CLWENC_PDMA_ACSET_EN_SET1_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_EN_SET2                            2:2             /* RWIVF */
#define LW_CLWENC_PDMA_ACSET_EN_SET2_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_EN_SET3                            3:3             /* RWIVF */
#define LW_CLWENC_PDMA_ACSET_EN_SET3_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_EN_SET4                            4:4             /* RWIVF */
#define LW_CLWENC_PDMA_ACSET_EN_SET4_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_ACSET_POP                                0x00000e98      /* -W-4R */
#define LW_CLWENC_PDMA_ACSET_POP_EN                             0:0             /* -WIVF */
#define LW_CLWENC_PDMA_ACSET_POP_EN_INIT                        0x00000000      /* -WI-V */
#define LW_CLWENC_PDMA_ACSET_CNT                                0x00000e9c      /* R--4R */
#define LW_CLWENC_PDMA_ACSET_CNT_VAL                            7:0             /* R-IVF */
#define LW_CLWENC_PDMA_ACSET_CNT_VAL_INIT                       0x00000000      /* R-I-V */
#define LW_CLWENC_PDMA_ACSET_MAX                                0x00000ea0      /* R--4R */
#define LW_CLWENC_PDMA_ACSET_MAX_VAR                            31:0            /* R-IVF */
#define LW_CLWENC_PDMA_ACSET_MAX_VAR_INIT                       0xdeadbeef      /* R-I-V */
#define LW_CLWENC_PDMA_ACSET_MIN                                0x00000ea4      /* R--4R */
#define LW_CLWENC_PDMA_ACSET_MIN_VAR                            31:0            /* R-IVF */
#define LW_CLWENC_PDMA_ACSET_MIN_VAR_INIT                       0xdeadbeef      /* R-I-V */
#define LW_CLWENC_PDMA_ACSET_AVG                                0x00000ea8      /* R--4R */
#define LW_CLWENC_PDMA_ACSET_AVG_VAR                            31:0            /* R-IVF */
#define LW_CLWENC_PDMA_ACSET_AVG_VAR_INIT                       0xdeadbeef      /* R-I-V */
#define LW_CLWENC_PDMA_SFC_TRANS                                0x00000eac      /* RW-4R */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR                            2:0             /* RWIVF */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_INIT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_NORMAL                     0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_HFLIP                      0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_VFLIP                      0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_180DEG_ROTAT               0x00000003      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_315DEG_MIRROR              0x00000004      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_270DEG_ROTAT               0x00000005      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_90DEG_ROTAT                0x00000006      /* RW--V */
#define LW_CLWENC_PDMA_SFC_TRANS_VAR_45DEG_MIRROR               0x00000007      /* RW--V */
#define LW_CLWENC_PDMA_AQ_PARAMS                                0x00000ebc      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_PARAMS_ENABLE                         0:0             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_ENABLE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_SET                            3:1             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_SET_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L0                        5:4             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L0_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L1                        7:6             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L1_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L2                        9:8             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L2_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L3                        11:10           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L3_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L4                        13:12           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L4_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L5                        15:14           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_L5_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H0                        17:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H0_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H1                        19:18           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H1_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H2                        21:20           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H2_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H3                        23:22           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H3_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H4                        25:24           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H4_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H5                        27:26           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_PARAMS_TYPE_H5_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT_CONFIG                            0x00000ec0      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT_CONFIG_LO_COUNT                   2:0             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT_CONFIG_LO_COUNT_DEFAULT           0x00000006      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT_CONFIG_HI_COUNT                   5:3             /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT_CONFIG_HI_COUNT_DEFAULT           0x00000006      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT0                                  0x00000ec4      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT0_L0                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT0_L0_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT0_L1                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT0_L1_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT1                                  0x00000ec8      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT1_L2                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT1_L2_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT1_L3                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT1_L3_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT2                                  0x00000ecc      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT2_L4                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT2_L4_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT2_L5                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT2_L5_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT3                                  0x00000ed0      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT3_H0                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT3_H0_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT3_H1                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT3_H1_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT4                                  0x00000ed4      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT4_H2                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT4_H2_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT4_H3                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT4_H3_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT5                                  0x00000ed8      /* RW-4R */
#define LW_CLWENC_PDMA_AQ_LUT5_H4                               15:0            /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT5_H4_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_AQ_LUT5_H5                               31:16           /* RWIVF */
#define LW_CLWENC_PDMA_AQ_LUT5_H5_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_THRESHOLD                                0x00000edc      /* RW-4R */
#define LW_CLWENC_PDMA_THRESHOLD_INTRA_4X4_EARLY_TERMINATE      31:0            /* RWIVF */
#define LW_CLWENC_PDMA_THRESHOLD_INTRA_4X4_EARLY_TERMINATE_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_PDMA_TILE_CTRL                                0x00000ee0      /* RW-4R */
#define LW_CLWENC_PDMA_TILE_CTRL_TILE_ENABLE                    0:0             /* RWIVF */
#define LW_CLWENC_PDMA_TILE_CTRL_TILE_ENABLE_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_CTRL_NUM_TILE_ROW                   8:1             /* RWIVF */
#define LW_CLWENC_PDMA_TILE_CTRL_NUM_TILE_ROW_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_CTRL_NUM_TILE_COL                   16:9            /* RWIVF */
#define LW_CLWENC_PDMA_TILE_CTRL_NUM_TILE_COL_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_CTRL_CTX_UPDATE_TILE_ID             24:17           /* RWIVF */
#define LW_CLWENC_PDMA_TILE_CTRL_CTX_UPDATE_TILE_ID_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_CTRL_FIFO_AVAILABLE_SIZE            31:28           /* R-IUF */
#define LW_CLWENC_PDMA_TILE_CTRL_FIFO_AVAILABLE_SIZE_DEFAULT    0x00000008      /* R-I-V */
#define LW_CLWENC_PDMA_TILE_POS                                 0x00000ee4      /* RW-4R */
#define LW_CLWENC_PDMA_TILE_POS_TILE_WIDTH                      7:0             /* RWIVF */
#define LW_CLWENC_PDMA_TILE_POS_TILE_WIDTH_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_POS_TILE_HEIGHT                     15:8            /* RWIVF */
#define LW_CLWENC_PDMA_TILE_POS_TILE_HEIGHT_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_POS_XPOS                            23:16           /* RWIVF */
#define LW_CLWENC_PDMA_TILE_POS_XPOS_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_TILE_POS_YPOS                            31:24           /* RWIVF */
#define LW_CLWENC_PDMA_TILE_POS_YPOS_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PAD                                      0x00000ee8      /* RW-4R */
#define LW_CLWENC_PDMA_PAD_CTRL                                 0:0             /* RWIVF */
#define LW_CLWENC_PDMA_PAD_CTRL_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PAD_CTRL_DISABLE                         0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PAD_CTRL_ENABLE                          0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PAD_SIZE                                 2:1             /* RWIVF */
#define LW_CLWENC_PDMA_PAD_SIZE_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PAD_SIZE_16X16                           0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PAD_SIZE_32X32                           0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PAD_SIZE_64X64                           0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_LU                              4:3             /* RWIVF */
#define LW_CLWENC_PDMA_PAD_MODE_LU_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PAD_MODE_LU_COPY                         0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_LU_ZERO                         0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_LU_HALF                         0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_CH                              6:5             /* RWIVF */
#define LW_CLWENC_PDMA_PAD_MODE_CH_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PAD_MODE_CH_COPY                         0x00000000      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_CH_ZERO                         0x00000001      /* RW--V */
#define LW_CLWENC_PDMA_PAD_MODE_CH_HALF                         0x00000002      /* RW--V */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_INT                0x00000eec      /* RW-4R */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_INT_VAL            23:0            /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_INT_VAL_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_FRC                0x00000ef0      /* RW-4R */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_FRC_VAL            9:0             /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_INPUT_DENORM_FRC_VAL_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_INT               0x00000ef4      /* RW-4R */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_INT_VAL           23:0            /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_INT_VAL_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_FRC               0x00000ef8      /* RW-4R */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_FRC_VAL           9:0             /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_OUTPUT_DENORM_FRC_VAL_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_SSIM_RDO_CTRL                            0x00000efc      /* RW-4R */
#define LW_CLWENC_PDMA_SSIM_RDO_CTRL_VAR_SCALE                  7:0             /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_CTRL_VAR_SCALE_DEFAULT          0x00000008      /* RWI-V */
#define LW_CLWENC_PDMA_SSIM_RDO_CTRL_ENABLE                     8:8             /* RWIUF */
#define LW_CLWENC_PDMA_SSIM_RDO_CTRL_ENABLE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_SIZE                                 0x00000eb0      /* RW-4R */
#define LW_CLWENC_PDMA_PIC_SIZE_WIDTH                           15:0            /* RWIUF */
#define LW_CLWENC_PDMA_PIC_SIZE_WIDTH_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_PIC_SIZE_HEIGHT                          31:16           /* RWIUF */
#define LW_CLWENC_PDMA_PIC_SIZE_HEIGHT_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_HINT_TILE_EN                             0x00000eb4      /* RW-4R */
#define LW_CLWENC_PDMA_HINT_TILE_EN_RMVP                        0:0             /* RWIUF */
#define LW_CLWENC_PDMA_HINT_TILE_EN_RMVP_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_PDMA_HINT_TILE_EN_WMVP                        8:8             /* RWIUF */
#define LW_CLWENC_PDMA_HINT_TILE_EN_WMVP_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_RHINT_BASE                                    0x00000f80      /* RW-4R */
#define LW_CLWENC_RHINT_BASE_ADDR                               31:0            /* RW-UF */
#define LW_CLWENC_RHINT_INTR                                    0x00000f84      /* RW-4R */
#define LW_CLWENC_RHINT_INTR_ROW_DONE                           0:0             /* RWIUF */
#define LW_CLWENC_RHINT_INTR_ROW_DONE_INIT                      0x00000000      /* RWI-V */
#define LW_CLWENC_RHINT_INTR_ROW_DONE_CLR                       0x00000001      /* RW--V */
#define LW_CLWENC_RHINT_INTEN                                   0x00000f88      /* RW-4R */
#define LW_CLWENC_RHINT_INTEN_ROW_DONE                          0:0             /* RWIUF */
#define LW_CLWENC_RHINT_INTEN_ROW_DONE_INIT                     0x00000000      /* RWI-V */
#define LW_CLWENC_RHINT_INTEN_ROW_DONE_DISABLE                  0x00000000      /* RW--V */
#define LW_CLWENC_RHINT_INTEN_ROW_DONE_ENABLE                   0x00000001      /* RW--V */
#define LW_CLWENC_RHINT_INTERVAL_BYTENUM                        0x00000f8c      /* RW-4R */
#define LW_CLWENC_RHINT_INTERVAL_BYTENUM_VAL                    31:0            /* RWXUF */
#define LW_CLWENC_RHINT_CTL                                     0x00000f90      /* RW-4R */
#define LW_CLWENC_RHINT_CTL_START                               0:0             /* -WXUF */
#define LW_CLWENC_RHINT_CTL_RST                                 1:1             /* -WXUF */
#define LW_CLWENC_RHINT_CTL_MODE                                3:2             /* RWIUF */
#define LW_CLWENC_RHINT_CTL_MODE_EXT                            0x00000000      /* RWI-V */
#define LW_CLWENC_RHINT_CTL_MODE_SEG                            0x00000001      /* RW--V */
#define LW_CLWENC_RHINT_CTL_MODE_EXT_SEG                        0x00000002      /* RW--V */
#define LW_CLWENC_RHINT_DBG                                     0x00000f94      /* R--4R */
#define LW_CLWENC_RHINT_DBG_RDMA_RDVLD                          0:0             /* R--VF */
#define LW_CLWENC_RHINT_DBG_RDMA_WNUM                           6:1             /* R--VF */
#define LW_CLWENC_RHINT_DBG_ALLOC_CNT                           9:7             /* R--VF */
#define LW_CLWENC_RHINT_DBG_FULL_CNT                            12:10           /* R--VF */
#define LW_CLWENC_RHINT_DBG_OPKT_VLD                            13:13           /* R--VF */
#define LW_CLWENC_RHINT_DBG_OPKT_VLD_TRUE                       0x00000001      /* R---V */
#define LW_CLWENC_RHINT_DBG_OPKT_VLD_FALSE                      0x00000000      /* R---V */
#define LW_CLWENC_RHINT_DBG_OPKT_RDY                            14:14           /* R--VF */
#define LW_CLWENC_RHINT_DBG_OPKT_RDY_TRUE                       0x00000001      /* R---V */
#define LW_CLWENC_RHINT_DBG_OPKT_RDY_FALSE                      0x00000000      /* R---V */
#define LW_CLWENC_RHINT_DBG_IDLE                                15:15           /* R--VF */
#define LW_CLWENC_RHINT_DBG_IDLE_RDY_TRUE                       0x00000001      /* R---V */
#define LW_CLWENC_RHINT_DBG_IDLE_RDY_FALSE                      0x00000000      /* R---V */
#define LW_CLWENC_RHINT_ADDR_OFFSET                             0x00000f98      /* RW-4R */
#define LW_CLWENC_RHINT_ADDR_OFFSET_128B_OFFSET                 0:0             /* RW-UF */
#define LW_CLWENC_RHINT_ADDR_OFFSET_4B_OFFSET                   5:1             /* RW-UF */
#define LW_CLWENC_AVE_SWREG0                                    0x00002000      /* RW-4R */
#define LW_CLWENC_AVE_SWREG0_DEC_MODE                           4:0             /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_DEC_MODE_VP9                       0x00000006      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_DEC_MODE_AV1                       0x00000007      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_ALLOW_INTRABC                      5:5             /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_ALLOW_INTRABC_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_SB_SIZE                            6:6             /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_SB_SIZE_64X64                      0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_SB_SIZE_128X128                    0x00000001      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_Y                         10:7            /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_Y_8BIT                    0x00000008      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_Y_10BIT                   0x0000000a      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_Y_12BIT                   0x0000000c      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_C                         14:11           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_C_8BIT                    0x00000008      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_C_10BIT                   0x0000000a      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_BITDEPTH_C_12BIT                   0x0000000c      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_MAX_CB_SIZE                        17:15           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_MAX_CB_SIZE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_MIN_CB_SIZE                        20:18           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_MIN_CB_SIZE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_AV1_TILE_ENABLE                    21:21           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_AV1_TILE_ENABLE_DISABLE            0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_AV1_TILE_ENABLE_ENABLE             0x00000001      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_TILE_ENABLE                        22:22           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_TILE_ENABLE_DISABLE                0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_TILE_ENABLE_ENABLE                 0x00000001      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_P444_SPS_EXT_CHROMA_FORMAT_IDC     24:23           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_P444_SPS_EXT_CHROMA_FORMAT_IDC_400 0x00000000      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_P444_SPS_EXT_CHROMA_FORMAT_IDC_420 0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_P444_SPS_EXT_CHROMA_FORMAT_IDC_422 0x00000002      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_P444_SPS_EXT_CHROMA_FORMAT_IDC_444 0x00000003      /* RW--V */
#define LW_CLWENC_AVE_SWREG0_AV1_PIC_WIDTH_PAD                  27:25           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_AV1_PIC_WIDTH_PAD_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG0_AV1_PIC_HEIGHT_PAD                 30:28           /* RWIUF */
#define LW_CLWENC_AVE_SWREG0_AV1_PIC_HEIGHT_PAD_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG1                                    0x00002004      /* RW-4R */
#define LW_CLWENC_AVE_SWREG1_AV1_PIC_WIDTH                      15:0            /* RWIUF */
#define LW_CLWENC_AVE_SWREG1_AV1_PIC_WIDTH_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG1_AV1_PIC_HEIGHT                     31:16           /* RWIUF */
#define LW_CLWENC_AVE_SWREG1_AV1_PIC_HEIGHT_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG2                                    0x00002008      /* RW-4R */
#define LW_CLWENC_AVE_SWREG2_PIC_WIDTH_4X4                      11:0            /* RWIUF */
#define LW_CLWENC_AVE_SWREG2_PIC_WIDTH_4X4_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG2_PIC_HEIGHT_4X4                     23:12           /* RWIUF */
#define LW_CLWENC_AVE_SWREG2_PIC_HEIGHT_4X4_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG3                                    0x0000200c      /* RW-4R */
#define LW_CLWENC_AVE_SWREG3_PIC_WIDTH_IN_CBS                   12:0            /* RWIUF */
#define LW_CLWENC_AVE_SWREG3_PIC_WIDTH_IN_CBS_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG3_PIC_HEIGHT_IN_CBS                  25:13           /* RWIUF */
#define LW_CLWENC_AVE_SWREG3_PIC_HEIGHT_IN_CBS_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL                              0x00002010      /* RW-4R */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BIT_DEPTH_MINUS_8            3:0             /* RWIUF */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BIT_DEPTH_MINUS_8_8BIT       0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BIT_DEPTH_MINUS_8_10BIT      0x00000002      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BIT_DEPTH_MINUS_8_12BIT      0x00000004      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BIT_DEPTH_MINUS_8_16BIT      0x00000008      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_FRAME_TYPE                   5:4             /* RWIUF */
#define LW_CLWENC_FRAME_LEVEL_CTRL_FRAME_TYPE_PFRAME            0x00000000      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_FRAME_TYPE_BFRAME            0x00000001      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_FRAME_TYPE_IFRAME            0x00000002      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_CODEC                        9:6             /* RWIUF */
#define LW_CLWENC_FRAME_LEVEL_CTRL_CODEC_H264                   0x00000004      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_CODEC_H265                   0x00000005      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_CODEC_VP9                    0x00000006      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_CODEC_AV1                    0x00000007      /* RW--V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BASE_Q_INDEX                 17:10           /* RWIUF */
#define LW_CLWENC_FRAME_LEVEL_CTRL_BASE_Q_INDEX_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_SSIM_ENABLE                  18:18           /* RWIUF */
#define LW_CLWENC_FRAME_LEVEL_CTRL_SSIM_ENABLE_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_FRAME_LEVEL_CTRL_SSIM_ENABLE_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_Q_INDEX                                       0x00002014      /* RW-4R */
#define LW_CLWENC_Q_INDEX_Y_AC                                  7:0             /* RWIUF */
#define LW_CLWENC_Q_INDEX_Y_AC_DEFAULT                          0x00000000      /* RWI-V */
#define LW_CLWENC_Q_INDEX_Y_DC                                  15:8            /* RWIUF */
#define LW_CLWENC_Q_INDEX_Y_DC_DEFAULT                          0x00000000      /* RWI-V */
#define LW_CLWENC_Q_INDEX_C_AC                                  23:16           /* RWIUF */
#define LW_CLWENC_Q_INDEX_C_AC_DEFAULT                          0x00000000      /* RWI-V */
#define LW_CLWENC_Q_INDEX_C_DC                                  31:24           /* RWIUF */
#define LW_CLWENC_Q_INDEX_C_DC_DEFAULT                          0x00000000      /* RWI-V */
#define LW_CLWENC_LAMBDA_SSD                                    0x00002018      /* RW-4R */
#define LW_CLWENC_LAMBDA_SSD_VALUE                              22:0            /* RWIUF */
#define LW_CLWENC_LAMBDA_SSD_VALUE_DEFAULT                      0x00000000      /* RWI-V */
#define LW_CLWENC_LAMBDA_LD                                     0x0000201c      /* RW-4R */
#define LW_CLWENC_LAMBDA_LD_VALUE                               22:0            /* RWIUF */
#define LW_CLWENC_LAMBDA_LD_VALUE_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_LAMBDA_SATD                                   0x00002020      /* RW-4R */
#define LW_CLWENC_LAMBDA_SATD_VALUE                             15:0            /* RWIUF */
#define LW_CLWENC_LAMBDA_SATD_VALUE_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_LAMBDA_DELTA                                  0x00002024      /* RW-4R */
#define LW_CLWENC_LAMBDA_DELTA_1_DIV_8                          6:0             /* RWIUF */
#define LW_CLWENC_LAMBDA_DELTA_1_DIV_8_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_ROUND_CTRL                                    0x00002028      /* RW-4R */
#define LW_CLWENC_ROUND_CTRL_ZBIN_FACTOR_LT_148                 7:0             /* RWIUF */
#define LW_CLWENC_ROUND_CTRL_ZBIN_FACTOR_LT_148_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ROUND_CTRL_ZBIN_FACTOR_GT_148                 15:8            /* RWIUF */
#define LW_CLWENC_ROUND_CTRL_ZBIN_FACTOR_GT_148_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ROUND_CTRL_ROUND_FACTOR_EQ_0                  23:16           /* RWIUF */
#define LW_CLWENC_ROUND_CTRL_ROUND_FACTOR_EQ_0_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ROUND_CTRL_ROUND_FACTOR_NE_0                  31:24           /* RWIUF */
#define LW_CLWENC_ROUND_CTRL_ROUND_FACTOR_NE_0_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS                           0x0000202c      /* RW-4R */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA0                     0:0             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA0_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA1                     1:1             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA1_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA2                     2:2             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA3                     3:3             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA3_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA4                     4:4             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA4_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA5                     5:5             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA5_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA6                     6:6             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA6_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA7                     7:7             /* RWIUF */
#define LW_CLWENC_REF_FRAME_SIGN_BIAS_DATA7_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_0                             0x00002030      /* RW-4R */
#define LW_CLWENC_INTER_PART_BIAS_0_64X64                       15:0            /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_0_64X64_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_0_64X32                       31:16           /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_0_64X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_1                             0x00002034      /* RW-4R */
#define LW_CLWENC_INTER_PART_BIAS_1_32X64                       15:0            /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_1_32X64_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_1_32X32                       31:16           /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_1_32X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_2                             0x00002038      /* RW-4R */
#define LW_CLWENC_INTER_PART_BIAS_2_32X16                       15:0            /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_2_32X16_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_2_16X32                       31:16           /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_2_16X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_3                             0x0000203c      /* RW-4R */
#define LW_CLWENC_INTER_PART_BIAS_3_16X16                       15:0            /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_3_16X16_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_3_16X8                        31:16           /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_3_16X8_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_4                             0x00002040      /* RW-4R */
#define LW_CLWENC_INTER_PART_BIAS_4_8X16                        15:0            /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_4_8X16_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_INTER_PART_BIAS_4_8X8                         31:16           /* RWISF */
#define LW_CLWENC_INTER_PART_BIAS_4_8X8_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MV_COST_BIAS                                  0x00002044      /* RW-4R */
#define LW_CLWENC_MV_COST_BIAS_VALUE                            15:0            /* RWISF */
#define LW_CLWENC_MV_COST_BIAS_VALUE_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_0                             0x00002048      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_0_64X64                       15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_0_64X64_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_0_64X32                       31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_0_64X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_1                             0x0000204c      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_1_32X64                       15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_1_32X64_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_1_32X32                       31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_1_32X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_2                             0x00002050      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_2_32X16                       15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_2_32X16_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_2_16X32                       31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_2_16X32_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_3                             0x00002054      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_3_16X16                       15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_3_16X16_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_3_16X8                        31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_3_16X8_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_4                             0x00002058      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_4_8X16                        15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_4_8X16_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_4_8X8                         31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_4_8X8_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_5                             0x0000205c      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_5_8X4                         15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_5_8X4_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_5_4X8                         31:16           /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_5_4X8_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_PART_BIAS_6                             0x00002060      /* RW-4R */
#define LW_CLWENC_INTRA_PART_BIAS_6_4X4                         15:0            /* RWISF */
#define LW_CLWENC_INTRA_PART_BIAS_6_4X4_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_0                                     0x00002064      /* RW-4R */
#define LW_CLWENC_TU_BIAS_0_4X4                                 15:0            /* RWISF */
#define LW_CLWENC_TU_BIAS_0_4X4_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_0_8X8                                 31:16           /* RWISF */
#define LW_CLWENC_TU_BIAS_0_8X8_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_1                                     0x00002068      /* RW-4R */
#define LW_CLWENC_TU_BIAS_1_16X16                               15:0            /* RWISF */
#define LW_CLWENC_TU_BIAS_1_16X16_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_1_32X32                               31:16           /* RWISF */
#define LW_CLWENC_TU_BIAS_1_32X32_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_2                                     0x0000206c      /* RW-4R */
#define LW_CLWENC_TU_BIAS_2_8X4                                 15:0            /* RWISF */
#define LW_CLWENC_TU_BIAS_2_8X4_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_2_4X8                                 31:16           /* RWISF */
#define LW_CLWENC_TU_BIAS_2_4X8_DEFAULT                         0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_3                                     0x00002070      /* RW-4R */
#define LW_CLWENC_TU_BIAS_3_16X8                                15:0            /* RWISF */
#define LW_CLWENC_TU_BIAS_3_16X8_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_3_8X16                                31:16           /* RWISF */
#define LW_CLWENC_TU_BIAS_3_8X16_DEFAULT                        0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_4                                     0x00002074      /* RW-4R */
#define LW_CLWENC_TU_BIAS_4_32X16                               15:0            /* RWISF */
#define LW_CLWENC_TU_BIAS_4_32X16_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_TU_BIAS_4_16X32                               31:16           /* RWISF */
#define LW_CLWENC_TU_BIAS_4_16X32_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_AV1_HIST_PIXEL_BASE                           0x00002078      /* RW-4R */
#define LW_CLWENC_AV1_HIST_PIXEL_BASE_OFFSET                    31:0            /* RWIUF */
#define LW_CLWENC_AV1_HIST_PIXEL_BASE_OFFSET_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_AV1_HIST_MV_BASE                              0x0000207c      /* RW-4R */
#define LW_CLWENC_AV1_HIST_MV_BASE_OFFSET                       31:0            /* RWIUF */
#define LW_CLWENC_AV1_HIST_MV_BASE_OFFSET_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_SW_CG_SLCG_CTRL                               0x00002080      /* RW-4R */
#define LW_CLWENC_SW_CG_SLCG_CTRL_SLCG_IDLE_DLY                 8:0             /* RWIUF */
#define LW_CLWENC_SW_CG_SLCG_CTRL_SLCG_IDLE_DLY_RSTVAL          0x00000001      /* RWI-V */
#define LW_CLWENC_SW_CG_SLCG_CTRL_IDLE_SLCG_DIS                 9:9             /* RWIVF */
#define LW_CLWENC_SW_CG_SLCG_CTRL_IDLE_SLCG_DIS_ENABLED         0x00000000      /* RW--V */
#define LW_CLWENC_SW_CG_SLCG_CTRL_IDLE_SLCG_DIS_DISABLED        0x00000001      /* RWI-V */
#define LW_CLWENC_SW_CG_SLCG_CTRL_IDLE_SLCG_DIS__PROD           0x00000000      /* RW--V */
#define LW_CLWENC_SW_REAL_PIC_CTRL                              0x00002084      /* RW-4R */
#define LW_CLWENC_SW_REAL_PIC_CTRL_WIDTH                        15:0            /* RWIUF */
#define LW_CLWENC_SW_REAL_PIC_CTRL_WIDTH_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_SW_REAL_PIC_CTRL_HEIGHT                       31:16           /* RWIUF */
#define LW_CLWENC_SW_REAL_PIC_CTRL_HEIGHT_DEFAULT               0x00000000      /* RWI-V */
#define LW_CLWENC_L0_REFPIC_MAP_0                               0x00002088      /* RW-4R */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_0                      3:0             /* RWIUF */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_0_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_1                      7:4             /* RWIUF */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_1_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_2                      11:8            /* RWIUF */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_2_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_3                      15:12           /* RWIUF */
#define LW_CLWENC_L0_REFPIC_MAP_0_REFIDX_3_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L1_REFPIC_MAP_0                               0x0000208c      /* RW-4R */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_0                      3:0             /* RWIUF */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_0_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_1                      7:4             /* RWIUF */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_1_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_2                      11:8            /* RWIUF */
#define LW_CLWENC_L1_REFPIC_MAP_0_REFIDX_2_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_SB_CONTROL                                    0x00002090      /* RW-4R */
#define LW_CLWENC_SB_CONTROL_FORCE_ZERO                         0:0             /* RWIUF */
#define LW_CLWENC_SB_CONTROL_FORCE_ZERO_DISABLE                 0x00000000      /* RWI-V */
#define LW_CLWENC_SB_CONTROL_FORCE_ZERO_ENABLE                  0x00000001      /* RW--V */
#define LW_CLWENC_SB_CONTROL_FORCE_INTRA                        1:1             /* RWIUF */
#define LW_CLWENC_SB_CONTROL_FORCE_INTRA_DISABLE                0x00000000      /* RWI-V */
#define LW_CLWENC_SB_CONTROL_FORCE_INTRA_ENABLE                 0x00000001      /* RW--V */
#define LW_CLWENC_AVE_SWREG4                                    0x00002094      /* RW-4R */
#define LW_CLWENC_AVE_SWREG4_RESET                              0:0             /* RWIUF */
#define LW_CLWENC_AVE_SWREG4_RESET_FALSE                        0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG4_RESET_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_AVE_SWREG5                                    0x00002098      /* RW-4R */
#define LW_CLWENC_AVE_SWREG5_ENC_E                              0:0             /* RWIUF */
#define LW_CLWENC_AVE_SWREG5_ENC_E_FALSE                        0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_SWREG5_ENC_E_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER0                                   0x00002100      /* RW-4R */
#define LW_CLWENC_AVE_FILTER0_FILTER_BYPASS                     0:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_FILTER_BYPASS_DISABLE             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER0_FILTER_BYPASS_ENABLE              0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER0_FILT_TILE_BORDER                  1:1             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_FILT_TILE_BORDER_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER0_FILT_TILE_BORDER_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER0_FILTERING_DIS                     2:2             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_FILTERING_DIS_FALSE               0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER0_FILTERING_DIS_TRUE                0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER0_PCM_FILT_DISABLE                  3:3             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_PCM_FILT_DISABLE_TRUE             0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_FILTER0_PCM_FILT_DISABLE_FALSE            0x00000000      /* RW--V */
#define LW_CLWENC_AVE_FILTER0_ENABLE_CDEF                       4:4             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_ENABLE_CDEF_FALSE                 0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER0_ENABLE_CDEF_TRUE                  0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER0_CDEF_DAMPING                      6:5             /* RWIUF */
#define LW_CLWENC_AVE_FILTER0_CDEF_DAMPING_DEFAULT              0x00000003      /* RWI-V */
#define LW_CLWENC_AVE_FILTER1                                   0x00002104      /* RW-4R */
#define LW_CLWENC_AVE_FILTER1_CDEF_LUMA_PRIMARY_STRENGTH        31:0            /* RWIUF */
#define LW_CLWENC_AVE_FILTER1_CDEF_LUMA_PRIMARY_STRENGTH_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_AVE_FILTER2                                   0x00002108      /* RW-4R */
#define LW_CLWENC_AVE_FILTER2_CDEF_CHROMA_PRIMARY_STRENGTH      31:0            /* RWIUF */
#define LW_CLWENC_AVE_FILTER2_CDEF_CHROMA_PRIMARY_STRENGTH_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_AVE_FILTER3                                   0x0000210c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER3_CDEF_LUMA_SECONDARY_STRENGTH      15:0            /* RWIUF */
#define LW_CLWENC_AVE_FILTER3_CDEF_LUMA_SECONDARY_STRENGTH_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_AVE_FILTER3_CDEF_CHROMA_SECONDARY_STRENGTH    31:16           /* RWIUF */
#define LW_CLWENC_AVE_FILTER3_CDEF_CHROMA_SECONDARY_STRENGTH_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_AVE_FILTER4                                   0x00002110      /* RW-4R */
#define LW_CLWENC_AVE_FILTER4_CDEF_UNIQUE_LUMA_STRENGTH_NUM     3:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER4_CDEF_UNIQUE_LUMA_STRENGTH_NUM_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_AVE_FILTER4_CDEF_UNIQUE_CHROMA_STRENGTH_NUM   7:4             /* RWIUF */
#define LW_CLWENC_AVE_FILTER4_CDEF_UNIQUE_CHROMA_STRENGTH_NUM_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_AVE_FILTER4_CDEF_COMBINED_CODEBOOK_NUM        11:8            /* RWIUF */
#define LW_CLWENC_AVE_FILTER4_CDEF_COMBINED_CODEBOOK_NUM_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_AVE_FILTER5                                   0x00002114      /* RW-4R */
#define LW_CLWENC_AVE_FILTER5_CDEF_COMBINED_LUMA_IDX            23:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER6                                   0x00002118      /* RW-4R */
#define LW_CLWENC_AVE_FILTER6_CDEF_COMBINED_CHROMA_IDX          23:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER7                                   0x0000211c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER7_FILT_REF0_DELTA                   6:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER7_FILT_REF0_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER7_FILT_REF1_DELTA                   13:7            /* RWIUF */
#define LW_CLWENC_AVE_FILTER7_FILT_REF1_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER7_FILT_REF2_DELTA                   20:14           /* RWIUF */
#define LW_CLWENC_AVE_FILTER7_FILT_REF2_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER7_FILT_REF3_DELTA                   27:21           /* RWIUF */
#define LW_CLWENC_AVE_FILTER7_FILT_REF3_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER8                                   0x00002120      /* RW-4R */
#define LW_CLWENC_AVE_FILTER8_FILT_REF4_DELTA                   6:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER8_FILT_REF4_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER8_FILT_REF5_DELTA                   13:7            /* RWIUF */
#define LW_CLWENC_AVE_FILTER8_FILT_REF5_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER8_FILT_REF6_DELTA                   20:14           /* RWIUF */
#define LW_CLWENC_AVE_FILTER8_FILT_REF6_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER8_FILT_REF7_DELTA                   27:21           /* RWIUF */
#define LW_CLWENC_AVE_FILTER8_FILT_REF7_DELTA_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER9                                   0x00002124      /* RW-4R */
#define LW_CLWENC_AVE_FILTER9_CH_QP_OFFSET                      4:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER9_CH_QP_OFFSET_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER9_CH_QP_OFFSET2                     9:5             /* RWIUF */
#define LW_CLWENC_AVE_FILTER9_CH_QP_OFFSET2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER9_FILT_MODE0_DELTA                  16:10           /* RWIUF */
#define LW_CLWENC_AVE_FILTER9_FILT_MODE0_DELTA_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER9_FILT_MODE1_DELTA                  23:17           /* RWIUF */
#define LW_CLWENC_AVE_FILTER9_FILT_MODE1_DELTA_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER10                                  0x00002128      /* RW-4R */
#define LW_CLWENC_AVE_FILTER10_BASE_LF_LEVEL_0                  5:0             /* RWXUF */
#define LW_CLWENC_AVE_FILTER10_BASE_LF_LEVEL_1                  11:6            /* RWXUF */
#define LW_CLWENC_AVE_FILTER10_BASE_LF_LEVEL_2                  17:12           /* RWXUF */
#define LW_CLWENC_AVE_FILTER10_BASE_LF_LEVEL_3                  23:18           /* RWXUF */
#define LW_CLWENC_AVE_FILTER10_FILT_SHARPNESS                   26:24           /* RWIUF */
#define LW_CLWENC_AVE_FILTER10_FILT_SHARPNESS_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER11                                  0x0000212c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER11_LR_UNIT_SIZE                     5:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER11_LR_UNIT_SIZE_32X32               0x00000000      /* RW--V */
#define LW_CLWENC_AVE_FILTER11_LR_UNIT_SIZE_64X64               0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_FILTER11_LR_UNIT_SIZE_128X128             0x00000002      /* RW--V */
#define LW_CLWENC_AVE_FILTER11_LR_UNIT_SIZE_256X256             0x00000003      /* RW--V */
#define LW_CLWENC_AVE_FILTER12                                  0x00002130      /* RW-4R */
#define LW_CLWENC_AVE_FILTER12_IS_AV1_DUP2                      0:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER12_IS_AV1_DUP2_DEFAULT              0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_FILTER12_IS_H264_DUP2                     1:1             /* RWIUF */
#define LW_CLWENC_AVE_FILTER12_IS_H264_DUP2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER12_IS_HEVC_DUP2                     2:2             /* RWIUF */
#define LW_CLWENC_AVE_FILTER12_IS_HEVC_DUP2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER12_IS_VP9_DUP2                      3:3             /* RWIUF */
#define LW_CLWENC_AVE_FILTER12_IS_VP9_DUP2_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER13                                  0x00002134      /* RW-4R */
#define LW_CLWENC_AVE_FILTER13_LR_CODEBOOK_ENABLE               15:0            /* RWIUF */
#define LW_CLWENC_AVE_FILTER13_LR_CODEBOOK_ENABLE_DEFAULT       0x00000101      /* RWI-V */
#define LW_CLWENC_AVE_FILTER13_LR_PE_ON_EDGE_ENABLE             16:16           /* RWIUF */
#define LW_CLWENC_AVE_FILTER13_LR_PE_ON_EDGE_ENABLE_FALSE       0x00000000      /* RW--V */
#define LW_CLWENC_AVE_FILTER13_LR_PE_ON_EDGE_ENABLE_TRUE        0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_FILTER14                                  0x00002138      /* RW-4R */
#define LW_CLWENC_AVE_FILTER14_DEC_OUT_YBASE_MSB                31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER15                                  0x0000213c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER15_DEC_OUT_CBASE_MSB                31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER16                                  0x00002140      /* RW-4R */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_ENABLE               0:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_ENABLE_FALSE         0x00000000      /* RW--V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_ENABLE_TRUE          0x00000001      /* RWI-V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_BITDEPTH             2:1             /* RWXUF */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT           5:3             /* RWIUF */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT_GOB_2     0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT_GOB_4     0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT_GOB_8     0x00000002      /* RW--V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT_GOB_16    0x00000003      /* RW--V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_GOB_HEIGHT_GOB_32    0x00000004      /* RW--V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_TILE_FORMAT          7:6             /* RWIUF */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_TILE_FORMAT_TBL      0x00000000      /* RWI-V */
#define LW_CLWENC_AVE_FILTER16_SURFACE_CTL_TILE_FORMAT_KBL      0x00000001      /* RW--V */
#define LW_CLWENC_AVE_FILTER17                                  0x00002144      /* RW-4R */
#define LW_CLWENC_AVE_FILTER17_SURFACE_STRIDE_LUMA              12:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER17_SURFACE_STRIDE_CHROMA            25:13           /* RWXUF */
#define LW_CLWENC_AVE_FILTER18                                  0x00002148      /* RW-4R */
#define LW_CLWENC_AVE_FILTER18_DEC_VERT_FILT_BASE_MSB           31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER19                                  0x0000214c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER19_FILTER_TOP_BUFFER_OFFSET         31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER20                                  0x00002150      /* RW-4R */
#define LW_CLWENC_AVE_FILTER20_DEC_VERT_CDEF_BASE               31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER21                                  0x00002154      /* RW-4R */
#define LW_CLWENC_AVE_FILTER21_DEC_VERT_LR_BASE                 31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER22                                  0x00002158      /* RW-4R */
#define LW_CLWENC_AVE_FILTER22_HORI_LR_BASE                     31:0            /* RWXUF */
#define LW_CLWENC_AVE_FILTER23                                  0x0000215c      /* RW-4R */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_BITDEPTH_MINUS8 3:0             /* RWIUF */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_BITDEPTH_MINUS8_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT      6:4             /* RWIUF */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT_GOB_2 0x00000000     /* RWI-V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT_GOB_4 0x00000001     /* RW--V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT_GOB_8 0x00000002     /* RW--V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT_GOB_16 0x00000003    /* RW--V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_GOB_HEIGHT_GOB_32 0x00000004    /* RW--V */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_LUMA_STRIDE     19:7            /* RWIUF */
#define LW_CLWENC_AVE_FILTER23_SRC_SURFACE_CTRL_LUMA_STRIDE_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL                             0x00002200      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_CONTROL_64X64                       2:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_64X64_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_64X32                       5:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_64X32_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X64                       8:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X64_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X32                       11:9            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X32_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X16                       14:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_32X16_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X32                       17:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X32_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X16                       20:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X16_DEFAULT               0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X8                        23:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_16X8_DEFAULT                0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_8X16                        26:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_8X16_DEFAULT                0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_8X8                         29:27           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_8X8_DEFAULT                 0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_NON64_BOUNDARY_SB_LW8       30:30           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_NON64_BOUNDARY_SB_LW8_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8                      0x00002204      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_8X4                  2:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_8X4_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_4X8                  5:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_4X8_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_4X4                  8:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_CONTROL_SUB8X8_4X4_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0               0x00002208      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_DC      0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_V       1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_H       2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D45     3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D135    4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D113    5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D157    6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D203    7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D67     8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH_V 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH_H 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_PAETH   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X64_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_DC      13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_V       14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_H       15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D45     16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D135    17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D113    18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D157    19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D203    20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D67     21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH  22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH_V 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH_H 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_PAETH   25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE0_64X32_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1               0x0000220c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_DC      0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_V       1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_H       2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D45     3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D135    4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D113    5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D157    6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D203    7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D67     8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH_V 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH_H 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_PAETH   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X64_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_DC      13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_V       14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_H       15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D45     16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D135    17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D113    18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D157    19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D203    20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D67     21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH  22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH_V 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH_H 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_PAETH   25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE1_32X32_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2               0x00002210      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_DC      0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_V       1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_H       2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D45     3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D135    4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D113    5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D157    6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D203    7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D67     8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH_V 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH_H 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_PAETH   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_32X16_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_DC      13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_V       14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_H       15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D45     16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D135    17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D113    18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D157    19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D203    20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D67     21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH  22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH_V 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH_H 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_PAETH   25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE2_16X32_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3               0x00002214      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_DC      0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_DC_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_V       1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_V_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_H       2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_H_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D45     3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D45_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D135    4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D135_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D113    5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D113_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D157    6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D157_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D203    7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D203_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D67     8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_D67_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH_V 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH_H 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_PAETH   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X16_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_DC       13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_DC_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_V        14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_V_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_H        15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_H_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D45      16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D45_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D135     17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D135_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D113     18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D113_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D157     19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D157_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D203     20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D203_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D67      21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_D67_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH   22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH_V 23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH_H 24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_PAETH    25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE3_16X8_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4               0x00002218      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_DC       0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_DC_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_V        1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_V_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_H        2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_H_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D45      3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D45_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D135     4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D135_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D113     5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D113_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D157     6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D157_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D203     7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D203_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D67      8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_D67_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH   9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH_V 10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH_H 11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_PAETH    12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X16_PAETH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_DC        13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_DC_DEFAULT 0x00000001     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_V         14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_V_DEFAULT 0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_H         15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_H_DEFAULT 0x00000001      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D45       16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D45_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D135      17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D135_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D113      18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D113_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D157      19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D157_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D203      20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D203_DEFAULT 0x00000001   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D67       21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_D67_DEFAULT 0x00000001    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH    22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH_V  23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH_V_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH_H  24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_SMOOTH_H_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_PAETH     25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE4_8X8_PAETH_DEFAULT 0x00000001  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5               0x0000221c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_DC        0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_DC_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_V         1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_V_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_H         2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_H_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D45       3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D45_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D135      4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D135_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D113      5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D113_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D157      6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D157_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D203      7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D203_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D67       8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_D67_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH    9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH_V  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH_V_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH_H  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_SMOOTH_H_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_PAETH     12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_8X4_PAETH_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_DC        13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_DC_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_V         14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_V_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_H         15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_H_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D45       16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D45_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D135      17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D135_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D113      18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D113_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D157      19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D157_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D203      20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D203_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D67       21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_D67_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH    22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH_V  23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH_V_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH_H  24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_SMOOTH_H_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_PAETH     25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE5_4X8_PAETH_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6               0x00002220      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_DC        0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_DC_DEFAULT 0x00000000     /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_V         1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_V_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_H         2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_H_DEFAULT 0x00000000      /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D45       3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D45_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D135      4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D135_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D113      5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D113_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D157      6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D157_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D203      7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D203_DEFAULT 0x00000000   /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D67       8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_D67_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH    9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH_V  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH_V_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH_H  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_SMOOTH_H_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_PAETH     12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_BASEMODE_ENABLE6_4X4_PAETH_DEFAULT 0x00000000  /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0       0x00002224      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1       0x00002228      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X64_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0       0x0000222c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1       0x00002230      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_64X32_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0       0x00002234      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1       0x00002238      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X64_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0       0x0000223c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1       0x00002240      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X32_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0       0x00002244      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1       0x00002248      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_32X16_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0       0x0000224c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1       0x00002250      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X32_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0       0x00002254      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P3  0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P2  1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P1  2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P0  3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M1  4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M2  5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M3  6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P3  7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P2  8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P1  9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P0  10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M1  11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M2  12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M3  13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P3 21:21         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P2 22:22         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P1 23:23         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P0 24:24         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M1 25:25         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M2 26:26         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M3 27:27         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1       0x00002258      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P3 0:0           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P2 1:1           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P1 2:2           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P0 3:3           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M1 4:4           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M2 5:5           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M3 6:6           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P3 7:7           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P2 8:8           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P1 9:9           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P0 10:10         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M1 11:11         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M2 12:12         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M3 13:13         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P3 14:14         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P2 15:15         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P1 16:16         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P0 17:17         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M1 18:18         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M2 19:19         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M3 20:20         /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X16_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0        0x0000225c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P3   0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P2   1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P1   2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P0   3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M1   4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M2   5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M3   6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P3   7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P2   8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P1   9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P0   10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M1   11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M2   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M3   13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P3 14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P2 15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P1 16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P0 17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M1 18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M2 19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M3 20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1        0x00002260      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P3 0:0            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P2 1:1            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P1 2:2            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P0 3:3            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M1 4:4            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M2 5:5            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M3 6:6            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P3 7:7            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P2 8:8            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P1 9:9            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P0 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M1 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M2 12:12          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M3 13:13          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P3 21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P2 22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P1 23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P0 24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M1 25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M2 26:26           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M3 27:27           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_16X8_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0        0x00002264      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P3   0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P2   1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P1   2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P0   3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M1   4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M2   5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M3   6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P3   7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P2   8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P1   9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P0   10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M1   11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M2   12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M3   13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P3 14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P2 15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P1 16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P0 17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M1 18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M2 19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M3 20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P3 21:21          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P2 22:22          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P1 23:23          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P0 24:24          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M1 25:25          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M2 26:26          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M3 27:27          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1        0x00002268      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P3 0:0            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P2 1:1            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P1 2:2            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P0 3:3            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M1 4:4            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M2 5:5            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M3 6:6            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P3 7:7            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P2 8:8            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P1 9:9            /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P0 10:10          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M1 11:11          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M2 12:12          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M3 13:13          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P3 14:14          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P2 15:15          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P1 16:16          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P0 17:17          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M1 18:18          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M2 19:19          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M3 20:20          /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P3 21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P2 22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P1 23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P0 24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M1 25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M2 26:26           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M3 27:27           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X16_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0         0x0000226c      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P3    0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P2    1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P1    2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P0    3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M1    4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M2    5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M3    6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_V_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P3    7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P2    8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P1    9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P0    10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M1    11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M2    12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M3    13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_H_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P3  14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P2  15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P1  16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P0  17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M1  18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M2  19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M3  20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D45_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P3 21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P2 22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P1 23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P0 24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M1 25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M2 26:26           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M3 27:27           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_0_D135_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1         0x00002270      /* RW-4R */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P3 0:0             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P2 1:1             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P1 2:2             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P0 3:3             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M1 4:4             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M2 5:5             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M2_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M3 6:6             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D113_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P3 7:7             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P2 8:8             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P1 9:9             /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P0 10:10           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M1 11:11           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M2 12:12           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M3 13:13           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D157_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P3 14:14           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P2 15:15           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P1 16:16           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P0 17:17           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M1 18:18           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M2 19:19           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M3 20:20           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D203_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P3  21:21           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P2  22:22           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P1  23:23           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P0  24:24           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_P0_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M1  25:25           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M2  26:26           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M2_DEFAULT 0x00000001 /* RWI-V */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M3  27:27           /* RWIUF */
#define LW_CLWENC_INTRA_RDO_LUMA_DIR_DELTA_ENABLE_8X8_1_D67_M3_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_CACHE_CTRL                                    0x00002300      /* RW-4R */
#define LW_CLWENC_CACHE_CTRL_BIT_DEPTH_MINUS_8                  3:0             /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_BIT_DEPTH_MINUS_8_8BIT             0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_BIT_DEPTH_MINUS_8_10BIT            0x00000002      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_BIT_DEPTH_MINUS_8_12BIT            0x00000004      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_BIT_DEPTH_MINUS_8_16BIT            0x00000008      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_LUMA_LINES                         12:4            /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_LUMA_LINES_DEFAULT                 0x00000140      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_CHROMA_LINES                       21:13           /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_CHROMA_LINES_DEFAULT               0x000000a0      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_ARBITOR                            23:22           /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_ARBITOR_ROUND_ROBIN                0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_ARBITOR_FPS                        0x00000001      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_ARBITOR_SPS                        0x00000002      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_ARBITOR_MCT                        0x00000003      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_YUV444                             24:24           /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_YUV444_420                         0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_YUV444_444                         0x00000001      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_CODEC                              28:25           /* RWIUF */
#define LW_CLWENC_CACHE_CTRL_CODEC_H264                         0x00000004      /* RWI-V */
#define LW_CLWENC_CACHE_CTRL_CODEC_H265                         0x00000005      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_CODEC_VP9                          0x00000006      /* RW--V */
#define LW_CLWENC_CACHE_CTRL_CODEC_AV1                          0x00000007      /* RW--V */
#define LW_CLWENC_CACHE_REFPIC_SIZE                             0x00002304      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_SIZE_WIDTH                       15:0            /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_SIZE_HEIGHT                      31:16           /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG                      0x00002308      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_LUMA_STRIDE          9:0             /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_CHROMA_STRIDE        19:10           /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT         22:20           /* RWIUF */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT_GOB_2   0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT_GOB_4   0x00000001      /* RW--V */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT_GOB_8   0x00000002      /* RW--V */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT_GOB_16  0x00000003      /* RW--V */
#define LW_CLWENC_CACHE_REFPIC_SURFACE_CFG_BLOCK_HEIGHT_GOB_32  0x00000004      /* RW--V */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT(i)                      (0x0000230c+(i)*4) /* RW-4A */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT__SIZE_1                 2               /*       */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA0                   5:0             /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA1                   11:6            /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA2                   17:12           /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA3                   23:18           /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST0_DPBLUT_DATA3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT(i)                      (0x00002314+(i)*4) /* RW-4A */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT__SIZE_1                 2               /*       */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA0                   5:0             /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA0_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA1                   11:6            /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA1_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA2                   17:12           /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA2_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA3                   23:18           /* RWIUF */
#define LW_CLWENC_CACHE_REFLIST1_DPBLUT_DATA3_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFPIC_LUMA_BASE(i)                     (0x0000231c+(i)*4) /* RW-4A */
#define LW_CLWENC_CACHE_REFPIC_LUMA_BASE__SIZE_1                16              /*       */
#define LW_CLWENC_CACHE_REFPIC_LUMA_BASE_ADDR                   31:0            /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_BASE(i)                   (0x0000235c+(i)*4) /* RW-4A */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_BASE__SIZE_1              16              /*       */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_BASE_ADDR                 31:0            /* RWXUF */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_TOP                  0x000023a4      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_TOP_ADDR             31:0            /* RWIUF */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_TOP_ADDR_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_BOT                  0x000023a8      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_BOT_ADDR             31:0            /* RWIUF */
#define LW_CLWENC_CACHE_REFPIC_LUMA_OFFSET_BOT_ADDR_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_TOP                0x000023ac      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_TOP_ADDR           31:0            /* RWIUF */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_TOP_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_BOT                0x000023b0      /* RW-4R */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_BOT_ADDR           31:0            /* RWIUF */
#define LW_CLWENC_CACHE_REFPIC_CHROMA_OFFSET_BOT_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_COMMAND_ENCODE                            0x00002400      /* RW-4R */
#define LW_CLWENC_RDO_COMMAND_ENCODE_FRAME_START                0:0             /* RWXUF */
#define LW_CLWENC_RDO_COMMAND_ENCODE_TILE_START                 1:1             /* RWXUF */
#define LW_CLWENC_RDO_COMMAND_ENCODE_SB_COUNT                   16:2            /* RWXUF */
#define LW_CLWENC_RDO_INTEN                                     0x00002404      /* RW-4R */
#define LW_CLWENC_RDO_INTEN_ERR                                 0:0             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_ERR_DISABLE                         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_ERR_ENABLE                          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_QPFIFO                              1:1             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_QPFIFO_DISABLE                      0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_QPFIFO_ENABLE                       0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_MB_DONE                             2:2             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_MB_DONE_DISABLE                     0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_MB_DONE_ENABLE                      0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_FWD_COL_AC_OVERFLOW                 3:3             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_FWD_COL_AC_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_FWD_COL_AC_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_FWD_COL_RS_OVERFLOW                 4:4             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_FWD_COL_RS_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_FWD_COL_RS_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_AC_OVERFLOW                 5:5             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_AC_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_AC_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_RS_OVERFLOW                 6:6             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_RS_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_FWD_ROW_RS_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_ILW_COL_AC_OVERFLOW                 7:7             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_ILW_COL_AC_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_ILW_COL_AC_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_ILW_COL_RS_OVERFLOW                 8:8             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_ILW_COL_RS_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_ILW_COL_RS_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_AC_OVERFLOW                 9:9             /* RWIUF */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_AC_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_AC_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_RS_OVERFLOW                 10:10           /* RWIUF */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_RS_OVERFLOW_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTEN_ILW_ROW_RS_OVERFLOW_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR                                      0x00002408      /* RW-4R */
#define LW_CLWENC_RDO_INTR_ERR                                  0:0             /* RWIUF */
#define LW_CLWENC_RDO_INTR_ERR_FALSE                            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_ERR_TRUE                             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_QPFIFO                               1:1             /* RWIUF */
#define LW_CLWENC_RDO_INTR_QPFIFO_FALSE                         0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_QPFIFO_TRUE                          0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_MB_DONE                              2:2             /* RWIUF */
#define LW_CLWENC_RDO_INTR_MB_DONE_FALSE                        0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_MB_DONE_TRUE                         0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_FWD_COL_AC_OVERFLOW                  3:3             /* RWIUF */
#define LW_CLWENC_RDO_INTR_FWD_COL_AC_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_FWD_COL_AC_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_FWD_COL_RS_OVERFLOW                  4:4             /* RWIUF */
#define LW_CLWENC_RDO_INTR_FWD_COL_RS_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_FWD_COL_RS_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_FWD_ROW_AC_OVERFLOW                  5:5             /* RWIUF */
#define LW_CLWENC_RDO_INTR_FWD_ROW_AC_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_FWD_ROW_AC_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_FWD_ROW_RS_OVERFLOW                  6:6             /* RWIUF */
#define LW_CLWENC_RDO_INTR_FWD_ROW_RS_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_FWD_ROW_RS_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_ILW_COL_AC_OVERFLOW                  7:7             /* RWIUF */
#define LW_CLWENC_RDO_INTR_ILW_COL_AC_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_ILW_COL_AC_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_ILW_COL_RS_OVERFLOW                  8:8             /* RWIUF */
#define LW_CLWENC_RDO_INTR_ILW_COL_RS_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_ILW_COL_RS_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_ILW_ROW_AC_OVERFLOW                  9:9             /* RWIUF */
#define LW_CLWENC_RDO_INTR_ILW_ROW_AC_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_ILW_ROW_AC_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_INTR_ILW_ROW_RS_OVERFLOW                  10:10           /* RWIUF */
#define LW_CLWENC_RDO_INTR_ILW_ROW_RS_OVERFLOW_FALSE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_INTR_ILW_ROW_RS_OVERFLOW_TRUE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_TU_CTRL                                   0x0000240c      /* RW-4R */
#define LW_CLWENC_RDO_TU_CTRL_MAX_DEPTH                         1:0             /* RWIUF */
#define LW_CLWENC_RDO_TU_CTRL_MAX_DEPTH_NOSPLIT                 0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_TU_CTRL_MAX_DEPTH_MAX_DEPTH1              0x00000001      /* RW--V */
#define LW_CLWENC_RDO_TU_CTRL_MAX_DEPTH_MAX_DEPTH2              0x00000002      /* RW--V */
#define LW_CLWENC_RDO_TU_CTRL_TX_TYPE                           17:2            /* RWXUF */
#define LW_CLWENC_RDO_TU_CTRL_ALL_ZERO_CHECK                    18:18           /* RWIUF */
#define LW_CLWENC_RDO_TU_CTRL_ALL_ZERO_CHECK_DISABLE            0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_TU_CTRL_ALL_ZERO_CHECK_ENABLE             0x00000001      /* RW--V */
#define LW_CLWENC_RDO_SELF_SCALE_L0(i)                          (0x00002410+(i)*4) /* RW-4A */
#define LW_CLWENC_RDO_SELF_SCALE_L0__SIZE_1                     2               /*       */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR0                     7:0             /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR0_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR1                     15:8            /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR1_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR2                     23:16           /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR3                     31:24           /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L0_FACTOR3_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L1(i)                          (0x00002418+(i)*4) /* RW-4A */
#define LW_CLWENC_RDO_SELF_SCALE_L1__SIZE_1                     2               /*       */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR0                     7:0             /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR0_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR1                     15:8            /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR1_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR2                     23:16           /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR2_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR3                     31:24           /* RWIUF */
#define LW_CLWENC_RDO_SELF_SCALE_L1_FACTOR3_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_QPFIFO                                    0x00002420      /* RW-4R */
#define LW_CLWENC_RDO_QPFIFO_INT_THRESHOLD                      5:0             /* RWIUF */
#define LW_CLWENC_RDO_QPFIFO_INT_THRESHOLD_DEFAULT              0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_QPFIFO_AVAILABLE_SIZE                     11:6            /* R-IUF */
#define LW_CLWENC_RDO_QPFIFO_AVAILABLE_SIZE_DEFAULT             0x0000003c      /* R-I-V */
#define LW_CLWENC_RDO_STAT_SUM_MV_X                             0x00002424      /* R--4R */
#define LW_CLWENC_RDO_STAT_SUM_MV_X_VALUE                       31:0            /* R-IUF */
#define LW_CLWENC_RDO_STAT_SUM_MV_X_VALUE_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_STAT_SUM_MV_Y                             0x00002428      /* R--4R */
#define LW_CLWENC_RDO_STAT_SUM_MV_Y_VALUE                       31:0            /* R-IUF */
#define LW_CLWENC_RDO_STAT_SUM_MV_Y_VALUE_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_STAT_SUM_MV_COUNT                         0x0000242c      /* R--4R */
#define LW_CLWENC_RDO_STAT_SUM_MV_COUNT_VALUE                   31:0            /* R-IUF */
#define LW_CLWENC_RDO_STAT_SUM_MV_COUNT_VALUE_DEFAULT           0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_HW_PERF_CNT                               0x00002430      /* RW-4R */
#define LW_CLWENC_RDO_HW_PERF_CNT_VALUE                         31:0            /* RWIUF */
#define LW_CLWENC_RDO_HW_PERF_CNT_VALUE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_RDO_DBG                                       0x00002434      /* RW-4R */
#define LW_CLWENC_RDO_DBG_SBLOC_SB_GRID8X8_X                    12:0            /* R-IUF */
#define LW_CLWENC_RDO_DBG_SBLOC_SB_GRID8X8_X_DEFAULT            0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_DBG_SBLOC_SB_GRID8X8_Y                    25:13           /* R-IUF */
#define LW_CLWENC_RDO_DBG_SBLOC_SB_GRID8X8_Y_DEFAULT            0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_DBG_LWLOC_GRID8X8_X                       28:26           /* R-IUF */
#define LW_CLWENC_RDO_DBG_LWLOC_GRID8X8_X_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_RDO_DBG_LWLOC_GRID8X8_Y                       31:29           /* R-IUF */
#define LW_CLWENC_RDO_DBG_LWLOC_GRID8X8_Y_DEFAULT               0x00000000      /* R-I-V */
#define LW_CLWENC_RECON_TU_CTRL                                 0x00002480      /* RW-4R */
#define LW_CLWENC_RECON_TU_CTRL_MAX_DEPTH                       1:0             /* RWIUF */
#define LW_CLWENC_RECON_TU_CTRL_MAX_DEPTH_NOSPLIT               0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_TU_CTRL_MAX_DEPTH_MAX_DEPTH1            0x00000001      /* RW--V */
#define LW_CLWENC_RECON_TU_CTRL_MAX_DEPTH_MAX_DEPTH2            0x00000002      /* RW--V */
#define LW_CLWENC_RECON_TU_CTRL_TX_TYPE                         17:2            /* RWXUF */
#define LW_CLWENC_RECON_TU_CTRL_CHROMA_ALL_ZERO_CHECK           18:18           /* RWIUF */
#define LW_CLWENC_RECON_TU_CTRL_CHROMA_ALL_ZERO_CHECK_DISABLE   0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_TU_CTRL_CHROMA_ALL_ZERO_CHECK_ENABLE    0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN                                   0x00002484      /* RW-4R */
#define LW_CLWENC_RECON_INTEN_FWD_COL_AC_OVERFLOW               0:0             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_FWD_COL_AC_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_FWD_COL_AC_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_FWD_COL_RS_OVERFLOW               1:1             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_FWD_COL_RS_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_FWD_COL_RS_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_AC_OVERFLOW               2:2             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_AC_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_AC_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_RS_OVERFLOW               3:3             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_RS_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_FWD_ROW_RS_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_ILW_COL_AC_OVERFLOW               4:4             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_ILW_COL_AC_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_ILW_COL_AC_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_ILW_COL_RS_OVERFLOW               5:5             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_ILW_COL_RS_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_ILW_COL_RS_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_AC_OVERFLOW               6:6             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_AC_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_AC_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_RS_OVERFLOW               7:7             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_RS_OVERFLOW_DISABLE       0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_ILW_ROW_RS_OVERFLOW_ENABLE        0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTEN_IQ_OUT_OVERFLOW                   8:8             /* RWIUF */
#define LW_CLWENC_RECON_INTEN_IQ_OUT_OVERFLOW_DISABLE           0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTEN_IQ_OUT_OVERFLOW_ENABLE            0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR                                    0x00002488      /* RW-4R */
#define LW_CLWENC_RECON_INTR_FWD_COL_AC_OVERFLOW                0:0             /* RWIUF */
#define LW_CLWENC_RECON_INTR_FWD_COL_AC_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_FWD_COL_AC_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_FWD_COL_RS_OVERFLOW                1:1             /* RWIUF */
#define LW_CLWENC_RECON_INTR_FWD_COL_RS_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_FWD_COL_RS_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_FWD_ROW_AC_OVERFLOW                2:2             /* RWIUF */
#define LW_CLWENC_RECON_INTR_FWD_ROW_AC_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_FWD_ROW_AC_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_FWD_ROW_RS_OVERFLOW                3:3             /* RWIUF */
#define LW_CLWENC_RECON_INTR_FWD_ROW_RS_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_FWD_ROW_RS_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_ILW_COL_AC_OVERFLOW                4:4             /* RWIUF */
#define LW_CLWENC_RECON_INTR_ILW_COL_AC_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_ILW_COL_AC_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_ILW_COL_RS_OVERFLOW                5:5             /* RWIUF */
#define LW_CLWENC_RECON_INTR_ILW_COL_RS_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_ILW_COL_RS_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_ILW_ROW_AC_OVERFLOW                6:6             /* RWIUF */
#define LW_CLWENC_RECON_INTR_ILW_ROW_AC_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_ILW_ROW_AC_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_ILW_ROW_RS_OVERFLOW                7:7             /* RWIUF */
#define LW_CLWENC_RECON_INTR_ILW_ROW_RS_OVERFLOW_FALSE          0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_ILW_ROW_RS_OVERFLOW_TRUE           0x00000001      /* RW--V */
#define LW_CLWENC_RECON_INTR_IQ_OUT_OVERFLOW                    8:8             /* RWIUF */
#define LW_CLWENC_RECON_INTR_IQ_OUT_OVERFLOW_FALSE              0x00000000      /* RWI-V */
#define LW_CLWENC_RECON_INTR_IQ_OUT_OVERFLOW_TRUE               0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_TILE_CTRL                             0x00002500      /* RW-4R */
#define LW_CLWENC_ENTROPY_TILE_CTRL_TILE_ENABLE                 0:0             /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_CTRL_TILE_ENABLE_DISABLE         0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_CTRL_TILE_ENABLE_ENABLE          0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_TILE_CTRL_NUM_TILE_ROW                8:1             /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_CTRL_NUM_TILE_ROW_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_CTRL_NUM_TILE_COL                16:9            /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_CTRL_NUM_TILE_COL_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_CTRL_CTX_UPDATE_TILE_ID          24:17           /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_CTRL_CTX_UPDATE_TILE_ID_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_DATA_OFFSET(i)                   (0x00002504+(i)*4) /* RW-4A */
#define LW_CLWENC_ENTROPY_TILE_DATA_OFFSET__SIZE_1              4               /*       */
#define LW_CLWENC_ENTROPY_TILE_DATA_OFFSET_VALUE                31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_DATA_OFFSET_VALUE_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_DATA_LENGTH(i)                   (0x00002514+(i)*4) /* RW-4A */
#define LW_CLWENC_ENTROPY_TILE_DATA_LENGTH__SIZE_1              4               /*       */
#define LW_CLWENC_ENTROPY_TILE_DATA_LENGTH_VALUE                31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_DATA_LENGTH_VALUE_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR                                  0x00002524      /* RW-4R */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_0                 0:0             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_0_DEACTIVE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_0_ACTIVE          0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_1                 1:1             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_1_DEACTIVE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_1_ACTIVE          0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_2                 2:2             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_2_DEACTIVE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_2_ACTIVE          0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_3                 3:3             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_3_DEACTIVE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_TILE_DATA_DONE_3_ACTIVE          0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_STAT                             4:4             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_STAT_DEACTIVE                    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_STAT_ACTIVE                      0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_0                   5:5             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_0_DEACTIVE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_0_ACTIVE            0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_1                   6:6             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_1_DEACTIVE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_1_ACTIVE            0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_2                   7:7             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_2_DEACTIVE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_2_ACTIVE            0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_3                   8:8             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_3_DEACTIVE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_STREAM_WRITE_3_ACTIVE            0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTR_AV1MVD_RANGE_ERROR               9:9             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTR_AV1MVD_RANGE_ERROR_DEACTIVE      0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTR_AV1MVD_RANGE_ERROR_ACTIVE        0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN                                 0x00002528      /* RW-4R */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_0                0:0             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_0_DISABLE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_0_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_1                1:1             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_1_DISABLE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_1_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_2                2:2             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_2_DISABLE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_2_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_3                3:3             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_3_DISABLE        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_TILE_DATA_DONE_3_ENABLE         0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_STAT                            4:4             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_STAT_DISABLE                    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_STAT_ENABLE                     0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_0                  5:5             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_0_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_0_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_1                  6:6             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_1_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_1_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_2                  7:7             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_2_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_2_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_3                  8:8             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_3_DISABLE          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_STREAM_WRITE_3_ENABLE           0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_INTEN_AV1MVD_RANGE_ERROR              9:9             /* RWIUF */
#define LW_CLWENC_ENTROPY_INTEN_AV1MVD_RANGE_ERROR_DEACTIVE     0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_INTEN_AV1MVD_RANGE_ERROR_ACTIVE       0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS                      0x0000252c      /* RW-4R */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DELTA_Q_PRESENT      0:0             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DELTA_Q_PRESENT_DISABLE 0x00000000   /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DELTA_Q_PRESENT_ENABLE 0x00000001    /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DELTA_Q_RES          2:1             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DELTA_Q_RES_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_LOSSLESS             3:3             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_LOSSLESS_DISABLE     0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_LOSSLESS_ENABLE      0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_USE_REF_FRAME_MVS    4:4             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_USE_REF_FRAME_MVS_DISABLE 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_USE_REF_FRAME_MVS_ENABLE 0x00000001  /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DISABLE_CDF_UPDATE   5:5             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DISABLE_CDF_UPDATE_DISABLE 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_DISABLE_CDF_UPDATE_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_IS_FILTER_SWITCHABLE 6:6             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_IS_FILTER_SWITCHABLE_FRAMELEVEL 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_IS_FILTER_SWITCHABLE_BLOCKLEVEL 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_TX_MODE        8:7             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_TX_MODE_LARGEST 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_TX_MODE_SELECT 0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_TX_MODE_ONLY4X4 0x00000002     /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_REFERENCE_MODE 9:9             /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_REFERENCE_MODE_SINGLE 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_REFERENCE_MODE_SELECT 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_HIGH_PREC_MV_E       10:10           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_HIGH_PREC_MV_E_DEFAULT 0x00000000    /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_MCOMP_FILTER_TYPE    13:11           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_MCOMP_FILTER_TYPE_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_E            14:14           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_E_ENABLE     0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_E_DISABLE    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_UPD_E        15:15           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_UPD_E_ENABLE 0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_UPD_E_DISABLE 0x00000000     /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_TEMP_UPD_E   16:16           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_TEMP_UPD_E_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SEGMENT_TEMP_UPD_E_DISABLE 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_RESTORATION   17:17           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_RESTORATION_ENABLE 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_RESTORATION_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_LR_TYPE              19:18           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_LR_TYPE_DEFAULT      0x00000002      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_CDEF          20:20           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_CDEF_ENABLE   0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_CDEF_DISABLE  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_CDEF_BITS            22:21           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_CDEF_BITS_DEFAULT    0x00000002      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_VP9_AUTO_PROFILE 23:23        /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_VP9_AUTO_PROFILE_ENABLE 0x00000001 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_ENABLE_VP9_AUTO_PROFILE_DISABLE 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_END_UPDATE_CDF 24:24           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_END_UPDATE_CDF_ENABLE 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_FRAME_END_UPDATE_CDF_DISABLE 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SKIP_CHROMA          25:25           /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SKIP_CHROMA_ENABLE   0x00000001      /* RW--V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_SKIP_CHROMA_DISABLE  0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_NUM_VP9_BE_CORES_MINUS1 27:26        /* RWIUF */
#define LW_CLWENC_ENTROPY_FRAME_PARAMETERS_NUM_VP9_BE_CORES_MINUS1_DEFAULT 0x00000000 /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_CTRL_SB_THRESHOLD                0x00002530      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_CTRL_SB_THRESHOLD_VALUE          31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_CTRL_SB_THRESHOLD_VALUE_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_RESIDUAL_BITS                    0x00002534      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_RESIDUAL_BITS_VALUE              31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_RESIDUAL_BITS_VALUE_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_MODE_BITS                        0x00002538      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_MODE_BITS_VALUE                  31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_MODE_BITS_VALUE_DEFAULT          0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_BITS                       0x0000253c      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_BITS_VALUE                 31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_BITS_VALUE_DEFAULT         0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTRA_COST                   0x00002540      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTRA_COST_VALUE             31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTRA_COST_VALUE_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTER_COST                   0x00002544      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTER_COST_VALUE             31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_LWM_INTER_COST_VALUE_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTRA_COST                 0x00002548      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTRA_COST_VALUE           31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTRA_COST_VALUE_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTER_COST                 0x0000254c      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTER_COST_VALUE           31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_TOTAL_INTER_COST_VALUE_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW64X64_NUM                0x00002550      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW64X64_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW64X64_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW64X64_NUM                0x00002554      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW64X64_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW64X64_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW32X32_NUM                0x00002558      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW32X32_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW32X32_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW32X32_NUM                0x0000255c      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW32X32_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW32X32_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW16X16_NUM                0x00002560      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW16X16_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW16X16_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW16X16_NUM                0x00002564      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW16X16_NUM_CNT            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW16X16_NUM_CNT_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW8X8_NUM                  0x00002568      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW8X8_NUM_CNT              31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTRA_LW8X8_NUM_CNT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW8X8_NUM                  0x0000256c      /* RW-4R */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW8X8_NUM_CNT              31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STAT_INTER_LW8X8_NUM_CNT_DEFAULT      0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_PROB_TABLE_READ_BASE                  0x00002570      /* RW-4R */
#define LW_CLWENC_ENTROPY_PROB_TABLE_READ_BASE_ADDR             31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_PROB_TABLE_READ_BASE_ADDR_DEFAULT     0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_PROB_COUNTER_WRITE_BASE(i)            (0x00002574+(i)*4) /* RW-4A */
#define LW_CLWENC_ENTROPY_PROB_COUNTER_WRITE_BASE__SIZE_1       4               /*       */
#define LW_CLWENC_ENTROPY_PROB_COUNTER_WRITE_BASE_ADDR          31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_PROB_COUNTER_WRITE_BASE_ADDR_DEFAULT  0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_AMBC_BASE                             0x00002584      /* RW-4R */
#define LW_CLWENC_ENTROPY_AMBC_BASE_ADDR                        31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_AMBC_BASE_ADDR_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_MSB_BASE(i)              (0x00002588+(i)*4) /* RW-4A */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_MSB_BASE__SIZE_1         4               /*       */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_MSB_BASE_ADDR            31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_MSB_BASE_ADDR_DEFAULT    0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB                      0x00002598      /* RW-4R */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE0_ADDR           7:0             /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE0_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE1_ADDR           15:8            /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE1_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE2_ADDR           23:16           /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE2_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE3_ADDR           31:24           /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_LSB_BASE3_ADDR_DEFAULT   0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_SIZE(i)                  (0x0000259c+(i)*4) /* RW-4A */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_SIZE__SIZE_1             4               /*       */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_SIZE_SIZE                31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_STREAM_WRITE_SIZE_SIZE_DEFAULT        0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_TILE_DMA_BASE                         0x000025ac      /* RW-4R */
#define LW_CLWENC_ENTROPY_TILE_DMA_BASE_ADDR                    31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_TILE_DMA_BASE_ADDR_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_ABOVE_MV_BASE                         0x000025b0      /* RW-4R */
#define LW_CLWENC_ENTROPY_ABOVE_MV_BASE_ADDR                    31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_ABOVE_MV_BASE_ADDR_DEFAULT            0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_HW_PERF_CNT                           0x000025b4      /* RW-4R */
#define LW_CLWENC_ENTROPY_HW_PERF_CNT_VALUE                     31:0            /* RWIUF */
#define LW_CLWENC_ENTROPY_HW_PERF_CNT_VALUE_DEFAULT             0x00000000      /* RWI-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD                  0x000025b8      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_AV1_BE2DMA_AMBC_C_VLD 0:0        /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_AV1_BE2DMA_PROBS_C_VLD 1:1       /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODED2COEFFCTRL_REQ_C_VLD 2:2    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODED2CTRLSB_TXSIZES_C_VLD 3:3   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODED2CTX_CTRL_C_VLD 4:4         /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODED2INTRAM_CTRL_C_VLD 5:5      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODED2TXSIZE_CTRL_C_VLD 6:6      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODEDCTX2CTRL_PROBS_C_VLD 7:7    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CODEDCTX2DAALA_CTRL_C_VLD 8:8    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFF2COEFFCTRL_DONE_C_VLD 9:9   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFF2CTRL_PROBS_C_VLD 10:10     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFF2CTX_CTRL_C_VLD 11:11       /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFF2DAALA_CTRL_C_VLD 12:12     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFFCTRL2COEFF_REQ_C_VLD 13:13  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFFCTRL2CTRLSB_DATA_C_VLD 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_COEFFCTRL2DAALA_CTRL_C_VLD 15:15 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRL2CODEDCTX_PROBS_C_VLD 16:16  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRL2COEFF_PROBS_C_VLD 17:17     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRL2CTRLSB_CTRL_C_VLD 18:18     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRL2CTRLSB_PROBS_C_VLD 19:19    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRL2DAALA_CTRL_C_VLD 20:20      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRLSB2CODED_CTRL_C_VLD 21:21    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRLSB2CTRL_DATA_C_VLD 22:22     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRLSB2CTRL_PROBS_C_VLD 23:23    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_CTRLSB2DAALA_CTRL_C_VLD 24:24    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_DAALA2WRDMA_BITS_C_VLD 25:25     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_INTRA2CODEDCTX_CTRL_C_VLD 26:26  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PVLD_TXSIZE2CTX_CTRL_C_VLD 27:27      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY                  0x000025bc      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_AV1_BE2DMA_AMBC_C_RDY 0:0        /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_AV1_BE2DMA_PROBS_C_RDY 1:1       /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODED2COEFFCTRL_REQ_C_RDY 2:2    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODED2CTRLSB_TXSIZES_C_RDY 3:3   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODED2CTX_CTRL_C_RDY 4:4         /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODED2INTRAM_CTRL_C_RDY 5:5      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODED2TXSIZE_CTRL_C_RDY 6:6      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODEDCTX2CTRL_PROBS_C_RDY 7:7    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CODEDCTX2DAALA_CTRL_C_RDY 8:8    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFF2COEFFCTRL_DONE_C_RDY 9:9   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFF2CTRL_PROBS_C_RDY 10:10     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFF2CTX_CTRL_C_RDY 11:11       /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFF2DAALA_CTRL_C_RDY 12:12     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFFCTRL2COEFF_REQ_C_RDY 13:13  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFFCTRL2CTRLSB_DATA_C_RDY 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_COEFFCTRL2DAALA_CTRL_C_RDY 15:15 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRL2CODEDCTX_PROBS_C_RDY 16:16  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRL2COEFF_PROBS_C_RDY 17:17     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRL2CTRLSB_CTRL_C_RDY 18:18     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRL2CTRLSB_PROBS_C_RDY 19:19    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRL2DAALA_CTRL_C_RDY 20:20      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRLSB2CODED_CTRL_C_RDY 21:21    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRLSB2CTRL_DATA_C_RDY 22:22     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRLSB2CTRL_PROBS_C_RDY 23:23    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_CTRLSB2DAALA_CTRL_C_RDY 24:24    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_DAALA2WRDMA_BITS_C_RDY 25:25     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_INTRA2CODEDCTX_CTRL_C_RDY 26:26  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_IFC_PRDY_TXSIZE2CTX_CTRL_C_RDY 27:27      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_DIM             0x000025c0      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_DIM_WIDTH       15:0            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_DIM_WIDTH_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_DIM_HEIGHT      31:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_DIM_HEIGHT_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_POS             0x000025c4      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_POS_X           15:0            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_POS_X_DEFAULT   0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_POS_Y           31:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_POS_Y_DEFAULT   0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_SB              0x000025c8      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_SB_X            7:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_SB_X_DEFAULT    0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_SB_Y            15:8            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_TILE_SB_Y_DEFAULT    0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_STATE                0x000025cc      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_STATE_FSM_STATE      3:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_STATE_FSM_STATE_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_STATE_TILE_ID        15:4            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRL_STATE_TILE_ID_DEFAULT 0x00000000     /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE              0x000025d0      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_FSM_STATE    3:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_FSM_STATE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_TYPE      4:4             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_TYPE_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_VALID     5:5             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_VALID_DEFAULT 0x00000000  /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_X         9:6             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_X_DEFAULT 0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_Y         13:10           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_Y_DEFAULT 0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_WIDTH     17:14           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_WIDTH_DEFAULT 0x00000000  /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_HEIGHT    21:18           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_STATE_LW_HEIGHT_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_LOC                0x000025d4      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_LOC_X              15:0            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_LOC_X_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_LOC_Y              31:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CTRLSB_LOC_Y_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE            0x000025d8      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_FSM_STATE  1:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_FSM_STATE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_CLIENT_ENABLE 2:2          /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_CLIENT_ENABLE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_STAGE_VALID 4:3            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTX_STATE_STAGE_VALID_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE           0x000025dc      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_LW_TYPE   0:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_LW_TYPE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_SKIP      1:1             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_SKIP_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_X      5:2             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_X_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_Y      9:6             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_Y_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_WIDTH  12:10           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_WIDTH_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_HEIGHT 15:13           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TU_HEIGHT_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TX_TYPE   19:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_TX_TYPE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_ALL_ZERO  20:20           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_ALL_ZERO_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_COMP      22:21           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFFCTRL_STATE_COMP_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE               0x000025e0      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_PIPE_BUSY     0:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_PIPE_BUSY_DEFAULT 0x00000000  /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_FSM_STATE     4:1             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_FSM_STATE_DEFAULT 0x00000000  /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_LWR_POS       14:5            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_LWR_POS_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_EOB_POS       24:15           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_COEFF_STATE_EOB_POS_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE            0x000025e4      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_FSM_STATE  1:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_FSM_STATE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_CLIENT_ENABLE 2:2          /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_CLIENT_ENABLE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_STAGE_VALID 4:3            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODEDCTX_STATE_STAGE_VALID_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_TXSIZE_STATE        0x000025e8      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_TXSIZE_STATE_FSM_STATE 1:0          /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_TXSIZE_STATE_FSM_STATE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_INTRAM_STATE        0x000025ec      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_INTRAM_STATE_FSM_STATE 2:0          /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_INTRAM_STATE_FSM_STATE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_STATE               0x000025f0      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_STATE_FSM_STATE     4:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1BE_CODED_STATE_FSM_STATE_DEFAULT 0x00000000  /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO                  0x000025f4      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_SBX              7:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_SBX_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_SBY              15:8            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_SBY_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_LEFT_EDGE   16:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_LEFT_EDGE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_RIGHT_EDGE  17:17           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_RIGHT_EDGE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_TOP_EDGE    18:18           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_TOP_EDGE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_BOTTOM_EDGE 19:19           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_TILE_BOTTOM_EDGE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_LAST_SB_IN_TILE  20:20           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_SB_INFO_LAST_SB_IN_TILE_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO                  0x000025f8      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LWX              3:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LWX_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LWY              7:4             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LWY_DEFAULT      0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_TYPE          8:8             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_TYPE_DEFAULT  0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_WIDTH         11:9            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_WIDTH_DEFAULT 0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_HEIGHT        14:12           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LW_HEIGHT_DEFAULT 0x00000000     /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LAST_LW_IN_SB    15:15           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_LAST_LW_IN_SB_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_INTER_MODE       20:16           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_INTER_MODE_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_REF_FRAME_0      23:21           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_REF_FRAME_0_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_REF_FRAME_1      26:24           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_LW_INFO_REF_FRAME_1_DEFAULT 0x00000000   /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV0_INFO                 0x000025fc      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV0_INFO_X               13:0            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV0_INFO_X_DEFAULT       0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV0_INFO_Y               25:14           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV0_INFO_Y_DEFAULT       0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV1_INFO                 0x00002600      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV1_INFO_X               13:0            /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV1_INFO_X_DEFAULT       0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV1_INFO_Y               25:14           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MV1_INFO_Y_DEFAULT       0x00000000      /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO                0x00002604      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_CANDIDATES_CTR 6:0             /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_CANDIDATES_CTR_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_CANDIDATES2_CTR 13:7           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_CANDIDATES2_CTR_DEFAULT 0x00000000 /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_BOFFSETX       21:14           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_BOFFSETX_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_BOFFSETY       29:22           /* R-IUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_MISC_INFO_BOFFSETY_DEFAULT 0x00000000    /* R-I-V */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY               0x00002608      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_SB_CTRL_C_VLD 0:0  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_LW_CTRL_C_VLD 1:1  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_MVD_CTRL_C_VLD 2:2 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_TOP_MV_OUT_C_VLD 3:3          /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP_DRL_CTRL_C_VLD 4:4    /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP_CTXS_CTRL_C_VLD 5:5   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MATCHING_C_VLD 6:6            /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_NON_MATCHING_C_VLD 7:7        /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_CANDIDATE_C_VLD 8:8 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_DRL2CTRL_MODE_C_VLD 9:9   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_MODE_CTX_C_VLD 10:10 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_IDX_CTX_C_VLD 11:11 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_SB_CTRL_C_RDY 12:12 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_LW_CTRL_C_RDY 13:13 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP2BE_MVD_CTRL_C_RDY 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_TOP_MV_OUT_C_RDY 15:15        /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP_DRL_CTRL_C_RDY 16:16  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_MVP_CTXS_CTRL_C_RDY 17:17 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MATCHING_C_RDY 18:18          /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_NON_MATCHING_C_RDY 19:19      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_CANDIDATE_C_RDY 20:20 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_AV1_DRL2CTRL_MODE_C_RDY 21:21 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_MODE_CTX_C_RDY 22:22 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_AV1MVD_IFC_VLDRDY_MV_PRED_DRL_IDX_CTX_C_RDY 23:23 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY                 0x0000260c      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AUTODEMUX2BE_QUANT_DATA_C_RDY 0:0 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AUTODEMUX2BE_QUANT_DATA_C_VLD 1:1 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AUTOMUX2BE_QUANT_DATA_C0_RDY 2:2 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AUTOMUX2BE_QUANT_DATA_C0_VLD 3:3 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AV1_DMA2MVD_TOP_MV_IN_C_RDY 4:4 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AV1_DMA2MVD_TOP_MV_IN_C_VLD 5:5 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AV1_TSC2BE_COEFF_C_RDY 6:6      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_AV1_TSC2BE_COEFF_C_VLD 7:7      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_DMX2BE_TILE_INFO_C_RDY 8:8      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_DMX2BE_TILE_INFO_C_VLD 9:9      /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_DMX2TRANS_TU_INFO_C_RDY 10:10   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_DMX2TRANS_TU_INFO_C_VLD 11:11   /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2BE_AV1_TU_CTRL_C_RDY 12:12  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2BE_AV1_TU_CTRL_C_VLD 13:13  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_LW_CTRL_C_RDY 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_LW_CTRL_C_VLD 15:15 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_MV_CTRL_C_RDY 16:16 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_MV_CTRL_C_VLD 17:17 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_SB_CTRL_C_RDY 18:18 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_IFC_VLDRDY_REC2MVD_AV1_SB_CTRL_C_VLD 19:19 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_TOP_IFC_VLDRDY                  0x00002610      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_TOP_IFC_VLDRDY_DMA2BE_AMBC_IN_AV1_C_RDY 0:0     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_TOP_IFC_VLDRDY_DMA2BE_AMBC_IN_AV1_C_VLD 1:1     /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_TOP_IFC_VLDRDY_DMA2BE_PROB_TABLE_AV1_C_RDY 2:2  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_TOP_IFC_VLDRDY_DMA2BE_PROB_TABLE_AV1_C_VLD 3:3  /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY             0x00002614      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C0_RDY 0:0 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C0_VLD 1:1 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C1_RDY 2:2 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C1_VLD 3:3 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C2_RDY 4:4 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C2_VLD 5:5 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C3_RDY 6:6 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_SB_CTRL_C3_VLD 7:7 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C0_RDY 8:8 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C0_VLD 9:9 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C1_RDY 10:10 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C1_VLD 11:11 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C2_RDY 12:12 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C2_VLD 13:13 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C3_RDY 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_LW_CTRL_C3_VLD 15:15 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C0_RDY 16:16 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C0_VLD 17:17 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C1_RDY 18:18 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C1_VLD 19:19 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C2_RDY 20:20 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C2_VLD 21:21 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C3_RDY 22:22 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TU_CTRL_C3_VLD 23:23 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C0_RDY 24:24 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C0_VLD 25:25 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C1_RDY 26:26 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C1_VLD 27:27 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C2_RDY 28:28 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C2_VLD 29:29 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C3_RDY 30:30 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_IFC_VLDRDY_UNPACK2BE_TRANS_TU_INFO_C3_VLD 31:31 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY           0x00002618      /* R--4R */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C0_RDY 0:0 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C0_VLD 1:1 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C1_RDY 2:2 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C1_VLD 3:3 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C2_RDY 4:4 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C2_VLD 5:5 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C3_RDY 6:6 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_UNPACK2BE_QUANT_DATA_C3_VLD 7:7 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C0_RDY 8:8 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C0_VLD 9:9 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C1_RDY 10:10 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C1_VLD 11:11 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C2_RDY 12:12 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C2_VLD 13:13 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C3_RDY 14:14 /* R-XUF */
#define LW_CLWENC_ENTROPY_DEBUG_CORE_VP9_1_IFC_VLDRDY_DMA2BE_AMBC_IN_C3_VLD 15:15 /* R-XUF */
#define LW_CLWENC_ENTROPY_CG0                                   0x00004000      /* RW-4R */
#define LW_CLWENC_ENTROPY_CG0_INPUT_DEMUX_SLCG_OVERRIDE         0:0             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_INPUT_DEMUX_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_INPUT_DEMUX_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_INPUT_DEMUX_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_PACK_SLCG_OVERRIDE                1:1             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_PACK_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_PACK_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_PACK_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_UNPACK_SLCG_OVERRIDE              2:2             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_UNPACK_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_UNPACK_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_UNPACK_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_DEMUX_SLCG_OVERRIDE      3:3             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_DEMUX_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_DEMUX_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_DEMUX_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_MUX_SLCG_OVERRIDE        4:4             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_MUX_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_MUX_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_AUTO_MUX_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_AMBC_EXTRACT_SLCG_OVERRIDE        5:5             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_AMBC_EXTRACT_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_AMBC_EXTRACT_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_AMBC_EXTRACT_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_DEMUX_SLCG_OVERRIDE 6:6           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_DEMUX_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_DEMUX_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_DEMUX_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_SLCG_OVERRIDE     7:7             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_DATA_DEMUX_SLCG_OVERRIDE 8:8           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_DATA_DEMUX_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_DATA_DEMUX_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_DATA_DEMUX_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_AV1_SLCG_OVERRIDE  9:9             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_AV1_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_AV1_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_AV1_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_VP9_SLCG_OVERRIDE  10:10           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_VP9_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_VP9_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_CHECK_IDX_VP9_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_MEM_SLCG_OVERRIDE            11:11           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_MEM_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_MEM_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_MEM_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_SLCG_OVERRIDE      12:12           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_SLCG_OVERRIDE      13:13           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_SLCG_OVERRIDE     14:14           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_VP9_SLCG_OVERRIDE  15:15           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_VP9_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_VP9_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_READ_CTRL_VP9_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_VP9_SLCG_OVERRIDE  16:16           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_VP9_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_VP9_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_SEND_DATA_VP9_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_VP9_SLCG_OVERRIDE 17:17           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_VP9_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_VP9_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_SCAN_WRITE_CTRL_VP9_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CTRL_SLCG_OVERRIDE         18:18           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CTRL_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_RESI_SLCG_OVERRIDE         19:19           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_RESI_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_RESI_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_RESI_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_ENC_SLCG_OVERRIDE          20:20           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_ENC_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_ENC_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_ENC_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_COUNTER_SLCG_OVERRIDE      21:21           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_COUNTER_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_COUNTER_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_COUNTER_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_PUT_BITS_SLCG_OVERRIDE     22:22           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_PUT_BITS_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_PUT_BITS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_PUT_BITS_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CORE_ID_SLCG_OVERRIDE      23:23           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CORE_ID_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CORE_ID_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG0_VP9_BE_CORE_ID_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG1                                   0x00004004      /* RW-4R */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_CTRL_SLCG_OVERRIDE    0:0             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_CTRL_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_DRL_SLCG_OVERRIDE     1:1             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_DRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_DRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_PRED_DRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_STRM_CTXS_SLCG_OVERRIDE    2:2             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_STRM_CTXS_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_STRM_CTXS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_AV1_MV_STRM_CTXS_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SLCG_OVERRIDE                3:3             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SB_SLCG_OVERRIDE             4:4             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SB_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SB_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CTRL_SB_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_SLCG_OVERRIDE               5:5             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CODED_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CODED_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_INTRAM_SLCG_OVERRIDE        6:6             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CODED_INTRAM_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_INTRAM_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CODED_INTRAM_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_TXSIZE_SLCG_OVERRIDE        7:7             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CODED_TXSIZE_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_TXSIZE_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CODED_TXSIZE_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_CTX_SLCG_OVERRIDE           8:8             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_CODED_CTX_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_CODED_CTX_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_CODED_CTX_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTRL_SLCG_OVERRIDE          9:9             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTRL_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTRL_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_SLCG_OVERRIDE               10:10           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_COEFF_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTX_SLCG_OVERRIDE           11:11           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTX_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTX_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_COEFF_CTX_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_CDF_SLCG_OVERRIDE       12:12           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_CDF_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_CDF_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_CDF_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_BUF_SLCG_OVERRIDE       13:13           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_BUF_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_BUF_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_BUF_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_ACE_SLCG_OVERRIDE       14:14           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_ACE_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_ACE_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_ENTROPY_CG1_DAALA_ENC_ACE_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2                                   0x00004008      /* RW-4R */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA0_SLCG_OVERRIDE        0:0             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA0_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA0_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA0_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA1_SLCG_OVERRIDE        1:1             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA1_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA1_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA1_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA2_SLCG_OVERRIDE        2:2             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA2_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA2_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA2_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA3_SLCG_OVERRIDE        3:3             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA3_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA3_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_RD_DMA3_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE  4:4             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_WR_DMA_SLCG_OVERRIDE         5:5             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_AMBC_WR_DMA_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_WR_DMA_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_AMBC_WR_DMA_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_EP_DMA_MUX_SLCG_OVERRIDE          6:6             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_EP_DMA_MUX_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_EP_DMA_MUX_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_EP_DMA_MUX_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_RD_DMA_SLCG_OVERRIDE      7:7             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_RD_DMA_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_RD_DMA_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_RD_DMA_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_WR_DMA_SLCG_OVERRIDE      8:8             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_WR_DMA_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_WR_DMA_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_MVD_TOP_WR_DMA_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_RD_DMA_SLCG_OVERRIDE         9:9             /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_PROB_RD_DMA_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_RD_DMA_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_PROB_RD_DMA_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA0_SLCG_OVERRIDE        10:10           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA0_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA0_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA0_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA1_SLCG_OVERRIDE        11:11           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA1_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA1_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA1_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA2_SLCG_OVERRIDE        12:12           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA2_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA2_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA2_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA3_SLCG_OVERRIDE        13:13           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA3_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA3_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_PROB_WR_DMA3_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA0_SLCG_OVERRIDE      14:14           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA0_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA0_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA0_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA1_SLCG_OVERRIDE      15:15           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA1_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA1_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA1_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA2_SLCG_OVERRIDE      16:16           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA2_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA2_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA2_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA3_SLCG_OVERRIDE      17:17           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA3_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA3_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_STREAM_WR_DMA3_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_INFO_DUP_SLCG_OVERRIDE       18:18           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_INFO_DUP_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_INFO_DUP_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_INFO_DUP_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA0_SLCG_OVERRIDE        19:19           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA0_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA0_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA0_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA1_SLCG_OVERRIDE        20:20           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA1_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA1_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA1_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA2_SLCG_OVERRIDE        21:21           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA2_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA2_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA2_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA3_SLCG_OVERRIDE        22:22           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA3_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA3_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_RD_DMA3_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE 23:23       /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR2RD_SYNC_ARBITOR_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR_DMA_SLCG_OVERRIDE         24:24           /* RWIVF */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR_DMA_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR_DMA_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_ENTROPY_CG2_TILE_WR_DMA_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0                                    0x0000400c      /* RW-4R */
#define LW_CLWENC_FILTER_CG0_DBLK_BYPASS_CTRL_SLCG_OVERRIDE     0:0             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_BYPASS_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_BYPASS_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_BYPASS_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_R_SLCG_OVERRIDE        1:1             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_R_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_R_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_R_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_S_SLCG_OVERRIDE        2:2             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_S_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_S_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_CB_S_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_R_SLCG_OVERRIDE        3:3             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_R_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_R_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_R_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_S_SLCG_OVERRIDE        4:4             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_S_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_S_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_DMA_LB_S_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENPP_CTRL_SLCG_OVERRIDE      5:5             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_GENPP_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENPP_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENPP_CTRL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENSAO_CTRL_SLCG_OVERRIDE     6:6             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_DBLK_GENSAO_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENSAO_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_DBLK_GENSAO_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_AV1_SLCG_OVERRIDE 7:7            /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_AV1_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_AV1_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_AV1_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_HEVC_SLCG_OVERRIDE 8:8           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_HEVC_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_HEVC_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_HEVC_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_SLCG_OVERRIDE    9:9             /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_CALC_CTRLS_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_COMB_TUS_SLCG_OVERRIDE      10:10           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_COMB_TUS_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_COMB_TUS_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_COMB_TUS_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_DMA_MUX_SLCG_OVERRIDE       11:11           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_DMA_MUX_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_DMA_MUX_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_DMA_MUX_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_SKIP_SLCG_OVERRIDE     12:12           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_SKIP_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_SKIP_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_SKIP_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_TUS_SLCG_OVERRIDE      13:13           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_TUS_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_TUS_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_FLAT_TUS_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_AV1_DP_SLCG_OVERRIDE    14:14           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_AV1_DP_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_AV1_DP_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_AV1_DP_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_CTRL_SLCG_OVERRIDE      15:15           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_CTRL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_HEVC_DP_SLCG_OVERRIDE   16:16           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_HEVC_DP_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_HEVC_DP_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_HEVC_DP_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_MUX_SLCG_OVERRIDE       17:17           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_MUX_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_MUX_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_MUX_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_SLCG_OVERRIDE           18:18           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_UNPACK_SLCG_OVERRIDE    19:19           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_UNPACK_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_UNPACK_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_HOR_UNPACK_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_PRE_CTRLS_SLCG_OVERRIDE     20:20           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_PRE_CTRLS_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_PRE_CTRLS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_PRE_CTRLS_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_CTRLS_SLCG_OVERRIDE    21:21           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_CTRLS_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_CTRLS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_CTRLS_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_PIXELS_SLCG_OVERRIDE   22:22           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_PIXELS_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_PIXELS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_PIXELS_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_TUS_SLCG_OVERRIDE      23:23           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_TUS_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_TUS_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_READ_TUS_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_AV1_DP_SLCG_OVERRIDE    24:24           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_AV1_DP_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_AV1_DP_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_AV1_DP_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_CTRL_SLCG_OVERRIDE      25:25           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_CTRL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_HEVC_DP_SLCG_OVERRIDE   26:26           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_HEVC_DP_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_HEVC_DP_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_HEVC_DP_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_MUX_SLCG_OVERRIDE       27:27           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_MUX_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_MUX_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_MUX_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_SLCG_OVERRIDE           28:28           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG0_FILTER_VER_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG0_TILE_INFO_ALLOC_SLCG_OVERRIDE      29:29           /* RWIVF */
#define LW_CLWENC_FILTER_CG0_TILE_INFO_ALLOC_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG0_TILE_INFO_ALLOC_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG0_TILE_INFO_ALLOC_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG1                                    0x00004010      /* RW-4R */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_HOR_SYNC_SLCG_OVERRIDE   0:0             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_HOR_SYNC_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_HOR_SYNC_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_HOR_SYNC_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_SLCG_OVERRIDE            1:1             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_VER_SYNC_SLCG_OVERRIDE   2:2             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_VER_SYNC_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_VER_SYNC_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_CTRL_VER_SYNC_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_ENC_CTRL_SLCG_OVERRIDE        3:3             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_ENC_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_ENC_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_ENC_CTRL_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_FINDDIR_SLCG_OVERRIDE         4:4             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_FINDDIR_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_FINDDIR_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_FINDDIR_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PARAMS_SLCG_OVERRIDE          5:5             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_PARAMS_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PARAMS_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_PARAMS_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PE_SSE_SLCG_OVERRIDE          6:6             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_PE_SSE_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PE_SSE_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_PE_SSE_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PREP_SLCG_OVERRIDE            7:7             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_PREP_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PREP_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_PREP_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PROC_SLCG_OVERRIDE            8:8             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_PROC_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_PROC_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_PROC_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_BLKCTRL_SLCG_OVERRIDE    9:9             /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_BLKCTRL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_BLKCTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_BLKCTRL_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DBLKPXL_SLCG_OVERRIDE    10:10           /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DBLKPXL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DBLKPXL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DBLKPXL_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DMAPXL_SLCG_OVERRIDE     11:11           /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DMAPXL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DMAPXL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_DMAPXL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_SRCPXL_SLCG_OVERRIDE     12:12           /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_SRCPXL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_SRCPXL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_SRCPXL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_TOPROW_SLCG_OVERRIDE     13:13           /* RWIVF */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_TOPROW_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_TOPROW_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG1_CDEF_READ_TOPROW_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG2                                    0x00004014      /* RW-4R */
#define LW_CLWENC_FILTER_CG2_LR_CTRL_SLCG_OVERRIDE              0:0             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_CTRL_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_CTRL_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_CTRL_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_ENC_CTRL_SLCG_OVERRIDE          1:1             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_ENC_CTRL_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_ENC_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_ENC_CTRL_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_OUTPUT_SLCG_OVERRIDE            2:2             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_OUTPUT_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_OUTPUT_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_OUTPUT_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PARAMS_SLCG_OVERRIDE            3:3             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_PARAMS_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PARAMS_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_PARAMS_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_RDCOST_SLCG_OVERRIDE         4:4             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_PE_RDCOST_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_RDCOST_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_PE_RDCOST_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_SGRIN_SLCG_OVERRIDE          5:5             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_PE_SGRIN_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_SGRIN_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_PE_SGRIN_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_XQ_SLCG_OVERRIDE             6:6             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_PE_XQ_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PE_XQ_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_PE_XQ_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PROC_SLCG_OVERRIDE              7:7             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_PROC_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_PROC_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_PROC_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_CDEFPXL_SLCG_OVERRIDE      8:8             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_READ_CDEFPXL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_CDEFPXL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_READ_CDEFPXL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_LDMAPXL_SLCG_OVERRIDE      9:9             /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_READ_LDMAPXL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_LDMAPXL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_READ_LDMAPXL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_SRCPXL_SLCG_OVERRIDE       10:10           /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_READ_SRCPXL_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_READ_SRCPXL_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_READ_SRCPXL_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_SGR_SLCG_OVERRIDE               11:11           /* RWIVF */
#define LW_CLWENC_FILTER_CG2_LR_SGR_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG2_LR_SGR_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG2_LR_SGR_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG3                                    0x00004018      /* RW-4R */
#define LW_CLWENC_FILTER_CG3_PP_OUTPUT_SLCG_OVERRIDE            0:0             /* RWIVF */
#define LW_CLWENC_FILTER_CG3_PP_OUTPUT_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG3_PP_OUTPUT_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG3_PP_OUTPUT_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG3_PP_PROC_SLCG_OVERRIDE              1:1             /* RWIVF */
#define LW_CLWENC_FILTER_CG3_PP_PROC_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG3_PP_PROC_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG3_PP_PROC_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4                                    0x0000401c      /* RW-4R */
#define LW_CLWENC_FILTER_CG4_DBLK_LEFTBUF_DMA_SLCG_OVERRIDE     0:0             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_DBLK_LEFTBUF_DMA_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG4_DBLK_LEFTBUF_DMA_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG4_DBLK_LEFTBUF_DMA_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG4_DBLK_TOPBUF_DMA_SLCG_OVERRIDE      1:1             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_DBLK_TOPBUF_DMA_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_FILTER_CG4_DBLK_TOPBUF_DMA_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_FILTER_CG4_DBLK_TOPBUF_DMA_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG4_CDEF_LEFTBUF_DMA_SLCG_OVERRIDE     2:2             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_CDEF_LEFTBUF_DMA_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_FILTER_CG4_CDEF_LEFTBUF_DMA_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_FILTER_CG4_CDEF_LEFTBUF_DMA_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG4_LR_LEFTBUF_DMA_SLCG_OVERRIDE       3:3             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_LR_LEFTBUF_DMA_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_FILTER_CG4_LR_LEFTBUF_DMA_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_FILTER_CG4_LR_LEFTBUF_DMA_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4_LR_TOPBUF_DMA_SLCG_OVERRIDE        4:4             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_LR_TOPBUF_DMA_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_FILTER_CG4_LR_TOPBUF_DMA_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_FILTER_CG4_LR_TOPBUF_DMA_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4_TFC_PROC_SLCG_OVERRIDE             5:5             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_TFC_PROC_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4_TFC_PROC_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG4_TFC_PROC_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4_TFC_WR_ACK_SLCG_OVERRIDE           6:6             /* RWIVF */
#define LW_CLWENC_FILTER_CG4_TFC_WR_ACK_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_FILTER_CG4_TFC_WR_ACK_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_FILTER_CG4_TFC_WR_ACK_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0                                       0x00004020      /* RW-4R */
#define LW_CLWENC_RDO_CG0_RDO_Q_IQ_SLCG_OVERRIDE                0:0             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_Q_IQ_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_Q_IQ_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_Q_IQ_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_FUNNEL_SLCG_OVERRIDE    1:1             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_FUNNEL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_FUNNEL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_FUNNEL_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_FWD_SLCG_OVERRIDE           2:2             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_FWD_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_FWD_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_FWD_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_ILW_SLCG_OVERRIDE           3:3             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_ILW_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_ILW_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XPOSE_ILW_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_COL_SLCG_OVERRIDE       4:4             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_COL_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_COL_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_COL_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_ROW_SLCG_OVERRIDE       5:5             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_ROW_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_ROW_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_FWD_ROW_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_COL_SLCG_OVERRIDE       6:6             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_COL_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_COL_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_COL_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_ROW_SLCG_OVERRIDE       7:7             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_ROW_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_ROW_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_XFORM_ILW_ROW_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_COEF_COST_EST_SLCG_OVERRIDE       8:8             /* RWIVF */
#define LW_CLWENC_RDO_CG0_RDO_COEF_COST_EST_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG0_RDO_COEF_COST_EST_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG0_RDO_COEF_COST_EST_SLCG_OVERRIDE__PROD 0x00000001      /* RW--V */
#define LW_CLWENC_RDO_CG1                                       0x00004024      /* RW-4R */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_COST_SLCG_OVERRIDE     0:0             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_COST_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_COST_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_COST_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_CTRL_SLCG_OVERRIDE     1:1             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_LW_COST_SLCG_OVERRIDE  2:2             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_LW_COST_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_LW_COST_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_LW_COST_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_ENG_SLCG_OVERRIDE      3:3             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_ENG_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_ENG_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_ENG_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_PART_COST_SLCG_OVERRIDE 4:4            /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_PART_COST_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_PART_COST_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_PART_COST_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_RECON_SLCG_OVERRIDE    5:5             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_RECON_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_RECON_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_RECON_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_SATD_SORT_SLCG_OVERRIDE 6:6            /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_SATD_SORT_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_SATD_SORT_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_SATD_SORT_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_TP_SLCG_OVERRIDE       7:7             /* RWIVF */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_TP_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_TP_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_RDO_CG1_RDO_PRED_INTRA_TP_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2                                       0x00004028      /* RW-4R */
#define LW_CLWENC_RDO_CG2_PBUF_BUFR_SLCG_OVERRIDE               0:0             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_BUFR_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFR_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFR_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_EREQ_SLCG_OVERRIDE          1:1             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_EREQ_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_EREQ_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_EREQ_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_MVMUX_SLCG_OVERRIDE         2:2             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_MVMUX_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_MVMUX_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_MVMUX_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_PDATA_SLCG_OVERRIDE         3:3             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_PDATA_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_PDATA_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_BUFW_PDATA_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_RBUF_SLCG_OVERRIDE               4:4             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_RBUF_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_RBUF_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_RBUF_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_RREQ_SLCG_OVERRIDE               5:5             /* RWIVF */
#define LW_CLWENC_RDO_CG2_PBUF_RREQ_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PBUF_RREQ_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_PBUF_RREQ_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFR_SLCG_OVERRIDE               6:6             /* RWIVF */
#define LW_CLWENC_RDO_CG2_WBUF_BUFR_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFR_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFR_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFW_SLCG_OVERRIDE               7:7             /* RWIVF */
#define LW_CLWENC_RDO_CG2_WBUF_BUFW_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFW_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_WBUF_BUFW_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_RBUF_SLCG_OVERRIDE               8:8             /* RWIVF */
#define LW_CLWENC_RDO_CG2_WBUF_RBUF_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_RBUF_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_WBUF_RBUF_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_RREQ_SLCG_OVERRIDE               9:9             /* RWIVF */
#define LW_CLWENC_RDO_CG2_WBUF_RREQ_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_WBUF_RREQ_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_WBUF_RREQ_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_ARB_SLCG_OVERRIDE                10:10           /* RWIVF */
#define LW_CLWENC_RDO_CG2_CBUF_ARB_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_ARB_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_CBUF_ARB_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_MEM_SLCG_OVERRIDE                11:11           /* RWIVF */
#define LW_CLWENC_RDO_CG2_CBUF_MEM_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_MEM_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_CBUF_MEM_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_PARSER_SLCG_OVERRIDE             12:12           /* RWIVF */
#define LW_CLWENC_RDO_CG2_CBUF_PARSER_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_PARSER_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_CBUF_PARSER_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_READ_SLCG_OVERRIDE               13:13           /* RWIVF */
#define LW_CLWENC_RDO_CG2_CBUF_READ_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_READ_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_CBUF_READ_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_WRITE_SLCG_OVERRIDE              14:14           /* RWIVF */
#define LW_CLWENC_RDO_CG2_CBUF_WRITE_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_CBUF_WRITE_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_CBUF_WRITE_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_ARB_SLCG_OVERRIDE                15:15           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RBUF_ARB_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_ARB_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RBUF_ARB_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_MEM_SLCG_OVERRIDE                16:16           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RBUF_MEM_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_MEM_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RBUF_MEM_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_READ_SLCG_OVERRIDE               17:17           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RBUF_READ_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_READ_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RBUF_READ_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_WRITE_SLCG_OVERRIDE              18:18           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RBUF_WRITE_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RBUF_WRITE_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RBUF_WRITE_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_SB_CTRL_SLCG_OVERRIDE                 19:19           /* RWIVF */
#define LW_CLWENC_RDO_CG2_SB_CTRL_SLCG_OVERRIDE_ENABLED         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_SB_CTRL_SLCG_OVERRIDE_DISABLED        0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_SB_CTRL_SLCG_OVERRIDE__PROD           0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_TU_SEARCH_SLCG_OVERRIDE               20:20           /* RWIVF */
#define LW_CLWENC_RDO_CG2_TU_SEARCH_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_TU_SEARCH_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_TU_SEARCH_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_TX_TYPE_SEARCH_SLCG_OVERRIDE          21:21           /* RWIVF */
#define LW_CLWENC_RDO_CG2_TX_TYPE_SEARCH_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_TX_TYPE_SEARCH_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_TX_TYPE_SEARCH_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_DIST_SLCG_OVERRIDE            22:22           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_TUD_DIST_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_DIST_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_DIST_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TREE_SEARCH_SLCG_OVERRIDE     23:23           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TREE_SEARCH_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TREE_SEARCH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TREE_SEARCH_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TU_COST_SLCG_OVERRIDE         24:24           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TU_COST_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TU_COST_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TU_COST_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TYPE_SEARCH_SLCG_OVERRIDE     25:25           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TYPE_SEARCH_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TYPE_SEARCH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_TYPE_SEARCH_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_VAR_MEM_SLCG_OVERRIDE         26:26           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_TUD_VAR_MEM_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_VAR_MEM_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_TUD_VAR_MEM_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_MD_SLCG_OVERRIDE                      27:27           /* RWIVF */
#define LW_CLWENC_RDO_CG2_MD_SLCG_OVERRIDE_ENABLED              0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_MD_SLCG_OVERRIDE_DISABLED             0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_MD_SLCG_OVERRIDE__PROD                0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PUD_SLCG_OVERRIDE                     28:28           /* RWIVF */
#define LW_CLWENC_RDO_CG2_PUD_SLCG_OVERRIDE_ENABLED             0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_PUD_SLCG_OVERRIDE_DISABLED            0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_PUD_SLCG_OVERRIDE__PROD               0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_MV_DMA_SLCG_OVERRIDE              29:29           /* RWIVF */
#define LW_CLWENC_RDO_CG2_RDO_MV_DMA_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_RDO_CG2_RDO_MV_DMA_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_RDO_CG2_RDO_MV_DMA_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0                                       0x0000402c      /* RW-4R */
#define LW_CLWENC_REC_CG0_REC_Q_IQ_SLCG_OVERRIDE                0:0             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_Q_IQ_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_Q_IQ_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_Q_IQ_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_FWHT_SLCG_OVERRIDE                1:1             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_FWHT_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_FWHT_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_FWHT_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_FWD_SLCG_OVERRIDE           2:2             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XPOSE_FWD_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_FWD_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_FWD_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_ILW_SLCG_OVERRIDE           3:3             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XPOSE_ILW_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_ILW_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XPOSE_ILW_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_COL_SLCG_OVERRIDE       4:4             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_COL_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_COL_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_COL_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_ROW_SLCG_OVERRIDE       5:5             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_ROW_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_ROW_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XFORM_FWD_ROW_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_COL_SLCG_OVERRIDE       6:6             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_COL_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_COL_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_COL_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_ROW_SLCG_OVERRIDE       7:7             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_ROW_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_ROW_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_XFORM_ILW_ROW_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG0_REC_COEF_COST_EST_SLCG_OVERRIDE       8:8             /* RWIVF */
#define LW_CLWENC_REC_CG0_REC_COEF_COST_EST_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG0_REC_COEF_COST_EST_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_REC_CG0_REC_COEF_COST_EST_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1                                       0x00004030      /* RW-4R */
#define LW_CLWENC_REC_CG1_INTRA_DMA_SLCG_OVERRIDE               0:0             /* RWIVF */
#define LW_CLWENC_REC_CG1_INTRA_DMA_SLCG_OVERRIDE_ENABLED       0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_INTRA_DMA_SLCG_OVERRIDE_DISABLED      0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_INTRA_DMA_SLCG_OVERRIDE__PROD         0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_POST_RECONST_SLCG_OVERRIDE            1:1             /* RWIVF */
#define LW_CLWENC_REC_CG1_POST_RECONST_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_POST_RECONST_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_POST_RECONST_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CALC_SLCG_OVERRIDE         2:2             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CALC_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CALC_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CALC_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CTRL_SLCG_OVERRIDE         3:3             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CTRL_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_MD_SLCG_OVERRIDE           4:4             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_MD_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_MD_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_MD_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NB_CHECK_SLCG_OVERRIDE     5:5             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NB_CHECK_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NB_CHECK_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NB_CHECK_SLCG_OVERRIDE__PROD 0x00000001    /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NEIGH_SLCG_OVERRIDE        6:6             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NEIGH_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NEIGH_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_NEIGH_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_PREPROCESS_SLCG_OVERRIDE   7:7             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_PREPROCESS_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_PREPROCESS_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_PREPROCESS_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_REC_CG1_RECONST_SLCG_OVERRIDE                 8:8             /* RWIVF */
#define LW_CLWENC_REC_CG1_RECONST_SLCG_OVERRIDE_ENABLED         0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_RECONST_SLCG_OVERRIDE_DISABLED        0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_RECONST_SLCG_OVERRIDE__PROD           0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_DC_CALC_SLCG_OVERRIDE      9:9             /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_DC_CALC_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_DC_CALC_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_DC_CALC_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_REC_CG1_PRE_RECONST_SLCG_OVERRIDE             10:10           /* RWIVF */
#define LW_CLWENC_REC_CG1_PRE_RECONST_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRE_RECONST_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_PRE_RECONST_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CBUF_REQ_SLCG_OVERRIDE     11:11           /* RWIVF */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CBUF_REQ_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CBUF_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_REC_CG1_PRED_INTRA_CBUF_REQ_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_REC_CG1_REC_CTRL_SLCG_OVERRIDE                12:12           /* RWIVF */
#define LW_CLWENC_REC_CG1_REC_CTRL_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_CTRL_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_REC_CTRL_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_CTRL_OUT_SLCG_OVERRIDE            13:13           /* RWIVF */
#define LW_CLWENC_REC_CG1_REC_CTRL_OUT_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_CTRL_OUT_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_REC_CTRL_OUT_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_DIST_SLCG_OVERRIDE            14:14           /* RWIVF */
#define LW_CLWENC_REC_CG1_REC_TUD_DIST_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_DIST_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG1_REC_TUD_DIST_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_TU_COST_SLCG_OVERRIDE         15:15           /* RWIVF */
#define LW_CLWENC_REC_CG1_REC_TUD_TU_COST_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_TU_COST_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_REC_CG1_REC_TUD_TU_COST_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_VAR_MEM_SLCG_OVERRIDE         16:16           /* RWIVF */
#define LW_CLWENC_REC_CG1_REC_TUD_VAR_MEM_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG1_REC_TUD_VAR_MEM_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_REC_CG1_REC_TUD_VAR_MEM_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2                                       0x00004034      /* RW-4R */
#define LW_CLWENC_REC_CG2_REC_PBUF_SLCG_OVERRIDE                0:0             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_PBUF_SLCG_OVERRIDE_ENABLED        0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_PBUF_SLCG_OVERRIDE_DISABLED       0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_PBUF_SLCG_OVERRIDE__PROD          0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_ARB_SLCG_OVERRIDE            1:1             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_ARB_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_ARB_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_ARB_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_MEM_SLCG_OVERRIDE            2:2             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_MEM_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_MEM_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_MEM_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_PARSER_SLCG_OVERRIDE         3:3             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_PARSER_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_PARSER_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_PARSER_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_READ_SLCG_OVERRIDE           4:4             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_READ_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_READ_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_READ_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_WRITE_SLCG_OVERRIDE          5:5             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_WRITE_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_WRITE_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_WRITE_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_DOUT_SLCG_OVERRIDE           6:6             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_CBUF_DOUT_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_CBUF_DOUT_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_CBUF_DOUT_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_ARB_SLCG_OVERRIDE            7:7             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_ARB_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_ARB_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_ARB_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DEMUX_SLCG_OVERRIDE          8:8             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_DEMUX_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DEMUX_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DEMUX_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DOUT_SLCG_OVERRIDE           9:9             /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_DOUT_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DOUT_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_DOUT_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_MEM_SLCG_OVERRIDE            10:10           /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_MEM_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_MEM_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_MEM_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_READ_SLCG_OVERRIDE           11:11           /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_READ_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_READ_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_READ_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_WRITE_SLCG_OVERRIDE          12:12           /* RWIVF */
#define LW_CLWENC_REC_CG2_REC_RBUF_WRITE_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_REC_CG2_REC_RBUF_WRITE_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_REC_CG2_REC_RBUF_WRITE_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0                                       0x00004038      /* RW-4R */
#define LW_CLWENC_SPS_CG0_SMD_PARSER_SLCG_OVERRIDE              0:0             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_PARSER_SLCG_OVERRIDE_ENABLED      0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_PARSER_SLCG_OVERRIDE_DISABLED     0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_PARSER_SLCG_OVERRIDE__PROD        0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_CTRL_SLCG_OVERRIDE            1:1             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_MVP_CTRL_SLCG_OVERRIDE_ENABLED    0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_CTRL_SLCG_OVERRIDE_DISABLED   0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_CTRL_SLCG_OVERRIDE__PROD      0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_PU_PROC_SLCG_OVERRIDE             2:2             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_PU_PROC_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_PU_PROC_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_PU_PROC_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_LW_PROC_SLCG_OVERRIDE             3:3             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_LW_PROC_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_LW_PROC_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_LW_PROC_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_FOUND_MATCH_SLCG_OVERRIDE    4:4             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_FOUND_MATCH_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_FOUND_MATCH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_FOUND_MATCH_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_MVP_STACK_SLCG_OVERRIDE      5:5             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_MVP_STACK_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_MVP_STACK_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_EXTR_MVP_STACK_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_FOUND_MATCH_SLCG_OVERRIDE         6:6             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_FOUND_MATCH_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_FOUND_MATCH_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_FOUND_MATCH_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MV_BUFF_SLCG_OVERRIDE             7:7             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_MV_BUFF_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MV_BUFF_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_MV_BUFF_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_RCTRL_SLCG_OVERRIDE           8:8             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_MVB_RCTRL_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_RCTRL_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_RCTRL_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_WCTRL_SLCG_OVERRIDE           9:9             /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_MVB_WCTRL_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_WCTRL_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_MVB_WCTRL_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_STACK_SLCG_OVERRIDE           10:10           /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_MVP_STACK_SLCG_OVERRIDE_ENABLED   0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_STACK_SLCG_OVERRIDE_DISABLED  0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_MVP_STACK_SLCG_OVERRIDE__PROD     0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_SORT_STACK_SLCG_OVERRIDE          11:11           /* RWIVF */
#define LW_CLWENC_SPS_CG0_SMD_SORT_STACK_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_SPS_CG0_SMD_SORT_STACK_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_SPS_CG0_SMD_SORT_STACK_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0                                    0x0000403c      /* RW-4R */
#define LW_CLWENC_PART_F_CG0_CACHE_FBIF_ARB_SLCG_OVERRIDE       0:0             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CACHE_FBIF_ARB_SLCG_OVERRIDE_ENABLED 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG0_CACHE_FBIF_ARB_SLCG_OVERRIDE_DISABLED 0x00000001   /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CACHE_FBIF_ARB_SLCG_OVERRIDE__PROD 0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_BLK_CHECK_SLCG_OVERRIDE     1:1             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_BLK_CHECK_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_BLK_CHECK_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_BLK_CHECK_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_CLIENT_FIFO_SLCG_OVERRIDE   2:2             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_CLIENT_FIFO_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_CLIENT_FIFO_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_CLIENT_FIFO_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_MEM_CTRL_SLCG_OVERRIDE      3:3             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_MEM_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_MEM_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_MEM_CTRL_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_PARSE_REQ_SLCG_OVERRIDE     4:4             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_PARSE_REQ_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_PARSE_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_PARSE_REQ_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_CORE_SLCG_OVERRIDE      5:5             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_CORE_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_CORE_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_CORE_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_SLCG_OVERRIDE        6:6             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_MUX_SLCG_OVERRIDE    7:7             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_MUX_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_MUX_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_RD_MUX_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_WR_SLCG_OVERRIDE        8:8             /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_WR_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_WR_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RAM_WR_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE 9:9            /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_REQ_REORDER_SLCG_OVERRIDE   10:10           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_REQ_REORDER_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_REQ_REORDER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_REQ_REORDER_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_SYS_MEM_IF_SLCG_OVERRIDE    11:11           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_CCACHE_SYS_MEM_IF_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_CCACHE_SYS_MEM_IF_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_CCACHE_SYS_MEM_IF_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LW_BUF_CTRL_SLCG_OVERRIDE          12:12           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LW_BUF_CTRL_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_LW_BUF_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LW_BUF_CTRL_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_BLK_CHECK_SLCG_OVERRIDE     13:13           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_BLK_CHECK_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_BLK_CHECK_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_BLK_CHECK_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_FPS_FIFO_SLCG_OVERRIDE      14:14           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_FPS_FIFO_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_FPS_FIFO_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_FPS_FIFO_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MCT_FIFO_SLCG_OVERRIDE      15:15           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_MCT_FIFO_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MCT_FIFO_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MCT_FIFO_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_ARB_SLCG_OVERRIDE  16:16           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_ARB_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_ARB_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_ARB_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_WR_SYNC_SLCG_OVERRIDE 17:17        /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_WR_SYNC_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_WR_SYNC_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_MEM_CTRL_WR_SYNC_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_ALLOC_REQ_SLCG_OVERRIDE 18:18         /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_ALLOC_REQ_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_ALLOC_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_ALLOC_REQ_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RD_REQ_SLCG_OVERRIDE  19:19           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RD_REQ_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RD_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RD_REQ_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RELEASE_REQ_SLCG_OVERRIDE 20:20       /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RELEASE_REQ_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RELEASE_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PARSE_RELEASE_REQ_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_CORE_SLCG_OVERRIDE 21:21         /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_CORE_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_CORE_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_CORE_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_PRE_SLCG_OVERRIDE 22:22          /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_PRE_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_PRE_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CHECK_PRE_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CTRL_SLCG_OVERRIDE     23:23           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_CTRL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_RD_REQ_SLCG_OVERRIDE   24:24           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_RD_REQ_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_RD_REQ_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_PEND_RD_REQ_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_CORE_SLCG_OVERRIDE      25:25           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_CORE_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_CORE_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_CORE_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_SLCG_OVERRIDE        26:26           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_MUX_SLCG_OVERRIDE    27:27           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_MUX_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_MUX_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_RD_MUX_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_WR_SLCG_OVERRIDE        28:28           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_WR_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_WR_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RAM_WR_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REORDER_SLCG_OVERRIDE    29:29           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REORDER_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REORDER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REORDER_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE 30:30          /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_RD_REQ_ARBITER_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_SPS_FIFO_SLCG_OVERRIDE      31:31           /* RWIVF */
#define LW_CLWENC_PART_F_CG0_LCACHE_SPS_FIFO_SLCG_OVERRIDE_ENABLED 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG0_LCACHE_SPS_FIFO_SLCG_OVERRIDE_DISABLED 0x00000001  /* RWI-V */
#define LW_CLWENC_PART_F_CG0_LCACHE_SPS_FIFO_SLCG_OVERRIDE__PROD 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1                                    0x00004040      /* RW-4R */
#define LW_CLWENC_PART_F_CG1_LCACHE_SYS_MEM_IF_SLCG_OVERRIDE    0:0             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_LCACHE_SYS_MEM_IF_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_SYS_MEM_IF_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_LCACHE_SYS_MEM_IF_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_PEND_CTRL_SLCG_OVERRIDE  1:1             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_PEND_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_PEND_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_PEND_CTRL_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REORDER_SLCG_OVERRIDE    2:2             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REORDER_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REORDER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REORDER_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REQ_CTRL_SLCG_OVERRIDE   3:3             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REQ_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REQ_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_LCACHE_WR_REQ_CTRL_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_COST_SLCG_OVERRIDE         4:4             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_COST_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_COST_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_COST_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_SSE_SLCG_OVERRIDE          5:5             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_SSE_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_SSE_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_CAL_SSE_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_BI_WP_SLCG_OVERRIDE          6:6             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_BI_WP_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_BI_WP_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_BI_WP_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_COMPARE_SLCG_OVERRIDE        7:7             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_COMPARE_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_COMPARE_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_COMPARE_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_LWR_BUF_CTRL_SLCG_OVERRIDE   8:8             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_LWR_BUF_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_LWR_BUF_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_LWR_BUF_CTRL_SLCG_OVERRIDE__PROD 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_FILTER_SEL_SLCG_OVERRIDE     9:9             /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_FILTER_SEL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_FILTER_SEL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_FILTER_SEL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_H264_FILTER_PATH_SLCG_OVERRIDE 10:10         /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_H264_FILTER_PATH_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_H264_FILTER_PATH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_H264_FILTER_PATH_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_HOR_FILTER_SLCG_OVERRIDE     11:11           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_HOR_FILTER_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_HOR_FILTER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_HOR_FILTER_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_MV_CTRL_SLCG_OVERRIDE        12:12           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_MV_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_MV_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_MV_CTRL_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_REF_SEL_SLCG_OVERRIDE        13:13           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_REF_SEL_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_REF_SEL_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_REF_SEL_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_VER_FILTER_SLCG_OVERRIDE     14:14           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_E_VER_FILTER_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_E_VER_FILTER_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_E_VER_FILTER_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_BUF_SLCG_OVERRIDE         15:15           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_BUF_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_BUF_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_BUF_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_WP_SLCG_OVERRIDE          16:16           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_WP_SLCG_OVERRIDE_ENABLED  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_WP_SLCG_OVERRIDE_DISABLED 0x00000001      /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_BI_WP_SLCG_OVERRIDE__PROD    0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_CHROMA_BUF_SLCG_OVERRIDE     17:17           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_CHROMA_BUF_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_CHROMA_BUF_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_CHROMA_BUF_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_PATH_SLCG_OVERRIDE    18:18           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_PATH_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_PATH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_PATH_SLCG_OVERRIDE__PROD 0x00000000   /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_SEL_SLCG_OVERRIDE     19:19           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_SEL_SLCG_OVERRIDE_ENABLED 0x00000000  /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_SEL_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_FILTER_SEL_SLCG_OVERRIDE__PROD 0x00000000    /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_H264_FILTER_PATH_SLCG_OVERRIDE 20:20         /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_H264_FILTER_PATH_SLCG_OVERRIDE_ENABLED 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_H264_FILTER_PATH_SLCG_OVERRIDE_DISABLED 0x00000001 /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_H264_FILTER_PATH_SLCG_OVERRIDE__PROD 0x00000000 /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_MV_CTRL_SLCG_OVERRIDE        21:21           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_MV_CTRL_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_MV_CTRL_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_MV_CTRL_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_REF_SEL_SLCG_OVERRIDE        22:22           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_F_REF_SEL_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_F_REF_SEL_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_F_REF_SEL_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_SHARE_RAM_SLCG_OVERRIDE        23:23           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_MCT_SHARE_RAM_SLCG_OVERRIDE_ENABLED 0x00000000     /* RW--V */
#define LW_CLWENC_PART_F_CG1_MCT_SHARE_RAM_SLCG_OVERRIDE_DISABLED 0x00000001    /* RWI-V */
#define LW_CLWENC_PART_F_CG1_MCT_SHARE_RAM_SLCG_OVERRIDE__PROD  0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_SLCG_OVERRIDE             24:24           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_READ_MDP_SLCG_OVERRIDE_ENABLED     0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_SLCG_OVERRIDE_DISABLED    0x00000001      /* RWI-V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_SLCG_OVERRIDE__PROD       0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_PRE_SLCG_OVERRIDE         25:25           /* RWIVF */
#define LW_CLWENC_PART_F_CG1_READ_MDP_PRE_SLCG_OVERRIDE_ENABLED 0x00000000      /* RW--V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_PRE_SLCG_OVERRIDE_DISABLED 0x00000001     /* RWI-V */
#define LW_CLWENC_PART_F_CG1_READ_MDP_PRE_SLCG_OVERRIDE__PROD   0x00000000      /* RW--V */
#define LW_CLWENC_SAFETY_CRC_CFG                                0x00004100      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_CFG_ADDR_COMP                      0:0             /* RWIUF */
#define LW_CLWENC_SAFETY_CRC_CFG_ADDR_COMP_DIS                  0x00000000      /* RWI-V */
#define LW_CLWENC_SAFETY_CRC_CFG_ADDR_COMP_EN                   0x00000001      /* RW--V */
#define LW_CLWENC_SAFETY_CRC_CFG_INIT                           1:1             /* RWIUF */
#define LW_CLWENC_SAFETY_CRC_CFG_INIT_DIS                       0x00000000      /* RWI-V */
#define LW_CLWENC_SAFETY_CRC_CFG_INIT_EN                        0x00000001      /* RW--V */
#define LW_CLWENC_SAFETY_CRC_CFG_COMP                           2:2             /* RWIUF */
#define LW_CLWENC_SAFETY_CRC_CFG_COMP_DIS                       0x00000000      /* RWI-V */
#define LW_CLWENC_SAFETY_CRC_CFG_COMP_EN                        0x00000001      /* RW--V */
#define LW_CLWENC_SAFETY_CRC_CFG_MEM_WR_DIS                     3:3             /* RWIUF */
#define LW_CLWENC_SAFETY_CRC_CFG_MEM_WR_DIS_ON                  0x00000000      /* RWI-V */
#define LW_CLWENC_SAFETY_CRC_CFG_MEM_WR_DIS_OFF                 0x00000001      /* RW--V */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEB2FBIF_WR         0x00004104      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEB2FBIF_WR_VAL     31:0            /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEB2FBIF_WR                0x00004108      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEB2FBIF_WR_VAL            31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEC2FBIF_WR         0x0000410c      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEC2FBIF_WR_VAL     31:0            /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEC2FBIF_WR                0x00004110      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEC2FBIF_WR_VAL            31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEC2FBIF_COLOC_WR   0x00004114      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MPEC2FBIF_COLOC_WR_VAL 31:0          /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEC2FBIF_COLOC_WR          0x00004118      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_MPEC2FBIF_COLOC_WR_VAL      31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_WMVP2FBIF_WR         0x0000411c      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_WMVP2FBIF_WR_VAL     31:0            /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_WMVP2FBIF_WR                0x00004120      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_WMVP2FBIF_WR_VAL            31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_HIST2FBIF_WR         0x00004124      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_HIST2FBIF_WR_VAL     31:0            /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_HIST2FBIF_WR                0x00004128      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_HIST2FBIF_WR_VAL            31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MEDMA2FBIF_WR        0x0000412c      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_B_MEDMA2FBIF_WR_VAL    31:0            /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_PART_B_MEDMA2FBIF_WR               0x00004130      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_PART_B_MEDMA2FBIF_WR_VAL           31:0            /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B                      0x00004140      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEB2FBIF_WR_CRC_IS_ERROR 0:0        /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEB2FBIF_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEB2FBIF_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_WR_CRC_IS_ERROR 1:1        /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_COLOC_WR_CRC_IS_ERROR 2:2  /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_COLOC_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MPEC2FBIF_COLOC_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_WMVP2FBIF_WR_CRC_IS_ERROR 3:3        /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_WMVP2FBIF_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_WMVP2FBIF_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_HIST2FBIF_WR_CRC_IS_ERROR 4:4        /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_HIST2FBIF_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_HIST2FBIF_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MEDMA2FBIF_WR_CRC_IS_ERROR 5:5       /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MEDMA2FBIF_WR_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_B_MEDMA2FBIF_WR_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004200 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004204 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004208 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000420c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004210 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004214 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004218 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000421c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004220 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004224 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004228 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000422c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004230 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004234 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004238 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000423c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004240 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004244 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004248 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000424c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004250 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004254 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004258 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000425c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004260 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004264 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004268 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000426c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004270 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004274 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004278 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000427c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004280 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004284 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004288 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000428c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004290 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004294 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x00004298 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x0000429c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042a0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042a4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042a8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042ac /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042b0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP 0x000042b4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042b8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042bc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042c0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042c4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042c8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042cc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042d0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042d4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042d8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042dc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042e0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042e4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042e8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042ec /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042f0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042f4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042f8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL 0x000042fc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004300 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004304 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004308 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL 0x0000430c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004310 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004314 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004318 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL 0x0000431c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004320 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004324 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004328 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL 0x0000432c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004330 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL 0x00004334 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x00004338 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x0000433c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x00004340 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x00004344 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x00004348 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x0000434c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x00004350 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x00004354 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x00004358 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x0000435c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x00004360 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x00004364 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT 0x00004368 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT 0x0000436c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x00004370 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT 0x00004374 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x00004378 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT 0x0000437c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x00004380 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT 0x00004384 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x00004388 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x0000438c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x00004390 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x00004394 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x00004398 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x0000439c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043a0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043a4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043a8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043ac /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043b0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043b4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043b8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043bc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043c0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043c4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043c8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043cc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043d0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043d4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043d8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043dc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043e0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043e4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043e8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT 0x000043ec /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP 0x000043f0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP 0x000043f4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP 0x000043f8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP 0x000043fc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004400 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004404 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004408 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000440c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004410 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004414 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004418 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000441c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004420 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004424 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004428 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000442c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004430 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004434 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004438 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000443c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004440 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004444 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004448 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000444c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004450 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004454 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004458 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000445c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004460 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004464 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004468 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000446c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004470 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004474 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x00004478 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP 0x0000447c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004480 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004484 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004488 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x0000448c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004490 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004494 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x00004498 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x0000449c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044a0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044a4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044a8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044ac /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044b0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044b4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044b8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044bc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044c0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044c4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044c8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044cc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044d0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044d4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044d8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044dc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044e0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044e4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044e8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044ec /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044f0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044f4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044f8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP 0x000044fc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004500 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004504 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004508 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000450c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004510 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004514 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004518 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000451c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004520 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004524 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004528 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000452c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004530 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004534 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004538 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000453c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004540 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004544 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004548 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000454c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004550 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004554 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004558 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000455c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004560 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004564 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004568 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000456c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004570 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004574 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004578 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000457c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004580 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004584 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x00004588 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP 0x0000458c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004590 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004594 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004598 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000459c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045a0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045a4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045a8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045ac /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045b0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045b4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045b8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045bc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045c0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045c4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045c8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045cc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045d0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045d4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045d8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045dc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045e0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045e4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045e8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045ec /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045f0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045f4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045f8 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x000045fc /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004600 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004604 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004608 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000460c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004610 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004614 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004618 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000461c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004620 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004624 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004628 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000462c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004630 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004634 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004638 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000463c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004640 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004644 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004648 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000464c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004650 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004654 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004658 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP 0x0000465c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004660 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP 0x00004664 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004668 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x0000466c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004670 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004674 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004678 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x0000467c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004680 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004684 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004688 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x0000468c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004690 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004694 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x00004698 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x0000469c /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x000046a0 /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_GOLDEN_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* RW-VF */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP 0x000046a4 /* R--4R */
#define LW_CLWENC_SAFETY_CRC_HW_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_VAL 31:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F                      0x000046a8      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT1_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE_CLIENT2_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_ALLOC_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE_CLIENT0_RD_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_CCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LCACHE2FBIF_REQ_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2CCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_FBIF2LCACHE_DATA_CH_CACHE_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_WIN_MV_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2RDO_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 16:16 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H264_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 17:17 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_H265_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 18:18 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_LEGACY_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 19:19 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_CTRL_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 20:20 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT2REC_MOCOMP_CH_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 21:21 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MCT_E_MV_CTRL_MDP_MV_CH_MCT_E_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR 22:22 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_F_MDP2MCT_F_WIN_MV_CH_MCT_F_I_MCT_I_U_LW_LWENC_AVE_CACHE_MCT_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G                      0x000046ac      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_LWR_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_PRDO2SRDO_PU_DATA_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2AV1HIST_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_MD2WBUF_MV_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_IRDO2PRDO_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_SRDO2PRDO_TU_COST_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_TILE_INFO_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_CTRL_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_RDO2REC_PRED_C_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_TX_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C0_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C1_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_QT2TUD_BIT_COST_C2_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_G_AV1HIST2RDO_MV_C_RDO_MV_DMA_I_TO_RDO_PMD_I_U_LW_LWENC_AVE_RDO_PART_CTRL_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H                      0x000046b0      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RDO_RBUF2QT_RESI_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_RBUF2QT_QUANT_CTRL_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_SRDO2IRDO_IRESI_C_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C0_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C1_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_QT2TUD_IQ_COEFF_C2_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2Q_COEFF_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C0_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C1_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_FWD2XPOSE_FWD_COLS_C2_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 16:16 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XPOSE_FWD2XFORM_FWD_ROWS_C_RDO_DCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 17:17 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 18:18 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 19:19 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_IQ2XFUNNEL_ILW_COEFF_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 20:20 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C0_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 21:21 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C1_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR 22:22 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_H_XFORM_ILW2XPOSE_ILW_ROWS_C2_RDO_IDCT_I_U_LW_LWENC_AVE_RDO_PART_QT_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I                      0x000046b4      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_RBUF2QT_RESI_PART0_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_SRC_PXL_C_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_AV1HIST2RDO_PIX_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_LW_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2OUT_TU_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2TUD_SB_INFO_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_RD_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_INTRADMA2FBIF_WR_C_REC_INTRA_DMA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_RBUF2Q_CTRL_C_REC_SBUF_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2EP_MV_CTRL_C_REC_CTRL_WRAPPER_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC2FILTER_DATA_C_PRED_INTRA_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_WHT2Q_COEFF_C_REC_FWHT_I_TO_REC_PART0_TOP_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_CTRL2I_TU_CTRL_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_IDCT2RECON_IRESI_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_WHT2REC_DATA_C_PRED_INTRA_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_DP2RBUF_TU_CTRLS_C_REC_CTRL_I_REC_CTRL_WRAPPER_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 16:16 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_REC_XPOSE_ILW2XFORM_ILW_COLS_C_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR 17:17 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_I_IQ2XFORM_ILW_COEFF_C_REC_IDCT_TO_REC_XFORM_ILW_ROW_I_REC_IDCT_I_U_LW_LWENC_AVE_REC_PART0_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J                      0x000046b8      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_IQ2XFORM_ILW_COEFF_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_OUT2CTRL_WIN_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_QUANT_DATA_C_REC_Q_IQ_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_SB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2EP_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_CTB_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_LW_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TILE_INFO_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC2FILTER_TU_CTRL_C_REC_TUD_WRAPPER_I_TO_REC_PART1_TOP_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XFORM_FWD2Q_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_XPOSE_FWD2XFORM_FWD_ROWS_C_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_QT2TUD_TX_COEFF_C_REC_XFORM_FWD_ROW_I_TO_REC_DCT_REC_DCT_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_REC_QT2TUD_IQ_COEFF_C_REC_Q_IQ_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_J_TUD2OUT_TU_COST_C_TU_COST_I_TO_REC_TUD_REC_TUD_I_REC_TUD_WRAPPER_I_U_LW_LWENC_AVE_REC_PART1_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K                      0x000046bc      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PARAMS_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_PP2TF_DATA_C_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_BLK_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK2CDEF_TOP_NB_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_SB_INFO_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF2LR_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_CTRL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR2PP_DATA_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_PDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LDMA_SRCPXL_FILTER_FG_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_DBLK_TOP_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_CDEF_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 16:16 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_LR_LEFT_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR 17:17 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_K_TFC_FBIF_WR_CH_FILTER_DMA_I_U_LW_LWENC_AVE_FILTER_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0                     0x000046c0      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 3:3 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_UNPACK_IN3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 4:4 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 5:5 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 6:6 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 7:7 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 8:8 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_PROB_TABLE_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 9:9 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 10:10 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 11:11 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 12:12 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 13:13 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_DMA2BE_AMBC_IN_AV1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 14:14 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 15:15 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 16:16 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 17:17 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 18:18 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 19:19 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_BE_COUNTER_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 20:20 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_0_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 21:21 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_1_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 22:22 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_2_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 23:23 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_BE2DMA_STREAM_OUT_3_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 24:24 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EP2DMA_AMBC_OUT_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 25:25 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_RD_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 26:26 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_EPDMA2FBIF_WR_C_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 27:27 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_REC2BE_AV1_TU_CTRL_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 28:28 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_PROBS_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 29:29 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_AMBC_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 30:30 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_BE2DMA_STREAM_C_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 31:31 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L0_AV1_MVP2BE_SB_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1                     0x000046c4      /* R--4R */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 0:0 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_LW_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 1:1 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_MVP2BE_MVD_CTRL_C_AV1_MVD_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR 2:2 /* R--VF */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_PASS 0x00000000 /* R---V */
#define LW_CLWENC_SAFETY_CRC_STATUS_PART_L1_AV1_DMX2BE_TU_CTRL_C_AV1_BE_TO_COEFF_CTRL_I_AV1_BE_I_EP_FG_CORE_I_U_LW_LWENC_AVE_EP_FG_TOP_CRC_IS_ERROR_FAIL 0x00000001 /* R---V */
#define LW_CLWENC_SAFETY_CRC_CTRL                               0x0000d000      /* RW-4R */
#define LW_CLWENC_SAFETY_CRC_CTRL_EN                            0:0             /* RWIUF */
#define LW_CLWENC_SAFETY_CRC_CTRL_EN_DISABLE                    0x00000000      /* RWI-V */
#define LW_CLWENC_SAFETY_CRC_CTRL_EN_ENABLE                     0x00000001      /* RW--V */
#define LW_CLWENC_PMM_MS                                        0x00001100      /* RW-4R */
#define LW_CLWENC_PMM_MS_S0                                     7:0             /* RWIUF */
#define LW_CLWENC_PMM_MS_S0_BICTL_EVAL_BUSY                     0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS_S0_BICTL_MOCOMP_BUSY                   0x00000001      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_FALCON2MDP_STARVING                 0x00000002      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_FILTER2ENTROPY_CDEF_PARAMS_STALL    0x00000003      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_FILTER2ENTROPY_LR_PARAMS_STALL      0x00000004      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_FILTERDMA2FBIF_WR_STALL             0x00000005      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_HIST2ICC_STARVING                   0x00000006      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_HIST2MDP_STARVING                   0x00000007      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_HIST2ME_STARVING                    0x00000008      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_HIST2MPEC_STALLING                  0x00000009      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_HIST2MPEC_STARVING                  0x0000000a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MCT2RDO_MOCOMP_STALL                0x0000000b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MCT2RDO_MV_STALL                    0x0000000c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MCT2RDO_PRED_STALL                  0x0000000d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MCT2REC_CTRL_STALL                  0x0000000e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MCT2REC_MOCOMP_STALL                0x0000000f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2HIST_STALLING                   0x00000010      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2ME_STALLING                     0x00000011      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2MPEB_I16X16_CMD_START           0x00000012      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2MPEB_I4X4_CMD_START             0x00000013      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2MPEB_I8X8_CMD_START             0x00000014      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2MPEB_STALLING                   0x00000015      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2MPEB_STARVING                   0x00000016      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP2WMVP_STALLING                   0x00000017      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP_EMD_BUSY                        0x00000018      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP_FMD_BUSY                        0x00000019      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP_INTER_MB_DONE                   0x0000001a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP_INTRA_MB_DONE                   0x0000001b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MDP_MPEB2MDP_ACK_STARVING           0x0000001c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME2MPEB_STARVING                    0x0000001d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_BICTL2WPRED_STALLING             0x0000001e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_FB2FPS_STARVING                  0x0000001f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_FB2HPF_STARVING                  0x00000020      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_FBM2SPS_STARVING                 0x00000021      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_FPS2FBM_STALLING                 0x00000022      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_FPS2FBM_STARVING                 0x00000023      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_HPCTL2HPF_STARVING               0x00000024      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_HPF2HPCOST_STALLING              0x00000025      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_HPF2HPRAM_STALLING               0x00000026      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_HPF2UVRAM_STALLING               0x00000027      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_HPRAM2QPCTL_STARVING             0x00000028      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC2FPS_STARVING                 0x00000029      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC2HPF_STARVING                 0x0000002a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FB_BUSY                      0x0000002b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FETCH_CACHE_FULL             0x0000002c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FETCH_DROP                   0x0000002d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FETCH_LOCK_FULL              0x0000002e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FETCH_REQ                    0x0000002f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FPS_DROP                     0x00000030      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_FPS_REQ                      0x00000031      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_SPS_DROP                     0x00000032      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_SPS_REQ                      0x00000033      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MBC_TL_BUSY                      0x00000034      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MDP2SPS_MOCOMP_STARVING          0x00000035      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_MDP2SPS_PRED_STARVING            0x00000036      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_ME2MDP_MV_STALLING               0x00000037      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_PG2SRF_STARVING                  0x00000038      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_QPF2BICTL_STARVING               0x00000039      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_QS2MBC_STARVING                  0x0000003a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_QS2SPS_STARVING                  0x0000003b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_SPS2FBM_STARVING                 0x0000003c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_SPS2HPCOST_PRED_STARVING         0x0000003d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_SRF2MBC_STALLING                 0x0000003e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_SRF2QS_STALLING                  0x0000003f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_SRF2QS_STARVING                  0x00000040      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_WPRED2BISATD_STALLING            0x00000041      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_ME_WPRED2MCINTF_STALLING            0x00000042      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB2HIST_STALLING                  0x00000043      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB2MDP_STALLING                   0x00000044      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB2MPEC_STALLING                  0x00000045      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB2MPEC_STARVING                  0x00000046      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_CHROMA_PROCESSING              0x00000047      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_DBFDMA2FBIF_STALLING           0x00000048      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_FBIF2DBFDMA_STARVING           0x00000049      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_HIST2DBLK_STARVING             0x0000004a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_HIST2IPRED_STARVING            0x0000004b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_I16X16_SEARCHING               0x0000004c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_I4X4_SEARCHING                 0x0000004d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_I8X8_SEARCHING                 0x0000004e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_INTER_PROCESSING               0x0000004f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEB_IPRED2DBLK_STALLING            0x00000050      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC2HIST_STALLING                  0x00000051      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC2HIST_STARVING                  0x00000052      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC2MPEB_STALLING                  0x00000053      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC2MPEB_STARVING                  0x00000054      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC_IPCM_REWIND                    0x00000055      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC_IS_WORKING                     0x00000056      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC_MB_DONE                        0x00000057      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC_MB_START                       0x00000058      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MPEC_SLICE_END_REWIND               0x00000059      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_RDATA_BEATS               0x0000005a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_READ_REQUEST              0x0000005b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_READ_RESPONSE             0x0000005c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_READ_STALLS               0x0000005d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WDATA_BEATS_16BYTE        0x0000005e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WDATA_BEATS_32BYTE        0x0000005f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WDATA_BEATS_8BYTE         0x00000060      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WRITE_REQUEST             0x00000061      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WRITE_RESPONSE            0x00000062      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC2MSS_WRITE_STALLS              0x00000063      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_OUT2CTRL_WIN_INFO_STALL             0x00000064      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PDMA2FALCON_ACTIVITY_STALLING       0x00000065      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PDMA2ME_FPS_STARVING                0x00000066      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PDMA2ME_HPS_STARVING                0x00000067      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PDMA2MPEB_STARVING                  0x00000068      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PDMA2RDO_LWRR_STALL                 0x00000069      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RBUF2Q_CTRL_STALL                   0x0000006a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RBUF2QT_QUANT_CTRL_STALL            0x0000006b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RCOL2ME_STARVING                    0x0000006c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RDO2REC_CTRL_STALL                  0x0000006d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RDO2REC_PRED_STALL                  0x0000006e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RDO_RBUF2QT_RESI_STALL              0x0000006f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2EP_LW_CTRL_STALL                0x00000070      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2EP_MV_CTRL_STALL                0x00000071      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2EP_QUANT_DATA_STALL             0x00000072      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2EP_SB_CTRL_STALL                0x00000073      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2EP_TU_CTRL_STALL                0x00000074      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER2_DATA_STALL              0x00000075      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER_CTB_CTRL_STALL           0x00000076      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER_LW_CTRL_STALL            0x00000077      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER_DATA_STALL               0x00000078      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER_SRCPXL_STALL             0x00000079      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC2FILTER_TU_CTRL_STALL            0x0000007a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_REC_RBUF2QT_RESI_STALL              0x0000007b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RHINT2ME_STARVING                   0x0000007c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RMVP2ME_STARVING                    0x0000007d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_SPS_MB_START                        0x0000007e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STATIC_PATTERN_0_1_GROUP            0x0000007f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STATIC_PATTERN_1_1_GROUP            0x00000080      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_FILTERDMA2FBIF_RD_STALL             0x00000081      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_INTRADMA2FBIF_WR_STALL              0x00000082      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_INTRADMA2FBIF_RD_STALL              0x00000083      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RDOMVDMA2FBIF_WR_STALL              0x00000084      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_RDOMVDMA2FBIF_RD_STALL              0x00000085      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_AMBCDMA2FBIF_WR_STALL               0x00000086      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MVDDMA2FBIF_WR_STALL                0x00000087      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PROBDMA02FBIF_WR_STALL              0x00000088      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PROBDMA12FBIF_WR_STALL              0x00000089      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PROBDMA22FBIF_WR_STALL              0x0000008a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PROBDMA32FBIF_WR_STALL              0x0000008b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STRMDMA02FBIF_WR_STALL              0x0000008c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STRMDMA12FBIF_WR_STALL              0x0000008d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STRMDMA22FBIF_WR_STALL              0x0000008e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_STRMDMA32FBIF_WR_STALL              0x0000008f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_TILEDMA2FBIF_WR_STALL               0x00000090      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_AMBCDMA02FBIF_RD_STALL              0x00000091      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_AMBCDMA12FBIF_RD_STALL              0x00000092      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_AMBCDMA22FBIF_RD_STALL              0x00000093      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_AMBCDMA32FBIF_RD_STALL              0x00000094      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_MVDDMA2FBIF_RD_STALL                0x00000095      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_PROBDMA2FBIF_RD_STALL               0x00000096      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_TILEDMA02FBIF_RD_STALL              0x00000097      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_TILEDMA12FBIF_RD_STALL              0x00000098      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_TILEDMA22FBIF_RD_STALL              0x00000099      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_TILEDMA32FBIF_RD_STALL              0x0000009a      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_0             0x0000009b      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_1             0x0000009c      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_2             0x0000009d      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_3             0x0000009e      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_4             0x0000009f      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_5             0x000000a0      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_ORD_REQ_CNT_LT16          0x000000a1      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_RD_REQ                    0x000000a2      /* RW--V */
#define LW_CLWENC_PMM_MS_S0_LWENC_AXI_WR_REQ                    0x000000a3      /* RW--V */
#define LW_CLWENC_PMM_MS_S1                                     15:8            /* RWIUF */
#define LW_CLWENC_PMM_MS_S1_INIT                                0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS_S2                                     23:16           /* RWIUF */
#define LW_CLWENC_PMM_MS_S2_INIT                                0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS_S3                                     31:24           /* RWIUF */
#define LW_CLWENC_PMM_MS_S3_INIT                                0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS1                                       0x00001120      /* RW-4R */
#define LW_CLWENC_PMM_MS1_S0                                    7:0             /* RWIUF */
#define LW_CLWENC_PMM_MS1_S0_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS1_S1                                    15:8            /* RWIUF */
#define LW_CLWENC_PMM_MS1_S1_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS1_S2                                    23:16           /* RWIUF */
#define LW_CLWENC_PMM_MS1_S2_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS1_S3                                    31:24           /* RWIUF */
#define LW_CLWENC_PMM_MS1_S3_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS2                                       0x00001124      /* RW-4R */
#define LW_CLWENC_PMM_MS2_S0                                    7:0             /* RWIUF */
#define LW_CLWENC_PMM_MS2_S0_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS2_S1                                    15:8            /* RWIUF */
#define LW_CLWENC_PMM_MS2_S1_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS2_S2                                    23:16           /* RWIUF */
#define LW_CLWENC_PMM_MS2_S2_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS2_S3                                    31:24           /* RWIUF */
#define LW_CLWENC_PMM_MS2_S3_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS3                                       0x00001128      /* RW-4R */
#define LW_CLWENC_PMM_MS3_S0                                    7:0             /* RWIUF */
#define LW_CLWENC_PMM_MS3_S0_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS3_S1                                    15:8            /* RWIUF */
#define LW_CLWENC_PMM_MS3_S1_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS3_S2                                    23:16           /* RWIUF */
#define LW_CLWENC_PMM_MS3_S2_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_MS3_S3                                    31:24           /* RWIUF */
#define LW_CLWENC_PMM_MS3_S3_INIT                               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_LTA                                       0x0000112c      /* RW-4R */
#define LW_CLWENC_PMM_LTA_LOCAL_TRIGGERA                        31:31           /* RWIUF */
#define LW_CLWENC_PMM_LTA_LOCAL_TRIGGERA_INIT_VAL               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_LTA_LOCAL_BKMKA                           15:0            /* RWIUF */
#define LW_CLWENC_PMM_LTA_LOCAL_BKMKA_INIT_VAL                  0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_LTB                                       0x00001130      /* RW-4R */
#define LW_CLWENC_PMM_LTB_LOCAL_TRIGGERB                        31:31           /* RWIUF */
#define LW_CLWENC_PMM_LTB_LOCAL_TRIGGERB_INIT_VAL               0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_LTB_LOCAL_BKMKB                           15:0            /* RWIUF */
#define LW_CLWENC_PMM_LTB_LOCAL_BKMKB_INIT_VAL                  0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_CONTROL                                   0x00001134      /* RW-4R */
#define LW_CLWENC_PMM_CONTROL_BUSEN                             31:31           /* RWIUF */
#define LW_CLWENC_PMM_CONTROL_BUSEN_OFF                         0x00000000      /* RWI-V */
#define LW_CLWENC_PMM_CONTROL_BUSEN_ON                          0x00000001      /* RW--V */
#define LW_CLWENC_PMM_STALL_M0                                  0x00001104      /* RW-4R */
#define LW_CLWENC_PMM_STALL_M0_MPEB_IPRED2DBLK                  0:0             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEB_IPRED2DBLK_ENABLE           0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEB2HIST                        1:1             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEB2HIST_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEB2MPEC                        2:2             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEB2MPEC_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEB_DBFDMA2FBIF                 3:3             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEB_DBFDMA2FBIF_ENABLE          0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEB2MDP                         4:4             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEB2MDP_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MDP2ME                           5:5             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MDP2ME_ENABLE                    0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MDP2HIST                         6:6             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MDP2HIST_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MDP2MPEB                         7:7             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MDP2MPEB_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MDP2WMVP                         8:8             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MDP2WMVP_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEC2MPEB                        9:9             /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEC2MPEB_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_HIST2MPEC                        10:10           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_HIST2MPEC_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_MPEC2HIST                        11:11           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_MPEC2HIST_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_SRF2QS                        12:12           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_SRF2QS_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_FPS2FBM                       13:13           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_FPS2FBM_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_SRF2MBC                       14:14           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_SRF2MBC_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2HPCOST                    15:15           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2HPCOST_ENABLE             0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2UVRAM                     16:16           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2UVRAM_ENABLE              0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2HPRAM                     17:17           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_HPF2HPRAM_ENABLE              0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_BICTL2WPRED                   18:18           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_BICTL2WPRED_ENABLE            0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_WPRED2MCINTF                  19:19           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_WPRED2MCINTF_ENABLE           0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_WPRED2BISATD                  20:20           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_WPRED2BISATD_ENABLE           0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_ME_ME2MDP_MV                     21:21           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_ME_ME2MDP_MV_ENABLE              0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STALL_M0_PDMA2FALCON_ACTIVITY             22:22           /* RWIUF */
#define LW_CLWENC_PMM_STALL_M0_PDMA2FALCON_ACTIVITY_ENABLE      0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0                                 0x0000110c      /* RW-4R */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_HIST2IPRED                 0:0             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_HIST2IPRED_ENABLE          0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_HIST2DBLK                  1:1             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_HIST2DBLK_ENABLE           0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME2MPEB                         2:2             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME2MPEB_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MPEC2MPEB                       3:3             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEC2MPEB_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MDP2MPEB                        4:4             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MDP2MPEB_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_FBIF2DBFDMA                5:5             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEB_FBIF2DBFDMA_ENABLE         0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MDP_MPEB2MDP_ACK                6:6             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MDP_MPEB2MDP_ACK_ENABLE         0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_FALCON2MDP                      7:7             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_FALCON2MDP_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_RMVP2ME                         8:8             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_RMVP2ME_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_RCOL2ME                         9:9             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_RCOL2ME_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_RHINT2ME                        10:10           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_RHINT2ME_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2ME_FPS                     11:11           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2ME_FPS_ENABLE              0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2ME_HPS                     12:12           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2ME_HPS_ENABLE              0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2MPEB                       13:13           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_PDMA2MPEB_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MPEB2MPEC                       14:14           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEB2MPEC_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_HIST2MPEC                       15:15           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_HIST2MPEC_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_MPEC2HIST                       16:16           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_MPEC2HIST_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_PG2SRF                       17:17           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_PG2SRF_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_SRF2QS                       18:18           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_SRF2QS_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_QS2MBC                       19:19           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_QS2MBC_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_MBC2FPS                      20:20           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_MBC2FPS_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_FB2FPS                       21:21           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_FB2FPS_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_QS2SPS                       22:22           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_QS2SPS_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_SPS2FBM                      23:23           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_SPS2FBM_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_FPS2FBM                      24:24           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_FPS2FBM_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_MBC2HPF                      25:25           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_MBC2HPF_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_FB2HPF                       26:26           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_FB2HPF_ENABLE                0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_FBM2SPS                      27:27           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_FBM2SPS_ENABLE               0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_MDP2SPS_PRED                 28:28           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_MDP2SPS_PRED_ENABLE          0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_SPS2HPCOST_PRED              29:29           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_SPS2HPCOST_PRED_ENABLE       0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_MDP2SPS_MOCOMP               30:30           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_MDP2SPS_MOCOMP_ENABLE        0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M0_ME_HPCTL2HPF                    31:31           /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M0_ME_HPCTL2HPF_ENABLE             0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M1                                 0x00001110      /* RW-4R */
#define LW_CLWENC_PMM_STARVE_M1_ME_QPF2BICTL                    0:0             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M1_ME_QPF2BICTL_ENABLE             0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M1_ME_HPRAM2QPCTL                  1:1             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M1_ME_HPRAM2QPCTL_ENABLE           0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M1_HIST2MDP                        2:2             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M1_HIST2MDP_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M1_HIST2ME                         3:3             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M1_HIST2ME_ENABLE                  0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STARVE_M1_HIST2ICC                        4:4             /* RWIUF */
#define LW_CLWENC_PMM_STARVE_M1_HIST2ICC_ENABLE                 0x00000001      /* RWI-V */
#define LW_CLWENC_PMM_STAT0                                     0x00001114      /* R--4R */
#define LW_CLWENC_PMM_STAT0_PM_ANY_STALLING                     0:0             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_ANY_STARVING                     1:1             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_I4X4_SEARCHING              2:2             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_I8X8_SEARCHING              3:3             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_I16X16_SEARCHING            4:4             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_CHROMA_PROCESSING           5:5             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_INTER_PROCESSING            6:6             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_HIST2IPRED_STARVING         7:7             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_HIST2DBLK_STARVING          8:8             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_ME2MPEB_STARVING                 9:9             /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEC2MPEB_STARVING               10:10           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2MPEB_STARVING                11:11           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_IPRED2DBLK_STALLING         12:12           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_FBIF2DBFDMA_STARVING        13:13           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB2HIST_STALLING               14:14           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB2MPEC_STALLING               15:15           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB_DBFDMA2FBIF_STALLING        16:16           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MPEB2MDP_STALLING                17:17           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2ME_STALLING                  18:18           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2HIST_STALLING                19:19           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2MPEB_STALLING                20:20           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP_MPEB2MDP_ACK_STARVING        21:21           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_FALCON2MDP_STARVING              22:22           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP_EMD_BUSY                     23:23           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP_FMD_BUSY                     24:24           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP_INTRA_MB_DONE                25:25           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP_INTER_MB_DONE                26:26           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2MPEB_I4X4_CMD_START          27:27           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2MPEB_I8X8_CMD_START          28:28           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2MPEB_I16X16_CMD_START        29:29           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_MDP2WMVP_STALLING                30:30           /* R--UF */
#define LW_CLWENC_PMM_STAT0_PM_RMVP2ME_STARVING                 31:31           /* R--UF */
#define LW_CLWENC_PMM_STAT1                                     0x00001118      /* R--4R */
#define LW_CLWENC_PMM_STAT1_PM_RCOL2ME_STARVING                 0:0             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_RHINT2ME_STARVING                1:1             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_PDMA2ME_FPS_STARVING             2:2             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_PDMA2ME_HPS_STARVING             3:3             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_PDMA2MPEB_STARVING               4:4             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC_MB_START                    5:5             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC_MB_DONE                     6:6             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC_IPCM_REWIND                 7:7             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC_SLICE_END_REWIND            8:8             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEB2MPEC_STARVING               9:9             /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC2MPEB_STALLING               10:10           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_HIST2MPEC_STALLING               11:11           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_HIST2MPEC_STARVING               12:12           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC2HIST_STALLING               13:13           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_MPEC2HIST_STARVING               14:14           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_SPS_MB_START                     15:15           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_BICTL_MOCOMP_BUSY                16:16           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_BICTL_EVAL_BUSY                  17:17           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_PG2SRF_STARVING               18:18           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_SRF2QS_STALLING               19:19           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_SRF2QS_STARVING               20:20           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_QS2MBC_STARVING               21:21           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_MBC2FPS_STARVING              22:22           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_FPS2FBM_STALLING              23:23           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_FB2FPS_STARVING               24:24           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_SRF2MBC_STALLING              25:25           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_QS2SPS_STARVING               26:26           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_SPS2FBM_STARVING              27:27           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_FPS2FBM_STARVING              28:28           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_MBC2HPF_STARVING              29:29           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_FB2HPF_STARVING               30:30           /* R--UF */
#define LW_CLWENC_PMM_STAT1_PM_ME_FBM2SPS_STARVING              31:31           /* R--UF */
#define LW_CLWENC_PMM_STAT2                                     0x0000111c      /* R--4R */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_TL_BUSY                   0:0             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FB_BUSY                   1:1             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FETCH_LOCK_FULL           2:2             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FETCH_CACHE_FULL          3:3             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FETCH_REQ                 4:4             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FETCH_DROP                5:5             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FPS_REQ                   6:6             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_FPS_DROP                  7:7             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_SPS_REQ                   8:8             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MBC_SPS_DROP                  9:9             /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MDP2SPS_PRED_STARVING         10:10           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_SPS2HPCOST_PRED_STARVING      11:11           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_MDP2SPS_MOCOMP_STARVING       12:12           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_HPF2HPCOST_STALLING           13:13           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_HPF2UVRAM_STALLING            14:14           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_HPF2HPRAM_STALLING            15:15           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_HPCTL2HPF_STARVING            16:16           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_BICTL2WPRED_STALLING          17:17           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_QPF2BICTL_STARVING            18:18           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_WPRED2MCINTF_STALLING         19:19           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_WPRED2BISATD_STALLING         20:20           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_HPRAM2QPCTL_STARVING          21:21           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_ME_ME2MDP_MV_STALLING            22:22           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_HIST2MDP_STARVING                23:23           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_HIST2ME_STARVING                 24:24           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_HIST2ICC_STARVING                25:25           /* R--UF */
#define LW_CLWENC_PMM_STAT2_PM_PDMA2FALCON_ACTIVITY_STALLING    26:26           /* R--UF */
#define LW_CLWENC_MEDMA_BASE                                    0x00001140      /* RW-4R */
#define LW_CLWENC_MEDMA_BASE_ADDR                               31:0            /* RWIUF */
#define LW_CLWENC_MEDMA_BASE_ADDR_DEFAULT                       0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_OFFSET                                  0x00001144      /* RW-4R */
#define LW_CLWENC_MEDMA_OFFSET_ADDR                             31:0            /* RWIUF */
#define LW_CLWENC_MEDMA_OFFSET_ADDR_DEFAULT                     0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG                                  0x00001148      /* RW-4R */
#define LW_CLWENC_MEDMA_FRMCFG_MV_ONLY_ENABLE                   0:0             /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_MV_ONLY_ENABLE_DEFAULT           0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_MV_ONLY_ENABLE_FALSE             0x00000000      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_MV_ONLY_ENABLE_TRUE              0x00000001      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_START                            1:1             /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_START_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_FRMTYPE                          4:2             /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_FRMTYPE_DEFAULT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_CODEC                            7:5             /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_CODEC_DEFAULT                    0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_OFS_MODE                         9:8             /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_OFS_MODE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_OFS_MODE_DISABLE                 0x00000000      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_OFS_MODE_OPTICALFLOW             0x00000001      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_OFS_MODE_STEREO                  0x00000002      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB                    12:10           /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_INIT               0x00000003      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_2                  0x00000000      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_4                  0x00000001      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_8                  0x00000002      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_16                 0x00000003      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_BLKLINEAR_GOB_32                 0x00000004      /* RW--V */
#define LW_CLWENC_MEDMA_FRMCFG_STRIDE                           25:13           /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_STRIDE_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG_MBY_OFFSET                       31:26           /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG_MBY_OFFSET_INIT                  0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG1                                 0x0000114c      /* RW-4R */
#define LW_CLWENC_MEDMA_FRMCFG1_MBCNT                           24:0            /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG1_MBCNT_DEFAULT                   0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_INTEN                                   0x00001150      /* RW-4R */
#define LW_CLWENC_MEDMA_INTEN_FRAME_DONE                        0:0             /* RWISF */
#define LW_CLWENC_MEDMA_INTEN_FRAME_DONE_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_INTS                                    0x00001154      /* RW-4R */
#define LW_CLWENC_MEDMA_INTS_FRAME_DONE                         0:0             /* RWISF */
#define LW_CLWENC_MEDMA_INTS_FRAME_DONE_DEFAULT                 0x00000000      /* RWI-V */
#define LW_CLWENC_MEDMA_FRMCFG2                                 0x00001158      /* RW-4R */
#define LW_CLWENC_MEDMA_FRMCFG2_MB_WIDTH                        12:0            /* RWIUF */
#define LW_CLWENC_MEDMA_FRMCFG2_MB_WIDTH_DEFAULT                0x00000000      /* RWI-V */
#define LW_CLWENC_CG2                                           0x00001200      /* RW-4R */
#define LW_CLWENC_CG2_SLCG                                      31:0            /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ENABLED                              0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_DISABLED                             0xffffffff      /* RW--V */
#define LW_CLWENC_CG2_SLCG__PROD                                0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_CSBMASTER_DIS                        31:31           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_CSBMASTER_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_CSBMASTER_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_CSBMASTER_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_MBCPLA_DIS                        30:30           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_MBCPLA_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCPLA_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCPLA_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_MBCTLS_DIS                        29:29           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_MBCTLS_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCTLS_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCTLS_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_MBCCFG_DIS                        28:28           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_MBCCFG_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCCFG_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MBCCFG_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_RMVP_DIS                             27:27           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_RMVP_DIS_ENABLED                     0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RMVP_DIS_DISABLED                    0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RMVP_DIS__PROD                       0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_RMVP_CSB_DIS                         26:26           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_RMVP_CSB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RMVP_CSB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RMVP_CSB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_RCOL_DIS                             25:25           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_RCOL_DIS_ENABLED                     0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RCOL_DIS_DISABLED                    0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RCOL_DIS__PROD                       0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_RCOL_CSB_DIS                         24:24           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_RCOL_CSB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RCOL_CSB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_RCOL_CSB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_PDMA_IF_DIS                          23:23           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_PDMA_IF_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_IF_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_IF_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_PDMA_DIS                             22:22           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_PDMA_DIS_ENABLED                     0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_DIS_DISABLED                    0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_DIS__PROD                       0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_PDMA_AC_DIS                          21:21           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_PDMA_AC_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_AC_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_AC_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_PDMA_CSB_DIS                         20:20           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_PDMA_CSB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_CSB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_PDMA_CSB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_BISATD_DIS                        19:19           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_BISATD_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_BISATD_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_BISATD_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_HPSATD_DIS                        18:18           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_HPSATD_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPSATD_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPSATD_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_LWRMB_DIS                         17:17           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_LWRMB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_LWRMB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_LWRMB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_FPS_DIS                           16:16           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_FPS_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_FPS_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_FPS_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_HPF_DIS                           15:15           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_HPF_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPF_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPF_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_MVPACK_DIS                        14:14           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_MVPACK_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MVPACK_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MVPACK_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_QPCTL_DIS                         13:13           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_QPCTL_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QPCTL_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QPCTL_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_FBM_DIS                           12:12           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_FBM_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_FBM_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_FBM_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_UVF_DIS                           11:11           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_UVF_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_UVF_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_UVF_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_WPRED_DIS                         10:10           /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_WPRED_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_WPRED_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_WPRED_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_CFG_DIS                           9:9             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_CFG_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_CFG_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_CFG_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_LBUF_DIS                          8:8             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_LBUF_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_LBUF_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_LBUF_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_HPCTL_DIS                         7:7             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_HPCTL_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPCTL_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPCTL_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_HPCOST_DIS                        6:6             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_HPCOST_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPCOST_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_HPCOST_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_MCINTF_DIS                        5:5             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_MCINTF_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MCINTF_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_MCINTF_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_SPS_DIS                           4:4             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_SPS_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_SPS_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_SPS_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_QPSATD_DIS                        3:3             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_QPSATD_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QPSATD_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QPSATD_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_ICC_DIS                           2:2             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_ICC_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_ICC_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_ICC_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_QS_DIS                            1:1             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_QS_DIS_ENABLED                    0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QS_DIS_DISABLED                   0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_QS_DIS__PROD                      0x00000000      /* RWI-V */
#define LW_CLWENC_CG2_SLCG_ME_BICTL_DIS                         0:0             /* RWIVF */
#define LW_CLWENC_CG2_SLCG_ME_BICTL_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_BICTL_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG2_SLCG_ME_BICTL_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG3                                           0x00001204      /* RW-4R */
#define LW_CLWENC_CG3_SLCG                                      31:0            /* RWIVF */
#define LW_CLWENC_CG3_SLCG_ENABLED                              0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_DISABLED                             0xffffffff      /* RW--V */
#define LW_CLWENC_CG3_SLCG__PROD                                0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_ME_BUFADM_DIS                        31:31           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_ME_BUFADM_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_BUFADM_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_BUFADM_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_ME_SRF_DIS                           30:30           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_ME_SRF_DIS_ENABLED                   0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_SRF_DIS_DISABLED                  0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_SRF_DIS__PROD                     0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_ME_QPCOST_DIS                        29:29           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_ME_QPCOST_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_QPCOST_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_QPCOST_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_ME_PG_DIS                            28:28           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_ME_PG_DIS_ENABLED                    0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_PG_DIS_DISABLED                   0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_ME_PG_DIS__PROD                      0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_RHINT_CSB_DIS                        27:27           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_RHINT_CSB_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_RHINT_CSB_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_RHINT_CSB_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_RHINT_DIS                            26:26           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_RHINT_DIS_ENABLED                    0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_RHINT_DIS_DISABLED                   0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_RHINT_DIS__PROD                      0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MEDMA_DIS                            25:25           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MEDMA_DIS_ENABLED                    0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MEDMA_DIS_DISABLED                   0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MEDMA_DIS__PROD                      0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_HHREG_DIS                            24:24           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_HHREG_DIS_ENABLED                    0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_HHREG_DIS_DISABLED                   0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_HHREG_DIS__PROD                      0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_NBBUF_DIS                       23:23           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_NBBUF_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_NBBUF_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_NBBUF_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_Q_IQ_DIS                        22:22           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_Q_IQ_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_Q_IQ_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_Q_IQ_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_IDCT_DIS                   21:21           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_IDCT_DIS_ENABLED           0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_IDCT_DIS_DISABLED          0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_IDCT_DIS__PROD             0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBF_DIS                         20:20           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_DBF_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBF_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBF_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_SSD_DIS                    19:19           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_SSD_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_SSD_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_SSD_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_QBUF_DIS                        18:18           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_QBUF_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_QBUF_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_QBUF_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_DCT_DIS                    17:17           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_DCT_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_DCT_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_DCT_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECBUF_DIS                      16:16           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_RECBUF_DIS_ENABLED              0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECBUF_DIS_DISABLED             0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECBUF_DIS__PROD                0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECON_DIS                       15:15           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_RECON_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECON_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_RECON_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_CMDBUF_DIS                      14:14           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_CMDBUF_DIS_ENABLED              0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_CMDBUF_DIS_DISABLED             0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_CMDBUF_DIS__PROD                0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_SSD_DIS                    13:13           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_SSD_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_SSD_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_SSD_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_DEBLKPARAM_DIS                  12:12           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_DEBLKPARAM_DIS_ENABLED          0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DEBLKPARAM_DIS_DISABLED         0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DEBLKPARAM_DIS__PROD            0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_CBUF_DIS                        11:11           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_CBUF_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_CBUF_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_CBUF_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBFDMA_DIS                      10:10           /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_DBFDMA_DIS_ENABLED              0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBFDMA_DIS_DISABLED             0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_DBFDMA_DIS__PROD                0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_IDCT_DIS                   9:9             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_IDCT_DIS_ENABLED           0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_IDCT_DIS_DISABLED          0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_HEVC_IDCT_DIS__PROD             0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_PBUF_DIS                        8:8             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_PBUF_DIS_ENABLED                0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_PBUF_DIS_DISABLED               0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_PBUF_DIS__PROD                  0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_QPPBUF_DIS                      7:7             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_QPPBUF_DIS_ENABLED              0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_QPPBUF_DIS_DISABLED             0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_QPPBUF_DIS__PROD                0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_SAOPARAM_DIS                    6:6             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_SAOPARAM_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_SAOPARAM_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_SAOPARAM_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_IPRED_DIS                       5:5             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_IPRED_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_IPRED_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_IPRED_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_DCT_DIS                    4:4             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_DCT_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_DCT_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MPEB_H264_DCT_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MDP_DIS                              3:3             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MDP_DIS_ENABLED                      0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_DIS_DISABLED                     0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_DIS__PROD                        0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MDP_FMD_DIS                          2:2             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MDP_FMD_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_FMD_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_FMD_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MDP_EMD_DIS                          1:1             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MDP_EMD_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_EMD_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_EMD_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG3_SLCG_MDP_CSB_DIS                          0:0             /* RWIVF */
#define LW_CLWENC_CG3_SLCG_MDP_CSB_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_CSB_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG3_SLCG_MDP_CSB_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG4                                           0x00001208      /* RW-4R */
#define LW_CLWENC_CG4_SLCG                                      31:0            /* RWIVF */
#define LW_CLWENC_CG4_SLCG_ENABLED                              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_DISABLED                             0xffffffff      /* RW--V */
#define LW_CLWENC_CG4_SLCG__PROD                                0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTR_DIS                       31:31           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_HIST_HISTR_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTR_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTR_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_HIST_CSB_DIS                         30:30           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_HIST_CSB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_CSB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_CSB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTW_DIS                       29:29           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_HIST_HISTW_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTW_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_HIST_HISTW_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_VP9_CSB_DIS                          28:28           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_VP9_CSB_DIS_ENABLED                  0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_CSB_DIS_DISABLED                 0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_CSB_DIS__PROD                    0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_VP9_RECDMA_DIS                       27:27           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_VP9_RECDMA_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_RECDMA_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_RECDMA_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_VP9_SMALLE_DIS                       26:26           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_VP9_SMALLE_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_SMALLE_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_VP9_SMALLE_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_WMVP_DIS                             25:25           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_WMVP_DIS_ENABLED                     0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_WMVP_DIS_DISABLED                    0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_WMVP_DIS__PROD                       0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_WMVP_CSB_DIS                         24:24           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_WMVP_CSB_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_WMVP_CSB_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_WMVP_CSB_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_SM_DIS                      23:23           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_SM_DIS_ENABLED              0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_SM_DIS_DISABLED             0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_SM_DIS__PROD                0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_STAT_DIS                    22:22           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_STAT_DIS_ENABLED            0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_STAT_DIS_DISABLED           0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_STAT_DIS__PROD              0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_CAVLC_DIS                       21:21           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_CAVLC_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CAVLC_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CAVLC_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_DIS                             20:20           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_DIS_ENABLED                     0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_DIS_DISABLED                    0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_DIS__PROD                       0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_RES_DIS                         19:19           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_RES_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_RES_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_RES_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H265_DIS                  18:18           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H265_DIS_ENABLED          0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H265_DIS_DISABLED         0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H265_DIS__PROD            0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_CABAC_DIS                       17:17           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_CABAC_DIS_ENABLED               0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CABAC_DIS_DISABLED              0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CABAC_DIS__PROD                 0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_DIS                         16:16           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_HDR_DIS                     15:15           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_HDR_DIS_ENABLED             0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_HDR_DIS_DISABLED            0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_HDR_DIS__PROD               0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_CNT_DIS                         14:14           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_CNT_DIS_ENABLED                 0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CNT_DIS_DISABLED                0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CNT_DIS__PROD                   0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_RES_DIS                     13:13           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_RES_DIS_ENABLED             0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_RES_DIS_DISABLED            0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_VP8_RES_DIS__PROD               0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265MEONLY_DIS                  12:12           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_H265MEONLY_DIS_ENABLED          0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265MEONLY_DIS_DISABLED         0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265MEONLY_DIS__PROD            0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265_SM_DIS                     11:11           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_H265_SM_DIS_ENABLED             0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265_SM_DIS_DISABLED            0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H265_SM_DIS__PROD               0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_H264_SM_DIS                     10:10           /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_H264_SM_DIS_ENABLED             0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H264_SM_DIS_DISABLED            0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_H264_SM_DIS__PROD               0x00000000      /* RWI-V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H264_DIS                  9:9             /* RWIVF */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H264_DIS_ENABLED          0x00000001      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H264_DIS_DISABLED         0x00000000      /* RW--V */
#define LW_CLWENC_CG4_SLCG_MPEC_CODEC_H264_DIS__PROD            0x00000000      /* RWI-V */
#define LW_MOBILE_ARLWENC_EC_CSB_H_UNIT_OF_OFFSET 1B
#define LW_CLWENC_FEATURE                                                                                       0x0000e000 /* RW-4R */
#define LW_CLWENC_FEATURE_NUM_ERR                                                                                    31:16 /* RWIVF */
#define LW_CLWENC_FEATURE_NUM_ERR_INIT                                                                          0x000000a1 /* --I-V */
#define LW_CLWENC_FEATURE_NUM_ERR_SLICES                                                                               5:0 /* RWIVF */
#define LW_CLWENC_FEATURE_NUM_ERR_SLICES_INIT                                                                   0x00000006 /* --I-V */
#define LW_CLWENC_SWRESET                                                                                       0x0000e004 /* -W-4R */
#define LW_CLWENC_SWRESET_SWRST                                                                                        0:0 /* -WIVF */
#define LW_CLWENC_SWRESET_SWRST_INIT                                                                            0x00000000 /* --I-V */
#define LW_CLWENC_MISSIONERR_TYPE                                                                               0x0000e008 /* R--4R */
#define LW_CLWENC_MISSIONERR_TYPE_CODE                                                                                 5:0 /* R-IVF */
#define LW_CLWENC_MISSIONERR_TYPE_CODE_INIT                                                                     0x00000005 /* --I-V */
#define LW_CLWENC_LWRRENT_COUNTER_VALUE                                                                         0x0000e00c /* R--4R */
#define LW_CLWENC_LWRRENT_COUNTER_VALUE_VALUE                                                                          8:0 /* R-IVF */
#define LW_CLWENC_LWRRENT_COUNTER_VALUE_VALUE_INIT                                                              0x00000000 /* --I-V */
#define LW_CLWENC_MISSIONERR_INDEX                                                                              0x0000e014 /* RW-4R */
#define LW_CLWENC_MISSIONERR_INDEX_IDX                                                                                 7:0 /* RWIVF */
#define LW_CLWENC_MISSIONERR_INDEX_IDX_INIT                                                                     0x00000000 /* --I-V */
#define LW_CLWENC_CORRECTABLE_THRESHOLD                                                                         0x0000e018 /* RW-4R */
#define LW_CLWENC_CORRECTABLE_THRESHOLD_COUNT                                                                          7:0 /* RWIVF */
#define LW_CLWENC_CORRECTABLE_THRESHOLD_COUNT_INIT                                                              0x00000000 /* --I-V */
#define LW_CLWENC_MISSIONERR_INJECT_UNLOCK                                                                      0x0000e01c /* RW-4R */
#define LW_CLWENC_MISSIONERR_INJECT_UNLOCK_VALUE                                                                       7:0 /* RWIVF */
#define LW_CLWENC_MISSIONERR_INJECT_UNLOCK_VALUE_LOCK                                                           0x00000000 /* ----V */
#define LW_CLWENC_MISSIONERR_INJECT_UNLOCK_VALUE_UNLOCK                                                         0x000000e1 /* ----V */
#define LW_CLWENC_MISSIONERR_INJECT_UNLOCK_VALUE_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE                                                                   0x0000e030 /* RW-4R */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR31                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR31_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR30                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR30_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR29                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR29_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR28                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR28_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR27                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR27_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR26                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR26_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR25                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR25_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR24                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR24_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR23                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR23_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR22                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR22_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR21                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR21_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR20                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR20_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR19                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR19_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR18                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR18_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR17                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR17_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR16                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR16_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR15                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR15_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR14                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR14_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR13                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR13_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR12                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR12_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR11                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR11_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR10                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR10_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR9                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR9_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR8                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR8_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR7                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR7_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR6                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR6_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR5                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR5_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR4                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR4_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR3                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR3_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR2                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR2_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR1                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR1_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR0                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ENABLE_ERR0_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE                                                                    0x0000e034 /* -W-4R */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR31                                                                   31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR31_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR31_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR31_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR30                                                                   30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR30_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR30_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR30_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR29                                                                   29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR29_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR29_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR29_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR28                                                                   28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR28_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR28_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR28_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR27                                                                   27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR27_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR27_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR27_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR26                                                                   26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR26_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR26_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR26_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR25                                                                   25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR25_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR25_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR25_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR24                                                                   24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR24_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR24_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR24_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR23                                                                   23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR23_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR23_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR23_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR22                                                                   22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR22_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR22_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR22_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR21                                                                   21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR21_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR21_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR21_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR20                                                                   20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR20_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR20_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR20_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR19                                                                   19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR19_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR19_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR19_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR18                                                                   18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR18_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR18_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR18_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR17                                                                   17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR17_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR17_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR17_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR16                                                                   16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR16_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR16_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR16_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR15                                                                   15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR15_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR15_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR15_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR14                                                                   14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR14_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR14_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR14_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR13                                                                   13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR13_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR13_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR13_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR12                                                                   12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR12_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR12_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR12_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR11                                                                   11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR11_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR11_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR11_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR10                                                                   10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR10_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR10_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR10_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR9                                                                      9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR9_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR9_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR9_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR8                                                                      8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR8_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR8_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR8_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR7                                                                      7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR7_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR7_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR7_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR6                                                                      6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR6_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR6_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR6_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR5                                                                      5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR5_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR5_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR5_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR4                                                                      4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR4_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR4_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR4_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR3                                                                      3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR3_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR3_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR3_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR2                                                                      2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR2_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR2_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR2_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR1                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR1_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR1_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR1_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR0                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR0_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR0_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_FORCE_ERR0_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS                                                                   0x0000e038 /* RW-4R */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR31                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR31_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR30                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR30_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR29                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR29_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR28                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR28_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR27                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR27_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR26                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR26_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR25                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR25_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR24                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR24_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR23                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR23_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR22                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR22_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR21                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR21_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR20                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR20_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR19                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR19_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR18                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR18_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR17                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR17_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR16                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR16_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR15                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR15_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR14                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR14_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR13                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR13_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR12                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR12_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR11                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR11_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR10                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR10_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR9                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR9_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR8                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR8_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR7                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR7_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR6                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR6_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR5                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR5_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR4                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR4_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR3                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR3_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR2                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR2_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR1                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR1_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR0                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_STATUS_ERR0_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT                                                                   0x0000e03c /* RW-4R */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR31                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR31_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR31_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR31_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR30                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR30_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR30_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR30_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR29                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR29_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR29_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR29_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR28                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR28_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR28_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR28_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR27                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR27_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR27_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR27_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR26                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR26_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR26_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR26_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR25                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR25_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR25_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR25_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR24                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR24_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR24_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR24_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR23                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR23_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR23_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR23_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR22                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR22_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR22_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR22_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR21                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR21_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR21_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR21_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR20                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR20_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR20_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR20_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR19                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR19_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR19_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR19_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR18                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR18_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR18_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR18_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR17                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR17_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR17_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR17_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR16                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR16_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR16_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR16_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR15                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR15_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR15_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR15_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR14                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR14_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR14_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR14_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR13                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR13_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR13_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR13_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR12                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR12_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR12_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR12_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR11                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR11_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR11_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR11_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR10                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR10_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR10_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR10_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR9                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR9_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR9_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR9_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR8                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR8_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR8_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR8_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR7                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR7_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR7_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR7_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR6                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR6_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR6_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR6_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR3                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR3_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR3_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR3_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR2                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR2_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR2_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR2_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR1                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR1_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR1_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR1_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR0                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR0_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR0_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_INJECT_ERR0_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE                                                                    0x0000e040 /* RW-4R */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR31                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR31_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR31_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR31_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR30                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR30_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR30_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR30_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR29                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR29_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR29_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR29_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR28                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR28_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR28_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR28_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR27                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR27_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR27_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR27_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR26                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR26_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR26_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR26_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR25                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR25_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR25_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR25_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR24                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR24_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR24_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR24_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR23                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR23_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR23_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR23_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR22                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR22_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR22_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR22_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR21                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR21_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR21_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR21_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR20                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR20_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR20_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR20_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR19                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR19_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR19_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR19_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR18                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR18_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR18_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR18_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR17                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR17_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR17_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR17_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR16                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR16_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR16_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR16_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR15                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR15_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR15_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR15_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR14                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR14_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR14_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR14_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR13                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR13_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR13_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR13_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR12                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR12_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR12_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR12_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR11                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR11_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR11_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR11_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR10                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR10_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR10_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR10_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR9                                                                      9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR9_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR9_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR9_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR8                                                                      8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR8_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR8_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR8_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR7                                                                      7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR7_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR7_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR7_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR6                                                                      6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR6_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR6_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR6_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR5                                                                      5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR5_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR5_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR5_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR4                                                                      4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR4_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR4_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR4_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR3                                                                      3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR3_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR3_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR3_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR2                                                                      2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR2_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR2_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR2_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR1                                                                      1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR1_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR1_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR1_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR0                                                                      0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR0_DISABLE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR0_ENABLE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_ENABLE_ERR0_INIT                                                          0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE                                                                     0x0000e044 /* -W-4R */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR31                                                                    31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR31_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR31_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR31_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR30                                                                    30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR30_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR30_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR30_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR29                                                                    29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR29_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR29_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR29_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR28                                                                    28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR28_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR28_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR28_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR27                                                                    27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR27_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR27_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR27_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR26                                                                    26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR26_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR26_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR26_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR25                                                                    25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR25_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR25_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR25_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR24                                                                    24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR24_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR24_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR24_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR23                                                                    23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR23_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR23_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR23_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR22                                                                    22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR22_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR22_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR22_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR21                                                                    21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR21_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR21_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR21_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR20                                                                    20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR20_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR20_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR20_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR19                                                                    19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR19_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR19_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR19_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR18                                                                    18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR18_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR18_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR18_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR17                                                                    17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR17_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR17_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR17_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR16                                                                    16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR16_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR16_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR16_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR15                                                                    15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR15_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR15_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR15_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR14                                                                    14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR14_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR14_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR14_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR13                                                                    13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR13_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR13_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR13_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR12                                                                    12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR12_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR12_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR12_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR11                                                                    11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR11_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR11_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR11_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR10                                                                    10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR10_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR10_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR10_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR9                                                                       9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR9_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR9_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR9_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR8                                                                       8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR8_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR8_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR8_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR7                                                                       7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR7_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR7_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR7_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR6                                                                       6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR6_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR6_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR6_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR5                                                                       5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR5_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR5_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR5_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR4                                                                       4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR4_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR4_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR4_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR3                                                                       3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR3_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR3_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR3_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR2                                                                       2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR2_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR2_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR2_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR1                                                                       1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR1_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR1_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR1_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR0                                                                       0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR0_NOFORCE                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR0_FORCE                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_FORCE_ERR0_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS                                                                    0x0000e048 /* RW-4R */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR31                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR31_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR30                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR30_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR29                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR29_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR28                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR28_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR27                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR27_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR26                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR26_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR25                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR25_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR24                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR24_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR23                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR23_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR22                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR22_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR21                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR21_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR20                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR20_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR19                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR19_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR18                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR18_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR17                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR17_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR16                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR16_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR15                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR15_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR14                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR14_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR13                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR13_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR12                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR12_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR11                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR11_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR10                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR10_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR9                                                                      9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR9_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR8                                                                      8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR8_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR7                                                                      7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR7_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR6                                                                      6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR6_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR5                                                                      5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR5_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR4                                                                      4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR4_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR3                                                                      3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR3_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR2                                                                      2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR2_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR1                                                                      1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR1_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR0                                                                      0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_LATENTERR_STATUS_ERR0_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD                                                                      0x0000e050 /* -W-4R */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR31                                                                     31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR31_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR31_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR31_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR30                                                                     30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR30_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR30_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR30_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR29                                                                     29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR29_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR29_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR29_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR28                                                                     28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR28_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR28_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR28_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR27                                                                     27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR27_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR27_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR27_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR26                                                                     26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR26_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR26_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR26_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR25                                                                     25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR25_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR25_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR25_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR24                                                                     24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR24_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR24_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR24_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR23                                                                     23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR23_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR23_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR23_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR22                                                                     22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR22_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR22_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR22_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR21                                                                     21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR21_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR21_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR21_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR20                                                                     20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR20_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR20_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR20_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR19                                                                     19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR19_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR19_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR19_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR18                                                                     18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR18_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR18_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR18_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR17                                                                     17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR17_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR17_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR17_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR16                                                                     16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR16_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR16_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR16_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR15                                                                     15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR15_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR15_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR15_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR14                                                                     14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR14_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR14_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR14_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR13                                                                     13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR13_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR13_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR13_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR12                                                                     12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR12_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR12_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR12_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR11                                                                     11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR11_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR11_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR11_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR10                                                                     10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR10_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR10_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR10_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR9                                                                        9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR9_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR9_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR9_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR8                                                                        8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR8_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR8_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR8_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR7                                                                        7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR7_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR7_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR7_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR6                                                                        6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR6_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR6_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR6_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR5                                                                        5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR5_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR5_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR5_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR4                                                                        4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR4_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR4_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR4_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR3                                                                        3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR3_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR3_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR3_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR2                                                                        2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR2_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR2_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR2_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR1                                                                        1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR1_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR1_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR1_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR0                                                                        0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR0_NORELOAD                                                        0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR0_RELOAD                                                          0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_COUNTER_RELOAD_ERR0_INIT                                                            0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ECC_CORRECTION_DIS                                                       0x0000e054 /* RW-4R */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ECC_CORRECTION_DIS_ERR1                                                         1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ECC_CORRECTION_DIS_ERR1_DISABLE                                          0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ECC_CORRECTION_DIS_ERR1_ENABLE                                           0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE0_MISSIONERR_ECC_CORRECTION_DIS_ERR1_INIT                                             0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE                                                                   0x0000e060 /* RW-4R */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR63                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR63_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR62                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR62_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR61                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR61_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR60                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR60_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR59                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR59_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR58                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR58_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR57                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR57_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR56                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR56_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR55                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR55_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR54                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR54_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR53                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR53_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR52                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR52_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR51                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR51_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR50                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR50_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR49                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR49_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR48                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR48_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR47                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR47_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR46                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR46_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR45                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR45_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR44                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR44_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR43                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR43_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR42                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR42_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR41                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR41_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR40                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR40_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR39                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR39_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR38                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR38_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR37                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR37_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR36                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR36_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR35                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR35_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR34                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR34_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR33                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR33_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR32                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_ENABLE_ERR32_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE                                                                    0x0000e064 /* -W-4R */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR63                                                                   31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR63_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR63_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR63_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR62                                                                   30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR62_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR62_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR62_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR61                                                                   29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR61_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR61_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR61_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR60                                                                   28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR60_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR60_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR60_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR59                                                                   27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR59_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR59_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR59_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR58                                                                   26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR58_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR58_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR58_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR57                                                                   25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR57_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR57_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR57_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR56                                                                   24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR56_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR56_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR56_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR55                                                                   23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR55_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR55_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR55_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR54                                                                   22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR54_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR54_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR54_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR53                                                                   21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR53_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR53_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR53_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR52                                                                   20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR52_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR52_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR52_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR51                                                                   19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR51_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR51_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR51_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR50                                                                   18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR50_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR50_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR50_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR49                                                                   17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR49_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR49_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR49_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR48                                                                   16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR48_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR48_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR48_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR47                                                                   15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR47_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR47_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR47_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR46                                                                   14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR46_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR46_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR46_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR45                                                                   13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR45_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR45_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR45_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR44                                                                   12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR44_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR44_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR44_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR43                                                                   11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR43_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR43_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR43_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR42                                                                   10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR42_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR42_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR42_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR41                                                                     9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR41_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR41_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR41_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR40                                                                     8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR40_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR40_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR40_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR39                                                                     7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR39_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR39_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR39_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR38                                                                     6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR38_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR38_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR38_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR37                                                                     5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR37_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR37_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR37_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR36                                                                     4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR36_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR36_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR36_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR35                                                                     3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR35_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR35_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR35_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR34                                                                     2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR34_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR34_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR34_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR33                                                                     1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR33_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR33_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR33_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR32                                                                     0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR32_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR32_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_FORCE_ERR32_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS                                                                   0x0000e068 /* RW-4R */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR63                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR63_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR62                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR62_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR61                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR61_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR60                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR60_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR59                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR59_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR58                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR58_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR57                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR57_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR56                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR56_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR55                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR55_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR54                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR54_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR53                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR53_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR52                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR52_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR51                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR51_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR50                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR50_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR49                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR49_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR48                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR48_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR47                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR47_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR46                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR46_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR45                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR45_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR44                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR44_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR43                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR43_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR42                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR42_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR41                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR41_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR40                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR40_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR39                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR39_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR38                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR38_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR37                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR37_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR36                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR36_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR35                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR35_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR34                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR34_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR33                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR33_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR32                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_STATUS_ERR32_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT                                                                   0x0000e06c /* RW-4R */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR63                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR63_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR63_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR63_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR62                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR62_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR62_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR62_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR61                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR61_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR61_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR61_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR60                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR60_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR60_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR60_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR59                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR59_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR59_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR59_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR58                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR58_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR58_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR58_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR57                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR57_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR57_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR57_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR56                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR56_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR56_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR56_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR55                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR55_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR55_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR55_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR54                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR54_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR54_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR54_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR53                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR53_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR53_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR53_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR52                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR52_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR52_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR52_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR51                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR51_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR51_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR51_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR50                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR50_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR50_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR50_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR49                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR49_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR49_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR49_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR48                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR48_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR48_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR48_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR47                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR47_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR47_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR47_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR46                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR46_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR46_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR46_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR45                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR45_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR45_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR45_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR44                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR44_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR44_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR44_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR43                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR43_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR43_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR43_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR42                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR42_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR42_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR42_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR41                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR41_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR41_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR41_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR40                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR40_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR40_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR40_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR39                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR39_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR39_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR39_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR38                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR38_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR38_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR38_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR37                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR37_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR37_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR37_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR36                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR36_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR36_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR36_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR35                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR35_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR35_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR35_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR34                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR34_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR34_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR34_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR33                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR33_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR33_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR33_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR32                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR32_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR32_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_MISSIONERR_INJECT_ERR32_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE                                                                    0x0000e070 /* RW-4R */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR63                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR63_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR63_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR63_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR62                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR62_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR62_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR62_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR61                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR61_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR61_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR61_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR60                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR60_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR60_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR60_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR59                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR59_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR59_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR59_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR58                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR58_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR58_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR58_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR57                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR57_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR57_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR57_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR56                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR56_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR56_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR56_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR55                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR55_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR55_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR55_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR54                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR54_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR54_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR54_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR53                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR53_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR53_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR53_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR52                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR52_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR52_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR52_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR51                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR51_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR51_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR51_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR50                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR50_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR50_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR50_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR49                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR49_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR49_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR49_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR48                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR48_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR48_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR48_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR47                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR47_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR47_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR47_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR46                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR46_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR46_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR46_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR45                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR45_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR45_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR45_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR44                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR44_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR44_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR44_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR43                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR43_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR43_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR43_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR42                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR42_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR42_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR42_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR41                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR41_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR41_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR41_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR40                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR40_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR40_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR40_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR39                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR39_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR39_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR39_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR38                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR38_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR38_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR38_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR37                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR37_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR37_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR37_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR36                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR36_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR36_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR36_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR35                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR35_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR35_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR35_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR34                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR34_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR34_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR34_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR33                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR33_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR33_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR33_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR32                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR32_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR32_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_ENABLE_ERR32_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE                                                                     0x0000e074 /* -W-4R */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR63                                                                    31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR63_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR63_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR63_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR62                                                                    30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR62_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR62_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR62_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR61                                                                    29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR61_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR61_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR61_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR60                                                                    28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR60_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR60_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR60_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR59                                                                    27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR59_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR59_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR59_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR58                                                                    26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR58_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR58_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR58_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR57                                                                    25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR57_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR57_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR57_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR56                                                                    24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR56_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR56_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR56_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR55                                                                    23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR55_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR55_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR55_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR54                                                                    22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR54_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR54_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR54_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR53                                                                    21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR53_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR53_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR53_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR52                                                                    20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR52_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR52_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR52_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR51                                                                    19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR51_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR51_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR51_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR50                                                                    18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR50_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR50_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR50_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR49                                                                    17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR49_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR49_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR49_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR48                                                                    16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR48_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR48_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR48_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR47                                                                    15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR47_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR47_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR47_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR46                                                                    14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR46_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR46_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR46_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR45                                                                    13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR45_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR45_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR45_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR44                                                                    12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR44_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR44_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR44_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR43                                                                    11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR43_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR43_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR43_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR42                                                                    10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR42_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR42_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR42_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR41                                                                      9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR41_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR41_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR41_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR40                                                                      8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR40_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR40_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR40_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR39                                                                      7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR39_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR39_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR39_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR38                                                                      6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR38_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR38_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR38_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR37                                                                      5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR37_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR37_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR37_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR36                                                                      4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR36_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR36_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR36_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR35                                                                      3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR35_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR35_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR35_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR34                                                                      2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR34_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR34_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR34_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR33                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR33_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR33_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR33_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR32                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR32_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR32_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_FORCE_ERR32_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS                                                                    0x0000e078 /* RW-4R */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR63                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR63_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR62                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR62_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR61                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR61_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR60                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR60_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR59                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR59_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR58                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR58_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR57                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR57_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR56                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR56_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR55                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR55_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR54                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR54_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR53                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR53_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR52                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR52_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR51                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR51_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR50                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR50_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR49                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR49_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR48                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR48_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR47                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR47_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR46                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR46_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR45                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR45_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR44                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR44_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR43                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR43_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR42                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR42_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR41                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR41_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR40                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR40_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR39                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR39_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR38                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR38_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR37                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR37_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR36                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR36_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR35                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR35_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR34                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR34_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR33                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR33_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR32                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE1_LATENTERR_STATUS_ERR32_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD                                                                      0x0000e080 /* -W-4R */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR63                                                                     31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR63_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR63_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR63_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR62                                                                     30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR62_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR62_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR62_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR61                                                                     29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR61_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR61_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR61_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR60                                                                     28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR60_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR60_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR60_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR59                                                                     27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR59_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR59_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR59_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR58                                                                     26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR58_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR58_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR58_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR57                                                                     25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR57_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR57_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR57_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR56                                                                     24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR56_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR56_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR56_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR55                                                                     23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR55_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR55_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR55_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR54                                                                     22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR54_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR54_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR54_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR53                                                                     21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR53_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR53_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR53_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR52                                                                     20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR52_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR52_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR52_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR51                                                                     19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR51_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR51_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR51_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR50                                                                     18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR50_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR50_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR50_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR49                                                                     17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR49_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR49_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR49_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR48                                                                     16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR48_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR48_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR48_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR47                                                                     15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR47_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR47_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR47_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR46                                                                     14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR46_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR46_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR46_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR45                                                                     13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR45_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR45_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR45_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR44                                                                     12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR44_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR44_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR44_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR43                                                                     11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR43_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR43_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR43_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR42                                                                     10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR42_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR42_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR42_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR41                                                                       9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR41_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR41_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR41_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR40                                                                       8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR40_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR40_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR40_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR39                                                                       7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR39_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR39_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR39_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR38                                                                       6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR38_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR38_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR38_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR37                                                                       5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR37_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR37_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR37_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR36                                                                       4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR36_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR36_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR36_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR35                                                                       3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR35_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR35_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR35_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR34                                                                       2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR34_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR34_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR34_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR33                                                                       1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR33_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR33_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR33_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR32                                                                       0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR32_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR32_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE1_COUNTER_RELOAD_ERR32_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE                                                                   0x0000e090 /* RW-4R */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR95                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR95_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR95_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR95_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR94                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR94_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR94_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR94_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR93                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR93_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR93_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR93_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR92                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR92_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR92_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR92_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR91                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR91_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR91_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR91_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR90                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR90_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR90_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR90_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR89                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR89_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR89_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR89_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR88                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR88_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR88_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR88_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR87                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR87_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR87_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR87_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR86                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR86_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR86_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR86_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR85                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR85_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR85_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR85_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR84                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR84_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR84_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR84_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR83                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR83_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR83_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR83_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR82                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR82_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR82_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR82_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR81                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR81_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR81_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR81_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR80                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR80_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR80_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR80_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR79                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR79_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR79_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR79_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR78                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR78_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR78_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR78_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR77                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR77_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR77_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR77_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR76                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR76_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR76_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR76_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR75                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR75_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR75_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR75_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR74                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR74_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR74_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR74_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR73                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR73_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR73_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR73_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR72                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR72_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR72_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR72_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR71                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR71_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR71_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR71_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR70                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR70_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR70_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR70_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR69                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR69_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR69_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR69_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR68                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR68_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR68_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR68_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR67                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR67_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR66                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR66_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR65                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR65_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR64                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_ENABLE_ERR64_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE                                                                    0x0000e094 /* -W-4R */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR95                                                                   31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR95_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR95_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR95_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR94                                                                   30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR94_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR94_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR94_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR93                                                                   29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR93_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR93_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR93_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR92                                                                   28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR92_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR92_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR92_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR91                                                                   27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR91_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR91_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR91_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR90                                                                   26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR90_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR90_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR90_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR89                                                                   25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR89_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR89_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR89_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR88                                                                   24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR88_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR88_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR88_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR87                                                                   23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR87_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR87_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR87_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR86                                                                   22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR86_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR86_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR86_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR85                                                                   21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR85_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR85_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR85_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR84                                                                   20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR84_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR84_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR84_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR83                                                                   19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR83_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR83_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR83_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR82                                                                   18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR82_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR82_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR82_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR81                                                                   17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR81_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR81_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR81_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR80                                                                   16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR80_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR80_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR80_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR79                                                                   15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR79_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR79_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR79_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR78                                                                   14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR78_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR78_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR78_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR77                                                                   13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR77_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR77_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR77_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR76                                                                   12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR76_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR76_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR76_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR75                                                                   11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR75_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR75_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR75_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR74                                                                   10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR74_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR74_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR74_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR73                                                                     9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR73_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR73_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR73_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR72                                                                     8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR72_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR72_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR72_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR71                                                                     7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR71_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR71_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR71_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR70                                                                     6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR70_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR70_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR70_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR69                                                                     5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR69_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR69_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR69_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR68                                                                     4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR68_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR68_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR68_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR67                                                                     3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR67_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR67_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR67_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR66                                                                     2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR66_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR66_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR66_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR65                                                                     1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR65_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR65_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR65_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR64                                                                     0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR64_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR64_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_FORCE_ERR64_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS                                                                   0x0000e098 /* RW-4R */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR95                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR95_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR94                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR94_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR93                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR93_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR92                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR92_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR91                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR91_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR90                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR90_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR89                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR89_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR88                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR88_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR87                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR87_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR86                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR86_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR85                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR85_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR84                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR84_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR83                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR83_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR82                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR82_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR81                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR81_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR80                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR80_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR79                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR79_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR78                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR78_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR77                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR77_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR76                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR76_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR75                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR75_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR74                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR74_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR73                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR73_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR72                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR72_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR71                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR71_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR70                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR70_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR69                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR69_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR68                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR68_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR67                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR67_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR66                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR66_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR65                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR65_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR64                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_STATUS_ERR64_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT                                                                   0x0000e09c /* RW-4R */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR95                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR95_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR95_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR95_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR94                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR94_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR94_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR94_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR93                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR93_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR93_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR93_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR92                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR92_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR92_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR92_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR91                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR91_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR91_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR91_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR90                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR90_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR90_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR90_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR89                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR89_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR89_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR89_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR88                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR88_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR88_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR88_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR87                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR87_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR87_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR87_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR86                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR86_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR86_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR86_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR85                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR85_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR85_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR85_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR84                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR84_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR84_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR84_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR83                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR83_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR83_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR83_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR82                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR82_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR82_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR82_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR81                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR81_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR81_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR81_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR80                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR80_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR80_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR80_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR79                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR79_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR79_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR79_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR78                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR78_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR78_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR78_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR77                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR77_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR77_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR77_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR76                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR76_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR76_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR76_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR75                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR75_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR75_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR75_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR74                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR74_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR74_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR74_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR73                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR73_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR73_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR73_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR72                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR72_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR72_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR72_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR71                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR71_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR71_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR71_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR70                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR70_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR70_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR70_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR69                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR69_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR69_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR69_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR68                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR68_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR68_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR68_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR67                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR67_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR67_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR67_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR66                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR66_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR66_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR66_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR65                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR65_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR65_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR65_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR64                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR64_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR64_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_MISSIONERR_INJECT_ERR64_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE                                                                    0x0000e0a0 /* RW-4R */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR95                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR95_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR95_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR95_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR94                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR94_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR94_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR94_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR93                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR93_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR93_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR93_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR92                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR92_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR92_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR92_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR91                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR91_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR91_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR91_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR90                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR90_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR90_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR90_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR89                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR89_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR89_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR89_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR88                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR88_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR88_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR88_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR87                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR87_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR87_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR87_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR86                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR86_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR86_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR86_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR85                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR85_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR85_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR85_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR84                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR84_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR84_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR84_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR83                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR83_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR83_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR83_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR82                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR82_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR82_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR82_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR81                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR81_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR81_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR81_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR80                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR80_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR80_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR80_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR79                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR79_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR79_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR79_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR78                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR78_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR78_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR78_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR77                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR77_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR77_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR77_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR76                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR76_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR76_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR76_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR75                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR75_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR75_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR75_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR74                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR74_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR74_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR74_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR73                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR73_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR73_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR73_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR72                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR72_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR72_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR72_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR71                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR71_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR71_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR71_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR70                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR70_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR70_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR70_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR69                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR69_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR69_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR69_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR68                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR68_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR68_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR68_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR67                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR67_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR67_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR67_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR66                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR66_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR66_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR66_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR65                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR65_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR65_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR65_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR64                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR64_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR64_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_ENABLE_ERR64_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE                                                                     0x0000e0a4 /* -W-4R */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR95                                                                    31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR95_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR95_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR95_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR94                                                                    30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR94_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR94_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR94_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR93                                                                    29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR93_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR93_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR93_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR92                                                                    28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR92_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR92_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR92_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR91                                                                    27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR91_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR91_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR91_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR90                                                                    26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR90_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR90_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR90_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR89                                                                    25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR89_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR89_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR89_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR88                                                                    24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR88_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR88_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR88_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR87                                                                    23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR87_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR87_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR87_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR86                                                                    22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR86_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR86_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR86_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR85                                                                    21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR85_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR85_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR85_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR84                                                                    20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR84_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR84_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR84_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR83                                                                    19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR83_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR83_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR83_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR82                                                                    18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR82_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR82_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR82_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR81                                                                    17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR81_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR81_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR81_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR80                                                                    16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR80_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR80_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR80_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR79                                                                    15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR79_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR79_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR79_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR78                                                                    14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR78_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR78_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR78_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR77                                                                    13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR77_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR77_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR77_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR76                                                                    12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR76_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR76_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR76_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR75                                                                    11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR75_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR75_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR75_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR74                                                                    10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR74_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR74_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR74_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR73                                                                      9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR73_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR73_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR73_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR72                                                                      8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR72_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR72_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR72_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR71                                                                      7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR71_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR71_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR71_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR70                                                                      6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR70_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR70_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR70_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR69                                                                      5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR69_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR69_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR69_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR68                                                                      4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR68_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR68_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR68_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR67                                                                      3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR67_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR67_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR67_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR66                                                                      2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR66_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR66_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR66_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR65                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR65_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR65_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR65_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR64                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR64_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR64_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_FORCE_ERR64_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS                                                                    0x0000e0a8 /* RW-4R */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR95                                                                   31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR95_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR94                                                                   30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR94_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR93                                                                   29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR93_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR92                                                                   28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR92_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR91                                                                   27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR91_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR90                                                                   26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR90_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR89                                                                   25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR89_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR88                                                                   24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR88_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR87                                                                   23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR87_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR86                                                                   22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR86_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR85                                                                   21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR85_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR84                                                                   20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR84_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR83                                                                   19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR83_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR82                                                                   18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR82_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR81                                                                   17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR81_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR80                                                                   16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR80_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR79                                                                   15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR79_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR78                                                                   14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR78_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR77                                                                   13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR77_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR76                                                                   12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR76_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR75                                                                   11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR75_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR74                                                                   10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR74_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR73                                                                     9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR73_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR72                                                                     8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR72_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR71                                                                     7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR71_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR70                                                                     6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR70_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR69                                                                     5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR69_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR68                                                                     4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR68_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR67                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR67_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR66                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR66_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR65                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR65_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR64                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE2_LATENTERR_STATUS_ERR64_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD                                                                      0x0000e0b0 /* -W-4R */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR95                                                                     31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR95_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR95_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR95_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR94                                                                     30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR94_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR94_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR94_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR93                                                                     29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR93_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR93_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR93_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR92                                                                     28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR92_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR92_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR92_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR91                                                                     27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR91_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR91_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR91_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR90                                                                     26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR90_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR90_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR90_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR89                                                                     25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR89_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR89_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR89_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR88                                                                     24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR88_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR88_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR88_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR87                                                                     23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR87_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR87_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR87_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR86                                                                     22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR86_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR86_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR86_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR85                                                                     21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR85_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR85_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR85_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR84                                                                     20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR84_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR84_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR84_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR83                                                                     19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR83_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR83_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR83_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR82                                                                     18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR82_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR82_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR82_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR81                                                                     17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR81_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR81_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR81_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR80                                                                     16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR80_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR80_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR80_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR79                                                                     15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR79_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR79_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR79_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR78                                                                     14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR78_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR78_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR78_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR77                                                                     13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR77_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR77_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR77_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR76                                                                     12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR76_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR76_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR76_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR75                                                                     11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR75_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR75_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR75_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR74                                                                     10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR74_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR74_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR74_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR73                                                                       9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR73_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR73_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR73_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR72                                                                       8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR72_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR72_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR72_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR71                                                                       7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR71_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR71_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR71_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR70                                                                       6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR70_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR70_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR70_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR69                                                                       5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR69_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR69_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR69_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR68                                                                       4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR68_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR68_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR68_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR67                                                                       3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR67_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR67_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR67_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR66                                                                       2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR66_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR66_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR66_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR65                                                                       1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR65_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR65_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR65_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR64                                                                       0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR64_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR64_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE2_COUNTER_RELOAD_ERR64_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE                                                                   0x0000e0c0 /* RW-4R */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR127                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR127_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR127_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR127_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR126                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR126_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR126_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR126_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR125                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR125_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR125_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR125_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR124                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR124_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR124_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR124_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR123                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR123_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR123_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR123_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR122                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR122_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR122_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR122_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR121                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR121_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR121_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR121_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR120                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR120_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR120_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR120_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR119                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR119_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR119_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR119_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR118                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR118_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR118_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR118_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR117                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR117_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR117_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR117_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR116                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR116_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR116_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR116_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR115                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR115_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR115_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR115_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR114                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR114_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR114_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR114_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR113                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR113_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR113_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR113_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR112                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR112_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR112_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR112_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR111                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR111_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR111_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR111_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR110                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR110_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR110_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR110_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR109                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR109_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR109_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR109_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR108                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR108_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR108_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR108_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR107                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR107_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR107_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR107_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR106                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR106_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR106_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR106_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR105                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR105_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR105_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR105_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR104                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR104_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR104_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR104_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR103                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR103_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR103_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR103_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR102                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR102_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR102_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR102_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR101                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR101_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR101_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR101_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR100                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR100_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR100_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR100_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR99                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR99_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR99_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR99_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR98                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR98_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR98_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR98_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR97                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR97_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR97_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR97_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR96                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR96_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR96_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_ENABLE_ERR96_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE                                                                    0x0000e0c4 /* -W-4R */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR127                                                                  31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR127_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR127_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR127_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR126                                                                  30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR126_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR126_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR126_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR125                                                                  29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR125_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR125_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR125_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR124                                                                  28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR124_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR124_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR124_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR123                                                                  27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR123_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR123_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR123_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR122                                                                  26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR122_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR122_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR122_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR121                                                                  25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR121_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR121_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR121_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR120                                                                  24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR120_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR120_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR120_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR119                                                                  23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR119_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR119_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR119_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR118                                                                  22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR118_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR118_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR118_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR117                                                                  21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR117_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR117_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR117_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR116                                                                  20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR116_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR116_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR116_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR115                                                                  19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR115_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR115_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR115_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR114                                                                  18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR114_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR114_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR114_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR113                                                                  17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR113_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR113_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR113_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR112                                                                  16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR112_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR112_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR112_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR111                                                                  15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR111_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR111_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR111_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR110                                                                  14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR110_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR110_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR110_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR109                                                                  13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR109_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR109_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR109_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR108                                                                  12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR108_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR108_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR108_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR107                                                                  11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR107_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR107_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR107_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR106                                                                  10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR106_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR106_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR106_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR105                                                                    9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR105_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR105_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR105_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR104                                                                    8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR104_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR104_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR104_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR103                                                                    7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR103_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR103_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR103_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR102                                                                    6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR102_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR102_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR102_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR101                                                                    5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR101_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR101_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR101_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR100                                                                    4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR100_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR100_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR100_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR99                                                                     3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR99_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR99_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR99_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR98                                                                     2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR98_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR98_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR98_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR97                                                                     1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR97_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR97_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR97_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR96                                                                     0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR96_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR96_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_FORCE_ERR96_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS                                                                   0x0000e0c8 /* RW-4R */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR127                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR127_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR126                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR126_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR125                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR125_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR124                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR124_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR123                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR123_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR122                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR122_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR121                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR121_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR120                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR120_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR119                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR119_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR118                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR118_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR117                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR117_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR116                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR116_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR115                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR115_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR114                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR114_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR113                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR113_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR112                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR112_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR111                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR111_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR110                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR110_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR109                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR109_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR108                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR108_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR107                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR107_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR106                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR106_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR105                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR105_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR104                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR104_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR103                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR103_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR102                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR102_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR101                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR101_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR100                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR100_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR99                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR99_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR98                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR98_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR97                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR97_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR96                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_STATUS_ERR96_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT                                                                   0x0000e0cc /* RW-4R */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR127                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR127_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR127_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR127_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR126                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR126_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR126_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR126_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR125                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR125_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR125_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR125_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR124                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR124_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR124_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR124_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR123                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR123_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR123_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR123_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR122                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR122_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR122_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR122_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR121                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR121_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR121_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR121_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR120                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR120_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR120_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR120_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR119                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR119_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR119_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR119_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR118                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR118_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR118_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR118_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR117                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR117_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR117_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR117_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR116                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR116_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR116_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR116_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR115                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR115_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR115_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR115_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR114                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR114_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR114_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR114_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR113                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR113_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR113_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR113_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR112                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR112_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR112_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR112_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR111                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR111_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR111_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR111_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR110                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR110_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR110_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR110_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR109                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR109_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR109_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR109_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR108                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR108_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR108_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR108_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR107                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR107_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR107_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR107_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR106                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR106_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR106_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR106_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR105                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR105_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR105_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR105_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR104                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR104_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR104_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR104_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR103                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR103_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR103_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR103_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR102                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR102_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR102_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR102_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR101                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR101_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR101_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR101_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR100                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR100_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR100_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR100_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR99                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR99_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR99_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR99_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR98                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR98_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR98_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR98_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR97                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR97_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR97_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR97_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR96                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR96_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR96_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_MISSIONERR_INJECT_ERR96_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE                                                                    0x0000e0d0 /* RW-4R */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR127                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR127_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR127_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR127_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR126                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR126_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR126_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR126_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR125                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR125_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR125_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR125_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR124                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR124_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR124_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR124_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR123                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR123_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR123_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR123_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR122                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR122_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR122_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR122_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR121                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR121_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR121_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR121_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR120                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR120_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR120_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR120_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR119                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR119_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR119_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR119_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR118                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR118_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR118_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR118_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR117                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR117_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR117_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR117_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR116                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR116_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR116_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR116_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR115                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR115_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR115_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR115_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR114                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR114_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR114_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR114_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR113                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR113_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR113_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR113_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR112                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR112_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR112_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR112_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR111                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR111_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR111_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR111_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR110                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR110_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR110_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR110_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR109                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR109_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR109_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR109_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR108                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR108_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR108_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR108_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR107                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR107_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR107_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR107_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR106                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR106_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR106_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR106_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR105                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR105_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR105_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR105_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR104                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR104_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR104_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR104_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR103                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR103_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR103_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR103_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR102                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR102_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR102_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR102_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR101                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR101_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR101_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR101_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR100                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR100_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR100_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR100_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR99                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR99_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR99_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR99_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR98                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR98_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR98_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR98_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR97                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR97_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR97_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR97_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR96                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR96_DISABLE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR96_ENABLE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_ENABLE_ERR96_INIT                                                         0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE                                                                     0x0000e0d4 /* -W-4R */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR127                                                                   31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR127_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR127_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR127_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR126                                                                   30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR126_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR126_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR126_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR125                                                                   29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR125_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR125_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR125_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR124                                                                   28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR124_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR124_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR124_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR123                                                                   27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR123_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR123_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR123_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR122                                                                   26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR122_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR122_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR122_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR121                                                                   25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR121_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR121_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR121_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR120                                                                   24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR120_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR120_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR120_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR119                                                                   23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR119_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR119_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR119_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR118                                                                   22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR118_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR118_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR118_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR117                                                                   21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR117_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR117_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR117_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR116                                                                   20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR116_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR116_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR116_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR115                                                                   19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR115_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR115_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR115_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR114                                                                   18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR114_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR114_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR114_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR113                                                                   17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR113_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR113_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR113_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR112                                                                   16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR112_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR112_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR112_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR111                                                                   15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR111_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR111_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR111_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR110                                                                   14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR110_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR110_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR110_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR109                                                                   13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR109_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR109_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR109_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR108                                                                   12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR108_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR108_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR108_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR107                                                                   11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR107_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR107_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR107_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR106                                                                   10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR106_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR106_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR106_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR105                                                                     9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR105_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR105_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR105_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR104                                                                     8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR104_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR104_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR104_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR103                                                                     7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR103_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR103_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR103_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR102                                                                     6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR102_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR102_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR102_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR101                                                                     5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR101_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR101_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR101_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR100                                                                     4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR100_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR100_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR100_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR99                                                                      3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR99_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR99_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR99_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR98                                                                      2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR98_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR98_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR98_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR97                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR97_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR97_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR97_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR96                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR96_NOFORCE                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR96_FORCE                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_FORCE_ERR96_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS                                                                    0x0000e0d8 /* RW-4R */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR127                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR127_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR126                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR126_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR125                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR125_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR124                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR124_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR123                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR123_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR122                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR122_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR121                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR121_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR120                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR120_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR119                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR119_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR118                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR118_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR117                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR117_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR116                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR116_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR115                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR115_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR114                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR114_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR113                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR113_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR112                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR112_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR111                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR111_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR110                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR110_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR109                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR109_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR108                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR108_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR107                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR107_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR106                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR106_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR105                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR105_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR104                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR104_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR103                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR103_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR102                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR102_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR101                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR101_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR100                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR100_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR99                                                                     3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR99_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR98                                                                     2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR98_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR97                                                                     1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR97_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR96                                                                     0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE3_LATENTERR_STATUS_ERR96_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD                                                                      0x0000e0e0 /* -W-4R */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR127                                                                    31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR127_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR127_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR127_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR126                                                                    30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR126_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR126_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR126_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR125                                                                    29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR125_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR125_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR125_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR124                                                                    28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR124_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR124_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR124_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR123                                                                    27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR123_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR123_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR123_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR122                                                                    26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR122_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR122_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR122_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR121                                                                    25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR121_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR121_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR121_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR120                                                                    24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR120_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR120_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR120_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR119                                                                    23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR119_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR119_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR119_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR118                                                                    22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR118_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR118_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR118_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR117                                                                    21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR117_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR117_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR117_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR116                                                                    20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR116_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR116_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR116_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR115                                                                    19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR115_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR115_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR115_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR114                                                                    18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR114_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR114_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR114_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR113                                                                    17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR113_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR113_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR113_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR112                                                                    16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR112_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR112_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR112_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR111                                                                    15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR111_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR111_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR111_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR110                                                                    14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR110_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR110_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR110_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR109                                                                    13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR109_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR109_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR109_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR108                                                                    12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR108_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR108_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR108_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR107                                                                    11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR107_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR107_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR107_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR106                                                                    10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR106_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR106_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR106_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR105                                                                      9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR105_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR105_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR105_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR104                                                                      8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR104_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR104_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR104_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR103                                                                      7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR103_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR103_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR103_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR102                                                                      6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR102_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR102_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR102_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR101                                                                      5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR101_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR101_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR101_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR100                                                                      4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR100_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR100_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR100_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR99                                                                       3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR99_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR99_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR99_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR98                                                                       2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR98_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR98_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR98_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR97                                                                       1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR97_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR97_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR97_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR96                                                                       0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR96_NORELOAD                                                       0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR96_RELOAD                                                         0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE3_COUNTER_RELOAD_ERR96_INIT                                                           0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE                                                                   0x0000e0f0 /* RW-4R */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR159                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR159_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR159_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR159_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR158                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR158_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR158_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR158_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR157                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR157_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR157_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR157_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR156                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR156_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR156_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR156_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR155                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR155_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR155_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR155_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR154                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR154_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR154_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR154_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR153                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR153_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR153_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR153_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR152                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR152_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR152_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR152_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR151                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR151_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR151_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR151_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR150                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR150_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR150_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR150_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR149                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR149_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR149_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR149_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR148                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR148_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR148_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR148_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR147                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR147_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR147_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR147_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR146                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR146_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR146_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR146_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR145                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR145_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR145_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR145_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR144                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR144_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR144_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR144_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR143                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR143_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR143_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR143_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR142                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR142_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR142_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR142_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR141                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR141_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR141_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR141_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR140                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR140_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR140_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR140_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR139                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR139_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR139_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR139_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR138                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR138_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR138_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR138_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR137                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR137_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR137_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR137_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR136                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR136_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR136_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR136_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR135                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR135_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR135_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR135_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR134                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR134_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR134_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR134_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR133                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR133_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR133_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR133_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR132                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR132_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR132_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR132_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR131                                                                   3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR131_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR131_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR131_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR130                                                                   2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR130_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR130_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR130_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR129                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR129_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR129_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR129_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR128                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR128_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR128_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_ENABLE_ERR128_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE                                                                    0x0000e0f4 /* -W-4R */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR159                                                                  31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR159_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR159_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR159_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR158                                                                  30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR158_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR158_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR158_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR157                                                                  29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR157_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR157_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR157_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR156                                                                  28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR156_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR156_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR156_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR155                                                                  27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR155_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR155_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR155_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR154                                                                  26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR154_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR154_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR154_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR153                                                                  25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR153_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR153_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR153_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR152                                                                  24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR152_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR152_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR152_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR151                                                                  23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR151_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR151_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR151_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR150                                                                  22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR150_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR150_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR150_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR149                                                                  21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR149_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR149_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR149_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR148                                                                  20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR148_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR148_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR148_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR147                                                                  19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR147_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR147_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR147_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR146                                                                  18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR146_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR146_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR146_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR145                                                                  17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR145_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR145_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR145_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR144                                                                  16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR144_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR144_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR144_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR143                                                                  15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR143_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR143_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR143_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR142                                                                  14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR142_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR142_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR142_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR141                                                                  13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR141_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR141_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR141_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR140                                                                  12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR140_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR140_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR140_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR139                                                                  11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR139_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR139_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR139_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR138                                                                  10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR138_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR138_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR138_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR137                                                                    9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR137_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR137_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR137_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR136                                                                    8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR136_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR136_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR136_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR135                                                                    7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR135_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR135_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR135_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR134                                                                    6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR134_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR134_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR134_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR133                                                                    5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR133_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR133_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR133_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR132                                                                    4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR132_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR132_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR132_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR131                                                                    3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR131_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR131_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR131_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR130                                                                    2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR130_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR130_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR130_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR129                                                                    1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR129_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR129_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR129_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR128                                                                    0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR128_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR128_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_FORCE_ERR128_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS                                                                   0x0000e0f8 /* RW-4R */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR159                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR159_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR158                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR158_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR157                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR157_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR156                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR156_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR155                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR155_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR154                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR154_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR153                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR153_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR152                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR152_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR151                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR151_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR150                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR150_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR149                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR149_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR148                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR148_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR147                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR147_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR146                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR146_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR145                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR145_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR144                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR144_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR143                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR143_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR142                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR142_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR141                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR141_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR140                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR140_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR139                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR139_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR138                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR138_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR137                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR137_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR136                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR136_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR135                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR135_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR134                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR134_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR133                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR133_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR132                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR132_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR131                                                                   3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR131_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR130                                                                   2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR130_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR129                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR129_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR128                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_STATUS_ERR128_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT                                                                   0x0000e0fc /* RW-4R */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR159                                                                 31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR159_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR159_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR159_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR158                                                                 30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR158_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR158_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR158_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR157                                                                 29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR157_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR157_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR157_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR156                                                                 28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR156_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR156_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR156_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR155                                                                 27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR155_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR155_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR155_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR154                                                                 26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR154_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR154_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR154_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR153                                                                 25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR153_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR153_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR153_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR152                                                                 24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR152_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR152_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR152_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR151                                                                 23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR151_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR151_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR151_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR150                                                                 22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR150_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR150_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR150_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR149                                                                 21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR149_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR149_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR149_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR148                                                                 20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR148_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR148_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR148_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR147                                                                 19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR147_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR147_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR147_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR146                                                                 18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR146_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR146_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR146_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR145                                                                 17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR145_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR145_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR145_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR144                                                                 16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR144_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR144_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR144_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR143                                                                 15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR143_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR143_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR143_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR142                                                                 14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR142_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR142_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR142_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR141                                                                 13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR141_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR141_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR141_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR140                                                                 12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR140_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR140_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR140_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR139                                                                 11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR139_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR139_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR139_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR138                                                                 10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR138_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR138_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR138_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR137                                                                   9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR137_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR137_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR137_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR136                                                                   8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR136_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR136_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR136_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR135                                                                   7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR135_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR135_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR135_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR134                                                                   6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR134_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR134_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR134_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR133                                                                   5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR133_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR133_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR133_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR132                                                                   4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR132_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR132_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR132_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR131                                                                   3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR131_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR131_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR131_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR130                                                                   2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR130_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR130_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR130_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR129                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR129_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR129_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR129_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR128                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR128_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR128_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_MISSIONERR_INJECT_ERR128_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE                                                                    0x0000e100 /* RW-4R */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR159                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR159_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR159_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR159_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR158                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR158_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR158_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR158_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR157                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR157_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR157_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR157_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR156                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR156_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR156_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR156_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR155                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR155_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR155_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR155_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR154                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR154_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR154_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR154_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR153                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR153_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR153_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR153_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR152                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR152_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR152_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR152_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR151                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR151_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR151_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR151_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR150                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR150_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR150_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR150_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR149                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR149_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR149_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR149_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR148                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR148_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR148_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR148_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR147                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR147_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR147_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR147_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR146                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR146_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR146_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR146_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR145                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR145_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR145_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR145_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR144                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR144_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR144_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR144_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR143                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR143_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR143_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR143_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR142                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR142_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR142_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR142_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR141                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR141_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR141_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR141_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR140                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR140_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR140_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR140_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR139                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR139_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR139_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR139_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR138                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR138_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR138_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR138_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR137                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR137_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR137_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR137_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR136                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR136_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR136_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR136_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR135                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR135_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR135_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR135_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR134                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR134_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR134_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR134_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR133                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR133_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR133_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR133_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR132                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR132_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR132_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR132_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR131                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR131_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR131_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR131_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR130                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR130_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR130_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR130_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR129                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR129_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR129_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR129_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR128                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR128_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR128_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_ENABLE_ERR128_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE                                                                     0x0000e104 /* -W-4R */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR159                                                                   31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR159_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR159_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR159_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR158                                                                   30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR158_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR158_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR158_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR157                                                                   29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR157_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR157_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR157_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR156                                                                   28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR156_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR156_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR156_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR155                                                                   27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR155_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR155_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR155_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR154                                                                   26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR154_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR154_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR154_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR153                                                                   25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR153_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR153_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR153_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR152                                                                   24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR152_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR152_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR152_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR151                                                                   23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR151_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR151_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR151_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR150                                                                   22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR150_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR150_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR150_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR149                                                                   21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR149_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR149_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR149_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR148                                                                   20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR148_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR148_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR148_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR147                                                                   19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR147_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR147_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR147_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR146                                                                   18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR146_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR146_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR146_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR145                                                                   17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR145_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR145_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR145_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR144                                                                   16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR144_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR144_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR144_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR143                                                                   15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR143_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR143_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR143_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR142                                                                   14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR142_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR142_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR142_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR141                                                                   13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR141_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR141_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR141_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR140                                                                   12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR140_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR140_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR140_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR139                                                                   11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR139_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR139_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR139_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR138                                                                   10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR138_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR138_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR138_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR137                                                                     9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR137_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR137_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR137_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR136                                                                     8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR136_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR136_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR136_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR135                                                                     7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR135_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR135_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR135_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR134                                                                     6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR134_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR134_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR134_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR133                                                                     5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR133_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR133_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR133_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR132                                                                     4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR132_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR132_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR132_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR131                                                                     3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR131_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR131_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR131_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR130                                                                     2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR130_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR130_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR130_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR129                                                                     1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR129_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR129_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR129_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR128                                                                     0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR128_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR128_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_FORCE_ERR128_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS                                                                    0x0000e108 /* RW-4R */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR159                                                                  31:31 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR159_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR158                                                                  30:30 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR158_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR157                                                                  29:29 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR157_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR156                                                                  28:28 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR156_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR155                                                                  27:27 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR155_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR154                                                                  26:26 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR154_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR153                                                                  25:25 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR153_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR152                                                                  24:24 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR152_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR151                                                                  23:23 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR151_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR150                                                                  22:22 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR150_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR149                                                                  21:21 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR149_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR148                                                                  20:20 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR148_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR147                                                                  19:19 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR147_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR146                                                                  18:18 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR146_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR145                                                                  17:17 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR145_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR144                                                                  16:16 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR144_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR143                                                                  15:15 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR143_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR142                                                                  14:14 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR142_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR141                                                                  13:13 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR141_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR140                                                                  12:12 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR140_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR139                                                                  11:11 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR139_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR138                                                                  10:10 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR138_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR137                                                                    9:9 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR137_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR136                                                                    8:8 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR136_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR135                                                                    7:7 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR135_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR134                                                                    6:6 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR134_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR133                                                                    5:5 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR133_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR132                                                                    4:4 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR132_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR131                                                                    3:3 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR131_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR130                                                                    2:2 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR130_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR129                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR129_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR128                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE4_LATENTERR_STATUS_ERR128_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD                                                                      0x0000e110 /* -W-4R */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR159                                                                    31:31 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR159_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR159_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR159_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR158                                                                    30:30 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR158_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR158_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR158_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR157                                                                    29:29 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR157_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR157_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR157_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR156                                                                    28:28 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR156_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR156_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR156_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR155                                                                    27:27 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR155_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR155_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR155_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR154                                                                    26:26 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR154_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR154_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR154_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR153                                                                    25:25 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR153_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR153_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR153_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR152                                                                    24:24 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR152_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR152_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR152_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR151                                                                    23:23 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR151_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR151_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR151_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR150                                                                    22:22 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR150_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR150_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR150_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR149                                                                    21:21 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR149_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR149_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR149_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR148                                                                    20:20 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR148_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR148_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR148_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR147                                                                    19:19 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR147_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR147_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR147_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR146                                                                    18:18 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR146_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR146_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR146_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR145                                                                    17:17 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR145_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR145_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR145_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR144                                                                    16:16 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR144_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR144_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR144_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR143                                                                    15:15 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR143_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR143_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR143_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR142                                                                    14:14 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR142_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR142_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR142_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR141                                                                    13:13 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR141_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR141_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR141_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR140                                                                    12:12 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR140_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR140_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR140_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR139                                                                    11:11 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR139_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR139_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR139_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR138                                                                    10:10 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR138_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR138_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR138_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR137                                                                      9:9 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR137_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR137_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR137_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR136                                                                      8:8 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR136_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR136_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR136_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR135                                                                      7:7 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR135_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR135_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR135_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR134                                                                      6:6 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR134_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR134_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR134_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR133                                                                      5:5 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR133_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR133_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR133_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR132                                                                      4:4 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR132_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR132_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR132_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR131                                                                      3:3 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR131_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR131_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR131_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR130                                                                      2:2 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR130_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR130_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR130_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR129                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR129_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR129_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR129_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR128                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR128_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR128_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE4_COUNTER_RELOAD_ERR128_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE                                                                   0x0000e120 /* RW-4R */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR161                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR161_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR161_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR161_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR160                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR160_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR160_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_ENABLE_ERR160_INIT                                                       0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE                                                                    0x0000e124 /* -W-4R */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR161                                                                    1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR161_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR161_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR161_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR160                                                                    0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR160_NOFORCE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR160_FORCE                                                       0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_FORCE_ERR160_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_STATUS                                                                   0x0000e128 /* RW-4R */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_STATUS_ERR161                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_STATUS_ERR161_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_STATUS_ERR160                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_STATUS_ERR160_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT                                                                   0x0000e12c /* RW-4R */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR161                                                                   1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR161_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR161_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR161_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR160                                                                   0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR160_DISABLE                                                    0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR160_ENABLE                                                     0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_MISSIONERR_INJECT_ERR160_INIT                                                       0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE                                                                    0x0000e130 /* RW-4R */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR161                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR161_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR161_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR161_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR160                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR160_DISABLE                                                     0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR160_ENABLE                                                      0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_ENABLE_ERR160_INIT                                                        0x00000001 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE                                                                     0x0000e134 /* -W-4R */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR161                                                                     1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR161_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR161_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR161_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR160                                                                     0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR160_NOFORCE                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR160_FORCE                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_FORCE_ERR160_INIT                                                         0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_STATUS                                                                    0x0000e138 /* RW-4R */
#define LW_CLWENC_ERRSLICE5_LATENTERR_STATUS_ERR161                                                                    1:1 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_STATUS_ERR161_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_LATENTERR_STATUS_ERR160                                                                    0:0 /* RWIVF */
#define LW_CLWENC_ERRSLICE5_LATENTERR_STATUS_ERR160_INIT                                                        0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD                                                                      0x0000e140 /* -W-4R */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR161                                                                      1:1 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR161_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR161_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR161_INIT                                                          0x00000000 /* --I-V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR160                                                                      0:0 /* -WIVF */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR160_NORELOAD                                                      0x00000000 /* ----V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR160_RELOAD                                                        0x00000001 /* ----V */
#define LW_CLWENC_ERRSLICE5_COUNTER_RELOAD_ERR160_INIT                                                          0x00000000 /* --I-V */
#define BASE_ADDRESS_LWENC                                              0x0000e000
#endif // __t234_dev_lwenc_csb_h__
