// Seed: 2262479043
module module_0;
  supply0 id_2, id_3;
  assign id_1 = id_3;
  tranif1 #1  (id_1 ? id_2 : -1 + id_2);
endmodule
macromodule module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output logic id_2,
    output wand id_3,
    input wand id_4,
    output wor id_5,
    input wor id_6
);
  assign id_1 = 1;
  if (id_6) always id_2 <= #1 -1'b0;
  else wand id_8, id_9, id_10 = id_8 < "", id_11, id_12;
  id_13(
      id_4
  );
  wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign id_5 = 1;
endmodule
