INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 2/dvlsi_adders/dvlsi_adders.srcs/sim_3/new/full_adder_4_bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4_bit_tb'
