[{"DBLP title": "A Unified Formal Model for Proving Security and Reliability Properties.", "DBLP authors": ["Wei Hu", "Lingjuan Wu", "Yu Tai", "Jing Tan", "Jiliang Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301533", "OA papers": [{"PaperId": "https://openalex.org/W3115684912", "PaperTitle": "A Unified Formal Model for Proving Security and Reliability Properties", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern Polytechnical University": 3.5, "Huazhong Agricultural University": 0.5, "Peng Cheng Laboratory": 0.5, "Hunan University": 0.5}, "Authors": ["Wei Hu", "Lingjuan Wu", "Yu-Tzu Tai", "Jing Tan", "Jiliang Zhang"]}]}, {"DBLP title": "Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs *.", "DBLP authors": ["Shao-Chun Hung", "Yi-Chen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301568", "OA papers": [{"PaperId": "https://openalex.org/W3115913486", "PaperTitle": "Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Shao-Chun Hung", "Yichen Lu", "Sung Kyu Lim", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "LBIST-PUF: An LBIST Scheme Towards Efficient Challenge-Response Pairs Collection and Machine-Learning Attack Tolerance Improvement.", "DBLP authors": ["Michihiro Shintani", "Tomoki Mino", "Michiko Inoue"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301590", "OA papers": [{"PaperId": "https://openalex.org/W3117518169", "PaperTitle": "LBIST-PUF: An LBIST Scheme Towards Efficient Challenge-Response Pairs Collection and Machine-Learning Attack Tolerance Improvement", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Michihiro Shintani", "Tomoki Mino", "Michiko Inoue"]}]}, {"DBLP title": "Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing.", "DBLP authors": ["Zolboo Byambadorj", "Koji Asami", "Takahiro J. Yamaguchi", "Akio Higo", "Masahiro Fujita", "Tetsuya Iizuka"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301596", "OA papers": [{"PaperId": "https://openalex.org/W3117545963", "PaperTitle": "Theoretical Analysis on Noise Performance of Modulated Wideband Converters for Analog Testing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 3.5, "Tokyo University of Information Sciences": 1.5, "Advantest (Japan)": 1.0}, "Authors": ["Zolboo Byambadorj", "Koji Asami", "Takahiro Yamaguchi", "Akio Higo", "Masahiro Fujita", "Tetsuya Iizuka"]}]}, {"DBLP title": "Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs.", "DBLP authors": ["Yohei Nakamura", "Naotaka Kuroda", "Atsushi Yamaguchi", "Ken Nakahara", "Michihiro Shintani", "Takashi Sato"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301592", "OA papers": [{"PaperId": "https://openalex.org/W3114069099", "PaperTitle": "Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ROHM": 3.333333333333333, "Kyoto College of Graduate Studies for Informatics": 0.8333333333333333, "Kyoto University": 0.8333333333333333, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Yohei Nakamura", "Naotaka Kuroda", "Atsushi Yamaguchi", "Ken Nakahara", "Michihiro Shintani", "Takashi Sato"]}]}, {"DBLP title": "C-Testing of AI Accelerators *.", "DBLP authors": ["Arjun Chaudhuri", "Chunsheng Liu", "Xiaoxin Fan", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301581", "OA papers": [{"PaperId": "https://openalex.org/W3116249996", "PaperTitle": "C-Testing of AI Accelerators", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Duke University": 2.0, "Alibaba Group Inc.,Sunnyvale,CA": 2.0}, "Authors": ["Arjun Chaudhuri", "Chunsheng Liu", "Xiaoxin Fan", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Summing Node Test Method: Simultaneous Multiple AC Characteristics Testing of Multiple Operational Amplifiers.", "DBLP authors": ["Gaku Ogihara", "Takayuki Nakatani", "Akemi Hatta", "Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Anna Kuwana", "Riho Aoki", "Shogo Katayama", "Jianglin Wei", "Yujie Zhao", "Jianlong Wang", "Kazumi Hatayama", "Haruo Kobayashi"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301550", "OA papers": [{"PaperId": "https://openalex.org/W3115478326", "PaperTitle": "Summing Node Test Method: Simultaneous Multiple AC Characteristics Testing of Multiple Operational Amplifiers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Gunma University": 11.0, "ROHM": 4.0}, "Authors": ["Gaku Ogihara", "Takayuki Nakatani", "Akemi Hatta", "Keno Sato", "Takashi Ishida", "Toshiyuki Okamoto", "Tamotsu Ichikawa", "Anna Kuwana", "Riho Aoki", "Shogo Katayama", "Jianglin Wei", "Yujie Zhao", "Jianlong Wang", "Kazumi Hatayama", "Haruo Kobayashi"]}]}, {"DBLP title": "Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation.", "DBLP authors": ["Aoi Ueda", "Michihiro Shintani", "Michiko Inoue", "Takashi Sato"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301598", "OA papers": [{"PaperId": "https://openalex.org/W3113770267", "PaperTitle": "Measurement of BTI-induced Threshold Voltage Shift for Power MOSFETs under Switching Operation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nara Institute of Science and Technology": 3.0, "Kyoto College of Graduate Studies for Informatics": 0.5, "Kyoto University": 0.5}, "Authors": ["Aoi Ueda", "Michihiro Shintani", "Michiko Inoue", "Takashi Sato"]}]}, {"DBLP title": "Unexpected Error Explosion in NAND Flash Memory: Observations and Prediction Scheme.", "DBLP authors": ["Yuqian Pan", "Haichun Zhang", "Mingyang Gong", "Zhenglin Liu"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301575", "OA papers": [{"PaperId": "https://openalex.org/W3114381084", "PaperTitle": "Unexpected Error Explosion in NAND Flash Memory: Observations and Prediction Scheme", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Huazhong University of Science and Technology": 4.0}, "Authors": ["Yuqian Pan", "Haichun Zhang", "Mingyang Gong", "Zhenglin Liu"]}]}, {"DBLP title": "Survey: Hardware Trojan Detection for Netlist.", "DBLP authors": ["Yipei Yang", "Jing Ye", "Yuan Cao", "Jiliang Zhang", "Xiaowei Li", "Huawei Li", "Yu Hu"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301614", "OA papers": [{"PaperId": "https://openalex.org/W3114336057", "PaperTitle": "Survey: Hardware Trojan Detection for Netlist", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "Hohai University": 1.0, "Hunan University": 1.0}, "Authors": ["Yipei Yang", "Jing Yong Ye", "Yuan Cao", "Jiliang Zhang", "Xiaowei Li", "Huawei Li", "Yu Hu"]}]}, {"DBLP title": "Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER.", "DBLP authors": ["Yixuan Zhao", "Zhiteng Chao", "Jing Ye", "Wen Wang", "Yuan Cao", "Shuai Chen", "Xiaowei Li", "Huawei Li"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301498", "OA papers": [{"PaperId": "https://openalex.org/W3113542781", "PaperTitle": "Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Chinese Academy of Sciences": 1.6666666666666665, "Institute of Computing Technology": 1.6666666666666665, "Chinese Academy of Sciences": 1.6666666666666665, "Yale University": 1.0, "Hohai University": 1.0, "Fiberhome Technology Group (China)": 1.0}, "Authors": ["Yixuan Zhao", "Zhiteng Chao", "Jing Yong Ye", "Wen Wang", "Yuan Cao", "Shuai Chen", "Xiaowei Li", "Huawei Li"]}]}, {"DBLP title": "A Sextuple Cross-Coupled SRAM Cell Protected against Double-Node Upsets.", "DBLP authors": ["Aibin Yan", "Yan Chen", "Jun Zhou", "Jie Cui", "Tianming Ni", "Xiaoqing Wen", "Patrick Girard"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301569", "OA papers": [{"PaperId": "https://openalex.org/W3115054552", "PaperTitle": "A Sextuple Cross-Coupled SRAM Cell Protected against Double-Node Upsets", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Anhui University": 4.0, "Anhui Polytechnic University": 1.0, "Kyushu Institute of Technology": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5}, "Authors": ["Aibin Yan", "Yan Chen", "Jun Zhou", "Jie Cui", "Tianming Ni", "Xiaoqing Wen", "Patrick Girard"]}]}, {"DBLP title": "HRAE: Hardware-assisted Randomization against Adversarial Example Attacks.", "DBLP authors": ["Jiliang Zhang", "Shuang Peng", "Yupeng Hu", "Fei Peng", "Wei Hu", "Jinmei Lai", "Jing Ye", "Xiangqi Wang"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301586", "OA papers": [{"PaperId": "https://openalex.org/W3115934564", "PaperTitle": "HRAE: Hardware-assisted Randomization against Adversarial Example Attacks", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hunan University": 4.0, "Northwestern Polytechnical University": 1.0, "Fudan University": 1.0, "UCAS,SKL of CA, ICT, CAS": 1.0, "Hunan First Normal University": 1.0}, "Authors": ["Jiliang Zhang", "Shu-Ang Peng", "Yupeng Hu", "Fei Peng", "Wei Hu", "Jinmei Lai", "Jing Yong Ye", "Xiangqi Wang"]}]}, {"DBLP title": "A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications.", "DBLP authors": ["Arbab Alamgir", "Abu Khari bin A'Ain", "Norlina Paraman", "Usman Ullah Sheikh", "Ian Andrew Grout"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301561", "OA papers": [{"PaperId": "https://openalex.org/W3114506914", "PaperTitle": "A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Technology Malaysia": 4.0, "University of Limerick": 1.0}, "Authors": ["Arbab Alamgir", "Abu Khari bin A'ain", "Norlina Paraman", "Usman Ullah Sheikh", "Ian Grout"]}]}, {"DBLP title": "An ISA-level Accurate Fault Simulator for System-level Fault Analysis.", "DBLP authors": ["Jiang-Tang Xiao", "Ting-Shuo Hsu", "Christian M. Fuchs", "Yu-Teng Chang", "Jing-Jia Liou", "Harry H. Chen"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301547", "OA papers": [{"PaperId": "https://openalex.org/W3116665997", "PaperTitle": "An ISA-level Accurate Fault Simulator for System-level Fault Analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 5.0, "MediaTek Inc., Computing and AI Technology Group,Hsinchu,Taiwan": 1.0}, "Authors": ["Jiang-Tang Xiao", "Ting-Shuo Hsu", "Christian M. Fuchs", "Yu-Teng Chang", "Jing-Jia Liou", "Harry Chen"]}]}, {"DBLP title": "A Method to Detect Open Defects in Wire Segments of On-Chip Power Grids.", "DBLP authors": ["Koutaro Hachiya"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301528", "OA papers": [{"PaperId": "https://openalex.org/W3115081355", "PaperTitle": "A Method to Detect Open Defects in Wire Segments of On-Chip Power Grids", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Teikyo Heisei University": 1.0}, "Authors": ["Koutaro Hachiya"]}]}, {"DBLP title": "A Testability Enhancement Method for the Memristor Ratioed Logic Circuits.", "DBLP authors": ["Li Qu", "Xiaole Cui", "Xiaoxin Cui"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301537", "OA papers": [{"PaperId": "https://openalex.org/W3116421392", "PaperTitle": "A Testability Enhancement Method for the Memristor Ratioed Logic Circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Peking University": 2.5, "Institute of Microelectronics": 0.5}, "Authors": ["Li Qu", "Xiaoxin Cui", "Xiaoxin Cui"]}]}, {"DBLP title": "An effective technique preventing differential cryptanalysis attack.", "DBLP authors": ["Ming Wang", "Jian Xiao", "Zhikuang Cai"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301510", "OA papers": [{"PaperId": "https://openalex.org/W3118162382", "PaperTitle": "An effective technique preventing differential cryptanalysis attack", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University of Posts and Telecommunications": 3.0}, "Authors": ["Ming Wang", "Jian Xiao", "Zhikuang Cai"]}]}, {"DBLP title": "Potentiality of Data Fusion in Analog Circuit Fault Diagnosis.", "DBLP authors": ["Manas Kumar Parai", "Kasturi Ghosh", "Hafizur Rahaman"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301544", "OA papers": [{"PaperId": "https://openalex.org/W3115905226", "PaperTitle": "Potentiality of Data Fusion in Analog Circuit Fault Diagnosis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0}, "Authors": ["Manas Kumar Parai", "Kanjaksha Ghosh", "Hafizur Rahaman"]}]}, {"DBLP title": "On Evaluation for Aging-Tolerant Ring Oscillators with Accelerated Life Test And Its Application to A Digital Sensor.", "DBLP authors": ["Masayuki Gondo", "Yousuke Miyake", "Takaaki Kato", "Seiji Kajihara"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301588", "OA papers": [{"PaperId": "https://openalex.org/W3115354094", "PaperTitle": "On Evaluation for Aging-Tolerant Ring Oscillators with Accelerated Life Test And Its Application to A Digital Sensor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu Institute of Technology": 4.0}, "Authors": ["Masayuki Gondo", "Yousuke Miyake", "Takaaki Kato", "Seiji Kajihara"]}]}, {"DBLP title": "Overview of On-Chip Performance Monitors for Clock Signals.", "DBLP authors": ["Shi-Yu Huang"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301612", "OA papers": [{"PaperId": "https://openalex.org/W3116857992", "PaperTitle": "Overview of On-Chip Performance Monitors for Clock Signals", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 1.0}, "Authors": ["Shi-Yu Huang"]}]}, {"DBLP title": "LUT-based Circuit Approximation with Targeted Error Guarantees.", "DBLP authors": ["Vinod G. U", "Vineesh V. S.", "Jaynarayan T. Tudu", "Masahiro Fujita", "Virendra Singh"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301574", "OA papers": [{"PaperId": "https://openalex.org/W3116004803", "PaperTitle": "LUT-based Circuit Approximation with Targeted Error Guarantees", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 3.0, "Indian Institute of Technology Tirupati": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Vinod G U", "Vineesh V S", "Jaynarayan Tudu", "Masahiro Fujita", "Virendra Singh"]}]}, {"DBLP title": "Systematic Hold-time Fault Diagnosis and Failure Debug in Production Chips.", "DBLP authors": ["Chih-Yan Liu", "Mu-Ting Wu", "James Chien-Mo Li", "Gaurav Bhargava", "Chris Nigh"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301504", "OA papers": [{"PaperId": "https://openalex.org/W3114959315", "PaperTitle": "Systematic Hold-time Fault Diagnosis and Failure Debug in Production Chips", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0, "Qualcomm (United States)": 2.0}, "Authors": ["Chih-Yan Liu", "Mu-Ting Wu", "James T. Li", "Gaurav Bhargava", "Chris Nigh"]}]}, {"DBLP title": "EMI characterization for power conversion circuit with SiC power devices.", "DBLP authors": ["Takaaki Ibuchi", "Tsuyoshi Funaki"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301613", "OA papers": [{"PaperId": "https://openalex.org/W3117166268", "PaperTitle": "EMI characterization for power conversion circuit with SiC power devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osaka University": 2.0}, "Authors": ["Takaaki Ibuchi", "Tsuyoshi Funaki"]}]}, {"DBLP title": "BTI Aging Monitoring based on SRAM Start-up Behavior.", "DBLP authors": ["Shengyu Duan", "Peng Wang", "Gaole Sai"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301603", "OA papers": [{"PaperId": "https://openalex.org/W3114663342", "PaperTitle": "BTI Aging Monitoring based on SRAM Start-up Behavior", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai University of Engineering Sciences": 0.8333333333333333, "Institute of Computing Technology": 0.3333333333333333, "Chinese Academy of Sciences": 0.8333333333333333, "State Key Laboratory of Mathematical Engineering and Advanced Computing, Wuxi, China": 0.5, "Shenzhen Institutes of Advanced Technology": 0.5}, "Authors": ["Shengyu Duan", "Peng Wang", "Gaole Sai"]}]}, {"DBLP title": "Scan Chain Diagnosis-Driven Test Response Compactor.", "DBLP authors": ["Jakub Janicki", "Grzegorz Mrugalski", "Artur Stelmach", "Szczepan Urban"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301584", "OA papers": [{"PaperId": "https://openalex.org/W3115455365", "PaperTitle": "Scan Chain Diagnosis-Driven Test Response Compactor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (United States)": 3.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Jakub Janicki", "Grzegorz Mrugalski", "Artur Stelmach", "Szczepan Urban"]}]}, {"DBLP title": "Analysis and Design of Multi-Tone Signal Generation Algorithms for Reducing Crest Factor.", "DBLP authors": ["Yukiko Shibasaki", "Koji Asami", "Riho Aoki", "Akemi Hatta", "Anna Kuwana", "Haruo Kobayashi"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301549", "OA papers": [{"PaperId": "https://openalex.org/W3114936721", "PaperTitle": "Analysis and Design of Multi-Tone Signal Generation Algorithms for Reducing Crest Factor", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Gunma University": 5.0, "Advantest (Japan)": 1.0}, "Authors": ["Yukiko Shibasaki", "Koji Asami", "Riho Aoki", "Akemi Hatta", "Anna Kuwana", "Haruo Kobayashi"]}]}, {"DBLP title": "Testing of Configurable 8T SRAMs for In-Memory Computing.", "DBLP authors": ["Jin-Fu Li", "Tsai-Ling Tsai", "Chun-Lung Hsu", "Chi-Tien Sun"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301535", "OA papers": [{"PaperId": "https://openalex.org/W3115575231", "PaperTitle": "Testing of Configurable 8T SRAMs for In-Memory Computing", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Central University": 2.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Jin-Fu Li", "Tsai-Ling Tsai", "Chun-Lung Hsu", "Chi-Tien Sun"]}]}, {"DBLP title": "Exploring the Mysteries of System-Level Test.", "DBLP authors": ["Ilia Polian", "Jens Anders", "Steffen Becker", "Paolo Bernardi", "Krishnendu Chakrabarty", "Nourhan Elhamawy", "Matthias Sauer", "Adit D. Singh", "Matteo Sonza Reorda", "Stefan Wagner"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301557", "OA papers": [{"PaperId": "https://openalex.org/W3114094139", "PaperTitle": "Exploring the Mysteries of System-Level Test", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Stuttgart": 4.0, "Software (Germany)": 1.0, "Polytechnic University of Turin": 2.0, "Duke University": 1.0, "Advantest Europe,Boeblingen,Germany": 1.0, "Auburn University": 1.0}, "Authors": ["Ilia Polian", "Jens Anders", "Steffen Becker", "Paolo Bernardi", "Krishnendu Chakrabarty", "Nourhan Elhamawy", "Matthias Sauer", "Adit D. Singh", "Matteo Sonza Reorda", "Stefan Wagner"]}]}, {"DBLP title": "An ADC Test Technique With Dual-Path/Multi-Functional Fine Pattern Generator Realizing High Accuracy Measurement for CMOS Image Sensor.", "DBLP authors": ["Fukashi Morishita", "Masanori Otsuka", "Wataru Saito"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301531", "OA papers": [{"PaperId": "https://openalex.org/W3116147020", "PaperTitle": "An ADC Test Technique With Dual-Path/Multi-Functional Fine Pattern Generator Realizing High Accuracy Measurement for CMOS Image Sensor", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Renesas Electronics (Japan)": 3.0}, "Authors": ["Fukashi Morishita", "Masanori Otsuka", "Wataru Saito"]}]}, {"DBLP title": "NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D ICs\u2217.", "DBLP authors": ["Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301589", "OA papers": [{"PaperId": "https://openalex.org/W3115397547", "PaperTitle": "NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D ICs\u2217", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 3.0}, "Authors": ["Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Fault and Soft Error Tolerant Delay-Locked Loop.", "DBLP authors": ["Jun-Yu Yang", "Shi-Yu Huang"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301553", "OA papers": [{"PaperId": "https://openalex.org/W3114319939", "PaperTitle": "Fault and Soft Error Tolerant Delay-Locked Loop", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Junyu Yang", "Shi-Yu Huang"]}]}, {"DBLP title": "Validating GCSE in the scheduling of high-level synthesis.", "DBLP authors": ["Jian Hu", "Yongyang Hu", "Long Yu", "Haitao Yang", "Yun Kang", "Jie Cheng"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301546", "OA papers": [{"PaperId": "https://openalex.org/W3117438570", "PaperTitle": "Validating GCSE in the scheduling of high-level synthesis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Jian Hu", "Yongyang Hu", "Long Yu", "Haitao Yang", "Yun Chan Kang", "Jie Cheng"]}]}, {"DBLP title": "On-chip EOL Prognostics Using Data-Fusion of Embedded Instruments for Dependable MP-SoCs.", "DBLP authors": ["Ghazanfar Ali", "Leila Bagheriye", "Hans A. R. Manhaeve", "Hans G. Kerkhoff"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301509", "OA papers": [{"PaperId": "https://openalex.org/W3113495510", "PaperTitle": "On-chip EOL Prognostics Using Data-Fusion of Embedded Instruments for Dependable MP-SoCs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 3.0, "Ridgetop Europe nv,Brugge,Belgium": 1.0}, "Authors": ["Ghazanfar Ali", "Leila Bagheriye", "Hans Manhaeve", "Hans G. Kerkhoff"]}]}, {"DBLP title": "SDPTA: Soft-Delay-aware Pattern-based Timing Analysis and Its Path-Fixing Mechanism.", "DBLP authors": ["Gary K.-C. Huang", "Dave Y.-W. Lin", "John Z.-L. Tang", "Charles H.-P. Wen"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301512", "OA papers": [{"PaperId": "https://openalex.org/W3115673775", "PaperTitle": "SDPTA: Soft-Delay-aware Pattern-based Timing Analysis and Its Path-Fixing Mechanism", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Gary K.-C. Huang", "Dave Y.-W. Lin", "John Z.-L Tang", "Charles H.-P. Wen"]}]}, {"DBLP title": "Heuristic Approach for Identification of Random TSV Defects in 3D IC During Pre-bond Testing.", "DBLP authors": ["Tanusree Kaibartta", "G. P. Biswas", "Debesh K. Das"], "year": 2020, "doi": "https://doi.org/10.1109/ATS49688.2020.9301580", "OA papers": [{"PaperId": "https://openalex.org/W3117697980", "PaperTitle": "Heuristic Approach for Identification of Random TSV Defects in 3D IC During Pre-bond Testing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Dhanbad": 2.0, "Jadavpur University": 1.0}, "Authors": ["Tanusree Kaibartta", "Gautam Biswas", "Debesh K. Das"]}]}]