module SEXT( input Clk, 
				 input [15:0] data_in,
				 output [19:0] data_out);
			
			always_ff @(posedge Clk)
			begin
				if(data_in[15] == 1b'1)
					data_out = {1,1,1,1,data_in};
				else
					data_out = {0,0,0,0,data_in};
			end
				 
endmodule