{
  "title": "GitHub Systemverilog Languages Weekly Trending",
  "description": "Weekly Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 19 Aug 2024 02:06:27 GMT",
  "items": [
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "2,474",
      "forks": "740",
      "addStars": "11",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,318",
      "forks": "512",
      "addStars": "6",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "bespoke-silicon-group/basejump_stl",
      "url": "https://github.com/bespoke-silicon-group/basejump_stl",
      "description": "BaseJump STL: A Standard Template Library for SystemVerilog",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "483",
      "forks": "95",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/17460864?s=40&v=4",
          "name": "taylor-bsg",
          "url": "https://github.com/taylor-bsg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2791860?s=40&v=4",
          "name": "ShawnLess",
          "url": "https://github.com/ShawnLess"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2322266?s=40&v=4",
          "name": "dpetrisko",
          "url": "https://github.com/dpetrisko"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11407587?s=40&v=4",
          "name": "gaozihou",
          "url": "https://github.com/gaozihou"
        }
      ]
    },
    {
      "title": "adam-maj/tiny-gpu",
      "url": "https://github.com/adam-maj/tiny-gpu",
      "description": "A minimal GPU design in Verilog to learn how GPUs work from the ground up",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "6,808",
      "forks": "508",
      "addStars": "18",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/64697628?s=40&v=4",
          "name": "adam-maj",
          "url": "https://github.com/adam-maj"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10238372?s=40&v=4",
          "name": "ashaltu",
          "url": "https://github.com/ashaltu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22633385?s=40&v=4",
          "name": "eltociear",
          "url": "https://github.com/eltociear"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38108242?s=40&v=4",
          "name": "xianbaoqian",
          "url": "https://github.com/xianbaoqian"
        }
      ]
    }
  ]
}