digraph "CFG for '_Z10gpuSwapColiPfiPiS0_' function" {
	label="CFG for '_Z10gpuSwapColiPfiPiS0_' function";

	Node0x4ee0500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %0\l  br i1 %15, label %16, label %39\l|{<s0>T|<s1>F}}"];
	Node0x4ee0500:s0 -> Node0x4ee23c0;
	Node0x4ee0500:s1 -> Node0x4ee2450;
	Node0x4ee23c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%16:\l16:                                               \l  %17 = load i32, i32 addrspace(1)* %3, align 4, !tbaa !7, !amdgpu.noclobber !5\l  %18 = add nsw i32 %17, %2\l  %19 = mul nsw i32 %2, %0\l  %20 = add nsw i32 %14, %19\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %24 = mul nsw i32 %18, %0\l  %25 = add nsw i32 %24, %14\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  store float %28, float addrspace(1)* %22, align 4, !tbaa !11\l  store float %23, float addrspace(1)* %27, align 4, !tbaa !11\l  %29 = icmp eq i32 %6, 0\l  %30 = icmp eq i32 %13, 0\l  %31 = select i1 %29, i1 %30, i1 false\l  br i1 %31, label %32, label %39\l|{<s0>T|<s1>F}}"];
	Node0x4ee23c0:s0 -> Node0x4ee3ef0;
	Node0x4ee23c0:s1 -> Node0x4ee2450;
	Node0x4ee3ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%32:\l32:                                               \l  %33 = sext i32 %2 to i64\l  %34 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %33\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %36 = sext i32 %18 to i64\l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %36\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %38, i32 addrspace(1)* %34, align 4, !tbaa !7\l  store i32 %35, i32 addrspace(1)* %37, align 4, !tbaa !7\l  br label %39\l}"];
	Node0x4ee3ef0 -> Node0x4ee2450;
	Node0x4ee2450 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  ret void\l}"];
}
