<!-- Readme Start here -->

<!-- Load logo from readme/logo.jpg -->
<div align="center">
  <img src="readme/logo.jpg" width="200" alt="animated" />
</div>


<!-- Title -->
<h1 align="center" style="border: none">
Digital System Design (VHDL, FPGA)
</h1>


<!-- Shield IO - very nice icons -->
<div align="center">

[![Contributors][contributors_shield]][contributors_url]
[![Forks][forks_shield]][forks_url]
[![Stargazers][stars_shield]][stars_url]
[![Issues][issues_shield]][issues_url]
[![MIT License][license_shield]][license_url]
[![LinkedIn][linkedin_shield]][linkedin_url]

</div>


<!-- Description -->
- [Lab 1: Xilinx ISE Tutorial][Lab1]
- [Lab 2: Logic Circuits and Schematic Capture][Lab2]
- [Lab 3: Design a 3-to-8 decoder using 2-to-4 decoders ][Lab3]
- [Lab 4: 2-Bit Adder ][Lab4]
- [Lab 5: Asynchronous Up Counter][Lab5]
- [Lab 6: Universal Shift Register ][Lab6]
- [Lab 7: Digital Lock][Lab7]
##
Extra Credits:
- [Optional 1: 2-bit Multiplier][op1]
- [Optional 2: BCD to 7 Segment][op2]
- [Optional 3: Selectable Counter][op3]
- [Optional 4: MOD-10][op4]
- [Optional 5: Four Digits Passcodes Digital Lock][op5]


<!-- Include externals file that you need to run the program -->
<!-- ## Requirements -->



<!-- Include your major tools and frameworks -->
## Built With
Software: 
- [Xilinx ISE][Xilinx ISE]
- [VHDL]
## 
Hardware: 
- [Basys2][Basys2]

<!-- Authors information -->
## Author
- [Socheath Sok][github]


<!-- License -->
## License
This project is licensed under the MIT License - see the [LICENSE][license_url] file for details


<!-- Shoutout to other projects, plugin, or minor tools -->
<!-- ## References -->



<!-- Course -->
## Course
- [EE 301 - Digital System Design][course]


<!-- References -->
<!-- Shield Icons-->
[contributors_shield]: https://img.shields.io/github/contributors/SocheathSok/Automatic-Maze-Navigation-System.svg?style=for-the-badge
[forks_shield]: https://img.shields.io/github/forks/SocheathSok/Automatic-Maze-Navigation-System.svg?style=for-the-badge
[stars_shield]: https://img.shields.io/github/stars/SocheathSok/Automatic-Maze-Navigation-System.svg?style=for-the-badge
[issues_shield]: https://img.shields.io/github/issues/SocheathSok/Automatic-Maze-Navigation-System.svg?style=for-the-badge
[license_shield]: https://img.shields.io/github/license/SocheathSok/Automatic-Maze-Navigation-System.svg?style=for-the-badge
[linkedin_shield]: https://img.shields.io/badge/-LinkedIn-black.svg?style=for-the-badge&logo=linkedin&colorB=555

<!-- Shield URLs -->
[contributors_url]: https://github.com/SocheathSok/Automatic-Maze-Navigation-System/graphs/contributors
[forks_url]: https://github.com/SocheathSok/Automatic-Maze-Navigation-System/network/members
[stars_url]: https://github.com/SocheathSok/Automatic-Maze-Navigation-System/stargazers
[issues_url]: https://github.com/SocheathSok/Automatic-Maze-Navigation-System/issues
[license_url]: https://github.com/SocheathSok/Automatic-Maze-Navigation-System/blob/master/LICENSE
[linkedin_url]: https://www.linkedin.com/in/socheath-sok-010822240/

<!-- Other URLs -->
[github]: https://github.com/socheathsok
[course]: http://catalog.csulb.edu/preview_course_nopop.php?catoid=5&coid=40845
[Lab1]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%201.docx
[Lab2]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%202.docx
[Lab3]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%203.docx
[Lab4]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%204.docx
[Lab5]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%205.docx
[Lab6]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%206.docx
[Lab7]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Lab%20Report%207.docx
[op1]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Optional%201_%202-bit%20multiplier_.docx
[op2]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Optional%202_%20BCD%20to%207%20segments.docx
[op3]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Optional%203_%20Selectable%20Counter.docx
[op4]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Optional%204_%20MOD-10.docx
[op5]: https://github.com/SocheathSok/Digital-System-Design-FPGA/blob/main/Optional%205_%20Four%20Digits%20Passcodes%20Digital%20Lock.docx
[Xilinx ISE]: https://www.xilinx.com/products/design-tools/ise-design-suite.html
[VHDL]: https://www.nandland.com/vhdl/tutorials/tutorial-introduction-to-vhdl-for-beginners.html
[Basys2]: https://digilent.com/reference/programmable-logic/basys-2/start#:~:text=The%20Basys2%20board%20is%20a,experience%20building%20real%20digital%20circuits.
[Best-README-Template]: https://github.com/othneildrew/Best-README-Template


