/*
 * SEMIDRIVE Copyright Statement
 * Copyright (c) SEMIDRIVE. All rights reserved
 *
 * This software and all rights therein are owned by SEMIDRIVE, and are
 * protected by copyright law and other relevant laws, regulations and
 * protection. Without SEMIDRIVE's prior written consent and/or related rights,
 * please do not use this software or any potion thereof in any form or by any
 * means. You may not reproduce, modify or distribute this software except in
 * compliance with the License. Unless required by applicable law or agreed to
 * in writing, software distributed under the License is distributed on
 * an "AS IS" basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * You should have received a copy of the License along with this program.
 * If not, see <http://www.semidrive.com/licenses/>.
 */

/**
 * @file  dma_cfg.h
 * @brief Semidrive. Dma
 */

#ifndef BOARDS_DMA_CFG_H
#define BOARDS_DMA_CFG_H

#ifdef __cplusplus
extern "C" {
#endif


#ifndef SEMIDRIVE_E3_LITE_SERIES
#define DMA_SF0_CH_NUM 24
#define DMA_SF1_CH_NUM 24
#define DMA_AP0_CH_NUM 8
#else
#define DMA_SF0_CH_NUM 16
#define DMA_SF1_CH_NUM 16
#endif

#ifndef SEMIDRIVE_E3_LITE_SERIES
typedef enum {
    DMA_MUX_ID_CANFD1,
    DMA_MUX_ID_CANFD2,
    DMA_MUX_ID_CANFD3,
    DMA_MUX_ID_CANFD4,
    DMA_MUX_ID_CANFD5,
    DMA_MUX_ID_CANFD6,
    DMA_MUX_ID_CANFD7,
    DMA_MUX_ID_CANFD8,
    DMA_MUX_ID_CANFD9,
    DMA_MUX_ID_CANFD10,
    DMA_MUX_ID_CANFD11,
    DMA_MUX_ID_CANFD12,
    DMA_MUX_ID_CANFD13,
    DMA_MUX_ID_CANFD14,
    DMA_MUX_ID_CANFD15,
    DMA_MUX_ID_CANFD16,
    DMA_MUX_ID_CANFD17,
    DMA_MUX_ID_CANFD18,
    DMA_MUX_ID_CANFD19,
    DMA_MUX_ID_CANFD20,
    DMA_MUX_ID_CANFD21,
    DMA_MUX_ID_CANFD22,
    DMA_MUX_ID_CANFD23,
    DMA_MUX_ID_CANFD24,
    DMA_MUX_ID_ETH1_REQ_0,
    DMA_MUX_ID_ETH1_REQ_1,
    DMA_MUX_ID_ETH1_REQ_2,
    DMA_MUX_ID_ETH1_REQ_3,
    DMA_MUX_ID_ETH2_REQ_0,
    DMA_MUX_ID_ETH2_REQ_1,
    DMA_MUX_ID_ETH2_REQ_2,
    DMA_MUX_ID_ETH2_REQ_3,
    DMA_MUX_ID_I2C1,
    DMA_MUX_ID_I2C2,
    DMA_MUX_ID_I2C3,
    DMA_MUX_ID_I2C4,
    DMA_MUX_ID_I2C5,
    DMA_MUX_ID_I2C6,
    DMA_MUX_ID_I2C7,
    DMA_MUX_ID_I2C8,
    DMA_MUX_ID_XSPI1_A_RD,
    DMA_MUX_ID_XSPI1_A_WR,
    DMA_MUX_ID_XSPI1_B_RD,
    DMA_MUX_ID_XSPI1_B_WR,
    DMA_MUX_ID_XSPI2_A_RD,
    DMA_MUX_ID_XSPI2_A_WR,
    DMA_MUX_ID_XSPI2_B_RD,
    DMA_MUX_ID_XSPI2_B_WR,
    DMA_MUX_ID_SPI1_RX,
    DMA_MUX_ID_SPI1_TX,
    DMA_MUX_ID_SPI2_RX,
    DMA_MUX_ID_SPI2_TX,
    DMA_MUX_ID_SPI3_RX,
    DMA_MUX_ID_SPI3_TX,
    DMA_MUX_ID_SPI4_RX,
    DMA_MUX_ID_SPI4_TX,
    DMA_MUX_ID_SPI5_RX,
    DMA_MUX_ID_SPI5_TX,
    DMA_MUX_ID_SPI6_RX,
    DMA_MUX_ID_SPI6_TX,
    DMA_MUX_ID_SPI7_RX,
    DMA_MUX_ID_SPI7_TX,
    DMA_MUX_ID_SPI8_RX,
    DMA_MUX_ID_SPI8_TX,
    DMA_MUX_ID_EPWM1_A,
    DMA_MUX_ID_EPWM1_B,
    DMA_MUX_ID_EPWM1_C,
    DMA_MUX_ID_EPWM1_D,
    DMA_MUX_ID_EPWM1_OVF,
    DMA_MUX_ID_EPWM2_A,
    DMA_MUX_ID_EPWM2_B,
    DMA_MUX_ID_EPWM2_C,
    DMA_MUX_ID_EPWM2_D,
    DMA_MUX_ID_EPWM2_OVF,
    DMA_MUX_ID_EPWM3_A,
    DMA_MUX_ID_EPWM3_B,
    DMA_MUX_ID_EPWM3_C,
    DMA_MUX_ID_EPWM3_D,
    DMA_MUX_ID_EPWM3_OVF,
    DMA_MUX_ID_EPWM4_A,
    DMA_MUX_ID_EPWM4_B,
    DMA_MUX_ID_EPWM4_C,
    DMA_MUX_ID_EPWM4_D,
    DMA_MUX_ID_EPWM4_OVF,
    DMA_MUX_ID_ETMR1_A,
    DMA_MUX_ID_ETMR1_B,
    DMA_MUX_ID_ETMR1_C,
    DMA_MUX_ID_ETMR1_D,
    DMA_MUX_ID_ETMR1_OVF,
    DMA_MUX_ID_ETMR2_A,
    DMA_MUX_ID_ETMR2_B,
    DMA_MUX_ID_ETMR2_C,
    DMA_MUX_ID_ETMR2_D,
    DMA_MUX_ID_ETMR2_OVF,
    DMA_MUX_ID_ETMR3_A,
    DMA_MUX_ID_ETMR3_B,
    DMA_MUX_ID_ETMR3_C,
    DMA_MUX_ID_ETMR3_D,
    DMA_MUX_ID_ETMR3_OVF,
    DMA_MUX_ID_ETMR4_A,
    DMA_MUX_ID_ETMR4_B,
    DMA_MUX_ID_ETMR4_C,
    DMA_MUX_ID_ETMR4_D,
    DMA_MUX_ID_ETMR4_OVF,
    DMA_MUX_ID_XTRG_0,
    DMA_MUX_ID_XTRG_1,
    DMA_MUX_ID_UART1_TX,
    DMA_MUX_ID_UART1_RX,
    DMA_MUX_ID_UART2_TX,
    DMA_MUX_ID_UART2_RX,
    DMA_MUX_ID_UART3_TX,
    DMA_MUX_ID_UART3_RX,
    DMA_MUX_ID_UART4_TX,
    DMA_MUX_ID_UART4_RX,
    DMA_MUX_ID_UART5_TX,
    DMA_MUX_ID_UART5_RX,
    DMA_MUX_ID_UART6_TX,
    DMA_MUX_ID_UART6_RX,
    DMA_MUX_ID_UART7_TX,
    DMA_MUX_ID_UART7_RX,
    DMA_MUX_ID_UART8_TX,
    DMA_MUX_ID_UART8_RX,
    DMA_MUX_ID_UART9_TX,
    DMA_MUX_ID_UART9_RX,
    DMA_MUX_ID_UART10_TX,
    DMA_MUX_ID_UART10_RX,
    DMA_MUX_ID_UART11_TX,
    DMA_MUX_ID_UART11_RX,
    DMA_MUX_ID_UART12_TX,
    DMA_MUX_ID_UART12_RX,
    DMA_MUX_ID_UART13_TX,
    DMA_MUX_ID_UART13_RX,
    DMA_MUX_ID_UART14_TX,
    DMA_MUX_ID_UART14_RX,
    DMA_MUX_ID_UART15_TX,
    DMA_MUX_ID_UART15_RX,
    DMA_MUX_ID_UART16_TX,
    DMA_MUX_ID_UART16_RX,
    DMA_MUX_ID_ADC1_0,
    DMA_MUX_ID_ADC1_1,
    DMA_MUX_ID_ADC2_0,
    DMA_MUX_ID_ADC2_1,
    DMA_MUX_ID_ADC3_0,
    DMA_MUX_ID_ADC3_1,
    DMA_MUX_ID_ISTC,
} SDRV_DMA_SF_MUX_ID;
typedef enum {
    DMA_MUX_ID_SACI1_TX,
    DMA_MUX_ID_SACI1_RX,
    DMA_MUX_ID_SACI1_PDM,
    DMA_MUX_ID_SACI2_TX,
    DMA_MUX_ID_SACI2_RX,
    DMA_MUX_ID_SACI2_PDM,
} SDRV_DMA_AP_MUX_ID;
#else
typedef enum {
    DMA_MUX_ID_CANFD16,
    DMA_MUX_ID_CANFD21,
    DMA_MUX_ID_CANFD3,
    DMA_MUX_ID_CANFD4,
    DMA_MUX_ID_CANFD5,
    DMA_MUX_ID_CANFD6,
    DMA_MUX_ID_CANFD7,
    DMA_MUX_ID_CANFD23,
    DMA_MUX_ID_ENET1_REQ_0,
    DMA_MUX_ID_ENET1_REQ_1,
    DMA_MUX_ID_ENET1_REQ_2,
    DMA_MUX_ID_ENET1_REQ_3,
    DMA_MUX_ID_I2C1,
    DMA_MUX_ID_I2C2,
    DMA_MUX_ID_I2C3,
    DMA_MUX_ID_I2C4,
    DMA_MUX_ID_I2C5,
    DMA_MUX_ID_I2C6,
    DMA_MUX_ID_XSPI1_A_RD,
    DMA_MUX_ID_XSPI1_A_WR,
    DMA_MUX_ID_XSPI1_B_RD,
    DMA_MUX_ID_XSPI1_B_WR,
    DMA_MUX_ID_SPI1_RX,
    DMA_MUX_ID_SPI1_TX,
    DMA_MUX_ID_SPI2_RX,
    DMA_MUX_ID_SPI2_TX,
    DMA_MUX_ID_SPI3_RX,
    DMA_MUX_ID_SPI3_TX,
    DMA_MUX_ID_SPI4_RX,
    DMA_MUX_ID_SPI4_TX,
    DMA_MUX_ID_SPI5_RX,
    DMA_MUX_ID_SPI5_TX,
    DMA_MUX_ID_SPI6_RX,
    DMA_MUX_ID_SPI6_TX,
    DMA_MUX_ID_EPWM1_A,
    DMA_MUX_ID_EPWM1_B,
    DMA_MUX_ID_EPWM1_C,
    DMA_MUX_ID_EPWM1_D,
    DMA_MUX_ID_EPWM1_OVF,
    DMA_MUX_ID_EPWM2_A,
    DMA_MUX_ID_EPWM2_B,
    DMA_MUX_ID_EPWM2_C,
    DMA_MUX_ID_EPWM2_D,
    DMA_MUX_ID_EPWM2_OVF,
    DMA_MUX_ID_ETMR1_A,
    DMA_MUX_ID_ETMR1_B,
    DMA_MUX_ID_ETMR1_C,
    DMA_MUX_ID_ETMR1_D,
    DMA_MUX_ID_ETMR1_OVF,
    DMA_MUX_ID_ETMR2_A,
    DMA_MUX_ID_ETMR2_B,
    DMA_MUX_ID_ETMR2_C,
    DMA_MUX_ID_ETMR2_D,
    DMA_MUX_ID_ETMR2_OVF,
    DMA_MUX_ID_XTRG_0,
    DMA_MUX_ID_XTRG_1,
    DMA_MUX_ID_UART1_TX,
    DMA_MUX_ID_UART1_RX,
    DMA_MUX_ID_UART2_TX,
    DMA_MUX_ID_UART2_RX,
    DMA_MUX_ID_UART3_TX,
    DMA_MUX_ID_UART3_RX,
    DMA_MUX_ID_UART4_TX,
    DMA_MUX_ID_UART4_RX,
    DMA_MUX_ID_UART5_TX,
    DMA_MUX_ID_UART5_RX,
    DMA_MUX_ID_UART6_TX,
    DMA_MUX_ID_UART6_RX,
    DMA_MUX_ID_UART7_TX,
    DMA_MUX_ID_UART7_RX,
    DMA_MUX_ID_UART8_TX,
    DMA_MUX_ID_UART8_RX,
    DMA_MUX_ID_UART9_TX,
    DMA_MUX_ID_UART9_RX,
    DMA_MUX_ID_UART10_TX,
    DMA_MUX_ID_UART10_RX,
    DMA_MUX_ID_UART11_TX,
    DMA_MUX_ID_UART11_RX,
    DMA_MUX_ID_UART12_TX,
    DMA_MUX_ID_UART12_RX,
    DMA_MUX_ID_ADC1_0,
    DMA_MUX_ID_ADC1_1,
    DMA_MUX_ID_ADC2_0,
    DMA_MUX_ID_ADC2_1,
    DMA_MUX_ID_ADC3_0,
    DMA_MUX_ID_ADC3_1,
    DMA_MUX_ID_SACI1_TX,
    DMA_MUX_ID_SACI1_RX,
    DMA_MUX_ID_SACI1_PDM,
    DMA_MUX_ID_ISTC,
} SDRV_DMA_SF_MUX_ID;
#endif


extern void board_dma_init(void);

#endif /* BOARDS_DMA_CFG_H */

#ifdef __cplusplus
}
#endif
