*-5.0 80.000000 80.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@421
top.identify_cycle
@28
top.identify_sampleclock
top.dataAXI[1:0]
top.outBit1
top.readyAXI
top.outBit3
top.outBit2
top.clk
top.inSwitch[1:0]
top.outBit4
