// Seed: 1780874881
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    output id_8
);
  logic id_9 = !id_0;
  logic id_10;
  always @(posedge 1) begin
    id_8 <= 1'b0;
  end
  logic id_11;
  assign id_1 = 1;
  logic id_12;
  type_20(
      1'b0, id_9, 1'd0
  );
endmodule
