EE 337 ASIC design using verilog
