library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity counter is
    Port ( clk, rst : in STD_LOGIC; cnt : out STD_LOGIC_VECTOR(3 downto 0) );
end counter;
architecture Behavioral of counter is
    signal cnt_reg : STD_LOGIC_VECTOR(3 downto 0) := "0000";
begin
    process(clk, rst)
    begin
        if rst = '1' then
            cnt_reg <= "0000";
        elsif rising_edge(clk) then
            cnt_reg <= std_logic_vector(unsigned(cnt_reg) + 1);
        end if;
    end process;
    cnt <= cnt_reg;
end Behavioral;

