#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 15 03:01:50 2025
# Process ID: 52351
# Current directory: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1
# Command line: vivado -log staged_mac_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source staged_mac_bd_wrapper.tcl -notrace
# Log file: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper.vdi
# Journal file: /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source staged_mac_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/remote/Xilinx/2020.1/Vivado/2020.1/data/ip'.
Command: link_design -top staged_mac_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_axi_fifo_mm_s_0_0/staged_mac_bd_axi_fifo_mm_s_0_0.dcp' for cell 'staged_mac_bd_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_axis_subset_converter_0_1/staged_mac_bd_axis_subset_converter_0_1.dcp' for cell 'staged_mac_bd_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_processing_system7_0_0/staged_mac_bd_processing_system7_0_0.dcp' for cell 'staged_mac_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_rst_ps7_0_100M_0/staged_mac_bd_rst_ps7_0_100M_0.dcp' for cell 'staged_mac_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_staged_mac_0_0/staged_mac_bd_staged_mac_0_0.dcp' for cell 'staged_mac_bd_i/staged_mac_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_auto_pc_0/staged_mac_bd_auto_pc_0.dcp' for cell 'staged_mac_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2374.648 ; gain = 0.000 ; free physical = 5739 ; free virtual = 16314
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_processing_system7_0_0/staged_mac_bd_processing_system7_0_0.xdc] for cell 'staged_mac_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_processing_system7_0_0/staged_mac_bd_processing_system7_0_0.xdc] for cell 'staged_mac_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_rst_ps7_0_100M_0/staged_mac_bd_rst_ps7_0_100M_0_board.xdc] for cell 'staged_mac_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_rst_ps7_0_100M_0/staged_mac_bd_rst_ps7_0_100M_0_board.xdc] for cell 'staged_mac_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_rst_ps7_0_100M_0/staged_mac_bd_rst_ps7_0_100M_0.xdc] for cell 'staged_mac_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/ip/staged_mac_bd_rst_ps7_0_100M_0/staged_mac_bd_rst_ps7_0_100M_0.xdc] for cell 'staged_mac_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:361]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:361]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:366]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:366]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:371]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:371]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:374]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:374]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACLK'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:376]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ACLK]'. [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc:376]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.srcs/constrs_1/imports/hdl/zedboard.xdc]
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/remote/Xilinx/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.617 ; gain = 0.000 ; free physical = 5577 ; free virtual = 16151
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

16 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2398.617 ; gain = 24.020 ; free physical = 5577 ; free virtual = 16151
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2414.609 ; gain = 15.992 ; free physical = 5558 ; free virtual = 16133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e3d0203f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2816.500 ; gain = 401.891 ; free physical = 5166 ; free virtual = 15741

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 254d35e99

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 105 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bbf51eef

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cfa1b17c

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 453 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cfa1b17c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1cfa1b17c

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cfa1b17c

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              46  |             105  |                                              0  |
|  Constant propagation         |               0  |              12  |                                              0  |
|  Sweep                        |               0  |             453  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576
Ending Logic Optimization Task | Checksum: 1acf6b609

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2981.438 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15576

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1daf062f6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3190.312 ; gain = 0.000 ; free physical = 4974 ; free virtual = 15549
Ending Power Optimization Task | Checksum: 1daf062f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3190.312 ; gain = 208.875 ; free physical = 4974 ; free virtual = 15549

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1daf062f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3190.312 ; gain = 0.000 ; free physical = 4974 ; free virtual = 15549

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3190.312 ; gain = 0.000 ; free physical = 4974 ; free virtual = 15549
Ending Netlist Obfuscation Task | Checksum: 1b8f420be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3190.312 ; gain = 0.000 ; free physical = 4974 ; free virtual = 15549
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3190.312 ; gain = 791.695 ; free physical = 4974 ; free virtual = 15549
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3190.312 ; gain = 0.000 ; free physical = 5001 ; free virtual = 15578
INFO: [Common 17-1381] The checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file staged_mac_bd_wrapper_drc_opted.rpt -pb staged_mac_bd_wrapper_drc_opted.pb -rpx staged_mac_bd_wrapper_drc_opted.rpx
Command: report_drc -file staged_mac_bd_wrapper_drc_opted.rpt -pb staged_mac_bd_wrapper_drc_opted.pb -rpx staged_mac_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4984 ; free virtual = 15561
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: de7f5328

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4984 ; free virtual = 15561
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4984 ; free virtual = 15561

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5a1450be

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4982 ; free virtual = 15559

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 590635ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4980 ; free virtual = 15557

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 590635ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4980 ; free virtual = 15557
Phase 1 Placer Initialization | Checksum: 590635ed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4980 ; free virtual = 15557

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c948026a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4980 ; free virtual = 15557

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 55 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 268d1ee24

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538
Phase 2.2 Global Placement Core | Checksum: 2728a6071

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538
Phase 2 Global Placement | Checksum: 2728a6071

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 213ae4710

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f25af0ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 299d545ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ef8f0bff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4961 ; free virtual = 15538

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 230e21ef6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4991 ; free virtual = 15568

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 154aa2b95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4991 ; free virtual = 15567

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14e87569e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4991 ; free virtual = 15567

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 243c2511c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4991 ; free virtual = 15567

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 230247f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4990 ; free virtual = 15567
Phase 3 Detail Placement | Checksum: 230247f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4990 ; free virtual = 15567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11059fd69

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-0.166 |
Phase 1 Physical Synthesis Initialization | Checksum: 18d6a661a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dcb6a920

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
Phase 4.1.1.1 BUFG Insertion | Checksum: 11059fd69

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e203971a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
Phase 4.1 Post Commit Optimization | Checksum: 1e203971a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e203971a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e203971a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
Phase 4.4 Final Placement Cleanup | Checksum: 22a3b9321

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a3b9321

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
Ending Placer Task | Checksum: 1aad2a6cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4981 ; free virtual = 15565
INFO: [Common 17-1381] The checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file staged_mac_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4968 ; free virtual = 15547
INFO: [runtcl-4] Executing : report_utilization -file staged_mac_bd_wrapper_utilization_placed.rpt -pb staged_mac_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file staged_mac_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4968 ; free virtual = 15547
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4930 ; free virtual = 15516
INFO: [Common 17-1381] The checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bdbd3420 ConstDB: 0 ShapeSum: ed1572ac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: da4bc659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4817 ; free virtual = 15398
Post Restoration Checksum: NetGraph: a2b09dfb NumContArr: 379b285e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da4bc659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4822 ; free virtual = 15403

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: da4bc659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4806 ; free virtual = 15387

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: da4bc659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3201.328 ; gain = 0.000 ; free physical = 4806 ; free virtual = 15387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18d798032

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.027 ; gain = 18.699 ; free physical = 4776 ; free virtual = 15357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.507  | TNS=0.000  | WHS=-0.354 | THS=-81.073|

Phase 2 Router Initialization | Checksum: 1e79ca48c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3220.027 ; gain = 18.699 ; free physical = 4777 ; free virtual = 15358

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2330
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2330
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 168b521c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4774 ; free virtual = 15355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 342
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 197576172

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
Phase 4 Rip-up And Reroute | Checksum: 197576172

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15176e1a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.319  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15176e1a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15176e1a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
Phase 5 Delay and Skew Optimization | Checksum: 15176e1a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 142fe9237

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.319  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ff1e06e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
Phase 6 Post Hold Fix | Checksum: 16ff1e06e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.45423 %
  Global Horizontal Routing Utilization  = 0.621281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 181efc756

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 181efc756

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 121413999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.319  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 121413999

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4776 ; free virtual = 15357
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4792 ; free virtual = 15373

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3221.031 ; gain = 19.703 ; free physical = 4792 ; free virtual = 15373
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3229.035 ; gain = 0.000 ; free physical = 4805 ; free virtual = 15394
INFO: [Common 17-1381] The checkpoint '/home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file staged_mac_bd_wrapper_drc_routed.rpt -pb staged_mac_bd_wrapper_drc_routed.pb -rpx staged_mac_bd_wrapper_drc_routed.rpx
Command: report_drc -file staged_mac_bd_wrapper_drc_routed.rpt -pb staged_mac_bd_wrapper_drc_routed.pb -rpx staged_mac_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file staged_mac_bd_wrapper_methodology_drc_routed.rpt -pb staged_mac_bd_wrapper_methodology_drc_routed.pb -rpx staged_mac_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file staged_mac_bd_wrapper_methodology_drc_routed.rpt -pb staged_mac_bd_wrapper_methodology_drc_routed.pb -rpx staged_mac_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shivansh/cpre_4870/lab3/20250930_CPRE_Lab3/HW/cpre487-587-lab3-main/simple_interface/vivado/simple_interface/simple_interface.runs/impl_1/staged_mac_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file staged_mac_bd_wrapper_power_routed.rpt -pb staged_mac_bd_wrapper_power_summary_routed.pb -rpx staged_mac_bd_wrapper_power_routed.rpx
Command: report_power -file staged_mac_bd_wrapper_power_routed.rpt -pb staged_mac_bd_wrapper_power_summary_routed.pb -rpx staged_mac_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file staged_mac_bd_wrapper_route_status.rpt -pb staged_mac_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file staged_mac_bd_wrapper_timing_summary_routed.rpt -pb staged_mac_bd_wrapper_timing_summary_routed.pb -rpx staged_mac_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file staged_mac_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file staged_mac_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file staged_mac_bd_wrapper_bus_skew_routed.rpt -pb staged_mac_bd_wrapper_bus_skew_routed.pb -rpx staged_mac_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-208] The XPM instance: <staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <staged_mac_bd_i/axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <staged_mac_bd_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <staged_mac_bd_i/axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force staged_mac_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./staged_mac_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3581.504 ; gain = 291.766 ; free physical = 4726 ; free virtual = 15315
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 03:03:16 2025...
