module shifter (
    input alufn[6],
    input a[16],
    input b[16],
    output s[16]
  ) {
  sig effeciveB[4];
  always {
  effeciveB = b[3:0];
  case (alufn[1:0]){
    b01: s = a >> effeciveB;
    b11: s = $signed(a) >>> effeciveB;
    b00: s = a << effeciveB;
    default: s = a;
    }
  }
}
