read_verilog -sv quad_tb.v
prep -top testbench
show quad_enc
sim -n 400 -clock clk -vcd quad_enc.vcd
