# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TopModuleTB_time_synth.v" \
"../../../../../Cache-Controller-FPGA.srcs/sim_1/new/TopModuleTB.v" \

# Do not sort compile order
nosort
