# compile vhdl design source files
vhdl xil_defaultlib  "../../../registers.srcs/sources_1/new/registers.vhd"
vhdl xil_defaultlib  "../../../registers.srcs/sim_1/new/registers_tb.vhd"

# Do not sort compile order
nosort
