5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (gate1.1.vcd) 2 -o (gate1.1.cdd) 2 -v (gate1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 gate1.1.v 1 52 1 
1 qo 1 3 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 ro 2 3 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 so 3 3 60010 1 0 0 0 1 17 1 1 0 0 0 0
1 to 4 3 60014 1 0 0 0 1 17 1 1 0 0 0 0
1 uo 5 3 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 vo 6 3 6001c 1 0 0 0 1 17 1 1 0 0 0 0
1 wo 7 3 60020 1 0 0 0 1 17 1 1 0 0 0 0
1 xo 8 3 60024 1 0 0 0 1 17 1 1 0 0 0 0
1 q1 9 5 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 r1 10 5 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 s1 11 5 60010 1 0 0 0 1 17 1 1 0 0 0 0
1 t1 12 5 60014 1 0 0 0 1 17 1 1 0 0 0 0
1 u1 13 5 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 v1 14 5 6001c 1 0 0 0 1 17 1 1 0 0 0 0
1 s2 15 7 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 t2 16 8 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 u2 17 9 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 v2 18 10 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 w1 19 12 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 w2 20 12 7000c 1 0 0 0 1 17 0 1 0 1 0 0
1 w3 21 12 70010 1 0 0 0 1 17 0 1 0 0 0 0
1 x1 22 13 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 x2 23 13 7000c 1 0 0 0 1 17 0 1 0 1 0 0
1 x3 24 13 70010 1 0 0 0 1 17 0 1 0 0 0 0
3 1 main.u$0 "main.u$0" 0 gate1.1.v 26 50 1 
