{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port drp_clk -pg 1 -lvl 8 -x 3610 -y 1080 -defaultsOSRD
preplace port drp_en -pg 1 -lvl 8 -x 3610 -y 1900 -defaultsOSRD
preplace port drp_rdy -pg 1 -lvl 0 -x -230 -y 1430 -defaultsOSRD
preplace port c2c_rx_valid -pg 1 -lvl 0 -x -230 -y 990 -defaultsOSRD
preplace port c2c_tx_ready -pg 1 -lvl 0 -x -230 -y 1010 -defaultsOSRD
preplace port c2c_tx_tvalid -pg 1 -lvl 8 -x 3610 -y 1030 -defaultsOSRD
preplace port c2c_mmcm_unlocked -pg 1 -lvl 0 -x -230 -y 1240 -defaultsOSRD
preplace port c2c_channel_up -pg 1 -lvl 0 -x -230 -y 1110 -defaultsOSRD
preplace port c2c_phy_clk -pg 1 -lvl 0 -x -230 -y 1090 -defaultsOSRD
preplace port c2c_init_clk -pg 1 -lvl 0 -x -230 -y 1170 -defaultsOSRD
preplace port c2c_pma_init -pg 1 -lvl 8 -x 3610 -y 390 -defaultsOSRD
preplace port c2c_do_cc -pg 1 -lvl 8 -x 3610 -y 1190 -defaultsOSRD
preplace port c2c_link_reset -pg 1 -lvl 0 -x -230 -y 1520 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x -230 -y 1410 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 8 -x 3610 -y 1260 -defaultsOSRD
preplace portBus drp_we -pg 1 -lvl 8 -x 3610 -y 1220 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 8 -x 3610 -y 1240 -defaultsOSRD
preplace portBus c2c_rx_data -pg 1 -lvl 0 -x -230 -y 970 -defaultsOSRD
preplace portBus c2c_tx_tdata -pg 1 -lvl 8 -x 3610 -y 990 -defaultsOSRD
preplace portBus c2c_rxbufstatus -pg 1 -lvl 0 -x -230 -y 640 -defaultsOSRD
preplace portBus c2c_rxclkcorcnt -pg 1 -lvl 0 -x -230 -y 660 -defaultsOSRD
preplace inst bram0 -pg 1 -lvl 7 -x 2990 -y 630 -defaultsOSRD
preplace inst bram2 -pg 1 -lvl 7 -x 2990 -y 1732 -defaultsOSRD
preplace inst drp1 -pg 1 -lvl 7 -x 2990 -y 2134 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 4 -x 1500 -y 1070 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 6 -x 2530 -y 1180 -defaultsOSRD
preplace inst c2c_reset_fsm_0 -pg 1 -lvl 3 -x 830 -y 1330 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 190 -y 1160 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1500 -y 490 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 4 -x 1500 -y 1380 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2990 -y 1454 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 440 -y 1570 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 190 -y 1310 -defaultsOSRD
preplace inst bram0|axi_bram_ctrl_0_bram -pg 1 -lvl 2 -x 3390 -y 650 -defaultsOSRD
preplace inst bram0|axi_bram_ctrl_0 -pg 1 -lvl 1 -x 3110 -y 640 -defaultsOSRD
preplace inst bram2|axi_bram_ctrl_1 -pg 1 -lvl 1 -x 3090 -y 1752 -defaultsOSRD
preplace inst bram2|axi_bram_ctrl_0_bram1 -pg 1 -lvl 2 -x 3370 -y 1752 -defaultsOSRD
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 4 3 N 1420 2160 990 2720
preplace netloc axi_c2c_config_error_out 1 3 2 1160 230 1750
preplace netloc axi_c2c_link_status_out 1 3 2 1160 1270 1750
preplace netloc axi_c2c_multi_bit_error_out 1 3 2 1100 220 1780
preplace netloc drp_bridge_0_drp0_di 1 6 2 2780 1862 3590J
preplace netloc drp_bridge_0_drp0_en 1 6 2 2770 1900 3560J
preplace netloc drp_bridge_0_drp0_we 1 6 2 2790 1872 3570J
preplace netloc drp_bridge_0_drp0_addr 1 6 2 2800 1852 3580J
preplace netloc aurora_pma_init 1 2 2 590 1220 1000
preplace netloc Net_1 1 1 7 N 1160 600 1230 1040 1250 N 1250 2140 1000 2710 1080 NJ
preplace netloc drp_do_1 1 0 7 NJ 1410 290J 1420 550J 1440 1000 1480 NJ 1480 N 1480 2730J
preplace netloc bram1_delay 1 2 5 580 750 N 750 NJ 750 2120 680 NJ
preplace netloc bram2_delay 1 2 5 NJ 1610 N 1610 NJ 1610 N 1610 2680
preplace netloc clk_wiz_locked 1 1 3 320 1250 NJ 1250 1030
preplace netloc drp_rdy_1 1 0 7 NJ 1430 NJ 1430 NJ 1430 1110 1494 NJ 1494 N 1494 NJ
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 4 3 NJ 1050 2150 1010 2740
preplace netloc axi_c2c_aurora_rx_tvalid_0_1 1 0 4 NJ 990 NJ 990 NJ 990 1080
preplace netloc axi_c2c_aurora_rx_tdata_0_1 1 0 4 NJ 970 NJ 970 NJ 970 1090
preplace netloc axi_c2c_aurora_tx_tready_0_1 1 0 4 -210J 620 NJ 620 NJ 620 990
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tvalid 1 3 5 1140 880 1800J 970 N 970 NJ 970 3560J
preplace netloc axi_chip2chip_0_axi_c2c_aurora_tx_tdata 1 3 5 1130 870 1810J 940 2160 950 NJ 950 3590J
preplace netloc aurora_mmcm_not_locked_0_1 1 0 4 NJ 1240 NJ 1240 NJ 1240 1030
preplace netloc axi_c2c_aurora_channel_up_0_1 1 0 5 -210J 1070 NJ 1070 NJ 1070 1070 1260 1760
preplace netloc axi_c2c_phy_clk_0_1 1 0 7 -200J 1080 310J 1400 600J 1410 1020 1280 N 1280 2130 980 2760
preplace netloc clk_in1_0_1 1 0 1 N 1170
preplace netloc axi_chip2chip_0_aurora_do_cc 1 3 5 1150 890 1790 960 N 960 N 960 3570
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 3 5 1110 200 1820 390 N 390 N 390 N
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 3 2 1120 210 1770
preplace netloc xlconstant_0_dout 1 0 4 -210 1370 300 1410 570 1420 990
preplace netloc channel_up 1 2 2 560 630 1010
preplace netloc c2c_rxbufstatus 1 0 4 NJ 640 NJ 640 NJ 640 1040
preplace netloc c2c_rxclkcorcnt 1 0 4 NJ 660 NJ 660 NJ 660 1050
preplace netloc c2c_reset_fsm_0_c2c_channel_up 1 3 1 1060 650n
preplace netloc c2c_reset_fsm_0_m_aresetn 1 3 1 1110 670n
preplace netloc c2c_reset_fsm_0_state 1 3 1 1120 690n
preplace netloc c2c_link_reset_1 1 0 3 -200J 1390 NJ 1390 570
preplace netloc axi_interconnect_0_M02_AXI 1 6 1 2700 1200n
preplace netloc S00_AXI_1 1 4 3 N 950 2120 1020 2750
preplace netloc axi_interconnect_0_M00_AXI 1 6 1 2800 620n
preplace netloc axi_interconnect_0_M01_AXI 1 6 1 2690 1180n
preplace netloc bram0|s_axi_aclk_1 1 0 1 N 640
preplace netloc bram0|s_axi_aresetn_1 1 0 1 N 660
preplace netloc bram0|S_AXI_1 1 0 1 N 620
preplace netloc bram0|axi_bram_ctrl_0_BRAM_PORTA 1 1 1 3250 640n
preplace netloc bram2|clk_wiz_clk_out1 1 0 1 N 1752
preplace netloc bram2|rst_clk_wiz_100M_peripheral_aresetn 1 0 1 N 1772
preplace netloc bram2|axi_bram_ctrl_1_BRAM_PORTA 1 1 1 N 1752
preplace netloc bram2|axi_interconnect_0_M02_AXI 1 0 1 N 1732
levelinfo -pg 1 -230 190 440 830 1500 2100 2530 2990 3610
levelinfo -hier bram0 * 3110 3390 *
levelinfo -hier bram2 * 3090 3370 *
pagesize -pg 1 -db -bbox -sgen -440 -20 3800 2640
pagesize -hier bram0 -db -bbox -sgen 2920 560 3530 720
pagesize -hier bram2 -db -bbox -sgen 2920 1672 3510 1832
",
   "Color Coded_ScaleFactor":"0.830768",
   "Color Coded_TopLeft":"272,761",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"3",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
