
---------- Begin Simulation Statistics ----------
final_tick                                19990493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226831                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435684                       # Number of bytes of host memory used
host_op_rate                                   376365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.44                       # Real time elapsed on the host
host_tick_rate                              367222335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12347976                       # Number of instructions simulated
sim_ops                                      20488166                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019990                       # Number of seconds simulated
sim_ticks                                 19990493500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     81                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.998099                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469163                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2710                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           92                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7271935                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.250119                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763965                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          267                       # TLB misses on write requests
system.cpu0.numCycles                        39980987                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32709052                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     65                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2347976                       # Number of instructions committed
system.cpu1.committedOps                      4124705                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             17.027852                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1224406                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     410244                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2043                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1741628                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6377                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       33375785                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.058727                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     818801                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu1.numCycles                        39980987                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                2175734     52.75%     52.80% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     52.82% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.03%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     52.85% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.02%     52.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     52.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     52.90% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     52.90% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.03%     52.93% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.02%     52.95% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     52.95% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     52.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     52.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      4.84%     57.80% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      3.23%     61.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.04%     61.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1605607     38.93%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 4124705                       # Class of committed instruction
system.cpu1.tickCycles                        6605202                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       221333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       584008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1168081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1835                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15451                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       208061                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13272                       # Transaction distribution
system.membus.trans_dist::ReadExReq            206923                       # Transaction distribution
system.membus.trans_dist::ReadExResp           206923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15451                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       666081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       666081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 666081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27547840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27547840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27547840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            222374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  222374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              222374                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1377913000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1175394750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693724                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693724                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693724                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70177                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70177                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70177                       # number of overall misses
system.cpu0.icache.overall_misses::total        70177                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1162251500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1162251500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1162251500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1162251500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014731                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014731                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014731                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014731                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16561.715377                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16561.715377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16561.715377                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16561.715377                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70161                       # number of writebacks
system.cpu0.icache.writebacks::total            70161                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70177                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1092074500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1092074500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1092074500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1092074500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014731                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014731                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014731                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014731                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15561.715377                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15561.715377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15561.715377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15561.715377                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70161                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70177                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1162251500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1162251500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014731                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014731                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16561.715377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16561.715377                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1092074500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1092074500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014731                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15561.715377                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15561.715377                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999308                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763901                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70177                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.884079                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999308                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38181385                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38181385                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810402                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810402                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810459                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810459                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290465                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290465                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4631761500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4631761500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4631761500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4631761500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100924                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100924                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138256                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138256                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15949.152572                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15949.152572                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15946.022757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15946.022757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       267356                       # number of writebacks
system.cpu0.dcache.writebacks::total           267356                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10094                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10094                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4050423000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4050423000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4051169500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4051169500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14449.592243                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14449.592243                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14449.317155                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14449.317155                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192708                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192708                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   3994609000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3994609000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14800.878136                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14800.878136                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3675384000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3675384000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13692.252671                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13692.252671                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617694                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    637152500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    637152500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032149                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31053.343406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31053.343406                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8632                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    375039000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    375039000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31553.003534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31553.003534                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       746500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       746500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 13096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13096.491228                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999349                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090830                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457369                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999349                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087763                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087763                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       809917                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          809917                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       809917                       # number of overall hits
system.cpu1.icache.overall_hits::total         809917                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8841                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8841                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8841                       # number of overall misses
system.cpu1.icache.overall_misses::total         8841                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    295390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    295390500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    295390500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    295390500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       818758                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       818758                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       818758                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       818758                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010798                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010798                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010798                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010798                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33411.435358                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33411.435358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33411.435358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33411.435358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8825                       # number of writebacks
system.cpu1.icache.writebacks::total             8825                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8841                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8841                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    286549500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    286549500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    286549500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    286549500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010798                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010798                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010798                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010798                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32411.435358                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32411.435358                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32411.435358                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32411.435358                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8825                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       809917                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         809917                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    295390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    295390500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       818758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       818758                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010798                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33411.435358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33411.435358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    286549500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    286549500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010798                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010798                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32411.435358                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32411.435358                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999273                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             818758                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8841                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.609207                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999273                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6558905                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6558905                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1712675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1712675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1712675                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1712675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       430912                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        430912                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       430912                       # number of overall misses
system.cpu1.dcache.overall_misses::total       430912                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  34332907000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34332907000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  34332907000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34332907000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2143587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2143587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2143587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2143587                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201024                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201024                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201024                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201024                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79674.984684                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79674.984684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79674.984684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79674.984684                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       210509                       # number of writebacks
system.cpu1.dcache.writebacks::total           210509                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       206228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       206228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       206228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       206228                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       224684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       224684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       224684                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       224684                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  17281374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17281374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  17281374500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17281374500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104817                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104817                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104817                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76914.130512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76914.130512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76914.130512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76914.130512                       # average overall mshr miss latency
system.cpu1.dcache.replacements                224667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       391310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         391310                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    529491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    529491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       407713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       407713                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.040232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32280.162165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32280.162165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    498496000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    498496000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 30972.103138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30972.103138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1321365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1321365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       414509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       414509                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  33803415500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  33803415500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1735874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1735874                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.238790                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.238790                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81550.498300                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81550.498300                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       205920                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       205920                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       208589                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       208589                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  16782878500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16782878500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.120164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.120164                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80459.077420                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80459.077420                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999323                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1937358                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           224683                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.622628                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999323                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17373379                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17373379                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               67421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              271066                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6369                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               16842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              67421                       # number of overall hits
system.l2.overall_hits::.cpu0.data             271066                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6369                       # number of overall hits
system.l2.overall_hits::.cpu1.data              16842                       # number of overall hits
system.l2.overall_hits::total                  361698                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2756                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              9305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            207842                       # number of demand (read+write) misses
system.l2.demand_misses::total                 222375                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2756                       # number of overall misses
system.l2.overall_misses::.cpu0.data             9305                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2472                       # number of overall misses
system.l2.overall_misses::.cpu1.data           207842                       # number of overall misses
system.l2.overall_misses::total                222375                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    229361000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    772707500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    200638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  16694301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17897007500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    229361000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    772707500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    200638000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  16694301000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17897007500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          224684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               584073                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         224684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              584073                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.039272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.033188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.279606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.925041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.380732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.039272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.033188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.279606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.925041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.380732                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83222.423803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83042.181623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81164.239482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80322.076385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80481.202923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83222.423803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83042.181623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81164.239482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80322.076385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80481.202923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              208061                       # number of writebacks
system.l2.writebacks::total                    208061                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         9305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       207842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            222375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         9305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       207842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           222375                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    201801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    679657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  14615891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15673267500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    201801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    679657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  14615891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15673267500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.039272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.033188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.279606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.925041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.380732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.039272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.033188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.279606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.925041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.380732                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73222.423803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73042.181623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71164.239482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70322.124498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70481.247892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73222.423803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73042.181623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71164.239482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70322.124498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70481.247892                       # average overall mshr miss latency
system.l2.replacements                         222443                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       477865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       477865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        78986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            78986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        78986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        78986                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          725                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           725                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             8537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13551                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           3349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         203575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              206924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    265614500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  16345011000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16610625500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       208589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220475                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.281760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.975962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938537                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79311.585548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80289.873511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80274.040227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         3349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       203575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         206924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    232124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  14309271000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14541395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.281760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.975962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938537                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69311.585548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70289.922633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70274.088554                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         67421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2756                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5228                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    229361000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    200638000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    429999000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          79018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.039272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.279606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83222.423803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81164.239482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82249.234889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    201801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    377719000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.039272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.279606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73222.423803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71164.239482                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72249.234889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       262529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         5956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    507093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    349290000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    856383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.265113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85139.858966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81858.448559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83770.224005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         5956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    447533000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    306620000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    754153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.265113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75139.858966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71858.448559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73770.224005                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.328524                       # Cycle average of tags in use
system.l2.tags.total_refs                     1167355                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.223836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.220417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      140.940013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      739.215026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.600358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      126.352710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.137637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.721890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          825                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9568115                       # Number of tag accesses
system.l2.tags.data_accesses                  9568115                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        595520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        158208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13301824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14231936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       176384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       158208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        334592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13315904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13315904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           9305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         207841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       208061                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             208061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8823394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         29790160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7914162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        665407485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             711935201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8823394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7914162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16737556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      666111820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            666111820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      666111820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8823394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        29790160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7914162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       665407485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1378047020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    207983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      8841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    207628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217765750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              642142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             195290                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      222374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     208061                       # Number of write requests accepted
system.mem_ctrls.readBursts                    222374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   208061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    677                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2348965500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1108485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6505784250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10595.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29345.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   200096                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  192166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                222374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               208061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    735.286379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   529.986806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.781982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4791     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3254      8.70%     21.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2101      5.62%     27.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1294      3.46%     30.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          963      2.58%     33.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          840      2.25%     35.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          811      2.17%     37.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          999      2.67%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22345     59.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.100818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.490194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.840675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          12813     98.84%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            81      0.62%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      0.19%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.312696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12721     98.13%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.15%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153      1.18%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      0.51%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14188608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13309696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14231936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13315904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       709.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       665.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    711.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    666.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19990468000                       # Total gap between requests
system.mem_ctrls.avgGap                      46442.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       176384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       565824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       158208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13288192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13309696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8823393.979743421078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 28304653.909619588405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7914161.798957088962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 664725560.677128791809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 665801271.989608407021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         9305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       207841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       208061                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     88644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    300532500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74516500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   6042091000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 494496185500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32164.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32297.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30144.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29070.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2376688.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142036020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75490140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           803578440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          548319240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1577780880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6514929570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2190093120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11852227410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.893187                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5606567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    667420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13716506250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            124992840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             66435270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           779338140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          537252840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1577780880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6013887030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2612023680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11711710680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.864010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6704161500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    667420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12618912000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            363598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       685926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        78986                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           41539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         79018                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       210515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       674034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1752153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8981632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35054528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1130624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27852288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73019072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          222443                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13315904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 804681     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1835      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1140891500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         337944656                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13313892                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420573965                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         105288953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19990493500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
