Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ALU_16bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_16bit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_16bit"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ALU_16bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" into library work
Parsing module <ALU_16bit>.
Parsing module <right_shift>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU_16bit>.
WARNING:HDLCompiler:413 - "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <right_shift>.
WARNING:HDLCompiler:189 - "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" Line 43: Size mismatch in connection of port <B1>. Formal port size is 4-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:413 - "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" Line 71: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" Line 72: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v" Line 74: Assignment to flag_prv ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_16bit>.
    Related source file is "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v".
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <DM_data>.
    Found 16-bit register for signal <ans_ex>.
    Found 16-bit adder for signal <B[15]_GND_1_o_add_3_OUT> created at line 37.
    Found 16-bit adder for signal <n0144> created at line 39.
    Found 2-bit adder for signal <n0148> created at line 40.
    Found 2-bit adder for signal <n0089> created at line 40.
    Found 16-bit shifter logical left for signal <A[15]_B[15]_shift_left_45_OUT> created at line 66
    Found 16-bit shifter logical right for signal <A[15]_B[15]_shift_right_47_OUT> created at line 67
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU_16bit> synthesized.

Synthesizing Unit <right_shift>.
    Related source file is "M:\Lab-20190813T125239Z-001\Lab\Assignment1\ALU_16bit.v".
    Found 16-bit shifter arithmetic right for signal <out> created at line 96
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <right_shift> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 2-bit adder                                           : 2
# Registers                                            : 3
 16-bit register                                       : 3
# Multiplexers                                         : 28
 16-bit 2-to-1 multiplexer                             : 27
 32-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 2
 2-bit adder carry in                                  : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 28
 16-bit 2-to-1 multiplexer                             : 27
 32-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 2
 16-bit xor2                                           : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU_16bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_16bit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_16bit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 274
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 1
#      LUT2                        : 6
#      LUT3                        : 14
#      LUT4                        : 25
#      LUT5                        : 26
#      LUT6                        : 116
#      MUXCY                       : 30
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 48
#      FDR                         : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 105
#      IBUF                        : 55
#      OBUF                        : 50

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  126800     0%  
 Number of Slice LUTs:                  204  out of  63400     0%  
    Number used as Logic:               204  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     188  out of    204    92%  
   Number with an unused LUT:             0  out of    204     0%  
   Number of fully used LUT-FF pairs:    16  out of    204     7%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    210    50%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.059ns (Maximum Frequency: 944.287MHz)
   Minimum input arrival time before clock: 5.598ns
   Maximum output required time after clock: 3.540ns
   Maximum combinational path delay: 7.676ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.059ns (frequency: 944.287MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            ans_ex_0 (FF)
  Destination:       ans_ex_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ans_ex_0 to ans_ex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.427  ans_ex_0 (ans_ex_0)
     LUT6:I5->O            2   0.124   0.000  Mmux_ans_tmp411 (ans_tmp<0>)
     FDR:D                     0.030          ans_ex_0
    ----------------------------------------
    Total                      1.059ns (0.632ns logic, 0.427ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3194 / 96
-------------------------------------------------------------------------
Offset:              5.598ns (Levels of Logic = 8)
  Source:            B<7> (PAD)
  Destination:       ans_ex_6 (FF)
  Destination Clock: clk rising

  Data Path: B<7> to ans_ex_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.966  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O           10   0.124   0.595  out1 (out)
     LUT2:I0->O           10   0.124   0.595  out3 (_n0188)
     LUT6:I4->O            1   0.124   0.421  Mmux_ans_tmp52211 (Mmux_ans_tmp52211)
     LUT6:I5->O            2   0.124   0.925  Mmux_ans_tmp52213 (Mmux_ans_tmp5221)
     LUT6:I1->O            1   0.124   0.421  Mmux_ans_tmp525 (Mmux_ans_tmp524)
     LUT6:I5->O            1   0.124   0.776  Mmux_ans_tmp526 (Mmux_ans_tmp525)
     LUT5:I1->O            2   0.124   0.000  Mmux_ans_tmp527 (ans_tmp<6>)
     FDR:D                     0.030          ans_ex_6
    ----------------------------------------
    Total                      5.598ns (0.899ns logic, 4.699ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 49
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 4)
  Source:            ans_ex_1 (FF)
  Destination:       flag_ex<1> (PAD)
  Source Clock:      clk rising

  Data Path: ans_ex_1 to flag_ex<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.427  ans_ex_1 (ans_ex_1)
     LUT6:I5->O            2   0.124   0.945  Mmux_ans_tmp328 (ans_tmp<1>)
     LUT6:I0->O            1   0.124   0.919  GND_1_o_GND_1_o_equal_74_o<15>2 (GND_1_o_GND_1_o_equal_74_o<15>1)
     LUT6:I1->O            1   0.124   0.399  GND_1_o_GND_1_o_equal_74_o<15>3 (flag_ex_1_OBUF)
     OBUF:I->O                 0.000          flag_ex_1_OBUF (flag_ex<1>)
    ----------------------------------------
    Total                      3.540ns (0.850ns logic, 2.690ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3222 / 2
-------------------------------------------------------------------------
Delay:               7.676ns (Levels of Logic = 11)
  Source:            B<7> (PAD)
  Destination:       flag_ex<1> (PAD)

  Data Path: B<7> to flag_ex<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.966  B_7_IBUF (B_7_IBUF)
     LUT6:I0->O           10   0.124   0.595  out1 (out)
     LUT2:I0->O           10   0.124   0.595  out3 (_n0188)
     LUT6:I4->O            1   0.124   0.421  Mmux_ans_tmp52211 (Mmux_ans_tmp52211)
     LUT6:I5->O            2   0.124   0.925  Mmux_ans_tmp52213 (Mmux_ans_tmp5221)
     LUT6:I1->O            1   0.124   0.421  Mmux_ans_tmp525 (Mmux_ans_tmp524)
     LUT6:I5->O            1   0.124   0.776  Mmux_ans_tmp526 (Mmux_ans_tmp525)
     LUT5:I1->O            2   0.124   0.925  Mmux_ans_tmp527 (ans_tmp<6>)
     LUT6:I1->O            1   0.124   0.536  GND_1_o_GND_1_o_equal_74_o<15>1 (GND_1_o_GND_1_o_equal_74_o<15>)
     LUT6:I4->O            1   0.124   0.399  GND_1_o_GND_1_o_equal_74_o<15>3 (flag_ex_1_OBUF)
     OBUF:I->O                 0.000          flag_ex_1_OBUF (flag_ex<1>)
    ----------------------------------------
    Total                      7.676ns (1.117ns logic, 6.559ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.50 secs
 
--> 

Total memory usage is 4638068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

