module sr_latch_nand(input S,R,output Q,Qbar);     
     wire n1,n2;
     assign n1 = ~(S & Qbar); 
     assign n2 = ~(R & n1);    
     assign Q = n1;
     assign Qbar = n2;
endmodule
