
rc_car3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acec  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800ae00  0800ae00  0001ae00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b2bc  0800b2bc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b2bc  0800b2bc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b2bc  0800b2bc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b2bc  0800b2bc  0001b2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b2c0  0800b2c0  0001b2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800b2c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  200001d4  0800b498  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000668  0800b498  00020668  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ee61  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002747  00000000  00000000  0002f0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e00  00000000  00000000  000317e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ad2  00000000  00000000  000325e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000195f8  00000000  00000000  000330ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000116d8  00000000  00000000  0004c6b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d02c  00000000  00000000  0005dd8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005160  00000000  00000000  000eadb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000eff18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ade4 	.word	0x0800ade4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800ade4 	.word	0x0800ade4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	4605      	mov	r5, r0
 8001160:	460c      	mov	r4, r1
 8001162:	2200      	movs	r2, #0
 8001164:	2300      	movs	r3, #0
 8001166:	4628      	mov	r0, r5
 8001168:	4621      	mov	r1, r4
 800116a:	f7ff fc27 	bl	80009bc <__aeabi_dcmplt>
 800116e:	b928      	cbnz	r0, 800117c <__aeabi_d2lz+0x20>
 8001170:	4628      	mov	r0, r5
 8001172:	4621      	mov	r1, r4
 8001174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001178:	f000 b80a 	b.w	8001190 <__aeabi_d2ulz>
 800117c:	4628      	mov	r0, r5
 800117e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001182:	f000 f805 	bl	8001190 <__aeabi_d2ulz>
 8001186:	4240      	negs	r0, r0
 8001188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800118c:	bd38      	pop	{r3, r4, r5, pc}
 800118e:	bf00      	nop

08001190 <__aeabi_d2ulz>:
 8001190:	b5d0      	push	{r4, r6, r7, lr}
 8001192:	2200      	movs	r2, #0
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <__aeabi_d2ulz+0x34>)
 8001196:	4606      	mov	r6, r0
 8001198:	460f      	mov	r7, r1
 800119a:	f7ff f99d 	bl	80004d8 <__aeabi_dmul>
 800119e:	f7ff fc73 	bl	8000a88 <__aeabi_d2uiz>
 80011a2:	4604      	mov	r4, r0
 80011a4:	f7ff f91e 	bl	80003e4 <__aeabi_ui2d>
 80011a8:	2200      	movs	r2, #0
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <__aeabi_d2ulz+0x38>)
 80011ac:	f7ff f994 	bl	80004d8 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4630      	mov	r0, r6
 80011b6:	4639      	mov	r1, r7
 80011b8:	f7fe ffd6 	bl	8000168 <__aeabi_dsub>
 80011bc:	f7ff fc64 	bl	8000a88 <__aeabi_d2uiz>
 80011c0:	4621      	mov	r1, r4
 80011c2:	bdd0      	pop	{r4, r6, r7, pc}
 80011c4:	3df00000 	.word	0x3df00000
 80011c8:	41f00000 	.word	0x41f00000

080011cc <MX_GPIO_Init>:


#include "gpio.h"

void MX_GPIO_Init(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_GPIO_Init+0x58>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	4a13      	ldr	r2, [pc, #76]	; (8001224 <MX_GPIO_Init+0x58>)
 80011d8:	f043 0320 	orr.w	r3, r3, #32
 80011dc:	6193      	str	r3, [r2, #24]
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_GPIO_Init+0x58>)
 80011e0:	699b      	ldr	r3, [r3, #24]
 80011e2:	f003 0320 	and.w	r3, r3, #32
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_GPIO_Init+0x58>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	4a0d      	ldr	r2, [pc, #52]	; (8001224 <MX_GPIO_Init+0x58>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	6193      	str	r3, [r2, #24]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_GPIO_Init+0x58>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	4b08      	ldr	r3, [pc, #32]	; (8001224 <MX_GPIO_Init+0x58>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a07      	ldr	r2, [pc, #28]	; (8001224 <MX_GPIO_Init+0x58>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	6193      	str	r3, [r2, #24]
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <MX_GPIO_Init+0x58>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	40021000 	.word	0x40021000

08001228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001228:	b590      	push	{r4, r7, lr}
 800122a:	b085      	sub	sp, #20
 800122c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122e:	f001 fc11 	bl	8002a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001232:	f000 fa17 	bl	8001664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001236:	f7ff ffc9 	bl	80011cc <MX_GPIO_Init>
  MX_DMA_Init();
 800123a:	f000 fa59 	bl	80016f0 <MX_DMA_Init>
  MX_TIM2_Init();
 800123e:	f000 fda3 	bl	8001d88 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001242:	f000 fe37 	bl	8001eb4 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001246:	f000 fd47 	bl	8001cd8 <MX_TIM1_Init>
  MX_TIM4_Init();
 800124a:	f000 fe81 	bl	8001f50 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 800124e:	f000 fed3 	bl	8001ff8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  motor_init(&tmotor1, 1);
 8001252:	2101      	movs	r1, #1
 8001254:	4840      	ldr	r0, [pc, #256]	; (8001358 <main+0x130>)
 8001256:	f000 ff4d 	bl	80020f4 <motor_init>
  motor_init(&tmotor2, 2);
 800125a:	2102      	movs	r1, #2
 800125c:	483f      	ldr	r0, [pc, #252]	; (800135c <main+0x134>)
 800125e:	f000 ff49 	bl	80020f4 <motor_init>
  pid_init(&tpid_ctrl1, 1, 0.5, 0, PID_CONTROLLER_LIMIT_MAX, PID_CONTROLLER_LIMIT_MIN, SAMPLING_TIME);
 8001262:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <main+0x138>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fd34 	bl	8000cd4 <__aeabi_ui2f>
 800126c:	4604      	mov	r4, r0
 800126e:	4b3c      	ldr	r3, [pc, #240]	; (8001360 <main+0x138>)
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fd2e 	bl	8000cd4 <__aeabi_ui2f>
 8001278:	4603      	mov	r3, r0
 800127a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800127e:	4a39      	ldr	r2, [pc, #228]	; (8001364 <main+0x13c>)
 8001280:	9202      	str	r2, [sp, #8]
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	9400      	str	r4, [sp, #0]
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800128e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001292:	4835      	ldr	r0, [pc, #212]	; (8001368 <main+0x140>)
 8001294:	f001 fa33 	bl	80026fe <pid_init>
  pid_init(&tpid_ctrl2, 1, 0.5, 0, PID_CONTROLLER_LIMIT_MAX, PID_CONTROLLER_LIMIT_MIN, SAMPLING_TIME);
 8001298:	4b31      	ldr	r3, [pc, #196]	; (8001360 <main+0x138>)
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fd19 	bl	8000cd4 <__aeabi_ui2f>
 80012a2:	4604      	mov	r4, r0
 80012a4:	4b2e      	ldr	r3, [pc, #184]	; (8001360 <main+0x138>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fd13 	bl	8000cd4 <__aeabi_ui2f>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80012b4:	4a2b      	ldr	r2, [pc, #172]	; (8001364 <main+0x13c>)
 80012b6:	9202      	str	r2, [sp, #8]
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	9400      	str	r4, [sp, #0]
 80012bc:	f04f 0300 	mov.w	r3, #0
 80012c0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80012c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80012c8:	4828      	ldr	r0, [pc, #160]	; (800136c <main+0x144>)
 80012ca:	f001 fa18 	bl	80026fe <pid_init>
  serial_init();
 80012ce:	f001 fb97 	bl	8002a00 <serial_init>
  HAL_UART_Receive_DMA(&huart3, &rxB2B, 1);
 80012d2:	2201      	movs	r2, #1
 80012d4:	4926      	ldr	r1, [pc, #152]	; (8001370 <main+0x148>)
 80012d6:	4827      	ldr	r0, [pc, #156]	; (8001374 <main+0x14c>)
 80012d8:	f003 feda 	bl	8005090 <HAL_UART_Receive_DMA>
  while (1)
   {
     /* USER CODE END WHILE */

     /* USER CODE BEGIN 3 */
 	    switch (tprocess)
 80012dc:	4b26      	ldr	r3, [pc, #152]	; (8001378 <main+0x150>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d8fb      	bhi.n	80012dc <main+0xb4>
 80012e4:	a201      	add	r2, pc, #4	; (adr r2, 80012ec <main+0xc4>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001301 	.word	0x08001301
 80012f0:	08001343 	.word	0x08001343
 80012f4:	080012dd 	.word	0x080012dd
 80012f8:	080012dd 	.word	0x080012dd
 80012fc:	0800134b 	.word	0x0800134b
 	    {
 	    case NONE:
 	    	motor_deinit(&tmotor1, 1);
 8001300:	2101      	movs	r1, #1
 8001302:	4815      	ldr	r0, [pc, #84]	; (8001358 <main+0x130>)
 8001304:	f000 ff3c 	bl	8002180 <motor_deinit>
 	    	motor_deinit(&tmotor2, 2);
 8001308:	2102      	movs	r1, #2
 800130a:	4814      	ldr	r0, [pc, #80]	; (800135c <main+0x134>)
 800130c:	f000 ff38 	bl	8002180 <motor_deinit>

 	    	tmotor1.fposition = 0;
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <main+0x130>)
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	621a      	str	r2, [r3, #32]
 	    	tmotor2.fposition = 0;
 8001318:	4b10      	ldr	r3, [pc, #64]	; (800135c <main+0x134>)
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
 	    	tmotor1.freference_position = 0;
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <main+0x130>)
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	625a      	str	r2, [r3, #36]	; 0x24
 	    	tmotor2.freference_position = 0;
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <main+0x134>)
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	625a      	str	r2, [r3, #36]	; 0x24
 	    	  motor_init(&tmotor1, 1);
 8001330:	2101      	movs	r1, #1
 8001332:	4809      	ldr	r0, [pc, #36]	; (8001358 <main+0x130>)
 8001334:	f000 fede 	bl	80020f4 <motor_init>
 	    	  motor_init(&tmotor2, 2);
 8001338:	2102      	movs	r1, #2
 800133a:	4808      	ldr	r0, [pc, #32]	; (800135c <main+0x134>)
 800133c:	f000 feda 	bl	80020f4 <motor_init>
//			  motor_reset(&tmotor1); //moi them
//			  motor_reset(&tmotor2); //moi them
 	      break;
 8001340:	e008      	b.n	8001354 <main+0x12c>
 	    case SPID:
          tprocess = NONE;
 8001342:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <main+0x150>)
 8001344:	2200      	movs	r2, #0
 8001346:	701a      	strb	r2, [r3, #0]
 	      break;
 8001348:	e004      	b.n	8001354 <main+0x12c>
 	    case VTUN:
 	      break;
 	    case PTUN:
 	      break;
 	    case STOP:
 	      tprocess = NONE;
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <main+0x150>)
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]
 	      break;
 8001350:	bf00      	nop
 8001352:	e7c3      	b.n	80012dc <main+0xb4>
 	    switch (tprocess)
 8001354:	e7c2      	b.n	80012dc <main+0xb4>
 8001356:	bf00      	nop
 8001358:	20000278 	.word	0x20000278
 800135c:	200002a4 	.word	0x200002a4
 8001360:	200003d0 	.word	0x200003d0
 8001364:	3c23d70a 	.word	0x3c23d70a
 8001368:	200002d0 	.word	0x200002d0
 800136c:	20000308 	.word	0x20000308
 8001370:	20000340 	.word	0x20000340
 8001374:	200004a8 	.word	0x200004a8
 8001378:	20000514 	.word	0x20000514

0800137c <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)	// 10ms = 0.01s
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim3.Instance)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b20      	ldr	r3, [pc, #128]	; (800140c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d138      	bne.n	8001402 <HAL_TIM_PeriodElapsedCallback+0x86>
	{
			motor_read_encoder(&tmotor1, &ENCODER_TIMER1);
 8001390:	491f      	ldr	r1, [pc, #124]	; (8001410 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001392:	4820      	ldr	r0, [pc, #128]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001394:	f000 ff2e 	bl	80021f4 <motor_read_encoder>
			motor_read_encoder(&tmotor2, &ENCODER_TIMER2);
 8001398:	491f      	ldr	r1, [pc, #124]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800139a:	4820      	ldr	r0, [pc, #128]	; (800141c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800139c:	f000 ff2a 	bl	80021f4 <motor_read_encoder>
		  switch (tprocess) {
 80013a0:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b04      	cmp	r3, #4
 80013a6:	d82c      	bhi.n	8001402 <HAL_TIM_PeriodElapsedCallback+0x86>
 80013a8:	a201      	add	r2, pc, #4	; (adr r2, 80013b0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80013aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ae:	bf00      	nop
 80013b0:	08001401 	.word	0x08001401
 80013b4:	08001401 	.word	0x08001401
 80013b8:	080013c5 	.word	0x080013c5
 80013bc:	080013e3 	.word	0x080013e3
 80013c0:	08001401 	.word	0x08001401
			case NONE:
				break;
			case SPID:
				break;
			case VTUN:
				motor_set_velocity(&tmotor1, &tpid_ctrl1, fset_point1);
 80013c4:	4b17      	ldr	r3, [pc, #92]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4917      	ldr	r1, [pc, #92]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80013cc:	4811      	ldr	r0, [pc, #68]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80013ce:	f001 f913 	bl	80025f8 <motor_set_velocity>
				motor_set_velocity(&tmotor2, &tpid_ctrl2, fset_point2);
 80013d2:	4b16      	ldr	r3, [pc, #88]	; (800142c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	461a      	mov	r2, r3
 80013d8:	4915      	ldr	r1, [pc, #84]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80013da:	4810      	ldr	r0, [pc, #64]	; (800141c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80013dc:	f001 f90c 	bl	80025f8 <motor_set_velocity>
//				serial_write_com(scmd, tmotor1.fvelocity, tpid_ctrl1.fkp, tpid_ctrl1.fki, tpid_ctrl1.fkd); //Transmit o day thi ok vi khong b interrupt lm gin on
				break;
 80013e0:	e00f      	b.n	8001402 <HAL_TIM_PeriodElapsedCallback+0x86>
			case PTUN:
				motor_set_position(&tmotor1, &tpid_ctrl1, fset_point1);
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	461a      	mov	r2, r3
 80013e8:	490f      	ldr	r1, [pc, #60]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80013ea:	480a      	ldr	r0, [pc, #40]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80013ec:	f001 f929 	bl	8002642 <motor_set_position>
				motor_set_position(&tmotor2, &tpid_ctrl2, fset_point2);
 80013f0:	4b0e      	ldr	r3, [pc, #56]	; (800142c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	490e      	ldr	r1, [pc, #56]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80013fa:	f001 f922 	bl	8002642 <motor_set_position>

//				serial_write_com(scmd, tmotor1.fposition, tpid_ctrl1.fkp, tpid_ctrl1.fki, tpid_ctrl1.fkd); //Transmit o day thi ok vi khong b interrupt lm gin on
				break;
 80013fe:	e000      	b.n	8001402 <HAL_TIM_PeriodElapsedCallback+0x86>
				break;
 8001400:	bf00      	nop
				break;
//			case RSET:
//				break;
		}
	}
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000418 	.word	0x20000418
 8001410:	20000460 	.word	0x20000460
 8001414:	20000278 	.word	0x20000278
 8001418:	20000388 	.word	0x20000388
 800141c:	200002a4 	.word	0x200002a4
 8001420:	20000514 	.word	0x20000514
 8001424:	2000050c 	.word	0x2000050c
 8001428:	200002d0 	.word	0x200002d0
 800142c:	20000510 	.word	0x20000510
 8001430:	20000308 	.word	0x20000308

08001434 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	; 0x28
 8001438:	af08      	add	r7, sp, #32
 800143a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart3.Instance)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b6f      	ldr	r3, [pc, #444]	; (8001600 <HAL_UART_RxCpltCallback+0x1cc>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	429a      	cmp	r2, r3
 8001446:	f040 80d2 	bne.w	80015ee <HAL_UART_RxCpltCallback+0x1ba>
	{
		rxRawBuf[ptr] = rxB2B;
 800144a:	4b6e      	ldr	r3, [pc, #440]	; (8001604 <HAL_UART_RxCpltCallback+0x1d0>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b25b      	sxtb	r3, r3
 8001450:	461a      	mov	r2, r3
 8001452:	4b6d      	ldr	r3, [pc, #436]	; (8001608 <HAL_UART_RxCpltCallback+0x1d4>)
 8001454:	7819      	ldrb	r1, [r3, #0]
 8001456:	4b6d      	ldr	r3, [pc, #436]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 8001458:	5499      	strb	r1, [r3, r2]
		ptr++;
 800145a:	4b6a      	ldr	r3, [pc, #424]	; (8001604 <HAL_UART_RxCpltCallback+0x1d0>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	b25b      	sxtb	r3, r3
 8001460:	b2db      	uxtb	r3, r3
 8001462:	3301      	adds	r3, #1
 8001464:	b2db      	uxtb	r3, r3
 8001466:	b25a      	sxtb	r2, r3
 8001468:	4b66      	ldr	r3, [pc, #408]	; (8001604 <HAL_UART_RxCpltCallback+0x1d0>)
 800146a:	701a      	strb	r2, [r3, #0]
		if (rxRawBuf[ptr - 1] == '\n')
 800146c:	4b65      	ldr	r3, [pc, #404]	; (8001604 <HAL_UART_RxCpltCallback+0x1d0>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	b25b      	sxtb	r3, r3
 8001472:	3b01      	subs	r3, #1
 8001474:	4a65      	ldr	r2, [pc, #404]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 8001476:	5cd3      	ldrb	r3, [r2, r3]
 8001478:	2b0a      	cmp	r3, #10
 800147a:	f040 80ad 	bne.w	80015d8 <HAL_UART_RxCpltCallback+0x1a4>
		{
//			sscanf(rxRawBuf, "%s %f %f %f %f %f", scmd, &fset_point1, &fset_point2, &fkp, &fki, &fkd);
			sscanf(rxRawBuf, "%s %f %f %f %f %f %f %f %f", scmd, &fset_point1, &fset_point2, &fkp1, &fki1, &fkd1, &fkp2, &fki2, &fkd2);
 800147e:	4b64      	ldr	r3, [pc, #400]	; (8001610 <HAL_UART_RxCpltCallback+0x1dc>)
 8001480:	9306      	str	r3, [sp, #24]
 8001482:	4b64      	ldr	r3, [pc, #400]	; (8001614 <HAL_UART_RxCpltCallback+0x1e0>)
 8001484:	9305      	str	r3, [sp, #20]
 8001486:	4b64      	ldr	r3, [pc, #400]	; (8001618 <HAL_UART_RxCpltCallback+0x1e4>)
 8001488:	9304      	str	r3, [sp, #16]
 800148a:	4b64      	ldr	r3, [pc, #400]	; (800161c <HAL_UART_RxCpltCallback+0x1e8>)
 800148c:	9303      	str	r3, [sp, #12]
 800148e:	4b64      	ldr	r3, [pc, #400]	; (8001620 <HAL_UART_RxCpltCallback+0x1ec>)
 8001490:	9302      	str	r3, [sp, #8]
 8001492:	4b64      	ldr	r3, [pc, #400]	; (8001624 <HAL_UART_RxCpltCallback+0x1f0>)
 8001494:	9301      	str	r3, [sp, #4]
 8001496:	4b64      	ldr	r3, [pc, #400]	; (8001628 <HAL_UART_RxCpltCallback+0x1f4>)
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	4b64      	ldr	r3, [pc, #400]	; (800162c <HAL_UART_RxCpltCallback+0x1f8>)
 800149c:	4a64      	ldr	r2, [pc, #400]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 800149e:	4965      	ldr	r1, [pc, #404]	; (8001634 <HAL_UART_RxCpltCallback+0x200>)
 80014a0:	485a      	ldr	r0, [pc, #360]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 80014a2:	f005 fc09 	bl	8006cb8 <siscanf>


			if (StrCompare(scmd, (uint8_t*)"SPID", 4))
 80014a6:	2204      	movs	r2, #4
 80014a8:	4963      	ldr	r1, [pc, #396]	; (8001638 <HAL_UART_RxCpltCallback+0x204>)
 80014aa:	4861      	ldr	r0, [pc, #388]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 80014ac:	f001 faae 	bl	8002a0c <StrCompare>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d035      	beq.n	8001522 <HAL_UART_RxCpltCallback+0xee>
			{
			  pid_tunning_set(&tpid_ctrl1, fkp1, fki1, fkd1);
 80014b6:	4b5b      	ldr	r3, [pc, #364]	; (8001624 <HAL_UART_RxCpltCallback+0x1f0>)
 80014b8:	6819      	ldr	r1, [r3, #0]
 80014ba:	4b59      	ldr	r3, [pc, #356]	; (8001620 <HAL_UART_RxCpltCallback+0x1ec>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4b57      	ldr	r3, [pc, #348]	; (800161c <HAL_UART_RxCpltCallback+0x1e8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	485e      	ldr	r0, [pc, #376]	; (800163c <HAL_UART_RxCpltCallback+0x208>)
 80014c4:	f001 f966 	bl	8002794 <pid_tunning_set>
			  pid_tunning_set(&tpid_ctrl2, fkp2, fki2, fkd2);
 80014c8:	4b53      	ldr	r3, [pc, #332]	; (8001618 <HAL_UART_RxCpltCallback+0x1e4>)
 80014ca:	6819      	ldr	r1, [r3, #0]
 80014cc:	4b51      	ldr	r3, [pc, #324]	; (8001614 <HAL_UART_RxCpltCallback+0x1e0>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b4f      	ldr	r3, [pc, #316]	; (8001610 <HAL_UART_RxCpltCallback+0x1dc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	485a      	ldr	r0, [pc, #360]	; (8001640 <HAL_UART_RxCpltCallback+0x20c>)
 80014d6:	f001 f95d 	bl	8002794 <pid_tunning_set>

			  motor_deinit(&tmotor1, 1);
 80014da:	2101      	movs	r1, #1
 80014dc:	4859      	ldr	r0, [pc, #356]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 80014de:	f000 fe4f 	bl	8002180 <motor_deinit>
			  motor_deinit(&tmotor2, 2);
 80014e2:	2102      	movs	r1, #2
 80014e4:	4858      	ldr	r0, [pc, #352]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 80014e6:	f000 fe4b 	bl	8002180 <motor_deinit>
			  motor_init(&tmotor1, 1);
 80014ea:	2101      	movs	r1, #1
 80014ec:	4855      	ldr	r0, [pc, #340]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 80014ee:	f000 fe01 	bl	80020f4 <motor_init>
			  motor_init(&tmotor2, 2);
 80014f2:	2102      	movs	r1, #2
 80014f4:	4854      	ldr	r0, [pc, #336]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 80014f6:	f000 fdfd 	bl	80020f4 <motor_init>

			  /* To ensure stop moving */
			  htim2.Instance->CCR1 = 0;
 80014fa:	4b54      	ldr	r3, [pc, #336]	; (800164c <HAL_UART_RxCpltCallback+0x218>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2200      	movs	r2, #0
 8001500:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2 = 0;
 8001502:	4b52      	ldr	r3, [pc, #328]	; (800164c <HAL_UART_RxCpltCallback+0x218>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2200      	movs	r2, #0
 8001508:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3 = 0;
 800150a:	4b50      	ldr	r3, [pc, #320]	; (800164c <HAL_UART_RxCpltCallback+0x218>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2200      	movs	r2, #0
 8001510:	63da      	str	r2, [r3, #60]	; 0x3c
			  htim2.Instance->CCR4 = 0;
 8001512:	4b4e      	ldr	r3, [pc, #312]	; (800164c <HAL_UART_RxCpltCallback+0x218>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2200      	movs	r2, #0
 8001518:	641a      	str	r2, [r3, #64]	; 0x40

			  tprocess = SPID;
 800151a:	4b4d      	ldr	r3, [pc, #308]	; (8001650 <HAL_UART_RxCpltCallback+0x21c>)
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e052      	b.n	80015c8 <HAL_UART_RxCpltCallback+0x194>
			}
			else if (StrCompare(scmd, (uint8_t*)"VTUN", 4))
 8001522:	2204      	movs	r2, #4
 8001524:	494b      	ldr	r1, [pc, #300]	; (8001654 <HAL_UART_RxCpltCallback+0x220>)
 8001526:	4842      	ldr	r0, [pc, #264]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 8001528:	f001 fa70 	bl	8002a0c <StrCompare>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00b      	beq.n	800154a <HAL_UART_RxCpltCallback+0x116>
			{
			  tmotor1.freference_velocity = fset_point1;
 8001532:	4b3e      	ldr	r3, [pc, #248]	; (800162c <HAL_UART_RxCpltCallback+0x1f8>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a43      	ldr	r2, [pc, #268]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 8001538:	61d3      	str	r3, [r2, #28]
			  tmotor2.freference_velocity = fset_point2;
 800153a:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <HAL_UART_RxCpltCallback+0x1f4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a42      	ldr	r2, [pc, #264]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 8001540:	61d3      	str	r3, [r2, #28]

			  tprocess = VTUN;
 8001542:	4b43      	ldr	r3, [pc, #268]	; (8001650 <HAL_UART_RxCpltCallback+0x21c>)
 8001544:	2202      	movs	r2, #2
 8001546:	701a      	strb	r2, [r3, #0]
 8001548:	e03e      	b.n	80015c8 <HAL_UART_RxCpltCallback+0x194>
			}
			else if (StrCompare(scmd, (uint8_t*)"PTUN", 4))
 800154a:	2204      	movs	r2, #4
 800154c:	4942      	ldr	r1, [pc, #264]	; (8001658 <HAL_UART_RxCpltCallback+0x224>)
 800154e:	4838      	ldr	r0, [pc, #224]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 8001550:	f001 fa5c 	bl	8002a0c <StrCompare>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d00b      	beq.n	8001572 <HAL_UART_RxCpltCallback+0x13e>
			{
			  tmotor1.freference_position = fset_point1;
 800155a:	4b34      	ldr	r3, [pc, #208]	; (800162c <HAL_UART_RxCpltCallback+0x1f8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a39      	ldr	r2, [pc, #228]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 8001560:	6253      	str	r3, [r2, #36]	; 0x24
			  tmotor2.freference_position = fset_point2;
 8001562:	4b31      	ldr	r3, [pc, #196]	; (8001628 <HAL_UART_RxCpltCallback+0x1f4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a38      	ldr	r2, [pc, #224]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 8001568:	6253      	str	r3, [r2, #36]	; 0x24

			  tprocess = PTUN;
 800156a:	4b39      	ldr	r3, [pc, #228]	; (8001650 <HAL_UART_RxCpltCallback+0x21c>)
 800156c:	2203      	movs	r2, #3
 800156e:	701a      	strb	r2, [r3, #0]
 8001570:	e02a      	b.n	80015c8 <HAL_UART_RxCpltCallback+0x194>
			}
			else if (StrCompare(scmd, (uint8_t*)"STOP", 4))
 8001572:	2204      	movs	r2, #4
 8001574:	4939      	ldr	r1, [pc, #228]	; (800165c <HAL_UART_RxCpltCallback+0x228>)
 8001576:	482e      	ldr	r0, [pc, #184]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 8001578:	f001 fa48 	bl	8002a0c <StrCompare>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d017      	beq.n	80015b2 <HAL_UART_RxCpltCallback+0x17e>
			{
			  motor_deinit(&tmotor1, 1);
 8001582:	2101      	movs	r1, #1
 8001584:	482f      	ldr	r0, [pc, #188]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 8001586:	f000 fdfb 	bl	8002180 <motor_deinit>
			  motor_deinit(&tmotor2, 2);
 800158a:	2102      	movs	r1, #2
 800158c:	482e      	ldr	r0, [pc, #184]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 800158e:	f000 fdf7 	bl	8002180 <motor_deinit>
			  pid_reset(&tpid_ctrl1);
 8001592:	482a      	ldr	r0, [pc, #168]	; (800163c <HAL_UART_RxCpltCallback+0x208>)
 8001594:	f001 f87a 	bl	800268c <pid_reset>

			  pid_reset(&tpid_ctrl2);
 8001598:	4829      	ldr	r0, [pc, #164]	; (8001640 <HAL_UART_RxCpltCallback+0x20c>)
 800159a:	f001 f877 	bl	800268c <pid_reset>
			  motor_reset(&tmotor1); //moi them
 800159e:	4829      	ldr	r0, [pc, #164]	; (8001644 <HAL_UART_RxCpltCallback+0x210>)
 80015a0:	f000 fd79 	bl	8002096 <motor_reset>
			  motor_reset(&tmotor2); //moi them
 80015a4:	4828      	ldr	r0, [pc, #160]	; (8001648 <HAL_UART_RxCpltCallback+0x214>)
 80015a6:	f000 fd76 	bl	8002096 <motor_reset>

			  tprocess = STOP;
 80015aa:	4b29      	ldr	r3, [pc, #164]	; (8001650 <HAL_UART_RxCpltCallback+0x21c>)
 80015ac:	2204      	movs	r2, #4
 80015ae:	701a      	strb	r2, [r3, #0]
 80015b0:	e00a      	b.n	80015c8 <HAL_UART_RxCpltCallback+0x194>
			}
			else if (StrCompare(scmd, (uint8_t*)"NONE", 4))
 80015b2:	2204      	movs	r2, #4
 80015b4:	492a      	ldr	r1, [pc, #168]	; (8001660 <HAL_UART_RxCpltCallback+0x22c>)
 80015b6:	481e      	ldr	r0, [pc, #120]	; (8001630 <HAL_UART_RxCpltCallback+0x1fc>)
 80015b8:	f001 fa28 	bl	8002a0c <StrCompare>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d002      	beq.n	80015c8 <HAL_UART_RxCpltCallback+0x194>
			{
			  tprocess = NONE;
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <HAL_UART_RxCpltCallback+0x21c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
			}
		    memset(rxRawBuf, '\0', sizeof(rxRawBuf));
 80015c8:	223c      	movs	r2, #60	; 0x3c
 80015ca:	2100      	movs	r1, #0
 80015cc:	480f      	ldr	r0, [pc, #60]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 80015ce:	f005 fbe2 	bl	8006d96 <memset>
		    ptr = 0;
 80015d2:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <HAL_UART_RxCpltCallback+0x1d0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
		}
		if (strlen(rxRawBuf) > 50)		    memset(rxRawBuf, '\0', sizeof(rxRawBuf));
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 80015da:	f7fe fdb9 	bl	8000150 <strlen>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b32      	cmp	r3, #50	; 0x32
 80015e2:	d904      	bls.n	80015ee <HAL_UART_RxCpltCallback+0x1ba>
 80015e4:	223c      	movs	r2, #60	; 0x3c
 80015e6:	2100      	movs	r1, #0
 80015e8:	4808      	ldr	r0, [pc, #32]	; (800160c <HAL_UART_RxCpltCallback+0x1d8>)
 80015ea:	f005 fbd4 	bl	8006d96 <memset>
	}
//	HAL_UART_Receive_IT(&huart3, &rxB2B, 20);
	HAL_UART_Receive_DMA(&huart3, &rxB2B, 1);
 80015ee:	2201      	movs	r2, #1
 80015f0:	4905      	ldr	r1, [pc, #20]	; (8001608 <HAL_UART_RxCpltCallback+0x1d4>)
 80015f2:	4803      	ldr	r0, [pc, #12]	; (8001600 <HAL_UART_RxCpltCallback+0x1cc>)
 80015f4:	f003 fd4c 	bl	8005090 <HAL_UART_Receive_DMA>
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200004a8 	.word	0x200004a8
 8001604:	20000380 	.word	0x20000380
 8001608:	20000340 	.word	0x20000340
 800160c:	20000344 	.word	0x20000344
 8001610:	20000508 	.word	0x20000508
 8001614:	20000504 	.word	0x20000504
 8001618:	20000500 	.word	0x20000500
 800161c:	200004fc 	.word	0x200004fc
 8001620:	200004f8 	.word	0x200004f8
 8001624:	200004f4 	.word	0x200004f4
 8001628:	20000510 	.word	0x20000510
 800162c:	2000050c 	.word	0x2000050c
 8001630:	200004f0 	.word	0x200004f0
 8001634:	0800ae00 	.word	0x0800ae00
 8001638:	0800ae1c 	.word	0x0800ae1c
 800163c:	200002d0 	.word	0x200002d0
 8001640:	20000308 	.word	0x20000308
 8001644:	20000278 	.word	0x20000278
 8001648:	200002a4 	.word	0x200002a4
 800164c:	200003d0 	.word	0x200003d0
 8001650:	20000514 	.word	0x20000514
 8001654:	0800ae24 	.word	0x0800ae24
 8001658:	0800ae2c 	.word	0x0800ae2c
 800165c:	0800ae34 	.word	0x0800ae34
 8001660:	0800ae3c 	.word	0x0800ae3c

08001664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b090      	sub	sp, #64	; 0x40
 8001668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166a:	f107 0318 	add.w	r3, r7, #24
 800166e:	2228      	movs	r2, #40	; 0x28
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f005 fb8f 	bl	8006d96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
 8001684:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001686:	2301      	movs	r3, #1
 8001688:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800168a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800168e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001690:	2300      	movs	r3, #0
 8001692:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001694:	2301      	movs	r3, #1
 8001696:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001698:	2302      	movs	r3, #2
 800169a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800169c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a8:	f107 0318 	add.w	r3, r7, #24
 80016ac:	4618      	mov	r0, r3
 80016ae:	f001 ff67 	bl	8003580 <HAL_RCC_OscConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80016b8:	f000 f840 	bl	800173c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016bc:	230f      	movs	r3, #15
 80016be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c0:	2302      	movs	r3, #2
 80016c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016d2:	1d3b      	adds	r3, r7, #4
 80016d4:	2102      	movs	r1, #2
 80016d6:	4618      	mov	r0, r3
 80016d8:	f002 f9d4 	bl	8003a84 <HAL_RCC_ClockConfig>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80016e2:	f000 f82b 	bl	800173c <Error_Handler>
  }
}
 80016e6:	bf00      	nop
 80016e8:	3740      	adds	r7, #64	; 0x40
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
	...

080016f0 <MX_DMA_Init>:
//
/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <MX_DMA_Init+0x48>)
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	4a0f      	ldr	r2, [pc, #60]	; (8001738 <MX_DMA_Init+0x48>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6153      	str	r3, [r2, #20]
 8001702:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <MX_DMA_Init+0x48>)
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	200c      	movs	r0, #12
 8001714:	f001 fad7 	bl	8002cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001718:	200c      	movs	r0, #12
 800171a:	f001 faf0 	bl	8002cfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	200d      	movs	r0, #13
 8001724:	f001 facf 	bl	8002cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001728:	200d      	movs	r0, #13
 800172a:	f001 fae8 	bl	8002cfe <HAL_NVIC_EnableIRQ>

}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000

0800173c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001740:	b672      	cpsid	i
}
 8001742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001744:	e7fe      	b.n	8001744 <Error_Handler+0x8>
	...

08001748 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174e:	4b15      	ldr	r3, [pc, #84]	; (80017a4 <HAL_MspInit+0x5c>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	4a14      	ldr	r2, [pc, #80]	; (80017a4 <HAL_MspInit+0x5c>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <HAL_MspInit+0x5c>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <HAL_MspInit+0x5c>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <HAL_MspInit+0x5c>)
 800176c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <HAL_MspInit+0x5c>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_MspInit+0x60>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	4a04      	ldr	r2, [pc, #16]	; (80017a8 <HAL_MspInit+0x60>)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40010000 	.word	0x40010000

080017ac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08a      	sub	sp, #40	; 0x28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 0318 	add.w	r3, r7, #24
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a2b      	ldr	r2, [pc, #172]	; (8001874 <HAL_TIM_Encoder_MspInit+0xc8>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d125      	bne.n	8001818 <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017cc:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	4a29      	ldr	r2, [pc, #164]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017d6:	6193      	str	r3, [r2, #24]
 80017d8:	4b27      	ldr	r3, [pc, #156]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e4:	4b24      	ldr	r3, [pc, #144]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a23      	ldr	r2, [pc, #140]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017ea:	f043 0304 	orr.w	r3, r3, #4
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b21      	ldr	r3, [pc, #132]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80017fc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001800:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001806:	2301      	movs	r3, #1
 8001808:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 0318 	add.w	r3, r7, #24
 800180e:	4619      	mov	r1, r3
 8001810:	481a      	ldr	r0, [pc, #104]	; (800187c <HAL_TIM_Encoder_MspInit+0xd0>)
 8001812:	f001 fd31 	bl	8003278 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001816:	e028      	b.n	800186a <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM4)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a18      	ldr	r2, [pc, #96]	; (8001880 <HAL_TIM_Encoder_MspInit+0xd4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d123      	bne.n	800186a <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	4a14      	ldr	r2, [pc, #80]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	61d3      	str	r3, [r2, #28]
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001840:	f043 0308 	orr.w	r3, r3, #8
 8001844:	6193      	str	r3, [r2, #24]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	f003 0308 	and.w	r3, r3, #8
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001852:	23c0      	movs	r3, #192	; 0xc0
 8001854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001856:	2300      	movs	r3, #0
 8001858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800185a:	2301      	movs	r3, #1
 800185c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185e:	f107 0318 	add.w	r3, r7, #24
 8001862:	4619      	mov	r1, r3
 8001864:	4807      	ldr	r0, [pc, #28]	; (8001884 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001866:	f001 fd07 	bl	8003278 <HAL_GPIO_Init>
}
 800186a:	bf00      	nop
 800186c:	3728      	adds	r7, #40	; 0x28
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40012c00 	.word	0x40012c00
 8001878:	40021000 	.word	0x40021000
 800187c:	40010800 	.word	0x40010800
 8001880:	40000800 	.word	0x40000800
 8001884:	40010c00 	.word	0x40010c00

08001888 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001898:	d10c      	bne.n	80018b4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800189a:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	4a14      	ldr	r2, [pc, #80]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	61d3      	str	r3, [r2, #28]
 80018a6:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80018b2:	e018      	b.n	80018e6 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0e      	ldr	r2, [pc, #56]	; (80018f4 <HAL_TIM_Base_MspInit+0x6c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d113      	bne.n	80018e6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018be:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a0b      	ldr	r2, [pc, #44]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	201d      	movs	r0, #29
 80018dc:	f001 f9f3 	bl	8002cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018e0:	201d      	movs	r0, #29
 80018e2:	f001 fa0c 	bl	8002cfe <HAL_NVIC_EnableIRQ>
}
 80018e6:	bf00      	nop
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40000400 	.word	0x40000400

080018f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001916:	d117      	bne.n	8001948 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001918:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <HAL_TIM_MspPostInit+0x58>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <HAL_TIM_MspPostInit+0x58>)
 800191e:	f043 0304 	orr.w	r3, r3, #4
 8001922:	6193      	str	r3, [r2, #24]
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_TIM_MspPostInit+0x58>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001930:	230f      	movs	r3, #15
 8001932:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2302      	movs	r3, #2
 800193a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	4619      	mov	r1, r3
 8001942:	4804      	ldr	r0, [pc, #16]	; (8001954 <HAL_TIM_MspPostInit+0x5c>)
 8001944:	f001 fc98 	bl	8003278 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001948:	bf00      	nop
 800194a:	3720      	adds	r7, #32
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	40010800 	.word	0x40010800

08001958 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a47      	ldr	r2, [pc, #284]	; (8001a90 <HAL_UART_MspInit+0x138>)
 8001974:	4293      	cmp	r3, r2
 8001976:	f040 8086 	bne.w	8001a86 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800197a:	4b46      	ldr	r3, [pc, #280]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	4a45      	ldr	r2, [pc, #276]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 8001980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001984:	61d3      	str	r3, [r2, #28]
 8001986:	4b43      	ldr	r3, [pc, #268]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001992:	4b40      	ldr	r3, [pc, #256]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	4a3f      	ldr	r2, [pc, #252]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	6193      	str	r3, [r2, #24]
 800199e:	4b3d      	ldr	r3, [pc, #244]	; (8001a94 <HAL_UART_MspInit+0x13c>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	4619      	mov	r1, r3
 80019be:	4836      	ldr	r0, [pc, #216]	; (8001a98 <HAL_UART_MspInit+0x140>)
 80019c0:	f001 fc5a 	bl	8003278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80019c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	f107 0310 	add.w	r3, r7, #16
 80019d6:	4619      	mov	r1, r3
 80019d8:	482f      	ldr	r0, [pc, #188]	; (8001a98 <HAL_UART_MspInit+0x140>)
 80019da:	f001 fc4d 	bl	8003278 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80019de:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019e0:	4a2f      	ldr	r2, [pc, #188]	; (8001aa0 <HAL_UART_MspInit+0x148>)
 80019e2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019e4:	4b2d      	ldr	r3, [pc, #180]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ea:	4b2c      	ldr	r3, [pc, #176]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019f0:	4b2a      	ldr	r3, [pc, #168]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019f2:	2280      	movs	r2, #128	; 0x80
 80019f4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019f6:	4b29      	ldr	r3, [pc, #164]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019fc:	4b27      	ldr	r3, [pc, #156]	; (8001a9c <HAL_UART_MspInit+0x144>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001a02:	4b26      	ldr	r3, [pc, #152]	; (8001a9c <HAL_UART_MspInit+0x144>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a08:	4b24      	ldr	r3, [pc, #144]	; (8001a9c <HAL_UART_MspInit+0x144>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001a0e:	4823      	ldr	r0, [pc, #140]	; (8001a9c <HAL_UART_MspInit+0x144>)
 8001a10:	f001 f990 	bl	8002d34 <HAL_DMA_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001a1a:	f7ff fe8f 	bl	800173c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a1e      	ldr	r2, [pc, #120]	; (8001a9c <HAL_UART_MspInit+0x144>)
 8001a22:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a24:	4a1d      	ldr	r2, [pc, #116]	; (8001a9c <HAL_UART_MspInit+0x144>)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001a2a:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a2c:	4a1e      	ldr	r2, [pc, #120]	; (8001aa8 <HAL_UART_MspInit+0x150>)
 8001a2e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a30:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a32:	2210      	movs	r2, #16
 8001a34:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a36:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a3e:	2280      	movs	r2, #128	; 0x80
 8001a40:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a48:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a54:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001a5a:	4812      	ldr	r0, [pc, #72]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a5c:	f001 f96a 	bl	8002d34 <HAL_DMA_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001a66:	f7ff fe69 	bl	800173c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a6e:	639a      	str	r2, [r3, #56]	; 0x38
 8001a70:	4a0c      	ldr	r2, [pc, #48]	; (8001aa4 <HAL_UART_MspInit+0x14c>)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2103      	movs	r1, #3
 8001a7a:	2027      	movs	r0, #39	; 0x27
 8001a7c:	f001 f923 	bl	8002cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a80:	2027      	movs	r0, #39	; 0x27
 8001a82:	f001 f93c 	bl	8002cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a86:	bf00      	nop
 8001a88:	3720      	adds	r7, #32
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40004800 	.word	0x40004800
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010c00 	.word	0x40010c00
 8001a9c:	200001f0 	.word	0x200001f0
 8001aa0:	40020030 	.word	0x40020030
 8001aa4:	20000234 	.word	0x20000234
 8001aa8:	4002001c 	.word	0x4002001c

08001aac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ab0:	e7fe      	b.n	8001ab0 <NMI_Handler+0x4>

08001ab2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab6:	e7fe      	b.n	8001ab6 <HardFault_Handler+0x4>

08001ab8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001abc:	e7fe      	b.n	8001abc <MemManage_Handler+0x4>

08001abe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ac2:	e7fe      	b.n	8001ac2 <BusFault_Handler+0x4>

08001ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <UsageFault_Handler+0x4>

08001aca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aca:	b480      	push	{r7}
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr

08001ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr

08001aee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af2:	f000 fff5 	bl	8002ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b00:	4802      	ldr	r0, [pc, #8]	; (8001b0c <DMA1_Channel2_IRQHandler+0x10>)
 8001b02:	f001 fa85 	bl	8003010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000234 	.word	0x20000234

08001b10 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b14:	4802      	ldr	r0, [pc, #8]	; (8001b20 <DMA1_Channel3_IRQHandler+0x10>)
 8001b16:	f001 fa7b 	bl	8003010 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200001f0 	.word	0x200001f0

08001b24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b28:	4802      	ldr	r0, [pc, #8]	; (8001b34 <TIM3_IRQHandler+0x10>)
 8001b2a:	f002 fc97 	bl	800445c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000418 	.word	0x20000418

08001b38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <USART3_IRQHandler+0x10>)
 8001b3e:	f003 facd 	bl	80050dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	200004a8 	.word	0x200004a8

08001b4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return 1;
 8001b50:	2301      	movs	r3, #1
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr

08001b5a <_kill>:

int _kill(int pid, int sig)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b64:	f005 f96a 	bl	8006e3c <__errno>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2216      	movs	r2, #22
 8001b6c:	601a      	str	r2, [r3, #0]
  return -1;
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_exit>:

void _exit (int status)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b82:	f04f 31ff 	mov.w	r1, #4294967295
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f7ff ffe7 	bl	8001b5a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b8c:	e7fe      	b.n	8001b8c <_exit+0x12>

08001b8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b086      	sub	sp, #24
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	60b9      	str	r1, [r7, #8]
 8001b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	e00a      	b.n	8001bb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ba0:	f3af 8000 	nop.w
 8001ba4:	4601      	mov	r1, r0
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	60ba      	str	r2, [r7, #8]
 8001bac:	b2ca      	uxtb	r2, r1
 8001bae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	dbf0      	blt.n	8001ba0 <_read+0x12>
  }

  return len;
 8001bbe:	687b      	ldr	r3, [r7, #4]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
 8001bd8:	e009      	b.n	8001bee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1c5a      	adds	r2, r3, #1
 8001bde:	60ba      	str	r2, [r7, #8]
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	3301      	adds	r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	dbf1      	blt.n	8001bda <_write+0x12>
  }
  return len;
 8001bf6:	687b      	ldr	r3, [r7, #4]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <_close>:

int _close(int file)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c26:	605a      	str	r2, [r3, #4]
  return 0;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr

08001c34 <_isatty>:

int _isatty(int file)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c3c:	2301      	movs	r3, #1
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <_sbrk+0x5c>)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <_sbrk+0x60>)
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d102      	bne.n	8001c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <_sbrk+0x64>)
 8001c7e:	4a12      	ldr	r2, [pc, #72]	; (8001cc8 <_sbrk+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <_sbrk+0x64>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d207      	bcs.n	8001ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c90:	f005 f8d4 	bl	8006e3c <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	220c      	movs	r2, #12
 8001c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9e:	e009      	b.n	8001cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ca6:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	4a05      	ldr	r2, [pc, #20]	; (8001cc4 <_sbrk+0x64>)
 8001cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20005000 	.word	0x20005000
 8001cc0:	00000400 	.word	0x00000400
 8001cc4:	20000384 	.word	0x20000384
 8001cc8:	20000668 	.word	0x20000668

08001ccc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM1_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08c      	sub	sp, #48	; 0x30
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	2224      	movs	r2, #36	; 0x24
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f005 f855 	bl	8006d96 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cf4:	4b22      	ldr	r3, [pc, #136]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001cf6:	4a23      	ldr	r2, [pc, #140]	; (8001d84 <MX_TIM1_Init+0xac>)
 8001cf8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001cfa:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d00:	4b1f      	ldr	r3, [pc, #124]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d06:	4b1e      	ldr	r3, [pc, #120]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d0c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d14:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d1a:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d20:	2303      	movs	r3, #3
 8001d22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d24:	2300      	movs	r3, #0
 8001d26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d34:	2300      	movs	r3, #0
 8001d36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001d44:	f107 030c 	add.w	r3, r7, #12
 8001d48:	4619      	mov	r1, r3
 8001d4a:	480d      	ldr	r0, [pc, #52]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d4c:	f002 fa56 	bl	80041fc <HAL_TIM_Encoder_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001d56:	f7ff fcf1 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4806      	ldr	r0, [pc, #24]	; (8001d80 <MX_TIM1_Init+0xa8>)
 8001d68:	f003 f8d2 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001d72:	f7ff fce3 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	3730      	adds	r7, #48	; 0x30
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000388 	.word	0x20000388
 8001d84:	40012c00 	.word	0x40012c00

08001d88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08e      	sub	sp, #56	; 0x38
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d9c:	f107 0320 	add.w	r3, r7, #32
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
 8001db4:	615a      	str	r2, [r3, #20]
 8001db6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001db8:	4b3d      	ldr	r3, [pc, #244]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dbe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 719;
 8001dc0:	4b3b      	ldr	r3, [pc, #236]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dc2:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001dc6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc8:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001dce:	4b38      	ldr	r3, [pc, #224]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dd0:	2263      	movs	r2, #99	; 0x63
 8001dd2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd4:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dda:	4b35      	ldr	r3, [pc, #212]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001de0:	4833      	ldr	r0, [pc, #204]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001de2:	f001 ffdd 	bl	8003da0 <HAL_TIM_Base_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001dec:	f7ff fca6 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001df6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	482c      	ldr	r0, [pc, #176]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001dfe:	f002 fcf7 	bl	80047f0 <HAL_TIM_ConfigClockSource>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e08:	f7ff fc98 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e0c:	4828      	ldr	r0, [pc, #160]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e0e:	f002 f897 	bl	8003f40 <HAL_TIM_PWM_Init>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e18:	f7ff fc90 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e24:	f107 0320 	add.w	r3, r7, #32
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4821      	ldr	r0, [pc, #132]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e2c:	f003 f870 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e36:	f7ff fc81 	bl	800173c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e3a:	2360      	movs	r3, #96	; 0x60
 8001e3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4817      	ldr	r0, [pc, #92]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e52:	f002 fc0b 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e5c:	f7ff fc6e 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	2204      	movs	r2, #4
 8001e64:	4619      	mov	r1, r3
 8001e66:	4812      	ldr	r0, [pc, #72]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e68:	f002 fc00 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001e72:	f7ff fc63 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2208      	movs	r2, #8
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480c      	ldr	r0, [pc, #48]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e7e:	f002 fbf5 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001e88:	f7ff fc58 	bl	800173c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	220c      	movs	r2, #12
 8001e90:	4619      	mov	r1, r3
 8001e92:	4807      	ldr	r0, [pc, #28]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001e94:	f002 fbea 	bl	800466c <HAL_TIM_PWM_ConfigChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8001e9e:	f7ff fc4d 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ea2:	4803      	ldr	r0, [pc, #12]	; (8001eb0 <MX_TIM2_Init+0x128>)
 8001ea4:	f7ff fd28 	bl	80018f8 <HAL_TIM_MspPostInit>

}
 8001ea8:	bf00      	nop
 8001eaa:	3738      	adds	r7, #56	; 0x38
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	200003d0 	.word	0x200003d0

08001eb4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eba:	f107 0308 	add.w	r3, r7, #8
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec8:	463b      	mov	r3, r7
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ed2:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <MX_TIM3_Init+0x98>)
 8001ed4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001ed6:	4b1c      	ldr	r3, [pc, #112]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ed8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001edc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b1a      	ldr	r3, [pc, #104]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001ee4:	4b18      	ldr	r3, [pc, #96]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ee6:	2263      	movs	r2, #99	; 0x63
 8001ee8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef0:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ef6:	4814      	ldr	r0, [pc, #80]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001ef8:	f001 ff52 	bl	8003da0 <HAL_TIM_Base_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001f02:	f7ff fc1b 	bl	800173c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f0a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f0c:	f107 0308 	add.w	r3, r7, #8
 8001f10:	4619      	mov	r1, r3
 8001f12:	480d      	ldr	r0, [pc, #52]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001f14:	f002 fc6c 	bl	80047f0 <HAL_TIM_ConfigClockSource>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f1e:	f7ff fc0d 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f22:	2300      	movs	r3, #0
 8001f24:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f2a:	463b      	mov	r3, r7
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4806      	ldr	r0, [pc, #24]	; (8001f48 <MX_TIM3_Init+0x94>)
 8001f30:	f002 ffee 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001f3a:	f7ff fbff 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f3e:	bf00      	nop
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000418 	.word	0x20000418
 8001f4c:	40000400 	.word	0x40000400

08001f50 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08c      	sub	sp, #48	; 0x30
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	2224      	movs	r2, #36	; 0x24
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f004 ff19 	bl	8006d96 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f6c:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f6e:	4a21      	ldr	r2, [pc, #132]	; (8001ff4 <MX_TIM4_Init+0xa4>)
 8001f70:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f72:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f78:	4b1d      	ldr	r3, [pc, #116]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001f7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f84:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f92:	2303      	movs	r3, #3
 8001f94:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001faa:	2301      	movs	r3, #1
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fb6:	f107 030c 	add.w	r3, r7, #12
 8001fba:	4619      	mov	r1, r3
 8001fbc:	480c      	ldr	r0, [pc, #48]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001fbe:	f002 f91d 	bl	80041fc <HAL_TIM_Encoder_Init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001fc8:	f7ff fbb8 	bl	800173c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fd4:	1d3b      	adds	r3, r7, #4
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <MX_TIM4_Init+0xa0>)
 8001fda:	f002 ff99 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001fe4:	f7ff fbaa 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001fe8:	bf00      	nop
 8001fea:	3730      	adds	r7, #48	; 0x30
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000460 	.word	0x20000460
 8001ff4:	40000800 	.word	0x40000800

08001ff8 <MX_USART3_UART_Init>:
#include "usart.h"

UART_HandleTypeDef huart3;

void MX_USART3_UART_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8001ffe:	4a12      	ldr	r2, [pc, #72]	; (8002048 <MX_USART3_UART_Init+0x50>)
 8002000:	601a      	str	r2, [r3, #0]
//  huart3.Init.BaudRate = 9600;
  huart3.Init.BaudRate = 115200;
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002008:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002012:	2200      	movs	r2, #0
 8002014:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800201e:	220c      	movs	r2, #12
 8002020:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002030:	f002 ffde 	bl	8004ff0 <HAL_UART_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800203a:	f7ff fb7f 	bl	800173c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200004a8 	.word	0x200004a8
 8002048:	40004800 	.word	0x40004800

0800204c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800204c:	f7ff fe3e 	bl	8001ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002050:	480b      	ldr	r0, [pc, #44]	; (8002080 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002052:	490c      	ldr	r1, [pc, #48]	; (8002084 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002054:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800205c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002066:	4a09      	ldr	r2, [pc, #36]	; (800208c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002068:	4c09      	ldr	r4, [pc, #36]	; (8002090 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002076:	f004 fee7 	bl	8006e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800207a:	f7ff f8d5 	bl	8001228 <main>
  bx lr
 800207e:	4770      	bx	lr
  ldr r0, =_sdata
 8002080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002084:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002088:	0800b2c4 	.word	0x0800b2c4
  ldr r2, =_sbss
 800208c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002090:	20000668 	.word	0x20000668

08002094 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002094:	e7fe      	b.n	8002094 <ADC1_2_IRQHandler>

08002096 <motor_reset>:

#include "motor.h"
//extern PROCESS_t tprocess;

void motor_reset(Motor_t *tmotor)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
    if (tmotor == NULL) {
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d022      	beq.n	80020ea <motor_reset+0x54>
        // Handle null pointer error
        return;
    }
	tmotor->iid = 0;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]
	tmotor->ipulse_per_round = 0;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	605a      	str	r2, [r3, #4]
	tmotor->ipulse_per_sampling = 0;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	819a      	strh	r2, [r3, #12]
	tmotor->ipulse_per_second = 0;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
	tmotor->icounter = 0;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	81da      	strh	r2, [r3, #14]
	tmotor->ipre_counter = 0;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	821a      	strh	r2, [r3, #16]
//	tmotor->inumber_of_pulse = 0;
	tmotor->fposition = 0;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	621a      	str	r2, [r3, #32]
	tmotor->fvelocity = 0;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
	tmotor->fround_per_minute = 0;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	615a      	str	r2, [r3, #20]
	tmotor->fts = 0;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	629a      	str	r2, [r3, #40]	; 0x28
 80020e8:	e000      	b.n	80020ec <motor_reset+0x56>
        return;
 80020ea:	bf00      	nop
}
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <motor_init>:

void motor_init(Motor_t *tmotor, uint8_t iid)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	70fb      	strb	r3, [r7, #3]
    if (tmotor == NULL) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d030      	beq.n	8002168 <motor_init+0x74>
        // Handle null pointer error
        return;
    }
	motor_reset(tmotor); // truyen dia chi tmotor vo roi thi bay gio no ban than no da la dia chi roi nen ko can "&"
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ffc5 	bl	8002096 <motor_reset>
	tmotor->iid = iid;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&INTERRUPT_TIMER);
 8002112:	4817      	ldr	r0, [pc, #92]	; (8002170 <motor_init+0x7c>)
 8002114:	f001 fe94 	bl	8003e40 <HAL_TIM_Base_Start_IT>
    switch (iid) {
 8002118:	78fb      	ldrb	r3, [r7, #3]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d002      	beq.n	8002124 <motor_init+0x30>
 800211e:	2b02      	cmp	r3, #2
 8002120:	d011      	beq.n	8002146 <motor_init+0x52>
 8002122:	e022      	b.n	800216a <motor_init+0x76>
		case 1:
		    HAL_TIM_Encoder_Start(&ENCODER_TIMER1, TIM_CHANNEL_1);
 8002124:	2100      	movs	r1, #0
 8002126:	4813      	ldr	r0, [pc, #76]	; (8002174 <motor_init+0x80>)
 8002128:	f002 f90a 	bl	8004340 <HAL_TIM_Encoder_Start>
		    HAL_TIM_Encoder_Start(&ENCODER_TIMER1, TIM_CHANNEL_2);
 800212c:	2104      	movs	r1, #4
 800212e:	4811      	ldr	r0, [pc, #68]	; (8002174 <motor_init+0x80>)
 8002130:	f002 f906 	bl	8004340 <HAL_TIM_Encoder_Start>
	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_1);
 8002134:	2100      	movs	r1, #0
 8002136:	4810      	ldr	r0, [pc, #64]	; (8002178 <motor_init+0x84>)
 8002138:	f001 ff5a 	bl	8003ff0 <HAL_TIM_PWM_Start>
	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_2);
 800213c:	2104      	movs	r1, #4
 800213e:	480e      	ldr	r0, [pc, #56]	; (8002178 <motor_init+0x84>)
 8002140:	f001 ff56 	bl	8003ff0 <HAL_TIM_PWM_Start>
//	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_3);
//	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_4);
			break;
 8002144:	e011      	b.n	800216a <motor_init+0x76>
		case 2:
	        HAL_TIM_Encoder_Start(&ENCODER_TIMER2, TIM_CHANNEL_1);
 8002146:	2100      	movs	r1, #0
 8002148:	480c      	ldr	r0, [pc, #48]	; (800217c <motor_init+0x88>)
 800214a:	f002 f8f9 	bl	8004340 <HAL_TIM_Encoder_Start>
	        HAL_TIM_Encoder_Start(&ENCODER_TIMER2, TIM_CHANNEL_2);
 800214e:	2104      	movs	r1, #4
 8002150:	480a      	ldr	r0, [pc, #40]	; (800217c <motor_init+0x88>)
 8002152:	f002 f8f5 	bl	8004340 <HAL_TIM_Encoder_Start>
	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_3);
 8002156:	2108      	movs	r1, #8
 8002158:	4807      	ldr	r0, [pc, #28]	; (8002178 <motor_init+0x84>)
 800215a:	f001 ff49 	bl	8003ff0 <HAL_TIM_PWM_Start>
	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_4);
 800215e:	210c      	movs	r1, #12
 8002160:	4805      	ldr	r0, [pc, #20]	; (8002178 <motor_init+0x84>)
 8002162:	f001 ff45 	bl	8003ff0 <HAL_TIM_PWM_Start>
//	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_1);
//	    	HAL_TIM_PWM_Start(&PWM_TIMER, TIM_CHANNEL_2);
			break;
 8002166:	e000      	b.n	800216a <motor_init+0x76>
        return;
 8002168:	bf00      	nop
    }
}
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20000418 	.word	0x20000418
 8002174:	20000460 	.word	0x20000460
 8002178:	200003d0 	.word	0x200003d0
 800217c:	20000388 	.word	0x20000388

08002180 <motor_deinit>:

void motor_deinit(Motor_t *tmotor, uint8_t iid)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	70fb      	strb	r3, [r7, #3]
    if (tmotor == NULL) {
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d02a      	beq.n	80021e8 <motor_deinit+0x68>
        // Handle null pointer error
        return;
    }
//    HAL_TIM_Base_Stop_IT(&INTERRUPT_TIMER);
    HAL_TIM_Base_Stop_IT(&PWM_TIMER);
 8002192:	4817      	ldr	r0, [pc, #92]	; (80021f0 <motor_deinit+0x70>)
 8002194:	f001 fea6 	bl	8003ee4 <HAL_TIM_Base_Stop_IT>
    switch (iid) {
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d002      	beq.n	80021a4 <motor_deinit+0x24>
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d011      	beq.n	80021c6 <motor_deinit+0x46>
 80021a2:	e022      	b.n	80021ea <motor_deinit+0x6a>
		case 1:
			HAL_TIM_PWM_Stop(&PWM_TIMER, TIM_CHANNEL_1);
 80021a4:	2100      	movs	r1, #0
 80021a6:	4812      	ldr	r0, [pc, #72]	; (80021f0 <motor_deinit+0x70>)
 80021a8:	f001 ffc4 	bl	8004134 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&PWM_TIMER, TIM_CHANNEL_2);
 80021ac:	2104      	movs	r1, #4
 80021ae:	4810      	ldr	r0, [pc, #64]	; (80021f0 <motor_deinit+0x70>)
 80021b0:	f001 ffc0 	bl	8004134 <HAL_TIM_PWM_Stop>
			MOTOR1_FORWARD_DUTY_CYCLE_REGISTER = 0;
 80021b4:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <motor_deinit+0x70>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2200      	movs	r2, #0
 80021ba:	635a      	str	r2, [r3, #52]	; 0x34
			MOTOR1_BACKWARD_DUTY_CYCLE_REGISTER = 0;
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <motor_deinit+0x70>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2200      	movs	r2, #0
 80021c2:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 80021c4:	e011      	b.n	80021ea <motor_deinit+0x6a>
		case 2:
			HAL_TIM_PWM_Stop(&PWM_TIMER, TIM_CHANNEL_3);
 80021c6:	2108      	movs	r1, #8
 80021c8:	4809      	ldr	r0, [pc, #36]	; (80021f0 <motor_deinit+0x70>)
 80021ca:	f001 ffb3 	bl	8004134 <HAL_TIM_PWM_Stop>
		    HAL_TIM_PWM_Stop(&PWM_TIMER, TIM_CHANNEL_4);
 80021ce:	210c      	movs	r1, #12
 80021d0:	4807      	ldr	r0, [pc, #28]	; (80021f0 <motor_deinit+0x70>)
 80021d2:	f001 ffaf 	bl	8004134 <HAL_TIM_PWM_Stop>
		    MOTOR2_FORWARD_DUTY_CYCLE_REGISTER = 0;
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <motor_deinit+0x70>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2200      	movs	r2, #0
 80021dc:	63da      	str	r2, [r3, #60]	; 0x3c
		    MOTOR2_BACKWARD_DUTY_CYCLE_REGISTER = 0;
 80021de:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <motor_deinit+0x70>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2200      	movs	r2, #0
 80021e4:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80021e6:	e000      	b.n	80021ea <motor_deinit+0x6a>
        return;
 80021e8:	bf00      	nop
	}
}
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	200003d0 	.word	0x200003d0

080021f4 <motor_read_encoder>:

void motor_read_encoder(Motor_t *tmotor, TIM_HandleTypeDef *htim)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
    if (tmotor == NULL || htim == NULL) {
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 81b0 	beq.w	8002566 <motor_read_encoder+0x372>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 81ac 	beq.w	8002566 <motor_read_encoder+0x372>
        // Handle null pointer error
        return;
    }
	tmotor->icounter = htim->Instance->CNT;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	b21a      	sxth	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	81da      	strh	r2, [r3, #14]
	tmotor->fvelocity = 0.0f;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	619a      	str	r2, [r3, #24]
	if (tmotor->icounter - tmotor->ipre_counter > 0)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002228:	461a      	mov	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	f340 80bd 	ble.w	80023b2 <motor_read_encoder+0x1be>
    {
    	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) //1b
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0310 	and.w	r3, r3, #16
 8002242:	2b10      	cmp	r3, #16
 8002244:	d15d      	bne.n	8002302 <motor_read_encoder+0x10e>
    	{
    		tmotor->ipulse_per_sampling = (tmotor->icounter - htim->Instance->ARR) - tmotor->ipre_counter;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800224c:	b29a      	uxth	r2, r3
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	b29b      	uxth	r3, r3
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	b29a      	uxth	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002260:	b29b      	uxth	r3, r3
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	b29b      	uxth	r3, r3
 8002266:	b21a      	sxth	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	819a      	strh	r2, [r3, #12]
			tmotor->fround_per_minute = ((float)tmotor->ipulse_per_sampling / SAMPLING_TIME) / 4.0f / (float)PPR * 60; // xungtrengiay / 4 / 330
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe fd32 	bl	8000cdc <__aeabi_i2f>
 8002278:	4603      	mov	r3, r0
 800227a:	4983      	ldr	r1, [pc, #524]	; (8002488 <motor_read_encoder+0x294>)
 800227c:	4618      	mov	r0, r3
 800227e:	f7fe fe35 	bl	8000eec <__aeabi_fdiv>
 8002282:	4603      	mov	r3, r0
 8002284:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe fe2f 	bl	8000eec <__aeabi_fdiv>
 800228e:	4603      	mov	r3, r0
 8002290:	497e      	ldr	r1, [pc, #504]	; (800248c <motor_read_encoder+0x298>)
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fe2a 	bl	8000eec <__aeabi_fdiv>
 8002298:	4603      	mov	r3, r0
 800229a:	497d      	ldr	r1, [pc, #500]	; (8002490 <motor_read_encoder+0x29c>)
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe fd71 	bl	8000d84 <__aeabi_fmul>
 80022a2:	4603      	mov	r3, r0
 80022a4:	461a      	mov	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	615a      	str	r2, [r3, #20]
			tmotor->fposition += (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES; // doc pos chi can 1 xung de xac dinh thoi
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a1c      	ldr	r4, [r3, #32]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7fe fd11 	bl	8000cdc <__aeabi_i2f>
 80022ba:	4603      	mov	r3, r0
 80022bc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe fe13 	bl	8000eec <__aeabi_fdiv>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4970      	ldr	r1, [pc, #448]	; (800248c <motor_read_encoder+0x298>)
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fe fe0e 	bl	8000eec <__aeabi_fdiv>
 80022d0:	4603      	mov	r3, r0
 80022d2:	4970      	ldr	r1, [pc, #448]	; (8002494 <motor_read_encoder+0x2a0>)
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe fd55 	bl	8000d84 <__aeabi_fmul>
 80022da:	4603      	mov	r3, r0
 80022dc:	4619      	mov	r1, r3
 80022de:	4620      	mov	r0, r4
 80022e0:	f7fe fc48 	bl	8000b74 <__addsf3>
 80022e4:	4603      	mov	r3, r0
 80022e6:	461a      	mov	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	621a      	str	r2, [r3, #32]
//			tmotor->fvelocity = (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES / SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME * 4.0f;

//			tmotor->fvelocity = tmotor->fposition / tmotor->fts / 4.0f;
			tmotor->fvelocity = tmotor->fposition / SAMPLING_TIME;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	4965      	ldr	r1, [pc, #404]	; (8002488 <motor_read_encoder+0x294>)
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe fdfa 	bl	8000eec <__aeabi_fdiv>
 80022f8:	4603      	mov	r3, r0
 80022fa:	461a      	mov	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	619a      	str	r2, [r3, #24]
 8002300:	e12b      	b.n	800255a <motor_read_encoder+0x366>
//			tmotor->fts += SAMPLING_TIME;

    	}
    	else //1a
    	{
    		tmotor->ipulse_per_sampling = tmotor->icounter - tmotor->ipre_counter;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002308:	b29a      	uxth	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002310:	b29b      	uxth	r3, r3
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	b29b      	uxth	r3, r3
 8002316:	b21a      	sxth	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	819a      	strh	r2, [r3, #12]
    		tmotor->fround_per_minute = ((float)tmotor->ipulse_per_sampling / SAMPLING_TIME) / 4.0f / (float)PPR * 60; // xungtrengiay / 4 / 330
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe fcda 	bl	8000cdc <__aeabi_i2f>
 8002328:	4603      	mov	r3, r0
 800232a:	4957      	ldr	r1, [pc, #348]	; (8002488 <motor_read_encoder+0x294>)
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe fddd 	bl	8000eec <__aeabi_fdiv>
 8002332:	4603      	mov	r3, r0
 8002334:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe fdd7 	bl	8000eec <__aeabi_fdiv>
 800233e:	4603      	mov	r3, r0
 8002340:	4952      	ldr	r1, [pc, #328]	; (800248c <motor_read_encoder+0x298>)
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe fdd2 	bl	8000eec <__aeabi_fdiv>
 8002348:	4603      	mov	r3, r0
 800234a:	4951      	ldr	r1, [pc, #324]	; (8002490 <motor_read_encoder+0x29c>)
 800234c:	4618      	mov	r0, r3
 800234e:	f7fe fd19 	bl	8000d84 <__aeabi_fmul>
 8002352:	4603      	mov	r3, r0
 8002354:	461a      	mov	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	615a      	str	r2, [r3, #20]
			tmotor->fposition += (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES; // doc pos chi can 1 xung de xac dinh thoi
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1c      	ldr	r4, [r3, #32]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe fcb9 	bl	8000cdc <__aeabi_i2f>
 800236a:	4603      	mov	r3, r0
 800236c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fdbb 	bl	8000eec <__aeabi_fdiv>
 8002376:	4603      	mov	r3, r0
 8002378:	4944      	ldr	r1, [pc, #272]	; (800248c <motor_read_encoder+0x298>)
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fdb6 	bl	8000eec <__aeabi_fdiv>
 8002380:	4603      	mov	r3, r0
 8002382:	4944      	ldr	r1, [pc, #272]	; (8002494 <motor_read_encoder+0x2a0>)
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fcfd 	bl	8000d84 <__aeabi_fmul>
 800238a:	4603      	mov	r3, r0
 800238c:	4619      	mov	r1, r3
 800238e:	4620      	mov	r0, r4
 8002390:	f7fe fbf0 	bl	8000b74 <__addsf3>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	621a      	str	r2, [r3, #32]
//			tmotor->fts += SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME * 4.0f;

//			tmotor->fvelocity = tmotor->fposition / tmotor->fts / 4.0f;

			tmotor->fvelocity = tmotor->fposition / SAMPLING_TIME;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	4939      	ldr	r1, [pc, #228]	; (8002488 <motor_read_encoder+0x294>)
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fe fda2 	bl	8000eec <__aeabi_fdiv>
 80023a8:	4603      	mov	r3, r0
 80023aa:	461a      	mov	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	619a      	str	r2, [r3, #24]
 80023b0:	e0d3      	b.n	800255a <motor_read_encoder+0x366>
//			tmotor->fts += SAMPLING_TIME;

    	}
    }
    else if (tmotor->icounter - tmotor->ipre_counter < 0) //2a
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80023b8:	461a      	mov	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f280 80c6 	bge.w	8002554 <motor_read_encoder+0x360>
    {
    	if (__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d160      	bne.n	8002498 <motor_read_encoder+0x2a4>
    	{
    		tmotor->ipulse_per_sampling = tmotor->icounter - tmotor->ipre_counter;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80023dc:	b29a      	uxth	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	819a      	strh	r2, [r3, #12]
    		tmotor->fround_per_minute = ((float)tmotor->ipulse_per_sampling / SAMPLING_TIME) / 4.0f / (float)PPR * 60; // xungtrengiay / 4 / 330
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe fc70 	bl	8000cdc <__aeabi_i2f>
 80023fc:	4603      	mov	r3, r0
 80023fe:	4922      	ldr	r1, [pc, #136]	; (8002488 <motor_read_encoder+0x294>)
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fd73 	bl	8000eec <__aeabi_fdiv>
 8002406:	4603      	mov	r3, r0
 8002408:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe fd6d 	bl	8000eec <__aeabi_fdiv>
 8002412:	4603      	mov	r3, r0
 8002414:	491d      	ldr	r1, [pc, #116]	; (800248c <motor_read_encoder+0x298>)
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe fd68 	bl	8000eec <__aeabi_fdiv>
 800241c:	4603      	mov	r3, r0
 800241e:	491c      	ldr	r1, [pc, #112]	; (8002490 <motor_read_encoder+0x29c>)
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe fcaf 	bl	8000d84 <__aeabi_fmul>
 8002426:	4603      	mov	r3, r0
 8002428:	461a      	mov	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	615a      	str	r2, [r3, #20]
			tmotor->fposition += (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES; // doc pos chi can 1 xung de xac dinh thoi
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a1c      	ldr	r4, [r3, #32]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe fc4f 	bl	8000cdc <__aeabi_i2f>
 800243e:	4603      	mov	r3, r0
 8002440:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe fd51 	bl	8000eec <__aeabi_fdiv>
 800244a:	4603      	mov	r3, r0
 800244c:	490f      	ldr	r1, [pc, #60]	; (800248c <motor_read_encoder+0x298>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe fd4c 	bl	8000eec <__aeabi_fdiv>
 8002454:	4603      	mov	r3, r0
 8002456:	490f      	ldr	r1, [pc, #60]	; (8002494 <motor_read_encoder+0x2a0>)
 8002458:	4618      	mov	r0, r3
 800245a:	f7fe fc93 	bl	8000d84 <__aeabi_fmul>
 800245e:	4603      	mov	r3, r0
 8002460:	4619      	mov	r1, r3
 8002462:	4620      	mov	r0, r4
 8002464:	f7fe fb86 	bl	8000b74 <__addsf3>
 8002468:	4603      	mov	r3, r0
 800246a:	461a      	mov	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	621a      	str	r2, [r3, #32]
//			tmotor->fvelocity = (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES / SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME * 4.0f;

//			tmotor->fvelocity = tmotor->fposition / tmotor->fts / 4.0f;
			tmotor->fvelocity = tmotor->fposition / SAMPLING_TIME;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4904      	ldr	r1, [pc, #16]	; (8002488 <motor_read_encoder+0x294>)
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe fd38 	bl	8000eec <__aeabi_fdiv>
 800247c:	4603      	mov	r3, r0
 800247e:	461a      	mov	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
 8002484:	e069      	b.n	800255a <motor_read_encoder+0x366>
 8002486:	bf00      	nop
 8002488:	3c23d70a 	.word	0x3c23d70a
 800248c:	43520000 	.word	0x43520000
 8002490:	42700000 	.word	0x42700000
 8002494:	43b40000 	.word	0x43b40000
//			tmotor->fts += SAMPLING_TIME;

    	}
    	else //2b
    	{
    		tmotor->ipulse_per_sampling = (tmotor->icounter + htim->Instance->ARR) - tmotor->ipre_counter;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800249e:	b29a      	uxth	r2, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	4413      	add	r3, r2
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	b21a      	sxth	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	819a      	strh	r2, [r3, #12]
    		tmotor->fround_per_minute = ((float)tmotor->ipulse_per_sampling / SAMPLING_TIME) / 4.0f / (float)PPR * 60; // xungtrengiay / 4 / 330
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe fc09 	bl	8000cdc <__aeabi_i2f>
 80024ca:	4603      	mov	r3, r0
 80024cc:	4928      	ldr	r1, [pc, #160]	; (8002570 <motor_read_encoder+0x37c>)
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7fe fd0c 	bl	8000eec <__aeabi_fdiv>
 80024d4:	4603      	mov	r3, r0
 80024d6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe fd06 	bl	8000eec <__aeabi_fdiv>
 80024e0:	4603      	mov	r3, r0
 80024e2:	4924      	ldr	r1, [pc, #144]	; (8002574 <motor_read_encoder+0x380>)
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fe fd01 	bl	8000eec <__aeabi_fdiv>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4922      	ldr	r1, [pc, #136]	; (8002578 <motor_read_encoder+0x384>)
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe fc48 	bl	8000d84 <__aeabi_fmul>
 80024f4:	4603      	mov	r3, r0
 80024f6:	461a      	mov	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	615a      	str	r2, [r3, #20]
			tmotor->fposition += (tmotor->ipulse_per_sampling / 4.0f) / (float)PPR * A_CIRCLE_IN_DEGREES; // doc pos chi can 1 xung de xac dinh thoi
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a1c      	ldr	r4, [r3, #32]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe fbe8 	bl	8000cdc <__aeabi_i2f>
 800250c:	4603      	mov	r3, r0
 800250e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fcea 	bl	8000eec <__aeabi_fdiv>
 8002518:	4603      	mov	r3, r0
 800251a:	4916      	ldr	r1, [pc, #88]	; (8002574 <motor_read_encoder+0x380>)
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe fce5 	bl	8000eec <__aeabi_fdiv>
 8002522:	4603      	mov	r3, r0
 8002524:	4915      	ldr	r1, [pc, #84]	; (800257c <motor_read_encoder+0x388>)
 8002526:	4618      	mov	r0, r3
 8002528:	f7fe fc2c 	bl	8000d84 <__aeabi_fmul>
 800252c:	4603      	mov	r3, r0
 800252e:	4619      	mov	r1, r3
 8002530:	4620      	mov	r0, r4
 8002532:	f7fe fb1f 	bl	8000b74 <__addsf3>
 8002536:	4603      	mov	r3, r0
 8002538:	461a      	mov	r2, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	621a      	str	r2, [r3, #32]
//			tmotor->fts += SAMPLING_TIME;
//			tmotor->fts += SAMPLING_TIME * 4.0f;

//			tmotor->fvelocity = tmotor->fposition / tmotor->fts / 4.0f;

			tmotor->fvelocity = tmotor->fposition / SAMPLING_TIME;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	490b      	ldr	r1, [pc, #44]	; (8002570 <motor_read_encoder+0x37c>)
 8002544:	4618      	mov	r0, r3
 8002546:	f7fe fcd1 	bl	8000eec <__aeabi_fdiv>
 800254a:	4603      	mov	r3, r0
 800254c:	461a      	mov	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	619a      	str	r2, [r3, #24]
 8002552:	e002      	b.n	800255a <motor_read_encoder+0x366>

    	}
    }
    else //3
    {
    	tmotor->ipulse_per_sampling = 0;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	819a      	strh	r2, [r3, #12]
    }

//	tmotor->fts += SAMPLING_TIME;

	tmotor->ipre_counter = tmotor->icounter;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	821a      	strh	r2, [r3, #16]
 8002564:	e000      	b.n	8002568 <motor_read_encoder+0x374>
        return;
 8002566:	bf00      	nop
}
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	bd90      	pop	{r4, r7, pc}
 800256e:	bf00      	nop
 8002570:	3c23d70a 	.word	0x3c23d70a
 8002574:	43520000 	.word	0x43520000
 8002578:	42700000 	.word	0x42700000
 800257c:	43b40000 	.word	0x43b40000

08002580 <motor_set_duty>:

void motor_set_duty(Motor_t *tmotor, int32_t iduty)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
	if (iduty >=0)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db15      	blt.n	80025bc <motor_set_duty+0x3c>
	{
		if (tmotor->iid == MOTOR1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d108      	bne.n	80025aa <motor_set_duty+0x2a>
		{
			MOTOR1_FORWARD_DUTY_CYCLE_REGISTER = iduty;
 8002598:	4b16      	ldr	r3, [pc, #88]	; (80025f4 <motor_set_duty+0x74>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	635a      	str	r2, [r3, #52]	; 0x34
			MOTOR1_BACKWARD_DUTY_CYCLE_REGISTER = 0;
 80025a0:	4b14      	ldr	r3, [pc, #80]	; (80025f4 <motor_set_duty+0x74>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	2200      	movs	r2, #0
 80025a6:	639a      	str	r2, [r3, #56]	; 0x38
		{
			MOTOR2_FORWARD_DUTY_CYCLE_REGISTER = 0;
			MOTOR2_BACKWARD_DUTY_CYCLE_REGISTER = (-iduty);
		}
	}
}
 80025a8:	e01f      	b.n	80025ea <motor_set_duty+0x6a>
			MOTOR2_FORWARD_DUTY_CYCLE_REGISTER = iduty;
 80025aa:	4b12      	ldr	r3, [pc, #72]	; (80025f4 <motor_set_duty+0x74>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	683a      	ldr	r2, [r7, #0]
 80025b0:	63da      	str	r2, [r3, #60]	; 0x3c
			MOTOR2_BACKWARD_DUTY_CYCLE_REGISTER = 0;
 80025b2:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <motor_set_duty+0x74>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2200      	movs	r2, #0
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80025ba:	e016      	b.n	80025ea <motor_set_duty+0x6a>
		if (tmotor->iid == MOTOR1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d109      	bne.n	80025d8 <motor_set_duty+0x58>
			MOTOR1_FORWARD_DUTY_CYCLE_REGISTER = 0;
 80025c4:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <motor_set_duty+0x74>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2200      	movs	r2, #0
 80025ca:	635a      	str	r2, [r3, #52]	; 0x34
			MOTOR1_BACKWARD_DUTY_CYCLE_REGISTER = (-iduty);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	425a      	negs	r2, r3
 80025d0:	4b08      	ldr	r3, [pc, #32]	; (80025f4 <motor_set_duty+0x74>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80025d6:	e008      	b.n	80025ea <motor_set_duty+0x6a>
			MOTOR2_FORWARD_DUTY_CYCLE_REGISTER = 0;
 80025d8:	4b06      	ldr	r3, [pc, #24]	; (80025f4 <motor_set_duty+0x74>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2200      	movs	r2, #0
 80025de:	63da      	str	r2, [r3, #60]	; 0x3c
			MOTOR2_BACKWARD_DUTY_CYCLE_REGISTER = (-iduty);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	425a      	negs	r2, r3
 80025e4:	4b03      	ldr	r3, [pc, #12]	; (80025f4 <motor_set_duty+0x74>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	200003d0 	.word	0x200003d0

080025f8 <motor_set_velocity>:

void motor_set_velocity(Motor_t *tmotor, PID_CONTROL_t *tpid_ctrl, float fvelocity)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
	if (tmotor == NULL || tpid_ctrl == NULL)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d017      	beq.n	800263a <motor_set_velocity+0x42>
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d014      	beq.n	800263a <motor_set_velocity+0x42>
	{
		return;
	}

	tmotor->freference_velocity = fvelocity;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	61da      	str	r2, [r3, #28]
	motor_set_duty(tmotor, (int)pid_compute(tpid_ctrl, tmotor->freference_velocity, tmotor->fvelocity));
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	69d9      	ldr	r1, [r3, #28]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	461a      	mov	r2, r3
 8002620:	68b8      	ldr	r0, [r7, #8]
 8002622:	f000 f8e7 	bl	80027f4 <pid_compute>
 8002626:	4603      	mov	r3, r0
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe fd71 	bl	8001110 <__aeabi_f2iz>
 800262e:	4603      	mov	r3, r0
 8002630:	4619      	mov	r1, r3
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f7ff ffa4 	bl	8002580 <motor_set_duty>
 8002638:	e000      	b.n	800263c <motor_set_velocity+0x44>
		return;
 800263a:	bf00      	nop
}
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <motor_set_position>:

void motor_set_position(Motor_t *tmotor, PID_CONTROL_t *tpid_ctrl, float fposition)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b084      	sub	sp, #16
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
    if (tmotor == NULL || tpid_ctrl == NULL)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d017      	beq.n	8002684 <motor_set_position+0x42>
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d014      	beq.n	8002684 <motor_set_position+0x42>
    {
        // Handle null pointer error
        return;
    }

    tmotor->freference_position = fposition;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	625a      	str	r2, [r3, #36]	; 0x24
    motor_set_duty(tmotor, (int)pid_compute(tpid_ctrl, tmotor->freference_position, tmotor->fposition));
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	461a      	mov	r2, r3
 800266a:	68b8      	ldr	r0, [r7, #8]
 800266c:	f000 f8c2 	bl	80027f4 <pid_compute>
 8002670:	4603      	mov	r3, r0
 8002672:	4618      	mov	r0, r3
 8002674:	f7fe fd4c 	bl	8001110 <__aeabi_f2iz>
 8002678:	4603      	mov	r3, r0
 800267a:	4619      	mov	r1, r3
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f7ff ff7f 	bl	8002580 <motor_set_duty>
 8002682:	e000      	b.n	8002686 <motor_set_position+0x44>
        return;
 8002684:	bf00      	nop
}
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <pid_reset>:
 */

#include "pid.h"

void pid_reset(PID_CONTROL_t *tpid_ctrl)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	if (tpid_ctrl == NULL) {
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d02c      	beq.n	80026f4 <pid_reset+0x68>
		return;
	}
	tpid_ctrl->fkp = 0.0f;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
	tpid_ctrl->fki = 0.0f;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	605a      	str	r2, [r3, #4]
	tpid_ctrl->fkd = 0.0f;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	609a      	str	r2, [r3, #8]

	tpid_ctrl->flim_max_int = 0.0f;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	615a      	str	r2, [r3, #20]
	tpid_ctrl->flim_min_int = 0.0f;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	619a      	str	r2, [r3, #24]

	tpid_ctrl->ferror = 0.0f;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	621a      	str	r2, [r3, #32]
	tpid_ctrl->fpre_error = 0.0f;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f04f 0200 	mov.w	r2, #0
 80026d0:	625a      	str	r2, [r3, #36]	; 0x24

	tpid_ctrl->fproportional = 0.0f;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	629a      	str	r2, [r3, #40]	; 0x28
	tpid_ctrl->fintergral = 0.0f;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	62da      	str	r2, [r3, #44]	; 0x2c
	tpid_ctrl->fderivative = 0.0f;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	631a      	str	r2, [r3, #48]	; 0x30

	tpid_ctrl->fresult = 0.0f;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	635a      	str	r2, [r3, #52]	; 0x34
 80026f2:	e000      	b.n	80026f6 <pid_reset+0x6a>
		return;
 80026f4:	bf00      	nop
}
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr

080026fe <pid_init>:

void pid_init(PID_CONTROL_t *tpid_ctrl, float fkp, float fki, float fkd, float flim_max, float flim_min, float fts)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b084      	sub	sp, #16
 8002702:	af00      	add	r7, sp, #0
 8002704:	60f8      	str	r0, [r7, #12]
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	607a      	str	r2, [r7, #4]
 800270a:	603b      	str	r3, [r7, #0]
	if (tpid_ctrl == NULL || fkp < 0.0f || fki < 0.0f || fkd < 0.0f || flim_max < flim_min || fts < 0.0f)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d03c      	beq.n	800278c <pid_init+0x8e>
 8002712:	f04f 0100 	mov.w	r1, #0
 8002716:	68b8      	ldr	r0, [r7, #8]
 8002718:	f7fe fcd2 	bl	80010c0 <__aeabi_fcmplt>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d134      	bne.n	800278c <pid_init+0x8e>
 8002722:	f04f 0100 	mov.w	r1, #0
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7fe fcca 	bl	80010c0 <__aeabi_fcmplt>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d12c      	bne.n	800278c <pid_init+0x8e>
 8002732:	f04f 0100 	mov.w	r1, #0
 8002736:	6838      	ldr	r0, [r7, #0]
 8002738:	f7fe fcc2 	bl	80010c0 <__aeabi_fcmplt>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d124      	bne.n	800278c <pid_init+0x8e>
 8002742:	69f9      	ldr	r1, [r7, #28]
 8002744:	69b8      	ldr	r0, [r7, #24]
 8002746:	f7fe fcbb 	bl	80010c0 <__aeabi_fcmplt>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d11d      	bne.n	800278c <pid_init+0x8e>
 8002750:	f04f 0100 	mov.w	r1, #0
 8002754:	6a38      	ldr	r0, [r7, #32]
 8002756:	f7fe fcb3 	bl	80010c0 <__aeabi_fcmplt>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d115      	bne.n	800278c <pid_init+0x8e>
	{
		return;
	}
	pid_reset(tpid_ctrl);
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f7ff ff93 	bl	800268c <pid_reset>
	tpid_ctrl->fkp = fkp;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	68ba      	ldr	r2, [r7, #8]
 800276a:	601a      	str	r2, [r3, #0]
	tpid_ctrl->fki = fki;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	605a      	str	r2, [r3, #4]
	tpid_ctrl->fkd = fkd;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	609a      	str	r2, [r3, #8]
	tpid_ctrl->flim_max = flim_max;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	611a      	str	r2, [r3, #16]
	tpid_ctrl->flim_min = flim_min;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	69fa      	ldr	r2, [r7, #28]
 8002782:	60da      	str	r2, [r3, #12]
	tpid_ctrl->fts = fts;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6a3a      	ldr	r2, [r7, #32]
 8002788:	61da      	str	r2, [r3, #28]
 800278a:	e000      	b.n	800278e <pid_init+0x90>
		return;
 800278c:	bf00      	nop
}
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <pid_tunning_set>:
	tpid_ctrl->fki = 0;
	tpid_ctrl->fkd = 0;
}

void pid_tunning_set(PID_CONTROL_t *tpid_ctrl, float fkp, float fki, float fkd)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
	 if (tpid_ctrl == NULL || fkp < 0.0f || fki < 0.0f || fkd < 0.0f) {
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d021      	beq.n	80027ec <pid_tunning_set+0x58>
 80027a8:	f04f 0100 	mov.w	r1, #0
 80027ac:	68b8      	ldr	r0, [r7, #8]
 80027ae:	f7fe fc87 	bl	80010c0 <__aeabi_fcmplt>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d119      	bne.n	80027ec <pid_tunning_set+0x58>
 80027b8:	f04f 0100 	mov.w	r1, #0
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7fe fc7f 	bl	80010c0 <__aeabi_fcmplt>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d111      	bne.n	80027ec <pid_tunning_set+0x58>
 80027c8:	f04f 0100 	mov.w	r1, #0
 80027cc:	6838      	ldr	r0, [r7, #0]
 80027ce:	f7fe fc77 	bl	80010c0 <__aeabi_fcmplt>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d109      	bne.n	80027ec <pid_tunning_set+0x58>
	        // Handle invalid parameters or null pointer error
	        return;
	}

    tpid_ctrl->fkp = fkp;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	601a      	str	r2, [r3, #0]
    tpid_ctrl->fki = fki;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	605a      	str	r2, [r3, #4]
    tpid_ctrl->fkd = fkd;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	609a      	str	r2, [r3, #8]
 80027ea:	e000      	b.n	80027ee <pid_tunning_set+0x5a>
	        return;
 80027ec:	bf00      	nop
}
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <pid_compute>:

float pid_compute(PID_CONTROL_t *tpid_ctrl, float fcmd_value, float fact_value)
{
 80027f4:	b5b0      	push	{r4, r5, r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
   if (tpid_ctrl == NULL) {
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d102      	bne.n	800280c <pid_compute+0x18>
		// Handle null pointer error
		return 0.0f; // or any default value indicating an error
 8002806:	f04f 0300 	mov.w	r3, #0
 800280a:	e0f5      	b.n	80029f8 <pid_compute+0x204>
	}

    // Calculate error value
    tpid_ctrl->ferror = fcmd_value - fact_value;
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	68b8      	ldr	r0, [r7, #8]
 8002810:	f7fe f9ae 	bl	8000b70 <__aeabi_fsub>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	621a      	str	r2, [r3, #32]

    // P part
    tpid_ctrl->fproportional = tpid_ctrl->fkp * tpid_ctrl->ferror;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	4619      	mov	r1, r3
 8002826:	4610      	mov	r0, r2
 8002828:	f7fe faac 	bl	8000d84 <__aeabi_fmul>
 800282c:	4603      	mov	r3, r0
 800282e:	461a      	mov	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	629a      	str	r2, [r3, #40]	; 0x28

    // I part
    tpid_ctrl->fintergral += 0.5f * tpid_ctrl->fki * tpid_ctrl->fts * (tpid_ctrl->ferror + tpid_ctrl->fpre_error);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002840:	4618      	mov	r0, r3
 8002842:	f7fe fa9f 	bl	8000d84 <__aeabi_fmul>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	4619      	mov	r1, r3
 8002850:	4610      	mov	r0, r2
 8002852:	f7fe fa97 	bl	8000d84 <__aeabi_fmul>
 8002856:	4603      	mov	r3, r0
 8002858:	461d      	mov	r5, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a1a      	ldr	r2, [r3, #32]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f7fe f985 	bl	8000b74 <__addsf3>
 800286a:	4603      	mov	r3, r0
 800286c:	4619      	mov	r1, r3
 800286e:	4628      	mov	r0, r5
 8002870:	f7fe fa88 	bl	8000d84 <__aeabi_fmul>
 8002874:	4603      	mov	r3, r0
 8002876:	4619      	mov	r1, r3
 8002878:	4620      	mov	r0, r4
 800287a:	f7fe f97b 	bl	8000b74 <__addsf3>
 800287e:	4603      	mov	r3, r0
 8002880:	461a      	mov	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	62da      	str	r2, [r3, #44]	; 0x2c

    // Integrator Anti-windup

    // Update integral Limits
    if (tpid_ctrl->flim_max > tpid_ctrl->fproportional)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	691a      	ldr	r2, [r3, #16]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	4619      	mov	r1, r3
 8002890:	4610      	mov	r0, r2
 8002892:	f7fe fc33 	bl	80010fc <__aeabi_fcmpgt>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00c      	beq.n	80028b6 <pid_compute+0xc2>
    {
        tpid_ctrl->flim_max_int = tpid_ctrl->flim_max - tpid_ctrl->fproportional;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	691a      	ldr	r2, [r3, #16]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a4:	4619      	mov	r1, r3
 80028a6:	4610      	mov	r0, r2
 80028a8:	f7fe f962 	bl	8000b70 <__aeabi_fsub>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	615a      	str	r2, [r3, #20]
 80028b4:	e003      	b.n	80028be <pid_compute+0xca>
    }
    else
    {
        tpid_ctrl->flim_max_int = 0.0f;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	615a      	str	r2, [r3, #20]
    }
    if (tpid_ctrl->flim_min < tpid_ctrl->fproportional)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c6:	4619      	mov	r1, r3
 80028c8:	4610      	mov	r0, r2
 80028ca:	f7fe fbf9 	bl	80010c0 <__aeabi_fcmplt>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00c      	beq.n	80028ee <pid_compute+0xfa>
    {
        tpid_ctrl->flim_min_int = tpid_ctrl->flim_min - tpid_ctrl->fproportional;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	68da      	ldr	r2, [r3, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028dc:	4619      	mov	r1, r3
 80028de:	4610      	mov	r0, r2
 80028e0:	f7fe f946 	bl	8000b70 <__aeabi_fsub>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461a      	mov	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	619a      	str	r2, [r3, #24]
 80028ec:	e003      	b.n	80028f6 <pid_compute+0x102>
    }
    else
    {
        tpid_ctrl->flim_min_int = 0.0f;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	619a      	str	r2, [r3, #24]
    }
    // Apply integral limits
    if (tpid_ctrl->fintergral > tpid_ctrl->flim_max_int)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	4619      	mov	r1, r3
 8002900:	4610      	mov	r0, r2
 8002902:	f7fe fbfb 	bl	80010fc <__aeabi_fcmpgt>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <pid_compute+0x122>
    {
        tpid_ctrl->fintergral = tpid_ctrl->flim_max_int;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	695a      	ldr	r2, [r3, #20]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	62da      	str	r2, [r3, #44]	; 0x2c
 8002914:	e00e      	b.n	8002934 <pid_compute+0x140>
    }
    else if (tpid_ctrl->fintergral < tpid_ctrl->flim_min_int)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	4619      	mov	r1, r3
 8002920:	4610      	mov	r0, r2
 8002922:	f7fe fbcd 	bl	80010c0 <__aeabi_fcmplt>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <pid_compute+0x140>
    {
        tpid_ctrl->fintergral = tpid_ctrl->flim_min_int;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	699a      	ldr	r2, [r3, #24]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    // D part
    tpid_ctrl->fderivative = 2.0f * tpid_ctrl->fkd / tpid_ctrl->fts * (tpid_ctrl->ferror - tpid_ctrl->fpre_error) - (tpid_ctrl->fderivative);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	4619      	mov	r1, r3
 800293a:	4618      	mov	r0, r3
 800293c:	f7fe f91a 	bl	8000b74 <__addsf3>
 8002940:	4603      	mov	r3, r0
 8002942:	461a      	mov	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	4619      	mov	r1, r3
 800294a:	4610      	mov	r0, r2
 800294c:	f7fe face 	bl	8000eec <__aeabi_fdiv>
 8002950:	4603      	mov	r3, r0
 8002952:	461c      	mov	r4, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6a1a      	ldr	r2, [r3, #32]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f7fe f906 	bl	8000b70 <__aeabi_fsub>
 8002964:	4603      	mov	r3, r0
 8002966:	4619      	mov	r1, r3
 8002968:	4620      	mov	r0, r4
 800296a:	f7fe fa0b 	bl	8000d84 <__aeabi_fmul>
 800296e:	4603      	mov	r3, r0
 8002970:	461a      	mov	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f7fe f8f9 	bl	8000b70 <__aeabi_fsub>
 800297e:	4603      	mov	r3, r0
 8002980:	461a      	mov	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	631a      	str	r2, [r3, #48]	; 0x30

    // Compute output and apply limits
    tpid_ctrl->fresult = tpid_ctrl->fproportional + tpid_ctrl->fintergral + tpid_ctrl->fderivative;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	4619      	mov	r1, r3
 8002990:	4610      	mov	r0, r2
 8002992:	f7fe f8ef 	bl	8000b74 <__addsf3>
 8002996:	4603      	mov	r3, r0
 8002998:	461a      	mov	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	4619      	mov	r1, r3
 80029a0:	4610      	mov	r0, r2
 80029a2:	f7fe f8e7 	bl	8000b74 <__addsf3>
 80029a6:	4603      	mov	r3, r0
 80029a8:	461a      	mov	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	635a      	str	r2, [r3, #52]	; 0x34

    if (tpid_ctrl->fresult > tpid_ctrl->flim_max)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	691b      	ldr	r3, [r3, #16]
 80029b6:	4619      	mov	r1, r3
 80029b8:	4610      	mov	r0, r2
 80029ba:	f7fe fb9f 	bl	80010fc <__aeabi_fcmpgt>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d004      	beq.n	80029ce <pid_compute+0x1da>
    {
        tpid_ctrl->fresult = tpid_ctrl->flim_max;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	635a      	str	r2, [r3, #52]	; 0x34
 80029cc:	e00e      	b.n	80029ec <pid_compute+0x1f8>
    }
    else if (tpid_ctrl->fresult < tpid_ctrl->flim_min)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f7fe fb71 	bl	80010c0 <__aeabi_fcmplt>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <pid_compute+0x1f8>
    {
        tpid_ctrl->fresult = tpid_ctrl->flim_min;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	635a      	str	r2, [r3, #52]	; 0x34
    }

    // Update pre-error
    tpid_ctrl->fpre_error = tpid_ctrl->ferror;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6a1a      	ldr	r2, [r3, #32]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	625a      	str	r2, [r3, #36]	; 0x24

    return tpid_ctrl->fresult;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3710      	adds	r7, #16
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bdb0      	pop	{r4, r5, r7, pc}

08002a00 <serial_init>:
extern uint8_t rxB2B;
uint8_t recent = 0;
extern uint8_t fault_flag;

void serial_init(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
//	  HAL_UART_Receive_DMA(&huart3, &rxB2B, 1);
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <StrCompare>:
	      tprocess = NONE;
	    }
}

bool StrCompare(char *pBuff, uint8_t *pSample, uint8_t nSize)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b087      	sub	sp, #28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	4613      	mov	r3, r2
 8002a18:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < nSize; i++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e00e      	b.n	8002a3e <StrCompare+0x32>
    {
        if(pBuff[i] != pSample[i])
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	4413      	add	r3, r2
 8002a26:	781a      	ldrb	r2, [r3, #0]
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	440b      	add	r3, r1
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <StrCompare+0x2c>
        {
            return false;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e007      	b.n	8002a48 <StrCompare+0x3c>
    for (int i = 0; i < nSize; i++)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	617b      	str	r3, [r7, #20]
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	dbec      	blt.n	8002a20 <StrCompare+0x14>
        }
    }
    return true;
 8002a46:	2301      	movs	r3, #1
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	371c      	adds	r7, #28
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
	...

08002a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a58:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <HAL_Init+0x28>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a07      	ldr	r2, [pc, #28]	; (8002a7c <HAL_Init+0x28>)
 8002a5e:	f043 0310 	orr.w	r3, r3, #16
 8002a62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a64:	2003      	movs	r0, #3
 8002a66:	f000 f923 	bl	8002cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6a:	200f      	movs	r0, #15
 8002a6c:	f000 f808 	bl	8002a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a70:	f7fe fe6a 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40022000 	.word	0x40022000

08002a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a88:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <HAL_InitTick+0x54>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x58>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4619      	mov	r1, r3
 8002a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f93b 	bl	8002d1a <HAL_SYSTICK_Config>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e00e      	b.n	8002acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b0f      	cmp	r3, #15
 8002ab2:	d80a      	bhi.n	8002aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	f000 f903 	bl	8002cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac0:	4a06      	ldr	r2, [pc, #24]	; (8002adc <HAL_InitTick+0x5c>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000008 	.word	0x20000008
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b05      	ldr	r3, [pc, #20]	; (8002afc <HAL_IncTick+0x1c>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_IncTick+0x20>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	4a03      	ldr	r2, [pc, #12]	; (8002b00 <HAL_IncTick+0x20>)
 8002af2:	6013      	str	r3, [r2, #0]
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr
 8002afc:	20000008 	.word	0x20000008
 8002b00:	20000518 	.word	0x20000518

08002b04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b02      	ldr	r3, [pc, #8]	; (8002b14 <HAL_GetTick+0x10>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr
 8002b14:	20000518 	.word	0x20000518

08002b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b28:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <__NVIC_SetPriorityGrouping+0x44>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b34:	4013      	ands	r3, r2
 8002b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4a:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <__NVIC_SetPriorityGrouping+0x44>)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	60d3      	str	r3, [r2, #12]
}
 8002b50:	bf00      	nop
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b64:	4b04      	ldr	r3, [pc, #16]	; (8002b78 <__NVIC_GetPriorityGrouping+0x18>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	0a1b      	lsrs	r3, r3, #8
 8002b6a:	f003 0307 	and.w	r3, r3, #7
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	4603      	mov	r3, r0
 8002b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	db0b      	blt.n	8002ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	f003 021f 	and.w	r2, r3, #31
 8002b94:	4906      	ldr	r1, [pc, #24]	; (8002bb0 <__NVIC_EnableIRQ+0x34>)
 8002b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	e000e100 	.word	0xe000e100

08002bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	6039      	str	r1, [r7, #0]
 8002bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	db0a      	blt.n	8002bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	b2da      	uxtb	r2, r3
 8002bcc:	490c      	ldr	r1, [pc, #48]	; (8002c00 <__NVIC_SetPriority+0x4c>)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	0112      	lsls	r2, r2, #4
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bdc:	e00a      	b.n	8002bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	4908      	ldr	r1, [pc, #32]	; (8002c04 <__NVIC_SetPriority+0x50>)
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	3b04      	subs	r3, #4
 8002bec:	0112      	lsls	r2, r2, #4
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	761a      	strb	r2, [r3, #24]
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	e000e100 	.word	0xe000e100
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f1c3 0307 	rsb	r3, r3, #7
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	bf28      	it	cs
 8002c26:	2304      	movcs	r3, #4
 8002c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	2b06      	cmp	r3, #6
 8002c30:	d902      	bls.n	8002c38 <NVIC_EncodePriority+0x30>
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3b03      	subs	r3, #3
 8002c36:	e000      	b.n	8002c3a <NVIC_EncodePriority+0x32>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43da      	mvns	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c50:	f04f 31ff 	mov.w	r1, #4294967295
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	43d9      	mvns	r1, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c60:	4313      	orrs	r3, r2
         );
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3724      	adds	r7, #36	; 0x24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c7c:	d301      	bcc.n	8002c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e00f      	b.n	8002ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <SysTick_Config+0x40>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c8a:	210f      	movs	r1, #15
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	f7ff ff90 	bl	8002bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c94:	4b05      	ldr	r3, [pc, #20]	; (8002cac <SysTick_Config+0x40>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9a:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SysTick_Config+0x40>)
 8002c9c:	2207      	movs	r2, #7
 8002c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	e000e010 	.word	0xe000e010

08002cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ff2d 	bl	8002b18 <__NVIC_SetPriorityGrouping>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd8:	f7ff ff42 	bl	8002b60 <__NVIC_GetPriorityGrouping>
 8002cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	6978      	ldr	r0, [r7, #20]
 8002ce4:	f7ff ff90 	bl	8002c08 <NVIC_EncodePriority>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff5f 	bl	8002bb4 <__NVIC_SetPriority>
}
 8002cf6:	bf00      	nop
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff35 	bl	8002b7c <__NVIC_EnableIRQ>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b082      	sub	sp, #8
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff ffa2 	bl	8002c6c <SysTick_Config>
 8002d28:	4603      	mov	r3, r0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e043      	b.n	8002dd2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4b22      	ldr	r3, [pc, #136]	; (8002ddc <HAL_DMA_Init+0xa8>)
 8002d52:	4413      	add	r3, r2
 8002d54:	4a22      	ldr	r2, [pc, #136]	; (8002de0 <HAL_DMA_Init+0xac>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	091b      	lsrs	r3, r3, #4
 8002d5c:	009a      	lsls	r2, r3, #2
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	; (8002de4 <HAL_DMA_Init+0xb0>)
 8002d66:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002d7e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002d82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002d8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr
 8002ddc:	bffdfff8 	.word	0xbffdfff8
 8002de0:	cccccccd 	.word	0xcccccccd
 8002de4:	40020000 	.word	0x40020000

08002de8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
 8002df4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_DMA_Start_IT+0x20>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e04b      	b.n	8002ea0 <HAL_DMA_Start_IT+0xb8>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d13a      	bne.n	8002e92 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0201 	bic.w	r2, r2, #1
 8002e38:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	68b9      	ldr	r1, [r7, #8]
 8002e40:	68f8      	ldr	r0, [r7, #12]
 8002e42:	f000 f9eb 	bl	800321c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d008      	beq.n	8002e60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f042 020e 	orr.w	r2, r2, #14
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	e00f      	b.n	8002e80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f022 0204 	bic.w	r2, r2, #4
 8002e6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 020a 	orr.w	r2, r2, #10
 8002e7e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0201 	orr.w	r2, r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	e005      	b.n	8002e9e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3718      	adds	r7, #24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d008      	beq.n	8002ed2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2204      	movs	r2, #4
 8002ec4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e020      	b.n	8002f14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 020e 	bic.w	r2, r2, #14
 8002ee0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0201 	bic.w	r2, r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	2101      	movs	r1, #1
 8002efc:	fa01 f202 	lsl.w	r2, r1, r2
 8002f00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
	...

08002f20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d005      	beq.n	8002f44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	73fb      	strb	r3, [r7, #15]
 8002f42:	e051      	b.n	8002fe8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 020e 	bic.w	r2, r2, #14
 8002f52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0201 	bic.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a22      	ldr	r2, [pc, #136]	; (8002ff4 <HAL_DMA_Abort_IT+0xd4>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d029      	beq.n	8002fc2 <HAL_DMA_Abort_IT+0xa2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a21      	ldr	r2, [pc, #132]	; (8002ff8 <HAL_DMA_Abort_IT+0xd8>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d022      	beq.n	8002fbe <HAL_DMA_Abort_IT+0x9e>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a1f      	ldr	r2, [pc, #124]	; (8002ffc <HAL_DMA_Abort_IT+0xdc>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01a      	beq.n	8002fb8 <HAL_DMA_Abort_IT+0x98>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a1e      	ldr	r2, [pc, #120]	; (8003000 <HAL_DMA_Abort_IT+0xe0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d012      	beq.n	8002fb2 <HAL_DMA_Abort_IT+0x92>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1c      	ldr	r2, [pc, #112]	; (8003004 <HAL_DMA_Abort_IT+0xe4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00a      	beq.n	8002fac <HAL_DMA_Abort_IT+0x8c>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a1b      	ldr	r2, [pc, #108]	; (8003008 <HAL_DMA_Abort_IT+0xe8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d102      	bne.n	8002fa6 <HAL_DMA_Abort_IT+0x86>
 8002fa0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002fa4:	e00e      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fa6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002faa:	e00b      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fb0:	e008      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb6:	e005      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fbc:	e002      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fbe:	2310      	movs	r3, #16
 8002fc0:	e000      	b.n	8002fc4 <HAL_DMA_Abort_IT+0xa4>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	4a11      	ldr	r2, [pc, #68]	; (800300c <HAL_DMA_Abort_IT+0xec>)
 8002fc6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	4798      	blx	r3
    } 
  }
  return status;
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40020008 	.word	0x40020008
 8002ff8:	4002001c 	.word	0x4002001c
 8002ffc:	40020030 	.word	0x40020030
 8003000:	40020044 	.word	0x40020044
 8003004:	40020058 	.word	0x40020058
 8003008:	4002006c 	.word	0x4002006c
 800300c:	40020000 	.word	0x40020000

08003010 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	2204      	movs	r2, #4
 800302e:	409a      	lsls	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d04f      	beq.n	80030d8 <HAL_DMA_IRQHandler+0xc8>
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f003 0304 	and.w	r3, r3, #4
 800303e:	2b00      	cmp	r3, #0
 8003040:	d04a      	beq.n	80030d8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0204 	bic.w	r2, r2, #4
 800305e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a66      	ldr	r2, [pc, #408]	; (8003200 <HAL_DMA_IRQHandler+0x1f0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d029      	beq.n	80030be <HAL_DMA_IRQHandler+0xae>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a65      	ldr	r2, [pc, #404]	; (8003204 <HAL_DMA_IRQHandler+0x1f4>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <HAL_DMA_IRQHandler+0xaa>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a63      	ldr	r2, [pc, #396]	; (8003208 <HAL_DMA_IRQHandler+0x1f8>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d01a      	beq.n	80030b4 <HAL_DMA_IRQHandler+0xa4>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a62      	ldr	r2, [pc, #392]	; (800320c <HAL_DMA_IRQHandler+0x1fc>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d012      	beq.n	80030ae <HAL_DMA_IRQHandler+0x9e>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a60      	ldr	r2, [pc, #384]	; (8003210 <HAL_DMA_IRQHandler+0x200>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d00a      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x98>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a5f      	ldr	r2, [pc, #380]	; (8003214 <HAL_DMA_IRQHandler+0x204>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d102      	bne.n	80030a2 <HAL_DMA_IRQHandler+0x92>
 800309c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030a0:	e00e      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030a2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80030a6:	e00b      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80030ac:	e008      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030b2:	e005      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030b8:	e002      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030ba:	2340      	movs	r3, #64	; 0x40
 80030bc:	e000      	b.n	80030c0 <HAL_DMA_IRQHandler+0xb0>
 80030be:	2304      	movs	r3, #4
 80030c0:	4a55      	ldr	r2, [pc, #340]	; (8003218 <HAL_DMA_IRQHandler+0x208>)
 80030c2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 8094 	beq.w	80031f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80030d6:	e08e      	b.n	80031f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	2202      	movs	r2, #2
 80030de:	409a      	lsls	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d056      	beq.n	8003196 <HAL_DMA_IRQHandler+0x186>
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d051      	beq.n	8003196 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0320 	and.w	r3, r3, #32
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 020a 	bic.w	r2, r2, #10
 800310e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a38      	ldr	r2, [pc, #224]	; (8003200 <HAL_DMA_IRQHandler+0x1f0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d029      	beq.n	8003176 <HAL_DMA_IRQHandler+0x166>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a37      	ldr	r2, [pc, #220]	; (8003204 <HAL_DMA_IRQHandler+0x1f4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d022      	beq.n	8003172 <HAL_DMA_IRQHandler+0x162>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a35      	ldr	r2, [pc, #212]	; (8003208 <HAL_DMA_IRQHandler+0x1f8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d01a      	beq.n	800316c <HAL_DMA_IRQHandler+0x15c>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a34      	ldr	r2, [pc, #208]	; (800320c <HAL_DMA_IRQHandler+0x1fc>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d012      	beq.n	8003166 <HAL_DMA_IRQHandler+0x156>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a32      	ldr	r2, [pc, #200]	; (8003210 <HAL_DMA_IRQHandler+0x200>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d00a      	beq.n	8003160 <HAL_DMA_IRQHandler+0x150>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a31      	ldr	r2, [pc, #196]	; (8003214 <HAL_DMA_IRQHandler+0x204>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d102      	bne.n	800315a <HAL_DMA_IRQHandler+0x14a>
 8003154:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003158:	e00e      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 800315a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800315e:	e00b      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 8003160:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003164:	e008      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 8003166:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800316a:	e005      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 800316c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003170:	e002      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 8003172:	2320      	movs	r3, #32
 8003174:	e000      	b.n	8003178 <HAL_DMA_IRQHandler+0x168>
 8003176:	2302      	movs	r3, #2
 8003178:	4a27      	ldr	r2, [pc, #156]	; (8003218 <HAL_DMA_IRQHandler+0x208>)
 800317a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003188:	2b00      	cmp	r3, #0
 800318a:	d034      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003194:	e02f      	b.n	80031f6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	2208      	movs	r2, #8
 800319c:	409a      	lsls	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4013      	ands	r3, r2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d028      	beq.n	80031f8 <HAL_DMA_IRQHandler+0x1e8>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d023      	beq.n	80031f8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 020e 	bic.w	r2, r2, #14
 80031be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c8:	2101      	movs	r1, #1
 80031ca:	fa01 f202 	lsl.w	r2, r1, r2
 80031ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d004      	beq.n	80031f8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	4798      	blx	r3
    }
  }
  return;
 80031f6:	bf00      	nop
 80031f8:	bf00      	nop
}
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40020008 	.word	0x40020008
 8003204:	4002001c 	.word	0x4002001c
 8003208:	40020030 	.word	0x40020030
 800320c:	40020044 	.word	0x40020044
 8003210:	40020058 	.word	0x40020058
 8003214:	4002006c 	.word	0x4002006c
 8003218:	40020000 	.word	0x40020000

0800321c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
 8003228:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003232:	2101      	movs	r1, #1
 8003234:	fa01 f202 	lsl.w	r2, r1, r2
 8003238:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	683a      	ldr	r2, [r7, #0]
 8003240:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b10      	cmp	r3, #16
 8003248:	d108      	bne.n	800325c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800325a:	e007      	b.n	800326c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	60da      	str	r2, [r3, #12]
}
 800326c:	bf00      	nop
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr
	...

08003278 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003278:	b480      	push	{r7}
 800327a:	b08b      	sub	sp, #44	; 0x2c
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003286:	2300      	movs	r3, #0
 8003288:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800328a:	e169      	b.n	8003560 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800328c:	2201      	movs	r2, #1
 800328e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	f040 8158 	bne.w	800355a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	4a9a      	ldr	r2, [pc, #616]	; (8003518 <HAL_GPIO_Init+0x2a0>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d05e      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
 80032b4:	4a98      	ldr	r2, [pc, #608]	; (8003518 <HAL_GPIO_Init+0x2a0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d875      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032ba:	4a98      	ldr	r2, [pc, #608]	; (800351c <HAL_GPIO_Init+0x2a4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d058      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
 80032c0:	4a96      	ldr	r2, [pc, #600]	; (800351c <HAL_GPIO_Init+0x2a4>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d86f      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032c6:	4a96      	ldr	r2, [pc, #600]	; (8003520 <HAL_GPIO_Init+0x2a8>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d052      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
 80032cc:	4a94      	ldr	r2, [pc, #592]	; (8003520 <HAL_GPIO_Init+0x2a8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d869      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032d2:	4a94      	ldr	r2, [pc, #592]	; (8003524 <HAL_GPIO_Init+0x2ac>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d04c      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
 80032d8:	4a92      	ldr	r2, [pc, #584]	; (8003524 <HAL_GPIO_Init+0x2ac>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d863      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032de:	4a92      	ldr	r2, [pc, #584]	; (8003528 <HAL_GPIO_Init+0x2b0>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d046      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
 80032e4:	4a90      	ldr	r2, [pc, #576]	; (8003528 <HAL_GPIO_Init+0x2b0>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d85d      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032ea:	2b12      	cmp	r3, #18
 80032ec:	d82a      	bhi.n	8003344 <HAL_GPIO_Init+0xcc>
 80032ee:	2b12      	cmp	r3, #18
 80032f0:	d859      	bhi.n	80033a6 <HAL_GPIO_Init+0x12e>
 80032f2:	a201      	add	r2, pc, #4	; (adr r2, 80032f8 <HAL_GPIO_Init+0x80>)
 80032f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f8:	08003373 	.word	0x08003373
 80032fc:	0800334d 	.word	0x0800334d
 8003300:	0800335f 	.word	0x0800335f
 8003304:	080033a1 	.word	0x080033a1
 8003308:	080033a7 	.word	0x080033a7
 800330c:	080033a7 	.word	0x080033a7
 8003310:	080033a7 	.word	0x080033a7
 8003314:	080033a7 	.word	0x080033a7
 8003318:	080033a7 	.word	0x080033a7
 800331c:	080033a7 	.word	0x080033a7
 8003320:	080033a7 	.word	0x080033a7
 8003324:	080033a7 	.word	0x080033a7
 8003328:	080033a7 	.word	0x080033a7
 800332c:	080033a7 	.word	0x080033a7
 8003330:	080033a7 	.word	0x080033a7
 8003334:	080033a7 	.word	0x080033a7
 8003338:	080033a7 	.word	0x080033a7
 800333c:	08003355 	.word	0x08003355
 8003340:	08003369 	.word	0x08003369
 8003344:	4a79      	ldr	r2, [pc, #484]	; (800352c <HAL_GPIO_Init+0x2b4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d013      	beq.n	8003372 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800334a:	e02c      	b.n	80033a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	623b      	str	r3, [r7, #32]
          break;
 8003352:	e029      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	3304      	adds	r3, #4
 800335a:	623b      	str	r3, [r7, #32]
          break;
 800335c:	e024      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	3308      	adds	r3, #8
 8003364:	623b      	str	r3, [r7, #32]
          break;
 8003366:	e01f      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	330c      	adds	r3, #12
 800336e:	623b      	str	r3, [r7, #32]
          break;
 8003370:	e01a      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d102      	bne.n	8003380 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800337a:	2304      	movs	r3, #4
 800337c:	623b      	str	r3, [r7, #32]
          break;
 800337e:	e013      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d105      	bne.n	8003394 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003388:	2308      	movs	r3, #8
 800338a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	69fa      	ldr	r2, [r7, #28]
 8003390:	611a      	str	r2, [r3, #16]
          break;
 8003392:	e009      	b.n	80033a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003394:	2308      	movs	r3, #8
 8003396:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69fa      	ldr	r2, [r7, #28]
 800339c:	615a      	str	r2, [r3, #20]
          break;
 800339e:	e003      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033a0:	2300      	movs	r3, #0
 80033a2:	623b      	str	r3, [r7, #32]
          break;
 80033a4:	e000      	b.n	80033a8 <HAL_GPIO_Init+0x130>
          break;
 80033a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	2bff      	cmp	r3, #255	; 0xff
 80033ac:	d801      	bhi.n	80033b2 <HAL_GPIO_Init+0x13a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	e001      	b.n	80033b6 <HAL_GPIO_Init+0x13e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3304      	adds	r3, #4
 80033b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	2bff      	cmp	r3, #255	; 0xff
 80033bc:	d802      	bhi.n	80033c4 <HAL_GPIO_Init+0x14c>
 80033be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	e002      	b.n	80033ca <HAL_GPIO_Init+0x152>
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	3b08      	subs	r3, #8
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	210f      	movs	r1, #15
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	fa01 f303 	lsl.w	r3, r1, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	401a      	ands	r2, r3
 80033dc:	6a39      	ldr	r1, [r7, #32]
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	fa01 f303 	lsl.w	r3, r1, r3
 80033e4:	431a      	orrs	r2, r3
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f000 80b1 	beq.w	800355a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033f8:	4b4d      	ldr	r3, [pc, #308]	; (8003530 <HAL_GPIO_Init+0x2b8>)
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	4a4c      	ldr	r2, [pc, #304]	; (8003530 <HAL_GPIO_Init+0x2b8>)
 80033fe:	f043 0301 	orr.w	r3, r3, #1
 8003402:	6193      	str	r3, [r2, #24]
 8003404:	4b4a      	ldr	r3, [pc, #296]	; (8003530 <HAL_GPIO_Init+0x2b8>)
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	60bb      	str	r3, [r7, #8]
 800340e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003410:	4a48      	ldr	r2, [pc, #288]	; (8003534 <HAL_GPIO_Init+0x2bc>)
 8003412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003414:	089b      	lsrs	r3, r3, #2
 8003416:	3302      	adds	r3, #2
 8003418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	009b      	lsls	r3, r3, #2
 8003426:	220f      	movs	r2, #15
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	4013      	ands	r3, r2
 8003432:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a40      	ldr	r2, [pc, #256]	; (8003538 <HAL_GPIO_Init+0x2c0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_GPIO_Init+0x1ec>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a3f      	ldr	r2, [pc, #252]	; (800353c <HAL_GPIO_Init+0x2c4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00d      	beq.n	8003460 <HAL_GPIO_Init+0x1e8>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a3e      	ldr	r2, [pc, #248]	; (8003540 <HAL_GPIO_Init+0x2c8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d007      	beq.n	800345c <HAL_GPIO_Init+0x1e4>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a3d      	ldr	r2, [pc, #244]	; (8003544 <HAL_GPIO_Init+0x2cc>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d101      	bne.n	8003458 <HAL_GPIO_Init+0x1e0>
 8003454:	2303      	movs	r3, #3
 8003456:	e006      	b.n	8003466 <HAL_GPIO_Init+0x1ee>
 8003458:	2304      	movs	r3, #4
 800345a:	e004      	b.n	8003466 <HAL_GPIO_Init+0x1ee>
 800345c:	2302      	movs	r3, #2
 800345e:	e002      	b.n	8003466 <HAL_GPIO_Init+0x1ee>
 8003460:	2301      	movs	r3, #1
 8003462:	e000      	b.n	8003466 <HAL_GPIO_Init+0x1ee>
 8003464:	2300      	movs	r3, #0
 8003466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003468:	f002 0203 	and.w	r2, r2, #3
 800346c:	0092      	lsls	r2, r2, #2
 800346e:	4093      	lsls	r3, r2
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	4313      	orrs	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003476:	492f      	ldr	r1, [pc, #188]	; (8003534 <HAL_GPIO_Init+0x2bc>)
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	089b      	lsrs	r3, r3, #2
 800347c:	3302      	adds	r3, #2
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d006      	beq.n	800349e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003490:	4b2d      	ldr	r3, [pc, #180]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	492c      	ldr	r1, [pc, #176]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	4313      	orrs	r3, r2
 800349a:	608b      	str	r3, [r1, #8]
 800349c:	e006      	b.n	80034ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800349e:	4b2a      	ldr	r3, [pc, #168]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	4928      	ldr	r1, [pc, #160]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d006      	beq.n	80034c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80034b8:	4b23      	ldr	r3, [pc, #140]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	4922      	ldr	r1, [pc, #136]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	60cb      	str	r3, [r1, #12]
 80034c4:	e006      	b.n	80034d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80034c6:	4b20      	ldr	r3, [pc, #128]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	491e      	ldr	r1, [pc, #120]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d006      	beq.n	80034ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034e0:	4b19      	ldr	r3, [pc, #100]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4918      	ldr	r1, [pc, #96]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	604b      	str	r3, [r1, #4]
 80034ec:	e006      	b.n	80034fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034ee:	4b16      	ldr	r3, [pc, #88]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	4914      	ldr	r1, [pc, #80]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d021      	beq.n	800354c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003508:	4b0f      	ldr	r3, [pc, #60]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	490e      	ldr	r1, [pc, #56]	; (8003548 <HAL_GPIO_Init+0x2d0>)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	600b      	str	r3, [r1, #0]
 8003514:	e021      	b.n	800355a <HAL_GPIO_Init+0x2e2>
 8003516:	bf00      	nop
 8003518:	10320000 	.word	0x10320000
 800351c:	10310000 	.word	0x10310000
 8003520:	10220000 	.word	0x10220000
 8003524:	10210000 	.word	0x10210000
 8003528:	10120000 	.word	0x10120000
 800352c:	10110000 	.word	0x10110000
 8003530:	40021000 	.word	0x40021000
 8003534:	40010000 	.word	0x40010000
 8003538:	40010800 	.word	0x40010800
 800353c:	40010c00 	.word	0x40010c00
 8003540:	40011000 	.word	0x40011000
 8003544:	40011400 	.word	0x40011400
 8003548:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_GPIO_Init+0x304>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	43db      	mvns	r3, r3
 8003554:	4909      	ldr	r1, [pc, #36]	; (800357c <HAL_GPIO_Init+0x304>)
 8003556:	4013      	ands	r3, r2
 8003558:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800355a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355c:	3301      	adds	r3, #1
 800355e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	fa22 f303 	lsr.w	r3, r2, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	f47f ae8e 	bne.w	800328c <HAL_GPIO_Init+0x14>
  }
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	372c      	adds	r7, #44	; 0x2c
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	40010400 	.word	0x40010400

08003580 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e272      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 8087 	beq.w	80036ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035a0:	4b92      	ldr	r3, [pc, #584]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f003 030c 	and.w	r3, r3, #12
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d00c      	beq.n	80035c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035ac:	4b8f      	ldr	r3, [pc, #572]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f003 030c 	and.w	r3, r3, #12
 80035b4:	2b08      	cmp	r3, #8
 80035b6:	d112      	bne.n	80035de <HAL_RCC_OscConfig+0x5e>
 80035b8:	4b8c      	ldr	r3, [pc, #560]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035c4:	d10b      	bne.n	80035de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c6:	4b89      	ldr	r3, [pc, #548]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d06c      	beq.n	80036ac <HAL_RCC_OscConfig+0x12c>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d168      	bne.n	80036ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e24c      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035e6:	d106      	bne.n	80035f6 <HAL_RCC_OscConfig+0x76>
 80035e8:	4b80      	ldr	r3, [pc, #512]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a7f      	ldr	r2, [pc, #508]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80035ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	e02e      	b.n	8003654 <HAL_RCC_OscConfig+0xd4>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10c      	bne.n	8003618 <HAL_RCC_OscConfig+0x98>
 80035fe:	4b7b      	ldr	r3, [pc, #492]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a7a      	ldr	r2, [pc, #488]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	4b78      	ldr	r3, [pc, #480]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a77      	ldr	r2, [pc, #476]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003610:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	e01d      	b.n	8003654 <HAL_RCC_OscConfig+0xd4>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003620:	d10c      	bne.n	800363c <HAL_RCC_OscConfig+0xbc>
 8003622:	4b72      	ldr	r3, [pc, #456]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a71      	ldr	r2, [pc, #452]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4b6f      	ldr	r3, [pc, #444]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6e      	ldr	r2, [pc, #440]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	e00b      	b.n	8003654 <HAL_RCC_OscConfig+0xd4>
 800363c:	4b6b      	ldr	r3, [pc, #428]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a6a      	ldr	r2, [pc, #424]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003646:	6013      	str	r3, [r2, #0]
 8003648:	4b68      	ldr	r3, [pc, #416]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a67      	ldr	r2, [pc, #412]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 800364e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003652:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d013      	beq.n	8003684 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800365c:	f7ff fa52 	bl	8002b04 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003664:	f7ff fa4e 	bl	8002b04 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b64      	cmp	r3, #100	; 0x64
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e200      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003676:	4b5d      	ldr	r3, [pc, #372]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0xe4>
 8003682:	e014      	b.n	80036ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7ff fa3e 	bl	8002b04 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800368c:	f7ff fa3a 	bl	8002b04 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	; 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e1ec      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369e:	4b53      	ldr	r3, [pc, #332]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x10c>
 80036aa:	e000      	b.n	80036ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d063      	beq.n	8003782 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036ba:	4b4c      	ldr	r3, [pc, #304]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 030c 	and.w	r3, r3, #12
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00b      	beq.n	80036de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036c6:	4b49      	ldr	r3, [pc, #292]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 030c 	and.w	r3, r3, #12
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d11c      	bne.n	800370c <HAL_RCC_OscConfig+0x18c>
 80036d2:	4b46      	ldr	r3, [pc, #280]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d116      	bne.n	800370c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036de:	4b43      	ldr	r3, [pc, #268]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d005      	beq.n	80036f6 <HAL_RCC_OscConfig+0x176>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d001      	beq.n	80036f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e1c0      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f6:	4b3d      	ldr	r3, [pc, #244]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	4939      	ldr	r1, [pc, #228]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003706:	4313      	orrs	r3, r2
 8003708:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800370a:	e03a      	b.n	8003782 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d020      	beq.n	8003756 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003714:	4b36      	ldr	r3, [pc, #216]	; (80037f0 <HAL_RCC_OscConfig+0x270>)
 8003716:	2201      	movs	r2, #1
 8003718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371a:	f7ff f9f3 	bl	8002b04 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003722:	f7ff f9ef 	bl	8002b04 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e1a1      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003734:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d0f0      	beq.n	8003722 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003740:	4b2a      	ldr	r3, [pc, #168]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4927      	ldr	r1, [pc, #156]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003750:	4313      	orrs	r3, r2
 8003752:	600b      	str	r3, [r1, #0]
 8003754:	e015      	b.n	8003782 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003756:	4b26      	ldr	r3, [pc, #152]	; (80037f0 <HAL_RCC_OscConfig+0x270>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375c:	f7ff f9d2 	bl	8002b04 <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003764:	f7ff f9ce 	bl	8002b04 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e180      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003776:	4b1d      	ldr	r3, [pc, #116]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f0      	bne.n	8003764 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d03a      	beq.n	8003804 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d019      	beq.n	80037ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003796:	4b17      	ldr	r3, [pc, #92]	; (80037f4 <HAL_RCC_OscConfig+0x274>)
 8003798:	2201      	movs	r2, #1
 800379a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379c:	f7ff f9b2 	bl	8002b04 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037a4:	f7ff f9ae 	bl	8002b04 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e160      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b6:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <HAL_RCC_OscConfig+0x26c>)
 80037b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037c2:	2001      	movs	r0, #1
 80037c4:	f000 face 	bl	8003d64 <RCC_Delay>
 80037c8:	e01c      	b.n	8003804 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ca:	4b0a      	ldr	r3, [pc, #40]	; (80037f4 <HAL_RCC_OscConfig+0x274>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d0:	f7ff f998 	bl	8002b04 <HAL_GetTick>
 80037d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d6:	e00f      	b.n	80037f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037d8:	f7ff f994 	bl	8002b04 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d908      	bls.n	80037f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e146      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	42420000 	.word	0x42420000
 80037f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037f8:	4b92      	ldr	r3, [pc, #584]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1e9      	bne.n	80037d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 80a6 	beq.w	800395e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003812:	2300      	movs	r3, #0
 8003814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003816:	4b8b      	ldr	r3, [pc, #556]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	69db      	ldr	r3, [r3, #28]
 800381a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10d      	bne.n	800383e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003822:	4b88      	ldr	r3, [pc, #544]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	4a87      	ldr	r2, [pc, #540]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800382c:	61d3      	str	r3, [r2, #28]
 800382e:	4b85      	ldr	r3, [pc, #532]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003836:	60bb      	str	r3, [r7, #8]
 8003838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800383a:	2301      	movs	r3, #1
 800383c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383e:	4b82      	ldr	r3, [pc, #520]	; (8003a48 <HAL_RCC_OscConfig+0x4c8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003846:	2b00      	cmp	r3, #0
 8003848:	d118      	bne.n	800387c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800384a:	4b7f      	ldr	r3, [pc, #508]	; (8003a48 <HAL_RCC_OscConfig+0x4c8>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a7e      	ldr	r2, [pc, #504]	; (8003a48 <HAL_RCC_OscConfig+0x4c8>)
 8003850:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003856:	f7ff f955 	bl	8002b04 <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385c:	e008      	b.n	8003870 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800385e:	f7ff f951 	bl	8002b04 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b64      	cmp	r3, #100	; 0x64
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e103      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003870:	4b75      	ldr	r3, [pc, #468]	; (8003a48 <HAL_RCC_OscConfig+0x4c8>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f0      	beq.n	800385e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d106      	bne.n	8003892 <HAL_RCC_OscConfig+0x312>
 8003884:	4b6f      	ldr	r3, [pc, #444]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	4a6e      	ldr	r2, [pc, #440]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 800388a:	f043 0301 	orr.w	r3, r3, #1
 800388e:	6213      	str	r3, [r2, #32]
 8003890:	e02d      	b.n	80038ee <HAL_RCC_OscConfig+0x36e>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10c      	bne.n	80038b4 <HAL_RCC_OscConfig+0x334>
 800389a:	4b6a      	ldr	r3, [pc, #424]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	4a69      	ldr	r2, [pc, #420]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038a0:	f023 0301 	bic.w	r3, r3, #1
 80038a4:	6213      	str	r3, [r2, #32]
 80038a6:	4b67      	ldr	r3, [pc, #412]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	4a66      	ldr	r2, [pc, #408]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038ac:	f023 0304 	bic.w	r3, r3, #4
 80038b0:	6213      	str	r3, [r2, #32]
 80038b2:	e01c      	b.n	80038ee <HAL_RCC_OscConfig+0x36e>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	2b05      	cmp	r3, #5
 80038ba:	d10c      	bne.n	80038d6 <HAL_RCC_OscConfig+0x356>
 80038bc:	4b61      	ldr	r3, [pc, #388]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	4a60      	ldr	r2, [pc, #384]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038c2:	f043 0304 	orr.w	r3, r3, #4
 80038c6:	6213      	str	r3, [r2, #32]
 80038c8:	4b5e      	ldr	r3, [pc, #376]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	4a5d      	ldr	r2, [pc, #372]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038ce:	f043 0301 	orr.w	r3, r3, #1
 80038d2:	6213      	str	r3, [r2, #32]
 80038d4:	e00b      	b.n	80038ee <HAL_RCC_OscConfig+0x36e>
 80038d6:	4b5b      	ldr	r3, [pc, #364]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	4a5a      	ldr	r2, [pc, #360]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038dc:	f023 0301 	bic.w	r3, r3, #1
 80038e0:	6213      	str	r3, [r2, #32]
 80038e2:	4b58      	ldr	r3, [pc, #352]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	4a57      	ldr	r2, [pc, #348]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80038e8:	f023 0304 	bic.w	r3, r3, #4
 80038ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d015      	beq.n	8003922 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f6:	f7ff f905 	bl	8002b04 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fc:	e00a      	b.n	8003914 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fe:	f7ff f901 	bl	8002b04 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	f241 3288 	movw	r2, #5000	; 0x1388
 800390c:	4293      	cmp	r3, r2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e0b1      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	4b4b      	ldr	r3, [pc, #300]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0ee      	beq.n	80038fe <HAL_RCC_OscConfig+0x37e>
 8003920:	e014      	b.n	800394c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003922:	f7ff f8ef 	bl	8002b04 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003928:	e00a      	b.n	8003940 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800392a:	f7ff f8eb 	bl	8002b04 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	f241 3288 	movw	r2, #5000	; 0x1388
 8003938:	4293      	cmp	r3, r2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e09b      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003940:	4b40      	ldr	r3, [pc, #256]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1ee      	bne.n	800392a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d105      	bne.n	800395e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003952:	4b3c      	ldr	r3, [pc, #240]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	4a3b      	ldr	r2, [pc, #236]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003958:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800395c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 8087 	beq.w	8003a76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003968:	4b36      	ldr	r3, [pc, #216]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b08      	cmp	r3, #8
 8003972:	d061      	beq.n	8003a38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	2b02      	cmp	r3, #2
 800397a:	d146      	bne.n	8003a0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800397c:	4b33      	ldr	r3, [pc, #204]	; (8003a4c <HAL_RCC_OscConfig+0x4cc>)
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003982:	f7ff f8bf 	bl	8002b04 <HAL_GetTick>
 8003986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003988:	e008      	b.n	800399c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800398a:	f7ff f8bb 	bl	8002b04 <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d901      	bls.n	800399c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e06d      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800399c:	4b29      	ldr	r3, [pc, #164]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1f0      	bne.n	800398a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039b0:	d108      	bne.n	80039c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039b2:	4b24      	ldr	r3, [pc, #144]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	4921      	ldr	r1, [pc, #132]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039c4:	4b1f      	ldr	r3, [pc, #124]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a19      	ldr	r1, [r3, #32]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d4:	430b      	orrs	r3, r1
 80039d6:	491b      	ldr	r1, [pc, #108]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039dc:	4b1b      	ldr	r3, [pc, #108]	; (8003a4c <HAL_RCC_OscConfig+0x4cc>)
 80039de:	2201      	movs	r2, #1
 80039e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e2:	f7ff f88f 	bl	8002b04 <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ea:	f7ff f88b 	bl	8002b04 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e03d      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039fc:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0f0      	beq.n	80039ea <HAL_RCC_OscConfig+0x46a>
 8003a08:	e035      	b.n	8003a76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <HAL_RCC_OscConfig+0x4cc>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a10:	f7ff f878 	bl	8002b04 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a18:	f7ff f874 	bl	8002b04 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e026      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a2a:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <HAL_RCC_OscConfig+0x4c4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f0      	bne.n	8003a18 <HAL_RCC_OscConfig+0x498>
 8003a36:	e01e      	b.n	8003a76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d107      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e019      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
 8003a44:	40021000 	.word	0x40021000
 8003a48:	40007000 	.word	0x40007000
 8003a4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a50:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <HAL_RCC_OscConfig+0x500>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d106      	bne.n	8003a72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000

08003a84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0d0      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a98:	4b6a      	ldr	r3, [pc, #424]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d910      	bls.n	8003ac8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa6:	4b67      	ldr	r3, [pc, #412]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f023 0207 	bic.w	r2, r3, #7
 8003aae:	4965      	ldr	r1, [pc, #404]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab6:	4b63      	ldr	r3, [pc, #396]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0b8      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d020      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0304 	and.w	r3, r3, #4
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d005      	beq.n	8003aec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ae0:	4b59      	ldr	r3, [pc, #356]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003aea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003af8:	4b53      	ldr	r3, [pc, #332]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a52      	ldr	r2, [pc, #328]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003afe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b04:	4b50      	ldr	r3, [pc, #320]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	494d      	ldr	r1, [pc, #308]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d040      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d107      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b2a:	4b47      	ldr	r3, [pc, #284]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d115      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e07f      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b42:	4b41      	ldr	r3, [pc, #260]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e073      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b52:	4b3d      	ldr	r3, [pc, #244]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e06b      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b62:	4b39      	ldr	r3, [pc, #228]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f023 0203 	bic.w	r2, r3, #3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4936      	ldr	r1, [pc, #216]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b74:	f7fe ffc6 	bl	8002b04 <HAL_GetTick>
 8003b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b7c:	f7fe ffc2 	bl	8002b04 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e053      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	4b2d      	ldr	r3, [pc, #180]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f003 020c 	and.w	r2, r3, #12
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d1eb      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba4:	4b27      	ldr	r3, [pc, #156]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d210      	bcs.n	8003bd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb2:	4b24      	ldr	r3, [pc, #144]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f023 0207 	bic.w	r2, r3, #7
 8003bba:	4922      	ldr	r1, [pc, #136]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bc2:	4b20      	ldr	r3, [pc, #128]	; (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0307 	and.w	r3, r3, #7
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d001      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e032      	b.n	8003c3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d008      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003be0:	4b19      	ldr	r3, [pc, #100]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4916      	ldr	r1, [pc, #88]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d009      	beq.n	8003c12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bfe:	4b12      	ldr	r3, [pc, #72]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	490e      	ldr	r1, [pc, #56]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c12:	f000 f821 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8003c16:	4602      	mov	r2, r0
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	091b      	lsrs	r3, r3, #4
 8003c1e:	f003 030f 	and.w	r3, r3, #15
 8003c22:	490a      	ldr	r1, [pc, #40]	; (8003c4c <HAL_RCC_ClockConfig+0x1c8>)
 8003c24:	5ccb      	ldrb	r3, [r1, r3]
 8003c26:	fa22 f303 	lsr.w	r3, r2, r3
 8003c2a:	4a09      	ldr	r2, [pc, #36]	; (8003c50 <HAL_RCC_ClockConfig+0x1cc>)
 8003c2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c2e:	4b09      	ldr	r3, [pc, #36]	; (8003c54 <HAL_RCC_ClockConfig+0x1d0>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe ff24 	bl	8002a80 <HAL_InitTick>

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40022000 	.word	0x40022000
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	0800ae50 	.word	0x0800ae50
 8003c50:	20000000 	.word	0x20000000
 8003c54:	20000004 	.word	0x20000004

08003c58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	2300      	movs	r3, #0
 8003c64:	60bb      	str	r3, [r7, #8]
 8003c66:	2300      	movs	r3, #0
 8003c68:	617b      	str	r3, [r7, #20]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c72:	4b1e      	ldr	r3, [pc, #120]	; (8003cec <HAL_RCC_GetSysClockFreq+0x94>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f003 030c 	and.w	r3, r3, #12
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d002      	beq.n	8003c88 <HAL_RCC_GetSysClockFreq+0x30>
 8003c82:	2b08      	cmp	r3, #8
 8003c84:	d003      	beq.n	8003c8e <HAL_RCC_GetSysClockFreq+0x36>
 8003c86:	e027      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c88:	4b19      	ldr	r3, [pc, #100]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c8a:	613b      	str	r3, [r7, #16]
      break;
 8003c8c:	e027      	b.n	8003cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	0c9b      	lsrs	r3, r3, #18
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	4a17      	ldr	r2, [pc, #92]	; (8003cf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c98:	5cd3      	ldrb	r3, [r2, r3]
 8003c9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d010      	beq.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ca6:	4b11      	ldr	r3, [pc, #68]	; (8003cec <HAL_RCC_GetSysClockFreq+0x94>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	0c5b      	lsrs	r3, r3, #17
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	4a11      	ldr	r2, [pc, #68]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003cb2:	5cd3      	ldrb	r3, [r2, r3]
 8003cb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a0d      	ldr	r2, [pc, #52]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cba:	fb03 f202 	mul.w	r2, r3, r2
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	e004      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a0c      	ldr	r2, [pc, #48]	; (8003cfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ccc:	fb02 f303 	mul.w	r3, r2, r3
 8003cd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	613b      	str	r3, [r7, #16]
      break;
 8003cd6:	e002      	b.n	8003cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cda:	613b      	str	r3, [r7, #16]
      break;
 8003cdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cde:	693b      	ldr	r3, [r7, #16]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	007a1200 	.word	0x007a1200
 8003cf4:	0800ae68 	.word	0x0800ae68
 8003cf8:	0800ae78 	.word	0x0800ae78
 8003cfc:	003d0900 	.word	0x003d0900

08003d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d04:	4b02      	ldr	r3, [pc, #8]	; (8003d10 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d06:	681b      	ldr	r3, [r3, #0]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	20000000 	.word	0x20000000

08003d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d18:	f7ff fff2 	bl	8003d00 <HAL_RCC_GetHCLKFreq>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	0a1b      	lsrs	r3, r3, #8
 8003d24:	f003 0307 	and.w	r3, r3, #7
 8003d28:	4903      	ldr	r1, [pc, #12]	; (8003d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d2a:	5ccb      	ldrb	r3, [r1, r3]
 8003d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40021000 	.word	0x40021000
 8003d38:	0800ae60 	.word	0x0800ae60

08003d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d40:	f7ff ffde 	bl	8003d00 <HAL_RCC_GetHCLKFreq>
 8003d44:	4602      	mov	r2, r0
 8003d46:	4b05      	ldr	r3, [pc, #20]	; (8003d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	0adb      	lsrs	r3, r3, #11
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	4903      	ldr	r1, [pc, #12]	; (8003d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d52:	5ccb      	ldrb	r3, [r1, r3]
 8003d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	0800ae60 	.word	0x0800ae60

08003d64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <RCC_Delay+0x34>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a0a      	ldr	r2, [pc, #40]	; (8003d9c <RCC_Delay+0x38>)
 8003d72:	fba2 2303 	umull	r2, r3, r2, r3
 8003d76:	0a5b      	lsrs	r3, r3, #9
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	fb02 f303 	mul.w	r3, r2, r3
 8003d7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d80:	bf00      	nop
  }
  while (Delay --);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	1e5a      	subs	r2, r3, #1
 8003d86:	60fa      	str	r2, [r7, #12]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1f9      	bne.n	8003d80 <RCC_Delay+0x1c>
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr
 8003d98:	20000000 	.word	0x20000000
 8003d9c:	10624dd3 	.word	0x10624dd3

08003da0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e041      	b.n	8003e36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d106      	bne.n	8003dcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7fd fd5e 	bl	8001888 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4610      	mov	r0, r2
 8003de0:	f000 fdf2 	bl	80049c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
	...

08003e40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d001      	beq.n	8003e58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e03a      	b.n	8003ece <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <HAL_TIM_Base_Start_IT+0x98>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00e      	beq.n	8003e98 <HAL_TIM_Base_Start_IT+0x58>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e82:	d009      	beq.n	8003e98 <HAL_TIM_Base_Start_IT+0x58>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a14      	ldr	r2, [pc, #80]	; (8003edc <HAL_TIM_Base_Start_IT+0x9c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d004      	beq.n	8003e98 <HAL_TIM_Base_Start_IT+0x58>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a13      	ldr	r2, [pc, #76]	; (8003ee0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d111      	bne.n	8003ebc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b06      	cmp	r3, #6
 8003ea8:	d010      	beq.n	8003ecc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0201 	orr.w	r2, r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eba:	e007      	b.n	8003ecc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0201 	orr.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40000400 	.word	0x40000400
 8003ee0:	40000800 	.word	0x40000800

08003ee4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0201 	bic.w	r2, r2, #1
 8003efa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6a1a      	ldr	r2, [r3, #32]
 8003f02:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f06:	4013      	ands	r3, r2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10f      	bne.n	8003f2c <HAL_TIM_Base_Stop_IT+0x48>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6a1a      	ldr	r2, [r3, #32]
 8003f12:	f240 4344 	movw	r3, #1092	; 0x444
 8003f16:	4013      	ands	r3, r2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d107      	bne.n	8003f2c <HAL_TIM_Base_Stop_IT+0x48>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0201 	bic.w	r2, r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e041      	b.n	8003fd6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 f839 	bl	8003fde <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f000 fd22 	bl	80049c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr

08003ff0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d109      	bne.n	8004014 <HAL_TIM_PWM_Start+0x24>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b01      	cmp	r3, #1
 800400a:	bf14      	ite	ne
 800400c:	2301      	movne	r3, #1
 800400e:	2300      	moveq	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	e022      	b.n	800405a <HAL_TIM_PWM_Start+0x6a>
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2b04      	cmp	r3, #4
 8004018:	d109      	bne.n	800402e <HAL_TIM_PWM_Start+0x3e>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b01      	cmp	r3, #1
 8004024:	bf14      	ite	ne
 8004026:	2301      	movne	r3, #1
 8004028:	2300      	moveq	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	e015      	b.n	800405a <HAL_TIM_PWM_Start+0x6a>
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b08      	cmp	r3, #8
 8004032:	d109      	bne.n	8004048 <HAL_TIM_PWM_Start+0x58>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b01      	cmp	r3, #1
 800403e:	bf14      	ite	ne
 8004040:	2301      	movne	r3, #1
 8004042:	2300      	moveq	r3, #0
 8004044:	b2db      	uxtb	r3, r3
 8004046:	e008      	b.n	800405a <HAL_TIM_PWM_Start+0x6a>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	bf14      	ite	ne
 8004054:	2301      	movne	r3, #1
 8004056:	2300      	moveq	r3, #0
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e05e      	b.n	8004120 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <HAL_TIM_PWM_Start+0x82>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004070:	e013      	b.n	800409a <HAL_TIM_PWM_Start+0xaa>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b04      	cmp	r3, #4
 8004076:	d104      	bne.n	8004082 <HAL_TIM_PWM_Start+0x92>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004080:	e00b      	b.n	800409a <HAL_TIM_PWM_Start+0xaa>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b08      	cmp	r3, #8
 8004086:	d104      	bne.n	8004092 <HAL_TIM_PWM_Start+0xa2>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004090:	e003      	b.n	800409a <HAL_TIM_PWM_Start+0xaa>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2202      	movs	r2, #2
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2201      	movs	r2, #1
 80040a0:	6839      	ldr	r1, [r7, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 ff10 	bl	8004ec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1e      	ldr	r2, [pc, #120]	; (8004128 <HAL_TIM_PWM_Start+0x138>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d107      	bne.n	80040c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a18      	ldr	r2, [pc, #96]	; (8004128 <HAL_TIM_PWM_Start+0x138>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d00e      	beq.n	80040ea <HAL_TIM_PWM_Start+0xfa>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040d4:	d009      	beq.n	80040ea <HAL_TIM_PWM_Start+0xfa>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a14      	ldr	r2, [pc, #80]	; (800412c <HAL_TIM_PWM_Start+0x13c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d004      	beq.n	80040ea <HAL_TIM_PWM_Start+0xfa>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a12      	ldr	r2, [pc, #72]	; (8004130 <HAL_TIM_PWM_Start+0x140>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d111      	bne.n	800410e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f003 0307 	and.w	r3, r3, #7
 80040f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2b06      	cmp	r3, #6
 80040fa:	d010      	beq.n	800411e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800410c:	e007      	b.n	800411e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f042 0201 	orr.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40012c00 	.word	0x40012c00
 800412c:	40000400 	.word	0x40000400
 8004130:	40000800 	.word	0x40000800

08004134 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	6839      	ldr	r1, [r7, #0]
 8004146:	4618      	mov	r0, r3
 8004148:	f000 febe 	bl	8004ec8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a29      	ldr	r2, [pc, #164]	; (80041f8 <HAL_TIM_PWM_Stop+0xc4>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d117      	bne.n	8004186 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	6a1a      	ldr	r2, [r3, #32]
 800415c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004160:	4013      	ands	r3, r2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10f      	bne.n	8004186 <HAL_TIM_PWM_Stop+0x52>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6a1a      	ldr	r2, [r3, #32]
 800416c:	f240 4344 	movw	r3, #1092	; 0x444
 8004170:	4013      	ands	r3, r2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d107      	bne.n	8004186 <HAL_TIM_PWM_Stop+0x52>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004184:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6a1a      	ldr	r2, [r3, #32]
 800418c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004190:	4013      	ands	r3, r2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10f      	bne.n	80041b6 <HAL_TIM_PWM_Stop+0x82>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6a1a      	ldr	r2, [r3, #32]
 800419c:	f240 4344 	movw	r3, #1092	; 0x444
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d107      	bne.n	80041b6 <HAL_TIM_PWM_Stop+0x82>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f022 0201 	bic.w	r2, r2, #1
 80041b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Stop+0x92>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041c4:	e013      	b.n	80041ee <HAL_TIM_PWM_Stop+0xba>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b04      	cmp	r3, #4
 80041ca:	d104      	bne.n	80041d6 <HAL_TIM_PWM_Stop+0xa2>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041d4:	e00b      	b.n	80041ee <HAL_TIM_PWM_Stop+0xba>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d104      	bne.n	80041e6 <HAL_TIM_PWM_Stop+0xb2>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041e4:	e003      	b.n	80041ee <HAL_TIM_PWM_Stop+0xba>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3708      	adds	r7, #8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40012c00 	.word	0x40012c00

080041fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e093      	b.n	8004338 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004216:	b2db      	uxtb	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d106      	bne.n	800422a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f7fd fac1 	bl	80017ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2202      	movs	r2, #2
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6812      	ldr	r2, [r2, #0]
 800423c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004240:	f023 0307 	bic.w	r3, r3, #7
 8004244:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3304      	adds	r3, #4
 800424e:	4619      	mov	r1, r3
 8004250:	4610      	mov	r0, r2
 8004252:	f000 fbb9 	bl	80049c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	697a      	ldr	r2, [r7, #20]
 8004274:	4313      	orrs	r3, r2
 8004276:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800427e:	f023 0303 	bic.w	r3, r3, #3
 8004282:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	021b      	lsls	r3, r3, #8
 800428e:	4313      	orrs	r3, r2
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800429c:	f023 030c 	bic.w	r3, r3, #12
 80042a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	4313      	orrs	r3, r2
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	4313      	orrs	r3, r2
 80042be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	011a      	lsls	r2, r3, #4
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	031b      	lsls	r3, r3, #12
 80042cc:	4313      	orrs	r3, r2
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80042da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	011b      	lsls	r3, r3, #4
 80042e6:	4313      	orrs	r3, r2
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004350:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004358:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004360:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004368:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d110      	bne.n	8004392 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004370:	7bfb      	ldrb	r3, [r7, #15]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d102      	bne.n	800437c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004376:	7b7b      	ldrb	r3, [r7, #13]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d001      	beq.n	8004380 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e069      	b.n	8004454 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004390:	e031      	b.n	80043f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b04      	cmp	r3, #4
 8004396:	d110      	bne.n	80043ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004398:	7bbb      	ldrb	r3, [r7, #14]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d102      	bne.n	80043a4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800439e:	7b3b      	ldrb	r3, [r7, #12]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d001      	beq.n	80043a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e055      	b.n	8004454 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043b8:	e01d      	b.n	80043f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d108      	bne.n	80043d2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80043c0:	7bbb      	ldrb	r3, [r7, #14]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d105      	bne.n	80043d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043c6:	7b7b      	ldrb	r3, [r7, #13]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d102      	bne.n	80043d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80043cc:	7b3b      	ldrb	r3, [r7, #12]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d001      	beq.n	80043d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e03e      	b.n	8004454 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2202      	movs	r2, #2
 80043da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2202      	movs	r2, #2
 80043e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2202      	movs	r2, #2
 80043ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2202      	movs	r2, #2
 80043f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_TIM_Encoder_Start+0xc4>
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d008      	beq.n	8004414 <HAL_TIM_Encoder_Start+0xd4>
 8004402:	e00f      	b.n	8004424 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2201      	movs	r2, #1
 800440a:	2100      	movs	r1, #0
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fd5b 	bl	8004ec8 <TIM_CCxChannelCmd>
      break;
 8004412:	e016      	b.n	8004442 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2201      	movs	r2, #1
 800441a:	2104      	movs	r1, #4
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fd53 	bl	8004ec8 <TIM_CCxChannelCmd>
      break;
 8004422:	e00e      	b.n	8004442 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2201      	movs	r2, #1
 800442a:	2100      	movs	r1, #0
 800442c:	4618      	mov	r0, r3
 800442e:	f000 fd4b 	bl	8004ec8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2201      	movs	r2, #1
 8004438:	2104      	movs	r1, #4
 800443a:	4618      	mov	r0, r3
 800443c:	f000 fd44 	bl	8004ec8 <TIM_CCxChannelCmd>
      break;
 8004440:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0201 	orr.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b02      	cmp	r3, #2
 8004470:	d122      	bne.n	80044b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b02      	cmp	r3, #2
 800447e:	d11b      	bne.n	80044b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0202 	mvn.w	r2, #2
 8004488:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fa76 	bl	8004990 <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fa69 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 fa78 	bl	80049a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d122      	bne.n	800450c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d11b      	bne.n	800450c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0204 	mvn.w	r2, #4
 80044dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2202      	movs	r2, #2
 80044e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fa4c 	bl	8004990 <HAL_TIM_IC_CaptureCallback>
 80044f8:	e005      	b.n	8004506 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 fa3f 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fa4e 	bl	80049a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	f003 0308 	and.w	r3, r3, #8
 8004516:	2b08      	cmp	r3, #8
 8004518:	d122      	bne.n	8004560 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	f003 0308 	and.w	r3, r3, #8
 8004524:	2b08      	cmp	r3, #8
 8004526:	d11b      	bne.n	8004560 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0208 	mvn.w	r2, #8
 8004530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2204      	movs	r2, #4
 8004536:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fa22 	bl	8004990 <HAL_TIM_IC_CaptureCallback>
 800454c:	e005      	b.n	800455a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fa15 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 fa24 	bl	80049a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0310 	and.w	r3, r3, #16
 800456a:	2b10      	cmp	r3, #16
 800456c:	d122      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	f003 0310 	and.w	r3, r3, #16
 8004578:	2b10      	cmp	r3, #16
 800457a:	d11b      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0210 	mvn.w	r2, #16
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2208      	movs	r2, #8
 800458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f9f8 	bl	8004990 <HAL_TIM_IC_CaptureCallback>
 80045a0:	e005      	b.n	80045ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f9eb 	bl	800497e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f9fa 	bl	80049a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b01      	cmp	r3, #1
 80045c0:	d10e      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d107      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0201 	mvn.w	r2, #1
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fc fece 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ea:	2b80      	cmp	r3, #128	; 0x80
 80045ec:	d10e      	bne.n	800460c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f8:	2b80      	cmp	r3, #128	; 0x80
 80045fa:	d107      	bne.n	800460c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fce9 	bl	8004fde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004616:	2b40      	cmp	r3, #64	; 0x40
 8004618:	d10e      	bne.n	8004638 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004624:	2b40      	cmp	r3, #64	; 0x40
 8004626:	d107      	bne.n	8004638 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f9be 	bl	80049b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b20      	cmp	r3, #32
 8004644:	d10e      	bne.n	8004664 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	f003 0320 	and.w	r3, r3, #32
 8004650:	2b20      	cmp	r3, #32
 8004652:	d107      	bne.n	8004664 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f06f 0220 	mvn.w	r2, #32
 800465c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 fcb4 	bl	8004fcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004664:	bf00      	nop
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004678:	2300      	movs	r3, #0
 800467a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004682:	2b01      	cmp	r3, #1
 8004684:	d101      	bne.n	800468a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004686:	2302      	movs	r3, #2
 8004688:	e0ae      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b0c      	cmp	r3, #12
 8004696:	f200 809f 	bhi.w	80047d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800469a:	a201      	add	r2, pc, #4	; (adr r2, 80046a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800469c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a0:	080046d5 	.word	0x080046d5
 80046a4:	080047d9 	.word	0x080047d9
 80046a8:	080047d9 	.word	0x080047d9
 80046ac:	080047d9 	.word	0x080047d9
 80046b0:	08004715 	.word	0x08004715
 80046b4:	080047d9 	.word	0x080047d9
 80046b8:	080047d9 	.word	0x080047d9
 80046bc:	080047d9 	.word	0x080047d9
 80046c0:	08004757 	.word	0x08004757
 80046c4:	080047d9 	.word	0x080047d9
 80046c8:	080047d9 	.word	0x080047d9
 80046cc:	080047d9 	.word	0x080047d9
 80046d0:	08004797 	.word	0x08004797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 f9d6 	bl	8004a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0208 	orr.w	r2, r2, #8
 80046ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	699a      	ldr	r2, [r3, #24]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f022 0204 	bic.w	r2, r2, #4
 80046fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6999      	ldr	r1, [r3, #24]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	619a      	str	r2, [r3, #24]
      break;
 8004712:	e064      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68b9      	ldr	r1, [r7, #8]
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fa1c 	bl	8004b58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699a      	ldr	r2, [r3, #24]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800472e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	699a      	ldr	r2, [r3, #24]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800473e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6999      	ldr	r1, [r3, #24]
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	021a      	lsls	r2, r3, #8
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	619a      	str	r2, [r3, #24]
      break;
 8004754:	e043      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68b9      	ldr	r1, [r7, #8]
 800475c:	4618      	mov	r0, r3
 800475e:	f000 fa65 	bl	8004c2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f042 0208 	orr.w	r2, r2, #8
 8004770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	69da      	ldr	r2, [r3, #28]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0204 	bic.w	r2, r2, #4
 8004780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	69d9      	ldr	r1, [r3, #28]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	691a      	ldr	r2, [r3, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	430a      	orrs	r2, r1
 8004792:	61da      	str	r2, [r3, #28]
      break;
 8004794:	e023      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	4618      	mov	r0, r3
 800479e:	f000 faaf 	bl	8004d00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	69d9      	ldr	r1, [r3, #28]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	021a      	lsls	r2, r3, #8
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	61da      	str	r2, [r3, #28]
      break;
 80047d6:	e002      	b.n	80047de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	75fb      	strb	r3, [r7, #23]
      break;
 80047dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004804:	2b01      	cmp	r3, #1
 8004806:	d101      	bne.n	800480c <HAL_TIM_ConfigClockSource+0x1c>
 8004808:	2302      	movs	r3, #2
 800480a:	e0b4      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x186>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800482a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004832:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004844:	d03e      	beq.n	80048c4 <HAL_TIM_ConfigClockSource+0xd4>
 8004846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484a:	f200 8087 	bhi.w	800495c <HAL_TIM_ConfigClockSource+0x16c>
 800484e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004852:	f000 8086 	beq.w	8004962 <HAL_TIM_ConfigClockSource+0x172>
 8004856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485a:	d87f      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 800485c:	2b70      	cmp	r3, #112	; 0x70
 800485e:	d01a      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0xa6>
 8004860:	2b70      	cmp	r3, #112	; 0x70
 8004862:	d87b      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 8004864:	2b60      	cmp	r3, #96	; 0x60
 8004866:	d050      	beq.n	800490a <HAL_TIM_ConfigClockSource+0x11a>
 8004868:	2b60      	cmp	r3, #96	; 0x60
 800486a:	d877      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 800486c:	2b50      	cmp	r3, #80	; 0x50
 800486e:	d03c      	beq.n	80048ea <HAL_TIM_ConfigClockSource+0xfa>
 8004870:	2b50      	cmp	r3, #80	; 0x50
 8004872:	d873      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 8004874:	2b40      	cmp	r3, #64	; 0x40
 8004876:	d058      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x13a>
 8004878:	2b40      	cmp	r3, #64	; 0x40
 800487a:	d86f      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 800487c:	2b30      	cmp	r3, #48	; 0x30
 800487e:	d064      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x15a>
 8004880:	2b30      	cmp	r3, #48	; 0x30
 8004882:	d86b      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 8004884:	2b20      	cmp	r3, #32
 8004886:	d060      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x15a>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d867      	bhi.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
 800488c:	2b00      	cmp	r3, #0
 800488e:	d05c      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x15a>
 8004890:	2b10      	cmp	r3, #16
 8004892:	d05a      	beq.n	800494a <HAL_TIM_ConfigClockSource+0x15a>
 8004894:	e062      	b.n	800495c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048a6:	f000 faf0 	bl	8004e8a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	609a      	str	r2, [r3, #8]
      break;
 80048c2:	e04f      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d4:	f000 fad9 	bl	8004e8a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689a      	ldr	r2, [r3, #8]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048e6:	609a      	str	r2, [r3, #8]
      break;
 80048e8:	e03c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f6:	461a      	mov	r2, r3
 80048f8:	f000 fa50 	bl	8004d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2150      	movs	r1, #80	; 0x50
 8004902:	4618      	mov	r0, r3
 8004904:	f000 faa7 	bl	8004e56 <TIM_ITRx_SetConfig>
      break;
 8004908:	e02c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004916:	461a      	mov	r2, r3
 8004918:	f000 fa6e 	bl	8004df8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2160      	movs	r1, #96	; 0x60
 8004922:	4618      	mov	r0, r3
 8004924:	f000 fa97 	bl	8004e56 <TIM_ITRx_SetConfig>
      break;
 8004928:	e01c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004936:	461a      	mov	r2, r3
 8004938:	f000 fa30 	bl	8004d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2140      	movs	r1, #64	; 0x40
 8004942:	4618      	mov	r0, r3
 8004944:	f000 fa87 	bl	8004e56 <TIM_ITRx_SetConfig>
      break;
 8004948:	e00c      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4619      	mov	r1, r3
 8004954:	4610      	mov	r0, r2
 8004956:	f000 fa7e 	bl	8004e56 <TIM_ITRx_SetConfig>
      break;
 800495a:	e003      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	73fb      	strb	r3, [r7, #15]
      break;
 8004960:	e000      	b.n	8004964 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004974:	7bfb      	ldrb	r3, [r7, #15]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004986:	bf00      	nop
 8004988:	370c      	adds	r7, #12
 800498a:	46bd      	mov	sp, r7
 800498c:	bc80      	pop	{r7}
 800498e:	4770      	bx	lr

08004990 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	bc80      	pop	{r7}
 80049a0:	4770      	bx	lr

080049a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b083      	sub	sp, #12
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bc80      	pop	{r7}
 80049b2:	4770      	bx	lr

080049b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
	...

080049c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a29      	ldr	r2, [pc, #164]	; (8004a80 <TIM_Base_SetConfig+0xb8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d00b      	beq.n	80049f8 <TIM_Base_SetConfig+0x30>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e6:	d007      	beq.n	80049f8 <TIM_Base_SetConfig+0x30>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a26      	ldr	r2, [pc, #152]	; (8004a84 <TIM_Base_SetConfig+0xbc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d003      	beq.n	80049f8 <TIM_Base_SetConfig+0x30>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a25      	ldr	r2, [pc, #148]	; (8004a88 <TIM_Base_SetConfig+0xc0>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d108      	bne.n	8004a0a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a1c      	ldr	r2, [pc, #112]	; (8004a80 <TIM_Base_SetConfig+0xb8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d00b      	beq.n	8004a2a <TIM_Base_SetConfig+0x62>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a18:	d007      	beq.n	8004a2a <TIM_Base_SetConfig+0x62>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a19      	ldr	r2, [pc, #100]	; (8004a84 <TIM_Base_SetConfig+0xbc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_Base_SetConfig+0x62>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a18      	ldr	r2, [pc, #96]	; (8004a88 <TIM_Base_SetConfig+0xc0>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d108      	bne.n	8004a3c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689a      	ldr	r2, [r3, #8]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a07      	ldr	r2, [pc, #28]	; (8004a80 <TIM_Base_SetConfig+0xb8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d103      	bne.n	8004a70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	691a      	ldr	r2, [r3, #16]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	615a      	str	r2, [r3, #20]
}
 8004a76:	bf00      	nop
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bc80      	pop	{r7}
 8004a7e:	4770      	bx	lr
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40000400 	.word	0x40000400
 8004a88:	40000800 	.word	0x40000800

08004a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b087      	sub	sp, #28
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f023 0201 	bic.w	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 0302 	bic.w	r3, r3, #2
 8004ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a1c      	ldr	r2, [pc, #112]	; (8004b54 <TIM_OC1_SetConfig+0xc8>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d10c      	bne.n	8004b02 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f023 0308 	bic.w	r3, r3, #8
 8004aee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f023 0304 	bic.w	r3, r3, #4
 8004b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a13      	ldr	r2, [pc, #76]	; (8004b54 <TIM_OC1_SetConfig+0xc8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d111      	bne.n	8004b2e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	621a      	str	r2, [r3, #32]
}
 8004b48:	bf00      	nop
 8004b4a:	371c      	adds	r7, #28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bc80      	pop	{r7}
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	40012c00 	.word	0x40012c00

08004b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f023 0210 	bic.w	r2, r3, #16
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	021b      	lsls	r3, r3, #8
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f023 0320 	bic.w	r3, r3, #32
 8004ba2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1d      	ldr	r2, [pc, #116]	; (8004c28 <TIM_OC2_SetConfig+0xd0>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d10d      	bne.n	8004bd4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bd2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a14      	ldr	r2, [pc, #80]	; (8004c28 <TIM_OC2_SetConfig+0xd0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d113      	bne.n	8004c04 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004be2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr
 8004c28:	40012c00 	.word	0x40012c00

08004c2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b087      	sub	sp, #28
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0303 	bic.w	r3, r3, #3
 8004c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	021b      	lsls	r3, r3, #8
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a1d      	ldr	r2, [pc, #116]	; (8004cfc <TIM_OC3_SetConfig+0xd0>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d10d      	bne.n	8004ca6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	021b      	lsls	r3, r3, #8
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ca4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a14      	ldr	r2, [pc, #80]	; (8004cfc <TIM_OC3_SetConfig+0xd0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d113      	bne.n	8004cd6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	695b      	ldr	r3, [r3, #20]
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	699b      	ldr	r3, [r3, #24]
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	621a      	str	r2, [r3, #32]
}
 8004cf0:	bf00      	nop
 8004cf2:	371c      	adds	r7, #28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bc80      	pop	{r7}
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	40012c00 	.word	0x40012c00

08004d00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b087      	sub	sp, #28
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	021b      	lsls	r3, r3, #8
 8004d3e:	68fa      	ldr	r2, [r7, #12]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	031b      	lsls	r3, r3, #12
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a0f      	ldr	r2, [pc, #60]	; (8004d98 <TIM_OC4_SetConfig+0x98>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d109      	bne.n	8004d74 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	019b      	lsls	r3, r3, #6
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	40012c00 	.word	0x40012c00

08004d9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b087      	sub	sp, #28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	f023 0201 	bic.w	r2, r3, #1
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f023 030a 	bic.w	r3, r3, #10
 8004dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	621a      	str	r2, [r3, #32]
}
 8004dee:	bf00      	nop
 8004df0:	371c      	adds	r7, #28
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6a1b      	ldr	r3, [r3, #32]
 8004e0e:	f023 0210 	bic.w	r2, r3, #16
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	031b      	lsls	r3, r3, #12
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e34:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	011b      	lsls	r3, r3, #4
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	621a      	str	r2, [r3, #32]
}
 8004e4c:	bf00      	nop
 8004e4e:	371c      	adds	r7, #28
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr

08004e56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b085      	sub	sp, #20
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e6e:	683a      	ldr	r2, [r7, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	f043 0307 	orr.w	r3, r3, #7
 8004e78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	609a      	str	r2, [r3, #8]
}
 8004e80:	bf00      	nop
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc80      	pop	{r7}
 8004e88:	4770      	bx	lr

08004e8a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b087      	sub	sp, #28
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	607a      	str	r2, [r7, #4]
 8004e96:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ea4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	021a      	lsls	r2, r3, #8
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	431a      	orrs	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	609a      	str	r2, [r3, #8]
}
 8004ebe:	bf00      	nop
 8004ec0:	371c      	adds	r7, #28
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr

08004ec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 031f 	and.w	r3, r3, #31
 8004eda:	2201      	movs	r2, #1
 8004edc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1a      	ldr	r2, [r3, #32]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	401a      	ands	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f003 031f 	and.w	r3, r3, #31
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	fa01 f303 	lsl.w	r3, r1, r3
 8004f00:	431a      	orrs	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr

08004f10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d101      	bne.n	8004f28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f24:	2302      	movs	r3, #2
 8004f26:	e046      	b.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a16      	ldr	r2, [pc, #88]	; (8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d00e      	beq.n	8004f8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f74:	d009      	beq.n	8004f8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a12      	ldr	r2, [pc, #72]	; (8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d004      	beq.n	8004f8a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a10      	ldr	r2, [pc, #64]	; (8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d10c      	bne.n	8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bc80      	pop	{r7}
 8004fbe:	4770      	bx	lr
 8004fc0:	40012c00 	.word	0x40012c00
 8004fc4:	40000400 	.word	0x40000400
 8004fc8:	40000800 	.word	0x40000800

08004fcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr

08004fde <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fde:	b480      	push	{r7}
 8004fe0:	b083      	sub	sp, #12
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fe6:	bf00      	nop
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bc80      	pop	{r7}
 8004fee:	4770      	bx	lr

08004ff0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e042      	b.n	8005088 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d106      	bne.n	800501c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fc fc9e 	bl	8001958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2224      	movs	r2, #36	; 0x24
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005032:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 fe63 	bl	8005d00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005048:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695a      	ldr	r2, [r3, #20]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005058:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005068:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2220      	movs	r2, #32
 8005074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	4613      	mov	r3, r2
 800509c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b20      	cmp	r3, #32
 80050a8:	d112      	bne.n	80050d0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_UART_Receive_DMA+0x26>
 80050b0:	88fb      	ldrh	r3, [r7, #6]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e00b      	b.n	80050d2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80050c0:	88fb      	ldrh	r3, [r7, #6]
 80050c2:	461a      	mov	r2, r3
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f000 fbbe 	bl	8005848 <UART_Start_Receive_DMA>
 80050cc:	4603      	mov	r3, r0
 80050ce:	e000      	b.n	80050d2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80050d0:	2302      	movs	r3, #2
  }
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
	...

080050dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b0ba      	sub	sp, #232	; 0xe8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005102:	2300      	movs	r3, #0
 8005104:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005108:	2300      	movs	r3, #0
 800510a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800510e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005112:	f003 030f 	and.w	r3, r3, #15
 8005116:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800511a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10f      	bne.n	8005142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005126:	f003 0320 	and.w	r3, r3, #32
 800512a:	2b00      	cmp	r3, #0
 800512c:	d009      	beq.n	8005142 <HAL_UART_IRQHandler+0x66>
 800512e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005132:	f003 0320 	and.w	r3, r3, #32
 8005136:	2b00      	cmp	r3, #0
 8005138:	d003      	beq.n	8005142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fd22 	bl	8005b84 <UART_Receive_IT>
      return;
 8005140:	e25b      	b.n	80055fa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 80de 	beq.w	8005308 <HAL_UART_IRQHandler+0x22c>
 800514c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d106      	bne.n	8005166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800515c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80d1 	beq.w	8005308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00b      	beq.n	800518a <HAL_UART_IRQHandler+0xae>
 8005172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800517a:	2b00      	cmp	r3, #0
 800517c:	d005      	beq.n	800518a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	f043 0201 	orr.w	r2, r3, #1
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800518a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00b      	beq.n	80051ae <HAL_UART_IRQHandler+0xd2>
 8005196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d005      	beq.n	80051ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a6:	f043 0202 	orr.w	r2, r3, #2
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00b      	beq.n	80051d2 <HAL_UART_IRQHandler+0xf6>
 80051ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d005      	beq.n	80051d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	f043 0204 	orr.w	r2, r3, #4
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80051d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d011      	beq.n	8005202 <HAL_UART_IRQHandler+0x126>
 80051de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051e2:	f003 0320 	and.w	r3, r3, #32
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d105      	bne.n	80051f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051fa:	f043 0208 	orr.w	r2, r3, #8
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005206:	2b00      	cmp	r3, #0
 8005208:	f000 81f2 	beq.w	80055f0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800520c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d008      	beq.n	800522a <HAL_UART_IRQHandler+0x14e>
 8005218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 fcad 	bl	8005b84 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	bf14      	ite	ne
 8005238:	2301      	movne	r3, #1
 800523a:	2300      	moveq	r3, #0
 800523c:	b2db      	uxtb	r3, r3
 800523e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005246:	f003 0308 	and.w	r3, r3, #8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d103      	bne.n	8005256 <HAL_UART_IRQHandler+0x17a>
 800524e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005252:	2b00      	cmp	r3, #0
 8005254:	d04f      	beq.n	80052f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fbb7 	bl	80059ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005266:	2b00      	cmp	r3, #0
 8005268:	d041      	beq.n	80052ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	3314      	adds	r3, #20
 8005270:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005274:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005278:	e853 3f00 	ldrex	r3, [r3]
 800527c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005280:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005296:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800529a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052a6:	e841 2300 	strex	r3, r2, [r1]
 80052aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80052ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1d9      	bne.n	800526a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d013      	beq.n	80052e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c2:	4a7e      	ldr	r2, [pc, #504]	; (80054bc <HAL_UART_IRQHandler+0x3e0>)
 80052c4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fd fe28 	bl	8002f20 <HAL_DMA_Abort_IT>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d016      	beq.n	8005304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052e0:	4610      	mov	r0, r2
 80052e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052e4:	e00e      	b.n	8005304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f99c 	bl	8005624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052ec:	e00a      	b.n	8005304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f998 	bl	8005624 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052f4:	e006      	b.n	8005304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f994 	bl	8005624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005302:	e175      	b.n	80055f0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005304:	bf00      	nop
    return;
 8005306:	e173      	b.n	80055f0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	2b01      	cmp	r3, #1
 800530e:	f040 814f 	bne.w	80055b0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	2b00      	cmp	r3, #0
 800531c:	f000 8148 	beq.w	80055b0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005324:	f003 0310 	and.w	r3, r3, #16
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 8141 	beq.w	80055b0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800532e:	2300      	movs	r3, #0
 8005330:	60bb      	str	r3, [r7, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	60bb      	str	r3, [r7, #8]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	60bb      	str	r3, [r7, #8]
 8005342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 80b6 	beq.w	80054c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 8145 	beq.w	80055f4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800536e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005372:	429a      	cmp	r2, r3
 8005374:	f080 813e 	bcs.w	80055f4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800537e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	2b20      	cmp	r3, #32
 8005388:	f000 8088 	beq.w	800549c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	330c      	adds	r3, #12
 8005392:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800539a:	e853 3f00 	ldrex	r3, [r3]
 800539e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	330c      	adds	r3, #12
 80053b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80053b8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80053bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80053c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80053c8:	e841 2300 	strex	r3, r2, [r1]
 80053cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80053d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1d9      	bne.n	800538c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3314      	adds	r3, #20
 80053de:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053e2:	e853 3f00 	ldrex	r3, [r3]
 80053e6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053ea:	f023 0301 	bic.w	r3, r3, #1
 80053ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3314      	adds	r3, #20
 80053f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80053fc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005400:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005402:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005404:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005408:	e841 2300 	strex	r3, r2, [r1]
 800540c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800540e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e1      	bne.n	80053d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	3314      	adds	r3, #20
 800541a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800541e:	e853 3f00 	ldrex	r3, [r3]
 8005422:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005424:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800542a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	3314      	adds	r3, #20
 8005434:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005438:	66fa      	str	r2, [r7, #108]	; 0x6c
 800543a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800543e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005440:	e841 2300 	strex	r3, r2, [r1]
 8005444:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005446:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1e3      	bne.n	8005414 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2220      	movs	r2, #32
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	330c      	adds	r3, #12
 8005460:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005462:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005464:	e853 3f00 	ldrex	r3, [r3]
 8005468:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800546a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800546c:	f023 0310 	bic.w	r3, r3, #16
 8005470:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	330c      	adds	r3, #12
 800547a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800547e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005480:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005484:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005486:	e841 2300 	strex	r3, r2, [r1]
 800548a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800548c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1e3      	bne.n	800545a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005496:	4618      	mov	r0, r3
 8005498:	f7fd fd06 	bl	8002ea8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2202      	movs	r2, #2
 80054a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	4619      	mov	r1, r3
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f8bf 	bl	8005636 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054b8:	e09c      	b.n	80055f4 <HAL_UART_IRQHandler+0x518>
 80054ba:	bf00      	nop
 80054bc:	08005a8f 	.word	0x08005a8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 808e 	beq.w	80055f8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80054dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 8089 	beq.w	80055f8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	330c      	adds	r3, #12
 80054ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80054f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054fc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	330c      	adds	r3, #12
 8005506:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800550a:	647a      	str	r2, [r7, #68]	; 0x44
 800550c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005510:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005518:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e3      	bne.n	80054e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3314      	adds	r3, #20
 8005524:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	e853 3f00 	ldrex	r3, [r3]
 800552c:	623b      	str	r3, [r7, #32]
   return(result);
 800552e:	6a3b      	ldr	r3, [r7, #32]
 8005530:	f023 0301 	bic.w	r3, r3, #1
 8005534:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	3314      	adds	r3, #20
 800553e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005542:	633a      	str	r2, [r7, #48]	; 0x30
 8005544:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005546:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800554a:	e841 2300 	strex	r3, r2, [r1]
 800554e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1e3      	bne.n	800551e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2220      	movs	r2, #32
 800555a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	330c      	adds	r3, #12
 800556a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	60fb      	str	r3, [r7, #12]
   return(result);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0310 	bic.w	r3, r3, #16
 800557a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	330c      	adds	r3, #12
 8005584:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005588:	61fa      	str	r2, [r7, #28]
 800558a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558c:	69b9      	ldr	r1, [r7, #24]
 800558e:	69fa      	ldr	r2, [r7, #28]
 8005590:	e841 2300 	strex	r3, r2, [r1]
 8005594:	617b      	str	r3, [r7, #20]
   return(result);
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1e3      	bne.n	8005564 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2202      	movs	r2, #2
 80055a0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055a6:	4619      	mov	r1, r3
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f000 f844 	bl	8005636 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055ae:	e023      	b.n	80055f8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d009      	beq.n	80055d0 <HAL_UART_IRQHandler+0x4f4>
 80055bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 fa74 	bl	8005ab6 <UART_Transmit_IT>
    return;
 80055ce:	e014      	b.n	80055fa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00e      	beq.n	80055fa <HAL_UART_IRQHandler+0x51e>
 80055dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fab3 	bl	8005b54 <UART_EndTransmit_IT>
    return;
 80055ee:	e004      	b.n	80055fa <HAL_UART_IRQHandler+0x51e>
    return;
 80055f0:	bf00      	nop
 80055f2:	e002      	b.n	80055fa <HAL_UART_IRQHandler+0x51e>
      return;
 80055f4:	bf00      	nop
 80055f6:	e000      	b.n	80055fa <HAL_UART_IRQHandler+0x51e>
      return;
 80055f8:	bf00      	nop
  }
}
 80055fa:	37e8      	adds	r7, #232	; 0xe8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	bc80      	pop	{r7}
 8005610:	4770      	bx	lr

08005612 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr

08005624 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	bc80      	pop	{r7}
 8005634:	4770      	bx	lr

08005636 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
 800563e:	460b      	mov	r3, r1
 8005640:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr

0800564c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b09c      	sub	sp, #112	; 0x70
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005658:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0320 	and.w	r3, r3, #32
 8005664:	2b00      	cmp	r3, #0
 8005666:	d172      	bne.n	800574e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800566a:	2200      	movs	r2, #0
 800566c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800566e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	330c      	adds	r3, #12
 8005674:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800567e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005684:	66bb      	str	r3, [r7, #104]	; 0x68
 8005686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	330c      	adds	r3, #12
 800568c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800568e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005690:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800569c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e5      	bne.n	800566e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3314      	adds	r3, #20
 80056a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	667b      	str	r3, [r7, #100]	; 0x64
 80056ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3314      	adds	r3, #20
 80056c0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80056c2:	647a      	str	r2, [r7, #68]	; 0x44
 80056c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80056c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e5      	bne.n	80056a2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3314      	adds	r3, #20
 80056dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	623b      	str	r3, [r7, #32]
   return(result);
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056ec:	663b      	str	r3, [r7, #96]	; 0x60
 80056ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3314      	adds	r3, #20
 80056f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056f6:	633a      	str	r2, [r7, #48]	; 0x30
 80056f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800570a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800570c:	2220      	movs	r2, #32
 800570e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005716:	2b01      	cmp	r3, #1
 8005718:	d119      	bne.n	800574e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800571a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	330c      	adds	r3, #12
 8005720:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	60fb      	str	r3, [r7, #12]
   return(result);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f023 0310 	bic.w	r3, r3, #16
 8005730:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	330c      	adds	r3, #12
 8005738:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800573a:	61fa      	str	r2, [r7, #28]
 800573c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573e:	69b9      	ldr	r1, [r7, #24]
 8005740:	69fa      	ldr	r2, [r7, #28]
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	617b      	str	r3, [r7, #20]
   return(result);
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e5      	bne.n	800571a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800574e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005750:	2200      	movs	r2, #0
 8005752:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005758:	2b01      	cmp	r3, #1
 800575a:	d106      	bne.n	800576a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800575c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800575e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005760:	4619      	mov	r1, r3
 8005762:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005764:	f7ff ff67 	bl	8005636 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005768:	e002      	b.n	8005770 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800576a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800576c:	f7fb fe62 	bl	8001434 <HAL_UART_RxCpltCallback>
}
 8005770:	bf00      	nop
 8005772:	3770      	adds	r7, #112	; 0x70
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005790:	2b01      	cmp	r3, #1
 8005792:	d108      	bne.n	80057a6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005798:	085b      	lsrs	r3, r3, #1
 800579a:	b29b      	uxth	r3, r3
 800579c:	4619      	mov	r1, r3
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7ff ff49 	bl	8005636 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057a4:	e002      	b.n	80057ac <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f7ff ff33 	bl	8005612 <HAL_UART_RxHalfCpltCallback>
}
 80057ac:	bf00      	nop
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057bc:	2300      	movs	r3, #0
 80057be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	bf14      	ite	ne
 80057d4:	2301      	movne	r3, #1
 80057d6:	2300      	moveq	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b21      	cmp	r3, #33	; 0x21
 80057e6:	d108      	bne.n	80057fa <UART_DMAError+0x46>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d005      	beq.n	80057fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	2200      	movs	r2, #0
 80057f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80057f4:	68b8      	ldr	r0, [r7, #8]
 80057f6:	f000 f8c1 	bl	800597c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005804:	2b00      	cmp	r3, #0
 8005806:	bf14      	ite	ne
 8005808:	2301      	movne	r3, #1
 800580a:	2300      	moveq	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b22      	cmp	r3, #34	; 0x22
 800581a:	d108      	bne.n	800582e <UART_DMAError+0x7a>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d005      	beq.n	800582e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	2200      	movs	r2, #0
 8005826:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005828:	68b8      	ldr	r0, [r7, #8]
 800582a:	f000 f8ce 	bl	80059ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005832:	f043 0210 	orr.w	r2, r3, #16
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800583a:	68b8      	ldr	r0, [r7, #8]
 800583c:	f7ff fef2 	bl	8005624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b098      	sub	sp, #96	; 0x60
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	4613      	mov	r3, r2
 8005854:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2222      	movs	r2, #34	; 0x22
 800586c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005874:	4a3e      	ldr	r2, [pc, #248]	; (8005970 <UART_Start_Receive_DMA+0x128>)
 8005876:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800587c:	4a3d      	ldr	r2, [pc, #244]	; (8005974 <UART_Start_Receive_DMA+0x12c>)
 800587e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005884:	4a3c      	ldr	r2, [pc, #240]	; (8005978 <UART_Start_Receive_DMA+0x130>)
 8005886:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800588c:	2200      	movs	r2, #0
 800588e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005890:	f107 0308 	add.w	r3, r7, #8
 8005894:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3304      	adds	r3, #4
 80058a0:	4619      	mov	r1, r3
 80058a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	88fb      	ldrh	r3, [r7, #6]
 80058a8:	f7fd fa9e 	bl	8002de8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80058ac:	2300      	movs	r3, #0
 80058ae:	613b      	str	r3, [r7, #16]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	613b      	str	r3, [r7, #16]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	613b      	str	r3, [r7, #16]
 80058c0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d019      	beq.n	80058fe <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	330c      	adds	r3, #12
 80058d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058d4:	e853 3f00 	ldrex	r3, [r3]
 80058d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80058da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80058ea:	64fa      	str	r2, [r7, #76]	; 0x4c
 80058ec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80058f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058f2:	e841 2300 	strex	r3, r2, [r1]
 80058f6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80058f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1e5      	bne.n	80058ca <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	3314      	adds	r3, #20
 8005904:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005908:	e853 3f00 	ldrex	r3, [r3]
 800590c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800590e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	657b      	str	r3, [r7, #84]	; 0x54
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3314      	adds	r3, #20
 800591c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800591e:	63ba      	str	r2, [r7, #56]	; 0x38
 8005920:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005922:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005924:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005926:	e841 2300 	strex	r3, r2, [r1]
 800592a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800592c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800592e:	2b00      	cmp	r3, #0
 8005930:	d1e5      	bne.n	80058fe <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	3314      	adds	r3, #20
 8005938:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	e853 3f00 	ldrex	r3, [r3]
 8005940:	617b      	str	r3, [r7, #20]
   return(result);
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005948:	653b      	str	r3, [r7, #80]	; 0x50
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3314      	adds	r3, #20
 8005950:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005952:	627a      	str	r2, [r7, #36]	; 0x24
 8005954:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005956:	6a39      	ldr	r1, [r7, #32]
 8005958:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595a:	e841 2300 	strex	r3, r2, [r1]
 800595e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1e5      	bne.n	8005932 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3760      	adds	r7, #96	; 0x60
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	0800564d 	.word	0x0800564d
 8005974:	08005779 	.word	0x08005779
 8005978:	080057b5 	.word	0x080057b5

0800597c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800597c:	b480      	push	{r7}
 800597e:	b089      	sub	sp, #36	; 0x24
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	330c      	adds	r3, #12
 800598a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	60bb      	str	r3, [r7, #8]
   return(result);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800599a:	61fb      	str	r3, [r7, #28]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	330c      	adds	r3, #12
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	61ba      	str	r2, [r7, #24]
 80059a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6979      	ldr	r1, [r7, #20]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	613b      	str	r3, [r7, #16]
   return(result);
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e5      	bne.n	8005984 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80059c0:	bf00      	nop
 80059c2:	3724      	adds	r7, #36	; 0x24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bc80      	pop	{r7}
 80059c8:	4770      	bx	lr

080059ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b095      	sub	sp, #84	; 0x54
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	330c      	adds	r3, #12
 80059d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059dc:	e853 3f00 	ldrex	r3, [r3]
 80059e0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	330c      	adds	r3, #12
 80059f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059f2:	643a      	str	r2, [r7, #64]	; 0x40
 80059f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059fa:	e841 2300 	strex	r3, r2, [r1]
 80059fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1e5      	bne.n	80059d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	3314      	adds	r3, #20
 8005a0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	e853 3f00 	ldrex	r3, [r3]
 8005a14:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	f023 0301 	bic.w	r3, r3, #1
 8005a1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3314      	adds	r3, #20
 8005a24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a2e:	e841 2300 	strex	r3, r2, [r1]
 8005a32:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1e5      	bne.n	8005a06 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d119      	bne.n	8005a76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	330c      	adds	r3, #12
 8005a48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f023 0310 	bic.w	r3, r3, #16
 8005a58:	647b      	str	r3, [r7, #68]	; 0x44
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	330c      	adds	r3, #12
 8005a60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a62:	61ba      	str	r2, [r7, #24]
 8005a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a66:	6979      	ldr	r1, [r7, #20]
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	e841 2300 	strex	r3, r2, [r1]
 8005a6e:	613b      	str	r3, [r7, #16]
   return(result);
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1e5      	bne.n	8005a42 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a84:	bf00      	nop
 8005a86:	3754      	adds	r7, #84	; 0x54
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bc80      	pop	{r7}
 8005a8c:	4770      	bx	lr

08005a8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b084      	sub	sp, #16
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aa8:	68f8      	ldr	r0, [r7, #12]
 8005aaa:	f7ff fdbb 	bl	8005624 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aae:	bf00      	nop
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b085      	sub	sp, #20
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	2b21      	cmp	r3, #33	; 0x21
 8005ac8:	d13e      	bne.n	8005b48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ad2:	d114      	bne.n	8005afe <UART_Transmit_IT+0x48>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d110      	bne.n	8005afe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005af0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	1c9a      	adds	r2, r3, #2
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	621a      	str	r2, [r3, #32]
 8005afc:	e008      	b.n	8005b10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	1c59      	adds	r1, r3, #1
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6211      	str	r1, [r2, #32]
 8005b08:	781a      	ldrb	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	3b01      	subs	r3, #1
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d10f      	bne.n	8005b44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	68da      	ldr	r2, [r3, #12]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b44:	2300      	movs	r3, #0
 8005b46:	e000      	b.n	8005b4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b48:	2302      	movs	r3, #2
  }
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3714      	adds	r7, #20
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr

08005b54 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68da      	ldr	r2, [r3, #12]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b6a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f7ff fd43 	bl	8005600 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b08c      	sub	sp, #48	; 0x30
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b22      	cmp	r3, #34	; 0x22
 8005b96:	f040 80ae 	bne.w	8005cf6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ba2:	d117      	bne.n	8005bd4 <UART_Receive_IT+0x50>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d113      	bne.n	8005bd4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bac:	2300      	movs	r3, #0
 8005bae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bcc:	1c9a      	adds	r2, r3, #2
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	629a      	str	r2, [r3, #40]	; 0x28
 8005bd2:	e026      	b.n	8005c22 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be6:	d007      	beq.n	8005bf8 <UART_Receive_IT+0x74>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10a      	bne.n	8005c06 <UART_Receive_IT+0x82>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d106      	bne.n	8005c06 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	b2da      	uxtb	r2, r3
 8005c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c02:	701a      	strb	r2, [r3, #0]
 8005c04:	e008      	b.n	8005c18 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c16:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d15d      	bne.n	8005cf2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0220 	bic.w	r2, r2, #32
 8005c44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	695a      	ldr	r2, [r3, #20]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0201 	bic.w	r2, r2, #1
 8005c64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d135      	bne.n	8005ce8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	330c      	adds	r3, #12
 8005c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	e853 3f00 	ldrex	r3, [r3]
 8005c90:	613b      	str	r3, [r7, #16]
   return(result);
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f023 0310 	bic.w	r3, r3, #16
 8005c98:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	330c      	adds	r3, #12
 8005ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ca2:	623a      	str	r2, [r7, #32]
 8005ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	69f9      	ldr	r1, [r7, #28]
 8005ca8:	6a3a      	ldr	r2, [r7, #32]
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1e5      	bne.n	8005c82 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	2b10      	cmp	r3, #16
 8005cc2:	d10a      	bne.n	8005cda <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cde:	4619      	mov	r1, r3
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff fca8 	bl	8005636 <HAL_UARTEx_RxEventCallback>
 8005ce6:	e002      	b.n	8005cee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7fb fba3 	bl	8001434 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	e002      	b.n	8005cf8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	e000      	b.n	8005cf8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005cf6:	2302      	movs	r3, #2
  }
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3730      	adds	r7, #48	; 0x30
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689a      	ldr	r2, [r3, #8]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	431a      	orrs	r2, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005d3a:	f023 030c 	bic.w	r3, r3, #12
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	68b9      	ldr	r1, [r7, #8]
 8005d44:	430b      	orrs	r3, r1
 8005d46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a2c      	ldr	r2, [pc, #176]	; (8005e14 <UART_SetConfig+0x114>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d103      	bne.n	8005d70 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d68:	f7fd ffe8 	bl	8003d3c <HAL_RCC_GetPCLK2Freq>
 8005d6c:	60f8      	str	r0, [r7, #12]
 8005d6e:	e002      	b.n	8005d76 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d70:	f7fd ffd0 	bl	8003d14 <HAL_RCC_GetPCLK1Freq>
 8005d74:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	4413      	add	r3, r2
 8005d7e:	009a      	lsls	r2, r3, #2
 8005d80:	441a      	add	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d8c:	4a22      	ldr	r2, [pc, #136]	; (8005e18 <UART_SetConfig+0x118>)
 8005d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d92:	095b      	lsrs	r3, r3, #5
 8005d94:	0119      	lsls	r1, r3, #4
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	4613      	mov	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	4413      	add	r3, r2
 8005d9e:	009a      	lsls	r2, r3, #2
 8005da0:	441a      	add	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dac:	4b1a      	ldr	r3, [pc, #104]	; (8005e18 <UART_SetConfig+0x118>)
 8005dae:	fba3 0302 	umull	r0, r3, r3, r2
 8005db2:	095b      	lsrs	r3, r3, #5
 8005db4:	2064      	movs	r0, #100	; 0x64
 8005db6:	fb00 f303 	mul.w	r3, r0, r3
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	011b      	lsls	r3, r3, #4
 8005dbe:	3332      	adds	r3, #50	; 0x32
 8005dc0:	4a15      	ldr	r2, [pc, #84]	; (8005e18 <UART_SetConfig+0x118>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	095b      	lsrs	r3, r3, #5
 8005dc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dcc:	4419      	add	r1, r3
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009a      	lsls	r2, r3, #2
 8005dd8:	441a      	add	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <UART_SetConfig+0x118>)
 8005de6:	fba3 0302 	umull	r0, r3, r3, r2
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	2064      	movs	r0, #100	; 0x64
 8005dee:	fb00 f303 	mul.w	r3, r0, r3
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	3332      	adds	r3, #50	; 0x32
 8005df8:	4a07      	ldr	r2, [pc, #28]	; (8005e18 <UART_SetConfig+0x118>)
 8005dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	f003 020f 	and.w	r2, r3, #15
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	440a      	add	r2, r1
 8005e0a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e0c:	bf00      	nop
 8005e0e:	3710      	adds	r7, #16
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	40013800 	.word	0x40013800
 8005e18:	51eb851f 	.word	0x51eb851f

08005e1c <__cvt>:
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e22:	461f      	mov	r7, r3
 8005e24:	bfbb      	ittet	lt
 8005e26:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005e2a:	461f      	movlt	r7, r3
 8005e2c:	2300      	movge	r3, #0
 8005e2e:	232d      	movlt	r3, #45	; 0x2d
 8005e30:	b088      	sub	sp, #32
 8005e32:	4614      	mov	r4, r2
 8005e34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e36:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005e38:	7013      	strb	r3, [r2, #0]
 8005e3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005e3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005e40:	f023 0820 	bic.w	r8, r3, #32
 8005e44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e48:	d005      	beq.n	8005e56 <__cvt+0x3a>
 8005e4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e4e:	d100      	bne.n	8005e52 <__cvt+0x36>
 8005e50:	3501      	adds	r5, #1
 8005e52:	2302      	movs	r3, #2
 8005e54:	e000      	b.n	8005e58 <__cvt+0x3c>
 8005e56:	2303      	movs	r3, #3
 8005e58:	aa07      	add	r2, sp, #28
 8005e5a:	9204      	str	r2, [sp, #16]
 8005e5c:	aa06      	add	r2, sp, #24
 8005e5e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005e62:	e9cd 3500 	strd	r3, r5, [sp]
 8005e66:	4622      	mov	r2, r4
 8005e68:	463b      	mov	r3, r7
 8005e6a:	f001 f8b1 	bl	8006fd0 <_dtoa_r>
 8005e6e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e72:	4606      	mov	r6, r0
 8005e74:	d102      	bne.n	8005e7c <__cvt+0x60>
 8005e76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e78:	07db      	lsls	r3, r3, #31
 8005e7a:	d522      	bpl.n	8005ec2 <__cvt+0xa6>
 8005e7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e80:	eb06 0905 	add.w	r9, r6, r5
 8005e84:	d110      	bne.n	8005ea8 <__cvt+0x8c>
 8005e86:	7833      	ldrb	r3, [r6, #0]
 8005e88:	2b30      	cmp	r3, #48	; 0x30
 8005e8a:	d10a      	bne.n	8005ea2 <__cvt+0x86>
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	2300      	movs	r3, #0
 8005e90:	4620      	mov	r0, r4
 8005e92:	4639      	mov	r1, r7
 8005e94:	f7fa fd88 	bl	80009a8 <__aeabi_dcmpeq>
 8005e98:	b918      	cbnz	r0, 8005ea2 <__cvt+0x86>
 8005e9a:	f1c5 0501 	rsb	r5, r5, #1
 8005e9e:	f8ca 5000 	str.w	r5, [sl]
 8005ea2:	f8da 3000 	ldr.w	r3, [sl]
 8005ea6:	4499      	add	r9, r3
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4620      	mov	r0, r4
 8005eae:	4639      	mov	r1, r7
 8005eb0:	f7fa fd7a 	bl	80009a8 <__aeabi_dcmpeq>
 8005eb4:	b108      	cbz	r0, 8005eba <__cvt+0x9e>
 8005eb6:	f8cd 901c 	str.w	r9, [sp, #28]
 8005eba:	2230      	movs	r2, #48	; 0x30
 8005ebc:	9b07      	ldr	r3, [sp, #28]
 8005ebe:	454b      	cmp	r3, r9
 8005ec0:	d307      	bcc.n	8005ed2 <__cvt+0xb6>
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	9b07      	ldr	r3, [sp, #28]
 8005ec6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005ec8:	1b9b      	subs	r3, r3, r6
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	b008      	add	sp, #32
 8005ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ed2:	1c59      	adds	r1, r3, #1
 8005ed4:	9107      	str	r1, [sp, #28]
 8005ed6:	701a      	strb	r2, [r3, #0]
 8005ed8:	e7f0      	b.n	8005ebc <__cvt+0xa0>

08005eda <__exponent>:
 8005eda:	4603      	mov	r3, r0
 8005edc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ede:	2900      	cmp	r1, #0
 8005ee0:	f803 2b02 	strb.w	r2, [r3], #2
 8005ee4:	bfb6      	itet	lt
 8005ee6:	222d      	movlt	r2, #45	; 0x2d
 8005ee8:	222b      	movge	r2, #43	; 0x2b
 8005eea:	4249      	neglt	r1, r1
 8005eec:	2909      	cmp	r1, #9
 8005eee:	7042      	strb	r2, [r0, #1]
 8005ef0:	dd2a      	ble.n	8005f48 <__exponent+0x6e>
 8005ef2:	f10d 0207 	add.w	r2, sp, #7
 8005ef6:	4617      	mov	r7, r2
 8005ef8:	260a      	movs	r6, #10
 8005efa:	fb91 f5f6 	sdiv	r5, r1, r6
 8005efe:	4694      	mov	ip, r2
 8005f00:	fb06 1415 	mls	r4, r6, r5, r1
 8005f04:	3430      	adds	r4, #48	; 0x30
 8005f06:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005f0a:	460c      	mov	r4, r1
 8005f0c:	2c63      	cmp	r4, #99	; 0x63
 8005f0e:	4629      	mov	r1, r5
 8005f10:	f102 32ff 	add.w	r2, r2, #4294967295
 8005f14:	dcf1      	bgt.n	8005efa <__exponent+0x20>
 8005f16:	3130      	adds	r1, #48	; 0x30
 8005f18:	f1ac 0402 	sub.w	r4, ip, #2
 8005f1c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005f20:	4622      	mov	r2, r4
 8005f22:	1c41      	adds	r1, r0, #1
 8005f24:	42ba      	cmp	r2, r7
 8005f26:	d30a      	bcc.n	8005f3e <__exponent+0x64>
 8005f28:	f10d 0209 	add.w	r2, sp, #9
 8005f2c:	eba2 020c 	sub.w	r2, r2, ip
 8005f30:	42bc      	cmp	r4, r7
 8005f32:	bf88      	it	hi
 8005f34:	2200      	movhi	r2, #0
 8005f36:	4413      	add	r3, r2
 8005f38:	1a18      	subs	r0, r3, r0
 8005f3a:	b003      	add	sp, #12
 8005f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f3e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005f42:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005f46:	e7ed      	b.n	8005f24 <__exponent+0x4a>
 8005f48:	2330      	movs	r3, #48	; 0x30
 8005f4a:	3130      	adds	r1, #48	; 0x30
 8005f4c:	7083      	strb	r3, [r0, #2]
 8005f4e:	70c1      	strb	r1, [r0, #3]
 8005f50:	1d03      	adds	r3, r0, #4
 8005f52:	e7f1      	b.n	8005f38 <__exponent+0x5e>

08005f54 <_printf_float>:
 8005f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f58:	b091      	sub	sp, #68	; 0x44
 8005f5a:	460c      	mov	r4, r1
 8005f5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005f60:	4616      	mov	r6, r2
 8005f62:	461f      	mov	r7, r3
 8005f64:	4605      	mov	r5, r0
 8005f66:	f000 ff1f 	bl	8006da8 <_localeconv_r>
 8005f6a:	6803      	ldr	r3, [r0, #0]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f70:	f7fa f8ee 	bl	8000150 <strlen>
 8005f74:	2300      	movs	r3, #0
 8005f76:	930e      	str	r3, [sp, #56]	; 0x38
 8005f78:	f8d8 3000 	ldr.w	r3, [r8]
 8005f7c:	900a      	str	r0, [sp, #40]	; 0x28
 8005f7e:	3307      	adds	r3, #7
 8005f80:	f023 0307 	bic.w	r3, r3, #7
 8005f84:	f103 0208 	add.w	r2, r3, #8
 8005f88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005f8c:	f8d4 b000 	ldr.w	fp, [r4]
 8005f90:	f8c8 2000 	str.w	r2, [r8]
 8005f94:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005f98:	4652      	mov	r2, sl
 8005f9a:	4643      	mov	r3, r8
 8005f9c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005fa0:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005fa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8005faa:	4650      	mov	r0, sl
 8005fac:	4b9c      	ldr	r3, [pc, #624]	; (8006220 <_printf_float+0x2cc>)
 8005fae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fb0:	f7fa fd2c 	bl	8000a0c <__aeabi_dcmpun>
 8005fb4:	bb70      	cbnz	r0, 8006014 <_printf_float+0xc0>
 8005fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fba:	4650      	mov	r0, sl
 8005fbc:	4b98      	ldr	r3, [pc, #608]	; (8006220 <_printf_float+0x2cc>)
 8005fbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fc0:	f7fa fd06 	bl	80009d0 <__aeabi_dcmple>
 8005fc4:	bb30      	cbnz	r0, 8006014 <_printf_float+0xc0>
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	4650      	mov	r0, sl
 8005fcc:	4641      	mov	r1, r8
 8005fce:	f7fa fcf5 	bl	80009bc <__aeabi_dcmplt>
 8005fd2:	b110      	cbz	r0, 8005fda <_printf_float+0x86>
 8005fd4:	232d      	movs	r3, #45	; 0x2d
 8005fd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fda:	4a92      	ldr	r2, [pc, #584]	; (8006224 <_printf_float+0x2d0>)
 8005fdc:	4b92      	ldr	r3, [pc, #584]	; (8006228 <_printf_float+0x2d4>)
 8005fde:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005fe2:	bf94      	ite	ls
 8005fe4:	4690      	movls	r8, r2
 8005fe6:	4698      	movhi	r8, r3
 8005fe8:	2303      	movs	r3, #3
 8005fea:	f04f 0a00 	mov.w	sl, #0
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	f02b 0304 	bic.w	r3, fp, #4
 8005ff4:	6023      	str	r3, [r4, #0]
 8005ff6:	4633      	mov	r3, r6
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	9700      	str	r7, [sp, #0]
 8005ffe:	aa0f      	add	r2, sp, #60	; 0x3c
 8006000:	f000 f9d6 	bl	80063b0 <_printf_common>
 8006004:	3001      	adds	r0, #1
 8006006:	f040 8090 	bne.w	800612a <_printf_float+0x1d6>
 800600a:	f04f 30ff 	mov.w	r0, #4294967295
 800600e:	b011      	add	sp, #68	; 0x44
 8006010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006014:	4652      	mov	r2, sl
 8006016:	4643      	mov	r3, r8
 8006018:	4650      	mov	r0, sl
 800601a:	4641      	mov	r1, r8
 800601c:	f7fa fcf6 	bl	8000a0c <__aeabi_dcmpun>
 8006020:	b148      	cbz	r0, 8006036 <_printf_float+0xe2>
 8006022:	f1b8 0f00 	cmp.w	r8, #0
 8006026:	bfb8      	it	lt
 8006028:	232d      	movlt	r3, #45	; 0x2d
 800602a:	4a80      	ldr	r2, [pc, #512]	; (800622c <_printf_float+0x2d8>)
 800602c:	bfb8      	it	lt
 800602e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006032:	4b7f      	ldr	r3, [pc, #508]	; (8006230 <_printf_float+0x2dc>)
 8006034:	e7d3      	b.n	8005fde <_printf_float+0x8a>
 8006036:	6863      	ldr	r3, [r4, #4]
 8006038:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800603c:	1c5a      	adds	r2, r3, #1
 800603e:	d142      	bne.n	80060c6 <_printf_float+0x172>
 8006040:	2306      	movs	r3, #6
 8006042:	6063      	str	r3, [r4, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	9206      	str	r2, [sp, #24]
 8006048:	aa0e      	add	r2, sp, #56	; 0x38
 800604a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800604e:	aa0d      	add	r2, sp, #52	; 0x34
 8006050:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006054:	9203      	str	r2, [sp, #12]
 8006056:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800605a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800605e:	6023      	str	r3, [r4, #0]
 8006060:	6863      	ldr	r3, [r4, #4]
 8006062:	4652      	mov	r2, sl
 8006064:	9300      	str	r3, [sp, #0]
 8006066:	4628      	mov	r0, r5
 8006068:	4643      	mov	r3, r8
 800606a:	910b      	str	r1, [sp, #44]	; 0x2c
 800606c:	f7ff fed6 	bl	8005e1c <__cvt>
 8006070:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006072:	4680      	mov	r8, r0
 8006074:	2947      	cmp	r1, #71	; 0x47
 8006076:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006078:	d108      	bne.n	800608c <_printf_float+0x138>
 800607a:	1cc8      	adds	r0, r1, #3
 800607c:	db02      	blt.n	8006084 <_printf_float+0x130>
 800607e:	6863      	ldr	r3, [r4, #4]
 8006080:	4299      	cmp	r1, r3
 8006082:	dd40      	ble.n	8006106 <_printf_float+0x1b2>
 8006084:	f1a9 0902 	sub.w	r9, r9, #2
 8006088:	fa5f f989 	uxtb.w	r9, r9
 800608c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006090:	d81f      	bhi.n	80060d2 <_printf_float+0x17e>
 8006092:	464a      	mov	r2, r9
 8006094:	3901      	subs	r1, #1
 8006096:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800609a:	910d      	str	r1, [sp, #52]	; 0x34
 800609c:	f7ff ff1d 	bl	8005eda <__exponent>
 80060a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060a2:	4682      	mov	sl, r0
 80060a4:	1813      	adds	r3, r2, r0
 80060a6:	2a01      	cmp	r2, #1
 80060a8:	6123      	str	r3, [r4, #16]
 80060aa:	dc02      	bgt.n	80060b2 <_printf_float+0x15e>
 80060ac:	6822      	ldr	r2, [r4, #0]
 80060ae:	07d2      	lsls	r2, r2, #31
 80060b0:	d501      	bpl.n	80060b6 <_printf_float+0x162>
 80060b2:	3301      	adds	r3, #1
 80060b4:	6123      	str	r3, [r4, #16]
 80060b6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d09b      	beq.n	8005ff6 <_printf_float+0xa2>
 80060be:	232d      	movs	r3, #45	; 0x2d
 80060c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060c4:	e797      	b.n	8005ff6 <_printf_float+0xa2>
 80060c6:	2947      	cmp	r1, #71	; 0x47
 80060c8:	d1bc      	bne.n	8006044 <_printf_float+0xf0>
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d1ba      	bne.n	8006044 <_printf_float+0xf0>
 80060ce:	2301      	movs	r3, #1
 80060d0:	e7b7      	b.n	8006042 <_printf_float+0xee>
 80060d2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80060d6:	d118      	bne.n	800610a <_printf_float+0x1b6>
 80060d8:	2900      	cmp	r1, #0
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	dd0b      	ble.n	80060f6 <_printf_float+0x1a2>
 80060de:	6121      	str	r1, [r4, #16]
 80060e0:	b913      	cbnz	r3, 80060e8 <_printf_float+0x194>
 80060e2:	6822      	ldr	r2, [r4, #0]
 80060e4:	07d0      	lsls	r0, r2, #31
 80060e6:	d502      	bpl.n	80060ee <_printf_float+0x19a>
 80060e8:	3301      	adds	r3, #1
 80060ea:	440b      	add	r3, r1
 80060ec:	6123      	str	r3, [r4, #16]
 80060ee:	f04f 0a00 	mov.w	sl, #0
 80060f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80060f4:	e7df      	b.n	80060b6 <_printf_float+0x162>
 80060f6:	b913      	cbnz	r3, 80060fe <_printf_float+0x1aa>
 80060f8:	6822      	ldr	r2, [r4, #0]
 80060fa:	07d2      	lsls	r2, r2, #31
 80060fc:	d501      	bpl.n	8006102 <_printf_float+0x1ae>
 80060fe:	3302      	adds	r3, #2
 8006100:	e7f4      	b.n	80060ec <_printf_float+0x198>
 8006102:	2301      	movs	r3, #1
 8006104:	e7f2      	b.n	80060ec <_printf_float+0x198>
 8006106:	f04f 0967 	mov.w	r9, #103	; 0x67
 800610a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800610c:	4299      	cmp	r1, r3
 800610e:	db05      	blt.n	800611c <_printf_float+0x1c8>
 8006110:	6823      	ldr	r3, [r4, #0]
 8006112:	6121      	str	r1, [r4, #16]
 8006114:	07d8      	lsls	r0, r3, #31
 8006116:	d5ea      	bpl.n	80060ee <_printf_float+0x19a>
 8006118:	1c4b      	adds	r3, r1, #1
 800611a:	e7e7      	b.n	80060ec <_printf_float+0x198>
 800611c:	2900      	cmp	r1, #0
 800611e:	bfcc      	ite	gt
 8006120:	2201      	movgt	r2, #1
 8006122:	f1c1 0202 	rsble	r2, r1, #2
 8006126:	4413      	add	r3, r2
 8006128:	e7e0      	b.n	80060ec <_printf_float+0x198>
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	055a      	lsls	r2, r3, #21
 800612e:	d407      	bmi.n	8006140 <_printf_float+0x1ec>
 8006130:	6923      	ldr	r3, [r4, #16]
 8006132:	4642      	mov	r2, r8
 8006134:	4631      	mov	r1, r6
 8006136:	4628      	mov	r0, r5
 8006138:	47b8      	blx	r7
 800613a:	3001      	adds	r0, #1
 800613c:	d12b      	bne.n	8006196 <_printf_float+0x242>
 800613e:	e764      	b.n	800600a <_printf_float+0xb6>
 8006140:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006144:	f240 80dd 	bls.w	8006302 <_printf_float+0x3ae>
 8006148:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800614c:	2200      	movs	r2, #0
 800614e:	2300      	movs	r3, #0
 8006150:	f7fa fc2a 	bl	80009a8 <__aeabi_dcmpeq>
 8006154:	2800      	cmp	r0, #0
 8006156:	d033      	beq.n	80061c0 <_printf_float+0x26c>
 8006158:	2301      	movs	r3, #1
 800615a:	4631      	mov	r1, r6
 800615c:	4628      	mov	r0, r5
 800615e:	4a35      	ldr	r2, [pc, #212]	; (8006234 <_printf_float+0x2e0>)
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af51 	beq.w	800600a <_printf_float+0xb6>
 8006168:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800616c:	429a      	cmp	r2, r3
 800616e:	db02      	blt.n	8006176 <_printf_float+0x222>
 8006170:	6823      	ldr	r3, [r4, #0]
 8006172:	07d8      	lsls	r0, r3, #31
 8006174:	d50f      	bpl.n	8006196 <_printf_float+0x242>
 8006176:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	47b8      	blx	r7
 8006180:	3001      	adds	r0, #1
 8006182:	f43f af42 	beq.w	800600a <_printf_float+0xb6>
 8006186:	f04f 0800 	mov.w	r8, #0
 800618a:	f104 091a 	add.w	r9, r4, #26
 800618e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006190:	3b01      	subs	r3, #1
 8006192:	4543      	cmp	r3, r8
 8006194:	dc09      	bgt.n	80061aa <_printf_float+0x256>
 8006196:	6823      	ldr	r3, [r4, #0]
 8006198:	079b      	lsls	r3, r3, #30
 800619a:	f100 8104 	bmi.w	80063a6 <_printf_float+0x452>
 800619e:	68e0      	ldr	r0, [r4, #12]
 80061a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80061a2:	4298      	cmp	r0, r3
 80061a4:	bfb8      	it	lt
 80061a6:	4618      	movlt	r0, r3
 80061a8:	e731      	b.n	800600e <_printf_float+0xba>
 80061aa:	2301      	movs	r3, #1
 80061ac:	464a      	mov	r2, r9
 80061ae:	4631      	mov	r1, r6
 80061b0:	4628      	mov	r0, r5
 80061b2:	47b8      	blx	r7
 80061b4:	3001      	adds	r0, #1
 80061b6:	f43f af28 	beq.w	800600a <_printf_float+0xb6>
 80061ba:	f108 0801 	add.w	r8, r8, #1
 80061be:	e7e6      	b.n	800618e <_printf_float+0x23a>
 80061c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	dc38      	bgt.n	8006238 <_printf_float+0x2e4>
 80061c6:	2301      	movs	r3, #1
 80061c8:	4631      	mov	r1, r6
 80061ca:	4628      	mov	r0, r5
 80061cc:	4a19      	ldr	r2, [pc, #100]	; (8006234 <_printf_float+0x2e0>)
 80061ce:	47b8      	blx	r7
 80061d0:	3001      	adds	r0, #1
 80061d2:	f43f af1a 	beq.w	800600a <_printf_float+0xb6>
 80061d6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80061da:	4313      	orrs	r3, r2
 80061dc:	d102      	bne.n	80061e4 <_printf_float+0x290>
 80061de:	6823      	ldr	r3, [r4, #0]
 80061e0:	07d9      	lsls	r1, r3, #31
 80061e2:	d5d8      	bpl.n	8006196 <_printf_float+0x242>
 80061e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f af0b 	beq.w	800600a <_printf_float+0xb6>
 80061f4:	f04f 0900 	mov.w	r9, #0
 80061f8:	f104 0a1a 	add.w	sl, r4, #26
 80061fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061fe:	425b      	negs	r3, r3
 8006200:	454b      	cmp	r3, r9
 8006202:	dc01      	bgt.n	8006208 <_printf_float+0x2b4>
 8006204:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006206:	e794      	b.n	8006132 <_printf_float+0x1de>
 8006208:	2301      	movs	r3, #1
 800620a:	4652      	mov	r2, sl
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f aef9 	beq.w	800600a <_printf_float+0xb6>
 8006218:	f109 0901 	add.w	r9, r9, #1
 800621c:	e7ee      	b.n	80061fc <_printf_float+0x2a8>
 800621e:	bf00      	nop
 8006220:	7fefffff 	.word	0x7fefffff
 8006224:	0800ae7a 	.word	0x0800ae7a
 8006228:	0800ae7e 	.word	0x0800ae7e
 800622c:	0800ae82 	.word	0x0800ae82
 8006230:	0800ae86 	.word	0x0800ae86
 8006234:	0800b210 	.word	0x0800b210
 8006238:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800623a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623c:	429a      	cmp	r2, r3
 800623e:	bfa8      	it	ge
 8006240:	461a      	movge	r2, r3
 8006242:	2a00      	cmp	r2, #0
 8006244:	4691      	mov	r9, r2
 8006246:	dc37      	bgt.n	80062b8 <_printf_float+0x364>
 8006248:	f04f 0b00 	mov.w	fp, #0
 800624c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006250:	f104 021a 	add.w	r2, r4, #26
 8006254:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006258:	ebaa 0309 	sub.w	r3, sl, r9
 800625c:	455b      	cmp	r3, fp
 800625e:	dc33      	bgt.n	80062c8 <_printf_float+0x374>
 8006260:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006264:	429a      	cmp	r2, r3
 8006266:	db3b      	blt.n	80062e0 <_printf_float+0x38c>
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	07da      	lsls	r2, r3, #31
 800626c:	d438      	bmi.n	80062e0 <_printf_float+0x38c>
 800626e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006272:	eba2 0903 	sub.w	r9, r2, r3
 8006276:	eba2 020a 	sub.w	r2, r2, sl
 800627a:	4591      	cmp	r9, r2
 800627c:	bfa8      	it	ge
 800627e:	4691      	movge	r9, r2
 8006280:	f1b9 0f00 	cmp.w	r9, #0
 8006284:	dc34      	bgt.n	80062f0 <_printf_float+0x39c>
 8006286:	f04f 0800 	mov.w	r8, #0
 800628a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800628e:	f104 0a1a 	add.w	sl, r4, #26
 8006292:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006296:	1a9b      	subs	r3, r3, r2
 8006298:	eba3 0309 	sub.w	r3, r3, r9
 800629c:	4543      	cmp	r3, r8
 800629e:	f77f af7a 	ble.w	8006196 <_printf_float+0x242>
 80062a2:	2301      	movs	r3, #1
 80062a4:	4652      	mov	r2, sl
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	f43f aeac 	beq.w	800600a <_printf_float+0xb6>
 80062b2:	f108 0801 	add.w	r8, r8, #1
 80062b6:	e7ec      	b.n	8006292 <_printf_float+0x33e>
 80062b8:	4613      	mov	r3, r2
 80062ba:	4631      	mov	r1, r6
 80062bc:	4642      	mov	r2, r8
 80062be:	4628      	mov	r0, r5
 80062c0:	47b8      	blx	r7
 80062c2:	3001      	adds	r0, #1
 80062c4:	d1c0      	bne.n	8006248 <_printf_float+0x2f4>
 80062c6:	e6a0      	b.n	800600a <_printf_float+0xb6>
 80062c8:	2301      	movs	r3, #1
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	920b      	str	r2, [sp, #44]	; 0x2c
 80062d0:	47b8      	blx	r7
 80062d2:	3001      	adds	r0, #1
 80062d4:	f43f ae99 	beq.w	800600a <_printf_float+0xb6>
 80062d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80062da:	f10b 0b01 	add.w	fp, fp, #1
 80062de:	e7b9      	b.n	8006254 <_printf_float+0x300>
 80062e0:	4631      	mov	r1, r6
 80062e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062e6:	4628      	mov	r0, r5
 80062e8:	47b8      	blx	r7
 80062ea:	3001      	adds	r0, #1
 80062ec:	d1bf      	bne.n	800626e <_printf_float+0x31a>
 80062ee:	e68c      	b.n	800600a <_printf_float+0xb6>
 80062f0:	464b      	mov	r3, r9
 80062f2:	4631      	mov	r1, r6
 80062f4:	4628      	mov	r0, r5
 80062f6:	eb08 020a 	add.w	r2, r8, sl
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	d1c2      	bne.n	8006286 <_printf_float+0x332>
 8006300:	e683      	b.n	800600a <_printf_float+0xb6>
 8006302:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006304:	2a01      	cmp	r2, #1
 8006306:	dc01      	bgt.n	800630c <_printf_float+0x3b8>
 8006308:	07db      	lsls	r3, r3, #31
 800630a:	d539      	bpl.n	8006380 <_printf_float+0x42c>
 800630c:	2301      	movs	r3, #1
 800630e:	4642      	mov	r2, r8
 8006310:	4631      	mov	r1, r6
 8006312:	4628      	mov	r0, r5
 8006314:	47b8      	blx	r7
 8006316:	3001      	adds	r0, #1
 8006318:	f43f ae77 	beq.w	800600a <_printf_float+0xb6>
 800631c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006320:	4631      	mov	r1, r6
 8006322:	4628      	mov	r0, r5
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	f43f ae6f 	beq.w	800600a <_printf_float+0xb6>
 800632c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006330:	2200      	movs	r2, #0
 8006332:	2300      	movs	r3, #0
 8006334:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006338:	f7fa fb36 	bl	80009a8 <__aeabi_dcmpeq>
 800633c:	b9d8      	cbnz	r0, 8006376 <_printf_float+0x422>
 800633e:	f109 33ff 	add.w	r3, r9, #4294967295
 8006342:	f108 0201 	add.w	r2, r8, #1
 8006346:	4631      	mov	r1, r6
 8006348:	4628      	mov	r0, r5
 800634a:	47b8      	blx	r7
 800634c:	3001      	adds	r0, #1
 800634e:	d10e      	bne.n	800636e <_printf_float+0x41a>
 8006350:	e65b      	b.n	800600a <_printf_float+0xb6>
 8006352:	2301      	movs	r3, #1
 8006354:	464a      	mov	r2, r9
 8006356:	4631      	mov	r1, r6
 8006358:	4628      	mov	r0, r5
 800635a:	47b8      	blx	r7
 800635c:	3001      	adds	r0, #1
 800635e:	f43f ae54 	beq.w	800600a <_printf_float+0xb6>
 8006362:	f108 0801 	add.w	r8, r8, #1
 8006366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006368:	3b01      	subs	r3, #1
 800636a:	4543      	cmp	r3, r8
 800636c:	dcf1      	bgt.n	8006352 <_printf_float+0x3fe>
 800636e:	4653      	mov	r3, sl
 8006370:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006374:	e6de      	b.n	8006134 <_printf_float+0x1e0>
 8006376:	f04f 0800 	mov.w	r8, #0
 800637a:	f104 091a 	add.w	r9, r4, #26
 800637e:	e7f2      	b.n	8006366 <_printf_float+0x412>
 8006380:	2301      	movs	r3, #1
 8006382:	4642      	mov	r2, r8
 8006384:	e7df      	b.n	8006346 <_printf_float+0x3f2>
 8006386:	2301      	movs	r3, #1
 8006388:	464a      	mov	r2, r9
 800638a:	4631      	mov	r1, r6
 800638c:	4628      	mov	r0, r5
 800638e:	47b8      	blx	r7
 8006390:	3001      	adds	r0, #1
 8006392:	f43f ae3a 	beq.w	800600a <_printf_float+0xb6>
 8006396:	f108 0801 	add.w	r8, r8, #1
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800639e:	1a5b      	subs	r3, r3, r1
 80063a0:	4543      	cmp	r3, r8
 80063a2:	dcf0      	bgt.n	8006386 <_printf_float+0x432>
 80063a4:	e6fb      	b.n	800619e <_printf_float+0x24a>
 80063a6:	f04f 0800 	mov.w	r8, #0
 80063aa:	f104 0919 	add.w	r9, r4, #25
 80063ae:	e7f4      	b.n	800639a <_printf_float+0x446>

080063b0 <_printf_common>:
 80063b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b4:	4616      	mov	r6, r2
 80063b6:	4699      	mov	r9, r3
 80063b8:	688a      	ldr	r2, [r1, #8]
 80063ba:	690b      	ldr	r3, [r1, #16]
 80063bc:	4607      	mov	r7, r0
 80063be:	4293      	cmp	r3, r2
 80063c0:	bfb8      	it	lt
 80063c2:	4613      	movlt	r3, r2
 80063c4:	6033      	str	r3, [r6, #0]
 80063c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063ca:	460c      	mov	r4, r1
 80063cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063d0:	b10a      	cbz	r2, 80063d6 <_printf_common+0x26>
 80063d2:	3301      	adds	r3, #1
 80063d4:	6033      	str	r3, [r6, #0]
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	0699      	lsls	r1, r3, #26
 80063da:	bf42      	ittt	mi
 80063dc:	6833      	ldrmi	r3, [r6, #0]
 80063de:	3302      	addmi	r3, #2
 80063e0:	6033      	strmi	r3, [r6, #0]
 80063e2:	6825      	ldr	r5, [r4, #0]
 80063e4:	f015 0506 	ands.w	r5, r5, #6
 80063e8:	d106      	bne.n	80063f8 <_printf_common+0x48>
 80063ea:	f104 0a19 	add.w	sl, r4, #25
 80063ee:	68e3      	ldr	r3, [r4, #12]
 80063f0:	6832      	ldr	r2, [r6, #0]
 80063f2:	1a9b      	subs	r3, r3, r2
 80063f4:	42ab      	cmp	r3, r5
 80063f6:	dc2b      	bgt.n	8006450 <_printf_common+0xa0>
 80063f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063fc:	1e13      	subs	r3, r2, #0
 80063fe:	6822      	ldr	r2, [r4, #0]
 8006400:	bf18      	it	ne
 8006402:	2301      	movne	r3, #1
 8006404:	0692      	lsls	r2, r2, #26
 8006406:	d430      	bmi.n	800646a <_printf_common+0xba>
 8006408:	4649      	mov	r1, r9
 800640a:	4638      	mov	r0, r7
 800640c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006410:	47c0      	blx	r8
 8006412:	3001      	adds	r0, #1
 8006414:	d023      	beq.n	800645e <_printf_common+0xae>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	6922      	ldr	r2, [r4, #16]
 800641a:	f003 0306 	and.w	r3, r3, #6
 800641e:	2b04      	cmp	r3, #4
 8006420:	bf14      	ite	ne
 8006422:	2500      	movne	r5, #0
 8006424:	6833      	ldreq	r3, [r6, #0]
 8006426:	f04f 0600 	mov.w	r6, #0
 800642a:	bf08      	it	eq
 800642c:	68e5      	ldreq	r5, [r4, #12]
 800642e:	f104 041a 	add.w	r4, r4, #26
 8006432:	bf08      	it	eq
 8006434:	1aed      	subeq	r5, r5, r3
 8006436:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800643a:	bf08      	it	eq
 800643c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006440:	4293      	cmp	r3, r2
 8006442:	bfc4      	itt	gt
 8006444:	1a9b      	subgt	r3, r3, r2
 8006446:	18ed      	addgt	r5, r5, r3
 8006448:	42b5      	cmp	r5, r6
 800644a:	d11a      	bne.n	8006482 <_printf_common+0xd2>
 800644c:	2000      	movs	r0, #0
 800644e:	e008      	b.n	8006462 <_printf_common+0xb2>
 8006450:	2301      	movs	r3, #1
 8006452:	4652      	mov	r2, sl
 8006454:	4649      	mov	r1, r9
 8006456:	4638      	mov	r0, r7
 8006458:	47c0      	blx	r8
 800645a:	3001      	adds	r0, #1
 800645c:	d103      	bne.n	8006466 <_printf_common+0xb6>
 800645e:	f04f 30ff 	mov.w	r0, #4294967295
 8006462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006466:	3501      	adds	r5, #1
 8006468:	e7c1      	b.n	80063ee <_printf_common+0x3e>
 800646a:	2030      	movs	r0, #48	; 0x30
 800646c:	18e1      	adds	r1, r4, r3
 800646e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006472:	1c5a      	adds	r2, r3, #1
 8006474:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006478:	4422      	add	r2, r4
 800647a:	3302      	adds	r3, #2
 800647c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006480:	e7c2      	b.n	8006408 <_printf_common+0x58>
 8006482:	2301      	movs	r3, #1
 8006484:	4622      	mov	r2, r4
 8006486:	4649      	mov	r1, r9
 8006488:	4638      	mov	r0, r7
 800648a:	47c0      	blx	r8
 800648c:	3001      	adds	r0, #1
 800648e:	d0e6      	beq.n	800645e <_printf_common+0xae>
 8006490:	3601      	adds	r6, #1
 8006492:	e7d9      	b.n	8006448 <_printf_common+0x98>

08006494 <_printf_i>:
 8006494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006498:	7e0f      	ldrb	r7, [r1, #24]
 800649a:	4691      	mov	r9, r2
 800649c:	2f78      	cmp	r7, #120	; 0x78
 800649e:	4680      	mov	r8, r0
 80064a0:	460c      	mov	r4, r1
 80064a2:	469a      	mov	sl, r3
 80064a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80064a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064aa:	d807      	bhi.n	80064bc <_printf_i+0x28>
 80064ac:	2f62      	cmp	r7, #98	; 0x62
 80064ae:	d80a      	bhi.n	80064c6 <_printf_i+0x32>
 80064b0:	2f00      	cmp	r7, #0
 80064b2:	f000 80d5 	beq.w	8006660 <_printf_i+0x1cc>
 80064b6:	2f58      	cmp	r7, #88	; 0x58
 80064b8:	f000 80c1 	beq.w	800663e <_printf_i+0x1aa>
 80064bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064c4:	e03a      	b.n	800653c <_printf_i+0xa8>
 80064c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064ca:	2b15      	cmp	r3, #21
 80064cc:	d8f6      	bhi.n	80064bc <_printf_i+0x28>
 80064ce:	a101      	add	r1, pc, #4	; (adr r1, 80064d4 <_printf_i+0x40>)
 80064d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064d4:	0800652d 	.word	0x0800652d
 80064d8:	08006541 	.word	0x08006541
 80064dc:	080064bd 	.word	0x080064bd
 80064e0:	080064bd 	.word	0x080064bd
 80064e4:	080064bd 	.word	0x080064bd
 80064e8:	080064bd 	.word	0x080064bd
 80064ec:	08006541 	.word	0x08006541
 80064f0:	080064bd 	.word	0x080064bd
 80064f4:	080064bd 	.word	0x080064bd
 80064f8:	080064bd 	.word	0x080064bd
 80064fc:	080064bd 	.word	0x080064bd
 8006500:	08006647 	.word	0x08006647
 8006504:	0800656d 	.word	0x0800656d
 8006508:	08006601 	.word	0x08006601
 800650c:	080064bd 	.word	0x080064bd
 8006510:	080064bd 	.word	0x080064bd
 8006514:	08006669 	.word	0x08006669
 8006518:	080064bd 	.word	0x080064bd
 800651c:	0800656d 	.word	0x0800656d
 8006520:	080064bd 	.word	0x080064bd
 8006524:	080064bd 	.word	0x080064bd
 8006528:	08006609 	.word	0x08006609
 800652c:	682b      	ldr	r3, [r5, #0]
 800652e:	1d1a      	adds	r2, r3, #4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	602a      	str	r2, [r5, #0]
 8006534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006538:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800653c:	2301      	movs	r3, #1
 800653e:	e0a0      	b.n	8006682 <_printf_i+0x1ee>
 8006540:	6820      	ldr	r0, [r4, #0]
 8006542:	682b      	ldr	r3, [r5, #0]
 8006544:	0607      	lsls	r7, r0, #24
 8006546:	f103 0104 	add.w	r1, r3, #4
 800654a:	6029      	str	r1, [r5, #0]
 800654c:	d501      	bpl.n	8006552 <_printf_i+0xbe>
 800654e:	681e      	ldr	r6, [r3, #0]
 8006550:	e003      	b.n	800655a <_printf_i+0xc6>
 8006552:	0646      	lsls	r6, r0, #25
 8006554:	d5fb      	bpl.n	800654e <_printf_i+0xba>
 8006556:	f9b3 6000 	ldrsh.w	r6, [r3]
 800655a:	2e00      	cmp	r6, #0
 800655c:	da03      	bge.n	8006566 <_printf_i+0xd2>
 800655e:	232d      	movs	r3, #45	; 0x2d
 8006560:	4276      	negs	r6, r6
 8006562:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006566:	230a      	movs	r3, #10
 8006568:	4859      	ldr	r0, [pc, #356]	; (80066d0 <_printf_i+0x23c>)
 800656a:	e012      	b.n	8006592 <_printf_i+0xfe>
 800656c:	682b      	ldr	r3, [r5, #0]
 800656e:	6820      	ldr	r0, [r4, #0]
 8006570:	1d19      	adds	r1, r3, #4
 8006572:	6029      	str	r1, [r5, #0]
 8006574:	0605      	lsls	r5, r0, #24
 8006576:	d501      	bpl.n	800657c <_printf_i+0xe8>
 8006578:	681e      	ldr	r6, [r3, #0]
 800657a:	e002      	b.n	8006582 <_printf_i+0xee>
 800657c:	0641      	lsls	r1, r0, #25
 800657e:	d5fb      	bpl.n	8006578 <_printf_i+0xe4>
 8006580:	881e      	ldrh	r6, [r3, #0]
 8006582:	2f6f      	cmp	r7, #111	; 0x6f
 8006584:	bf0c      	ite	eq
 8006586:	2308      	moveq	r3, #8
 8006588:	230a      	movne	r3, #10
 800658a:	4851      	ldr	r0, [pc, #324]	; (80066d0 <_printf_i+0x23c>)
 800658c:	2100      	movs	r1, #0
 800658e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006592:	6865      	ldr	r5, [r4, #4]
 8006594:	2d00      	cmp	r5, #0
 8006596:	bfa8      	it	ge
 8006598:	6821      	ldrge	r1, [r4, #0]
 800659a:	60a5      	str	r5, [r4, #8]
 800659c:	bfa4      	itt	ge
 800659e:	f021 0104 	bicge.w	r1, r1, #4
 80065a2:	6021      	strge	r1, [r4, #0]
 80065a4:	b90e      	cbnz	r6, 80065aa <_printf_i+0x116>
 80065a6:	2d00      	cmp	r5, #0
 80065a8:	d04b      	beq.n	8006642 <_printf_i+0x1ae>
 80065aa:	4615      	mov	r5, r2
 80065ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80065b0:	fb03 6711 	mls	r7, r3, r1, r6
 80065b4:	5dc7      	ldrb	r7, [r0, r7]
 80065b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065ba:	4637      	mov	r7, r6
 80065bc:	42bb      	cmp	r3, r7
 80065be:	460e      	mov	r6, r1
 80065c0:	d9f4      	bls.n	80065ac <_printf_i+0x118>
 80065c2:	2b08      	cmp	r3, #8
 80065c4:	d10b      	bne.n	80065de <_printf_i+0x14a>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	07de      	lsls	r6, r3, #31
 80065ca:	d508      	bpl.n	80065de <_printf_i+0x14a>
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	6861      	ldr	r1, [r4, #4]
 80065d0:	4299      	cmp	r1, r3
 80065d2:	bfde      	ittt	le
 80065d4:	2330      	movle	r3, #48	; 0x30
 80065d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065de:	1b52      	subs	r2, r2, r5
 80065e0:	6122      	str	r2, [r4, #16]
 80065e2:	464b      	mov	r3, r9
 80065e4:	4621      	mov	r1, r4
 80065e6:	4640      	mov	r0, r8
 80065e8:	f8cd a000 	str.w	sl, [sp]
 80065ec:	aa03      	add	r2, sp, #12
 80065ee:	f7ff fedf 	bl	80063b0 <_printf_common>
 80065f2:	3001      	adds	r0, #1
 80065f4:	d14a      	bne.n	800668c <_printf_i+0x1f8>
 80065f6:	f04f 30ff 	mov.w	r0, #4294967295
 80065fa:	b004      	add	sp, #16
 80065fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006600:	6823      	ldr	r3, [r4, #0]
 8006602:	f043 0320 	orr.w	r3, r3, #32
 8006606:	6023      	str	r3, [r4, #0]
 8006608:	2778      	movs	r7, #120	; 0x78
 800660a:	4832      	ldr	r0, [pc, #200]	; (80066d4 <_printf_i+0x240>)
 800660c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	6829      	ldr	r1, [r5, #0]
 8006614:	061f      	lsls	r7, r3, #24
 8006616:	f851 6b04 	ldr.w	r6, [r1], #4
 800661a:	d402      	bmi.n	8006622 <_printf_i+0x18e>
 800661c:	065f      	lsls	r7, r3, #25
 800661e:	bf48      	it	mi
 8006620:	b2b6      	uxthmi	r6, r6
 8006622:	07df      	lsls	r7, r3, #31
 8006624:	bf48      	it	mi
 8006626:	f043 0320 	orrmi.w	r3, r3, #32
 800662a:	6029      	str	r1, [r5, #0]
 800662c:	bf48      	it	mi
 800662e:	6023      	strmi	r3, [r4, #0]
 8006630:	b91e      	cbnz	r6, 800663a <_printf_i+0x1a6>
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	f023 0320 	bic.w	r3, r3, #32
 8006638:	6023      	str	r3, [r4, #0]
 800663a:	2310      	movs	r3, #16
 800663c:	e7a6      	b.n	800658c <_printf_i+0xf8>
 800663e:	4824      	ldr	r0, [pc, #144]	; (80066d0 <_printf_i+0x23c>)
 8006640:	e7e4      	b.n	800660c <_printf_i+0x178>
 8006642:	4615      	mov	r5, r2
 8006644:	e7bd      	b.n	80065c2 <_printf_i+0x12e>
 8006646:	682b      	ldr	r3, [r5, #0]
 8006648:	6826      	ldr	r6, [r4, #0]
 800664a:	1d18      	adds	r0, r3, #4
 800664c:	6961      	ldr	r1, [r4, #20]
 800664e:	6028      	str	r0, [r5, #0]
 8006650:	0635      	lsls	r5, r6, #24
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	d501      	bpl.n	800665a <_printf_i+0x1c6>
 8006656:	6019      	str	r1, [r3, #0]
 8006658:	e002      	b.n	8006660 <_printf_i+0x1cc>
 800665a:	0670      	lsls	r0, r6, #25
 800665c:	d5fb      	bpl.n	8006656 <_printf_i+0x1c2>
 800665e:	8019      	strh	r1, [r3, #0]
 8006660:	2300      	movs	r3, #0
 8006662:	4615      	mov	r5, r2
 8006664:	6123      	str	r3, [r4, #16]
 8006666:	e7bc      	b.n	80065e2 <_printf_i+0x14e>
 8006668:	682b      	ldr	r3, [r5, #0]
 800666a:	2100      	movs	r1, #0
 800666c:	1d1a      	adds	r2, r3, #4
 800666e:	602a      	str	r2, [r5, #0]
 8006670:	681d      	ldr	r5, [r3, #0]
 8006672:	6862      	ldr	r2, [r4, #4]
 8006674:	4628      	mov	r0, r5
 8006676:	f000 fc0e 	bl	8006e96 <memchr>
 800667a:	b108      	cbz	r0, 8006680 <_printf_i+0x1ec>
 800667c:	1b40      	subs	r0, r0, r5
 800667e:	6060      	str	r0, [r4, #4]
 8006680:	6863      	ldr	r3, [r4, #4]
 8006682:	6123      	str	r3, [r4, #16]
 8006684:	2300      	movs	r3, #0
 8006686:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800668a:	e7aa      	b.n	80065e2 <_printf_i+0x14e>
 800668c:	462a      	mov	r2, r5
 800668e:	4649      	mov	r1, r9
 8006690:	4640      	mov	r0, r8
 8006692:	6923      	ldr	r3, [r4, #16]
 8006694:	47d0      	blx	sl
 8006696:	3001      	adds	r0, #1
 8006698:	d0ad      	beq.n	80065f6 <_printf_i+0x162>
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	079b      	lsls	r3, r3, #30
 800669e:	d413      	bmi.n	80066c8 <_printf_i+0x234>
 80066a0:	68e0      	ldr	r0, [r4, #12]
 80066a2:	9b03      	ldr	r3, [sp, #12]
 80066a4:	4298      	cmp	r0, r3
 80066a6:	bfb8      	it	lt
 80066a8:	4618      	movlt	r0, r3
 80066aa:	e7a6      	b.n	80065fa <_printf_i+0x166>
 80066ac:	2301      	movs	r3, #1
 80066ae:	4632      	mov	r2, r6
 80066b0:	4649      	mov	r1, r9
 80066b2:	4640      	mov	r0, r8
 80066b4:	47d0      	blx	sl
 80066b6:	3001      	adds	r0, #1
 80066b8:	d09d      	beq.n	80065f6 <_printf_i+0x162>
 80066ba:	3501      	adds	r5, #1
 80066bc:	68e3      	ldr	r3, [r4, #12]
 80066be:	9903      	ldr	r1, [sp, #12]
 80066c0:	1a5b      	subs	r3, r3, r1
 80066c2:	42ab      	cmp	r3, r5
 80066c4:	dcf2      	bgt.n	80066ac <_printf_i+0x218>
 80066c6:	e7eb      	b.n	80066a0 <_printf_i+0x20c>
 80066c8:	2500      	movs	r5, #0
 80066ca:	f104 0619 	add.w	r6, r4, #25
 80066ce:	e7f5      	b.n	80066bc <_printf_i+0x228>
 80066d0:	0800ae8a 	.word	0x0800ae8a
 80066d4:	0800ae9b 	.word	0x0800ae9b

080066d8 <_scanf_float>:
 80066d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066dc:	b087      	sub	sp, #28
 80066de:	9303      	str	r3, [sp, #12]
 80066e0:	688b      	ldr	r3, [r1, #8]
 80066e2:	4617      	mov	r7, r2
 80066e4:	1e5a      	subs	r2, r3, #1
 80066e6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066ea:	bf85      	ittet	hi
 80066ec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066f0:	195b      	addhi	r3, r3, r5
 80066f2:	2300      	movls	r3, #0
 80066f4:	9302      	strhi	r3, [sp, #8]
 80066f6:	bf88      	it	hi
 80066f8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066fc:	468b      	mov	fp, r1
 80066fe:	f04f 0500 	mov.w	r5, #0
 8006702:	bf8c      	ite	hi
 8006704:	608b      	strhi	r3, [r1, #8]
 8006706:	9302      	strls	r3, [sp, #8]
 8006708:	680b      	ldr	r3, [r1, #0]
 800670a:	4680      	mov	r8, r0
 800670c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006710:	f84b 3b1c 	str.w	r3, [fp], #28
 8006714:	460c      	mov	r4, r1
 8006716:	465e      	mov	r6, fp
 8006718:	46aa      	mov	sl, r5
 800671a:	46a9      	mov	r9, r5
 800671c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006720:	9501      	str	r5, [sp, #4]
 8006722:	68a2      	ldr	r2, [r4, #8]
 8006724:	b152      	cbz	r2, 800673c <_scanf_float+0x64>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	781b      	ldrb	r3, [r3, #0]
 800672a:	2b4e      	cmp	r3, #78	; 0x4e
 800672c:	d864      	bhi.n	80067f8 <_scanf_float+0x120>
 800672e:	2b40      	cmp	r3, #64	; 0x40
 8006730:	d83c      	bhi.n	80067ac <_scanf_float+0xd4>
 8006732:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006736:	b2c8      	uxtb	r0, r1
 8006738:	280e      	cmp	r0, #14
 800673a:	d93a      	bls.n	80067b2 <_scanf_float+0xda>
 800673c:	f1b9 0f00 	cmp.w	r9, #0
 8006740:	d003      	beq.n	800674a <_scanf_float+0x72>
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006748:	6023      	str	r3, [r4, #0]
 800674a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800674e:	f1ba 0f01 	cmp.w	sl, #1
 8006752:	f200 8113 	bhi.w	800697c <_scanf_float+0x2a4>
 8006756:	455e      	cmp	r6, fp
 8006758:	f200 8105 	bhi.w	8006966 <_scanf_float+0x28e>
 800675c:	2501      	movs	r5, #1
 800675e:	4628      	mov	r0, r5
 8006760:	b007      	add	sp, #28
 8006762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006766:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800676a:	2a0d      	cmp	r2, #13
 800676c:	d8e6      	bhi.n	800673c <_scanf_float+0x64>
 800676e:	a101      	add	r1, pc, #4	; (adr r1, 8006774 <_scanf_float+0x9c>)
 8006770:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006774:	080068b3 	.word	0x080068b3
 8006778:	0800673d 	.word	0x0800673d
 800677c:	0800673d 	.word	0x0800673d
 8006780:	0800673d 	.word	0x0800673d
 8006784:	08006913 	.word	0x08006913
 8006788:	080068eb 	.word	0x080068eb
 800678c:	0800673d 	.word	0x0800673d
 8006790:	0800673d 	.word	0x0800673d
 8006794:	080068c1 	.word	0x080068c1
 8006798:	0800673d 	.word	0x0800673d
 800679c:	0800673d 	.word	0x0800673d
 80067a0:	0800673d 	.word	0x0800673d
 80067a4:	0800673d 	.word	0x0800673d
 80067a8:	08006879 	.word	0x08006879
 80067ac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80067b0:	e7db      	b.n	800676a <_scanf_float+0x92>
 80067b2:	290e      	cmp	r1, #14
 80067b4:	d8c2      	bhi.n	800673c <_scanf_float+0x64>
 80067b6:	a001      	add	r0, pc, #4	; (adr r0, 80067bc <_scanf_float+0xe4>)
 80067b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80067bc:	0800686b 	.word	0x0800686b
 80067c0:	0800673d 	.word	0x0800673d
 80067c4:	0800686b 	.word	0x0800686b
 80067c8:	080068ff 	.word	0x080068ff
 80067cc:	0800673d 	.word	0x0800673d
 80067d0:	08006819 	.word	0x08006819
 80067d4:	08006855 	.word	0x08006855
 80067d8:	08006855 	.word	0x08006855
 80067dc:	08006855 	.word	0x08006855
 80067e0:	08006855 	.word	0x08006855
 80067e4:	08006855 	.word	0x08006855
 80067e8:	08006855 	.word	0x08006855
 80067ec:	08006855 	.word	0x08006855
 80067f0:	08006855 	.word	0x08006855
 80067f4:	08006855 	.word	0x08006855
 80067f8:	2b6e      	cmp	r3, #110	; 0x6e
 80067fa:	d809      	bhi.n	8006810 <_scanf_float+0x138>
 80067fc:	2b60      	cmp	r3, #96	; 0x60
 80067fe:	d8b2      	bhi.n	8006766 <_scanf_float+0x8e>
 8006800:	2b54      	cmp	r3, #84	; 0x54
 8006802:	d077      	beq.n	80068f4 <_scanf_float+0x21c>
 8006804:	2b59      	cmp	r3, #89	; 0x59
 8006806:	d199      	bne.n	800673c <_scanf_float+0x64>
 8006808:	2d07      	cmp	r5, #7
 800680a:	d197      	bne.n	800673c <_scanf_float+0x64>
 800680c:	2508      	movs	r5, #8
 800680e:	e029      	b.n	8006864 <_scanf_float+0x18c>
 8006810:	2b74      	cmp	r3, #116	; 0x74
 8006812:	d06f      	beq.n	80068f4 <_scanf_float+0x21c>
 8006814:	2b79      	cmp	r3, #121	; 0x79
 8006816:	e7f6      	b.n	8006806 <_scanf_float+0x12e>
 8006818:	6821      	ldr	r1, [r4, #0]
 800681a:	05c8      	lsls	r0, r1, #23
 800681c:	d51a      	bpl.n	8006854 <_scanf_float+0x17c>
 800681e:	9b02      	ldr	r3, [sp, #8]
 8006820:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006824:	6021      	str	r1, [r4, #0]
 8006826:	f109 0901 	add.w	r9, r9, #1
 800682a:	b11b      	cbz	r3, 8006834 <_scanf_float+0x15c>
 800682c:	3b01      	subs	r3, #1
 800682e:	3201      	adds	r2, #1
 8006830:	9302      	str	r3, [sp, #8]
 8006832:	60a2      	str	r2, [r4, #8]
 8006834:	68a3      	ldr	r3, [r4, #8]
 8006836:	3b01      	subs	r3, #1
 8006838:	60a3      	str	r3, [r4, #8]
 800683a:	6923      	ldr	r3, [r4, #16]
 800683c:	3301      	adds	r3, #1
 800683e:	6123      	str	r3, [r4, #16]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	3b01      	subs	r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	607b      	str	r3, [r7, #4]
 8006848:	f340 8084 	ble.w	8006954 <_scanf_float+0x27c>
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	3301      	adds	r3, #1
 8006850:	603b      	str	r3, [r7, #0]
 8006852:	e766      	b.n	8006722 <_scanf_float+0x4a>
 8006854:	eb1a 0f05 	cmn.w	sl, r5
 8006858:	f47f af70 	bne.w	800673c <_scanf_float+0x64>
 800685c:	6822      	ldr	r2, [r4, #0]
 800685e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006862:	6022      	str	r2, [r4, #0]
 8006864:	f806 3b01 	strb.w	r3, [r6], #1
 8006868:	e7e4      	b.n	8006834 <_scanf_float+0x15c>
 800686a:	6822      	ldr	r2, [r4, #0]
 800686c:	0610      	lsls	r0, r2, #24
 800686e:	f57f af65 	bpl.w	800673c <_scanf_float+0x64>
 8006872:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006876:	e7f4      	b.n	8006862 <_scanf_float+0x18a>
 8006878:	f1ba 0f00 	cmp.w	sl, #0
 800687c:	d10e      	bne.n	800689c <_scanf_float+0x1c4>
 800687e:	f1b9 0f00 	cmp.w	r9, #0
 8006882:	d10e      	bne.n	80068a2 <_scanf_float+0x1ca>
 8006884:	6822      	ldr	r2, [r4, #0]
 8006886:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800688a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800688e:	d108      	bne.n	80068a2 <_scanf_float+0x1ca>
 8006890:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006894:	f04f 0a01 	mov.w	sl, #1
 8006898:	6022      	str	r2, [r4, #0]
 800689a:	e7e3      	b.n	8006864 <_scanf_float+0x18c>
 800689c:	f1ba 0f02 	cmp.w	sl, #2
 80068a0:	d055      	beq.n	800694e <_scanf_float+0x276>
 80068a2:	2d01      	cmp	r5, #1
 80068a4:	d002      	beq.n	80068ac <_scanf_float+0x1d4>
 80068a6:	2d04      	cmp	r5, #4
 80068a8:	f47f af48 	bne.w	800673c <_scanf_float+0x64>
 80068ac:	3501      	adds	r5, #1
 80068ae:	b2ed      	uxtb	r5, r5
 80068b0:	e7d8      	b.n	8006864 <_scanf_float+0x18c>
 80068b2:	f1ba 0f01 	cmp.w	sl, #1
 80068b6:	f47f af41 	bne.w	800673c <_scanf_float+0x64>
 80068ba:	f04f 0a02 	mov.w	sl, #2
 80068be:	e7d1      	b.n	8006864 <_scanf_float+0x18c>
 80068c0:	b97d      	cbnz	r5, 80068e2 <_scanf_float+0x20a>
 80068c2:	f1b9 0f00 	cmp.w	r9, #0
 80068c6:	f47f af3c 	bne.w	8006742 <_scanf_float+0x6a>
 80068ca:	6822      	ldr	r2, [r4, #0]
 80068cc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068d0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068d4:	f47f af39 	bne.w	800674a <_scanf_float+0x72>
 80068d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068dc:	2501      	movs	r5, #1
 80068de:	6022      	str	r2, [r4, #0]
 80068e0:	e7c0      	b.n	8006864 <_scanf_float+0x18c>
 80068e2:	2d03      	cmp	r5, #3
 80068e4:	d0e2      	beq.n	80068ac <_scanf_float+0x1d4>
 80068e6:	2d05      	cmp	r5, #5
 80068e8:	e7de      	b.n	80068a8 <_scanf_float+0x1d0>
 80068ea:	2d02      	cmp	r5, #2
 80068ec:	f47f af26 	bne.w	800673c <_scanf_float+0x64>
 80068f0:	2503      	movs	r5, #3
 80068f2:	e7b7      	b.n	8006864 <_scanf_float+0x18c>
 80068f4:	2d06      	cmp	r5, #6
 80068f6:	f47f af21 	bne.w	800673c <_scanf_float+0x64>
 80068fa:	2507      	movs	r5, #7
 80068fc:	e7b2      	b.n	8006864 <_scanf_float+0x18c>
 80068fe:	6822      	ldr	r2, [r4, #0]
 8006900:	0591      	lsls	r1, r2, #22
 8006902:	f57f af1b 	bpl.w	800673c <_scanf_float+0x64>
 8006906:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800690a:	6022      	str	r2, [r4, #0]
 800690c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006910:	e7a8      	b.n	8006864 <_scanf_float+0x18c>
 8006912:	6822      	ldr	r2, [r4, #0]
 8006914:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006918:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800691c:	d006      	beq.n	800692c <_scanf_float+0x254>
 800691e:	0550      	lsls	r0, r2, #21
 8006920:	f57f af0c 	bpl.w	800673c <_scanf_float+0x64>
 8006924:	f1b9 0f00 	cmp.w	r9, #0
 8006928:	f43f af0f 	beq.w	800674a <_scanf_float+0x72>
 800692c:	0591      	lsls	r1, r2, #22
 800692e:	bf58      	it	pl
 8006930:	9901      	ldrpl	r1, [sp, #4]
 8006932:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006936:	bf58      	it	pl
 8006938:	eba9 0101 	subpl.w	r1, r9, r1
 800693c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006940:	f04f 0900 	mov.w	r9, #0
 8006944:	bf58      	it	pl
 8006946:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800694a:	6022      	str	r2, [r4, #0]
 800694c:	e78a      	b.n	8006864 <_scanf_float+0x18c>
 800694e:	f04f 0a03 	mov.w	sl, #3
 8006952:	e787      	b.n	8006864 <_scanf_float+0x18c>
 8006954:	4639      	mov	r1, r7
 8006956:	4640      	mov	r0, r8
 8006958:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800695c:	4798      	blx	r3
 800695e:	2800      	cmp	r0, #0
 8006960:	f43f aedf 	beq.w	8006722 <_scanf_float+0x4a>
 8006964:	e6ea      	b.n	800673c <_scanf_float+0x64>
 8006966:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800696a:	463a      	mov	r2, r7
 800696c:	4640      	mov	r0, r8
 800696e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006972:	4798      	blx	r3
 8006974:	6923      	ldr	r3, [r4, #16]
 8006976:	3b01      	subs	r3, #1
 8006978:	6123      	str	r3, [r4, #16]
 800697a:	e6ec      	b.n	8006756 <_scanf_float+0x7e>
 800697c:	1e6b      	subs	r3, r5, #1
 800697e:	2b06      	cmp	r3, #6
 8006980:	d825      	bhi.n	80069ce <_scanf_float+0x2f6>
 8006982:	2d02      	cmp	r5, #2
 8006984:	d836      	bhi.n	80069f4 <_scanf_float+0x31c>
 8006986:	455e      	cmp	r6, fp
 8006988:	f67f aee8 	bls.w	800675c <_scanf_float+0x84>
 800698c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006990:	463a      	mov	r2, r7
 8006992:	4640      	mov	r0, r8
 8006994:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006998:	4798      	blx	r3
 800699a:	6923      	ldr	r3, [r4, #16]
 800699c:	3b01      	subs	r3, #1
 800699e:	6123      	str	r3, [r4, #16]
 80069a0:	e7f1      	b.n	8006986 <_scanf_float+0x2ae>
 80069a2:	9802      	ldr	r0, [sp, #8]
 80069a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80069ac:	463a      	mov	r2, r7
 80069ae:	9002      	str	r0, [sp, #8]
 80069b0:	4640      	mov	r0, r8
 80069b2:	4798      	blx	r3
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	6123      	str	r3, [r4, #16]
 80069ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069be:	fa5f fa8a 	uxtb.w	sl, sl
 80069c2:	f1ba 0f02 	cmp.w	sl, #2
 80069c6:	d1ec      	bne.n	80069a2 <_scanf_float+0x2ca>
 80069c8:	3d03      	subs	r5, #3
 80069ca:	b2ed      	uxtb	r5, r5
 80069cc:	1b76      	subs	r6, r6, r5
 80069ce:	6823      	ldr	r3, [r4, #0]
 80069d0:	05da      	lsls	r2, r3, #23
 80069d2:	d52f      	bpl.n	8006a34 <_scanf_float+0x35c>
 80069d4:	055b      	lsls	r3, r3, #21
 80069d6:	d510      	bpl.n	80069fa <_scanf_float+0x322>
 80069d8:	455e      	cmp	r6, fp
 80069da:	f67f aebf 	bls.w	800675c <_scanf_float+0x84>
 80069de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069e2:	463a      	mov	r2, r7
 80069e4:	4640      	mov	r0, r8
 80069e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069ea:	4798      	blx	r3
 80069ec:	6923      	ldr	r3, [r4, #16]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	6123      	str	r3, [r4, #16]
 80069f2:	e7f1      	b.n	80069d8 <_scanf_float+0x300>
 80069f4:	46aa      	mov	sl, r5
 80069f6:	9602      	str	r6, [sp, #8]
 80069f8:	e7df      	b.n	80069ba <_scanf_float+0x2e2>
 80069fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80069fe:	6923      	ldr	r3, [r4, #16]
 8006a00:	2965      	cmp	r1, #101	; 0x65
 8006a02:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a06:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a0a:	6123      	str	r3, [r4, #16]
 8006a0c:	d00c      	beq.n	8006a28 <_scanf_float+0x350>
 8006a0e:	2945      	cmp	r1, #69	; 0x45
 8006a10:	d00a      	beq.n	8006a28 <_scanf_float+0x350>
 8006a12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a16:	463a      	mov	r2, r7
 8006a18:	4640      	mov	r0, r8
 8006a1a:	4798      	blx	r3
 8006a1c:	6923      	ldr	r3, [r4, #16]
 8006a1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a22:	3b01      	subs	r3, #1
 8006a24:	1eb5      	subs	r5, r6, #2
 8006a26:	6123      	str	r3, [r4, #16]
 8006a28:	463a      	mov	r2, r7
 8006a2a:	4640      	mov	r0, r8
 8006a2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a30:	4798      	blx	r3
 8006a32:	462e      	mov	r6, r5
 8006a34:	6825      	ldr	r5, [r4, #0]
 8006a36:	f015 0510 	ands.w	r5, r5, #16
 8006a3a:	d155      	bne.n	8006ae8 <_scanf_float+0x410>
 8006a3c:	7035      	strb	r5, [r6, #0]
 8006a3e:	6823      	ldr	r3, [r4, #0]
 8006a40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a48:	d11d      	bne.n	8006a86 <_scanf_float+0x3ae>
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	454b      	cmp	r3, r9
 8006a4e:	eba3 0209 	sub.w	r2, r3, r9
 8006a52:	d125      	bne.n	8006aa0 <_scanf_float+0x3c8>
 8006a54:	2200      	movs	r2, #0
 8006a56:	4659      	mov	r1, fp
 8006a58:	4640      	mov	r0, r8
 8006a5a:	f002 fc4d 	bl	80092f8 <_strtod_r>
 8006a5e:	9b03      	ldr	r3, [sp, #12]
 8006a60:	f8d4 c000 	ldr.w	ip, [r4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f01c 0f02 	tst.w	ip, #2
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	460f      	mov	r7, r1
 8006a6e:	f103 0204 	add.w	r2, r3, #4
 8006a72:	d020      	beq.n	8006ab6 <_scanf_float+0x3de>
 8006a74:	9903      	ldr	r1, [sp, #12]
 8006a76:	600a      	str	r2, [r1, #0]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	e9c3 6700 	strd	r6, r7, [r3]
 8006a7e:	68e3      	ldr	r3, [r4, #12]
 8006a80:	3301      	adds	r3, #1
 8006a82:	60e3      	str	r3, [r4, #12]
 8006a84:	e66b      	b.n	800675e <_scanf_float+0x86>
 8006a86:	9b04      	ldr	r3, [sp, #16]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0e3      	beq.n	8006a54 <_scanf_float+0x37c>
 8006a8c:	9905      	ldr	r1, [sp, #20]
 8006a8e:	230a      	movs	r3, #10
 8006a90:	462a      	mov	r2, r5
 8006a92:	4640      	mov	r0, r8
 8006a94:	3101      	adds	r1, #1
 8006a96:	f002 fcb3 	bl	8009400 <_strtol_r>
 8006a9a:	9b04      	ldr	r3, [sp, #16]
 8006a9c:	9e05      	ldr	r6, [sp, #20]
 8006a9e:	1ac2      	subs	r2, r0, r3
 8006aa0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006aa4:	429e      	cmp	r6, r3
 8006aa6:	bf28      	it	cs
 8006aa8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006aac:	4630      	mov	r0, r6
 8006aae:	490f      	ldr	r1, [pc, #60]	; (8006aec <_scanf_float+0x414>)
 8006ab0:	f000 f8e2 	bl	8006c78 <siprintf>
 8006ab4:	e7ce      	b.n	8006a54 <_scanf_float+0x37c>
 8006ab6:	f01c 0f04 	tst.w	ip, #4
 8006aba:	d1db      	bne.n	8006a74 <_scanf_float+0x39c>
 8006abc:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006ac0:	f8cc 2000 	str.w	r2, [ip]
 8006ac4:	f8d3 8000 	ldr.w	r8, [r3]
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	f7f9 ff9e 	bl	8000a0c <__aeabi_dcmpun>
 8006ad0:	b128      	cbz	r0, 8006ade <_scanf_float+0x406>
 8006ad2:	4807      	ldr	r0, [pc, #28]	; (8006af0 <_scanf_float+0x418>)
 8006ad4:	f000 f9ee 	bl	8006eb4 <nanf>
 8006ad8:	f8c8 0000 	str.w	r0, [r8]
 8006adc:	e7cf      	b.n	8006a7e <_scanf_float+0x3a6>
 8006ade:	4630      	mov	r0, r6
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	f7f9 fff1 	bl	8000ac8 <__aeabi_d2f>
 8006ae6:	e7f7      	b.n	8006ad8 <_scanf_float+0x400>
 8006ae8:	2500      	movs	r5, #0
 8006aea:	e638      	b.n	800675e <_scanf_float+0x86>
 8006aec:	0800aeac 	.word	0x0800aeac
 8006af0:	0800b258 	.word	0x0800b258

08006af4 <std>:
 8006af4:	2300      	movs	r3, #0
 8006af6:	b510      	push	{r4, lr}
 8006af8:	4604      	mov	r4, r0
 8006afa:	e9c0 3300 	strd	r3, r3, [r0]
 8006afe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b02:	6083      	str	r3, [r0, #8]
 8006b04:	8181      	strh	r1, [r0, #12]
 8006b06:	6643      	str	r3, [r0, #100]	; 0x64
 8006b08:	81c2      	strh	r2, [r0, #14]
 8006b0a:	6183      	str	r3, [r0, #24]
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	2208      	movs	r2, #8
 8006b10:	305c      	adds	r0, #92	; 0x5c
 8006b12:	f000 f940 	bl	8006d96 <memset>
 8006b16:	4b0d      	ldr	r3, [pc, #52]	; (8006b4c <std+0x58>)
 8006b18:	6224      	str	r4, [r4, #32]
 8006b1a:	6263      	str	r3, [r4, #36]	; 0x24
 8006b1c:	4b0c      	ldr	r3, [pc, #48]	; (8006b50 <std+0x5c>)
 8006b1e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b20:	4b0c      	ldr	r3, [pc, #48]	; (8006b54 <std+0x60>)
 8006b22:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b24:	4b0c      	ldr	r3, [pc, #48]	; (8006b58 <std+0x64>)
 8006b26:	6323      	str	r3, [r4, #48]	; 0x30
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <std+0x68>)
 8006b2a:	429c      	cmp	r4, r3
 8006b2c:	d006      	beq.n	8006b3c <std+0x48>
 8006b2e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b32:	4294      	cmp	r4, r2
 8006b34:	d002      	beq.n	8006b3c <std+0x48>
 8006b36:	33d0      	adds	r3, #208	; 0xd0
 8006b38:	429c      	cmp	r4, r3
 8006b3a:	d105      	bne.n	8006b48 <std+0x54>
 8006b3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b44:	f000 b9a4 	b.w	8006e90 <__retarget_lock_init_recursive>
 8006b48:	bd10      	pop	{r4, pc}
 8006b4a:	bf00      	nop
 8006b4c:	08006d0d 	.word	0x08006d0d
 8006b50:	08006d33 	.word	0x08006d33
 8006b54:	08006d6b 	.word	0x08006d6b
 8006b58:	08006d8f 	.word	0x08006d8f
 8006b5c:	2000051c 	.word	0x2000051c

08006b60 <stdio_exit_handler>:
 8006b60:	4a02      	ldr	r2, [pc, #8]	; (8006b6c <stdio_exit_handler+0xc>)
 8006b62:	4903      	ldr	r1, [pc, #12]	; (8006b70 <stdio_exit_handler+0x10>)
 8006b64:	4803      	ldr	r0, [pc, #12]	; (8006b74 <stdio_exit_handler+0x14>)
 8006b66:	f000 b869 	b.w	8006c3c <_fwalk_sglue>
 8006b6a:	bf00      	nop
 8006b6c:	2000000c 	.word	0x2000000c
 8006b70:	08009df5 	.word	0x08009df5
 8006b74:	20000018 	.word	0x20000018

08006b78 <cleanup_stdio>:
 8006b78:	6841      	ldr	r1, [r0, #4]
 8006b7a:	4b0c      	ldr	r3, [pc, #48]	; (8006bac <cleanup_stdio+0x34>)
 8006b7c:	b510      	push	{r4, lr}
 8006b7e:	4299      	cmp	r1, r3
 8006b80:	4604      	mov	r4, r0
 8006b82:	d001      	beq.n	8006b88 <cleanup_stdio+0x10>
 8006b84:	f003 f936 	bl	8009df4 <_fflush_r>
 8006b88:	68a1      	ldr	r1, [r4, #8]
 8006b8a:	4b09      	ldr	r3, [pc, #36]	; (8006bb0 <cleanup_stdio+0x38>)
 8006b8c:	4299      	cmp	r1, r3
 8006b8e:	d002      	beq.n	8006b96 <cleanup_stdio+0x1e>
 8006b90:	4620      	mov	r0, r4
 8006b92:	f003 f92f 	bl	8009df4 <_fflush_r>
 8006b96:	68e1      	ldr	r1, [r4, #12]
 8006b98:	4b06      	ldr	r3, [pc, #24]	; (8006bb4 <cleanup_stdio+0x3c>)
 8006b9a:	4299      	cmp	r1, r3
 8006b9c:	d004      	beq.n	8006ba8 <cleanup_stdio+0x30>
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba4:	f003 b926 	b.w	8009df4 <_fflush_r>
 8006ba8:	bd10      	pop	{r4, pc}
 8006baa:	bf00      	nop
 8006bac:	2000051c 	.word	0x2000051c
 8006bb0:	20000584 	.word	0x20000584
 8006bb4:	200005ec 	.word	0x200005ec

08006bb8 <global_stdio_init.part.0>:
 8006bb8:	b510      	push	{r4, lr}
 8006bba:	4b0b      	ldr	r3, [pc, #44]	; (8006be8 <global_stdio_init.part.0+0x30>)
 8006bbc:	4c0b      	ldr	r4, [pc, #44]	; (8006bec <global_stdio_init.part.0+0x34>)
 8006bbe:	4a0c      	ldr	r2, [pc, #48]	; (8006bf0 <global_stdio_init.part.0+0x38>)
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	601a      	str	r2, [r3, #0]
 8006bc4:	2104      	movs	r1, #4
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f7ff ff94 	bl	8006af4 <std>
 8006bcc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	2109      	movs	r1, #9
 8006bd4:	f7ff ff8e 	bl	8006af4 <std>
 8006bd8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006bdc:	2202      	movs	r2, #2
 8006bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006be2:	2112      	movs	r1, #18
 8006be4:	f7ff bf86 	b.w	8006af4 <std>
 8006be8:	20000654 	.word	0x20000654
 8006bec:	2000051c 	.word	0x2000051c
 8006bf0:	08006b61 	.word	0x08006b61

08006bf4 <__sfp_lock_acquire>:
 8006bf4:	4801      	ldr	r0, [pc, #4]	; (8006bfc <__sfp_lock_acquire+0x8>)
 8006bf6:	f000 b94c 	b.w	8006e92 <__retarget_lock_acquire_recursive>
 8006bfa:	bf00      	nop
 8006bfc:	2000065d 	.word	0x2000065d

08006c00 <__sfp_lock_release>:
 8006c00:	4801      	ldr	r0, [pc, #4]	; (8006c08 <__sfp_lock_release+0x8>)
 8006c02:	f000 b947 	b.w	8006e94 <__retarget_lock_release_recursive>
 8006c06:	bf00      	nop
 8006c08:	2000065d 	.word	0x2000065d

08006c0c <__sinit>:
 8006c0c:	b510      	push	{r4, lr}
 8006c0e:	4604      	mov	r4, r0
 8006c10:	f7ff fff0 	bl	8006bf4 <__sfp_lock_acquire>
 8006c14:	6a23      	ldr	r3, [r4, #32]
 8006c16:	b11b      	cbz	r3, 8006c20 <__sinit+0x14>
 8006c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c1c:	f7ff bff0 	b.w	8006c00 <__sfp_lock_release>
 8006c20:	4b04      	ldr	r3, [pc, #16]	; (8006c34 <__sinit+0x28>)
 8006c22:	6223      	str	r3, [r4, #32]
 8006c24:	4b04      	ldr	r3, [pc, #16]	; (8006c38 <__sinit+0x2c>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1f5      	bne.n	8006c18 <__sinit+0xc>
 8006c2c:	f7ff ffc4 	bl	8006bb8 <global_stdio_init.part.0>
 8006c30:	e7f2      	b.n	8006c18 <__sinit+0xc>
 8006c32:	bf00      	nop
 8006c34:	08006b79 	.word	0x08006b79
 8006c38:	20000654 	.word	0x20000654

08006c3c <_fwalk_sglue>:
 8006c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c40:	4607      	mov	r7, r0
 8006c42:	4688      	mov	r8, r1
 8006c44:	4614      	mov	r4, r2
 8006c46:	2600      	movs	r6, #0
 8006c48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c4c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c50:	d505      	bpl.n	8006c5e <_fwalk_sglue+0x22>
 8006c52:	6824      	ldr	r4, [r4, #0]
 8006c54:	2c00      	cmp	r4, #0
 8006c56:	d1f7      	bne.n	8006c48 <_fwalk_sglue+0xc>
 8006c58:	4630      	mov	r0, r6
 8006c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c5e:	89ab      	ldrh	r3, [r5, #12]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d907      	bls.n	8006c74 <_fwalk_sglue+0x38>
 8006c64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	d003      	beq.n	8006c74 <_fwalk_sglue+0x38>
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	4638      	mov	r0, r7
 8006c70:	47c0      	blx	r8
 8006c72:	4306      	orrs	r6, r0
 8006c74:	3568      	adds	r5, #104	; 0x68
 8006c76:	e7e9      	b.n	8006c4c <_fwalk_sglue+0x10>

08006c78 <siprintf>:
 8006c78:	b40e      	push	{r1, r2, r3}
 8006c7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c7e:	b500      	push	{lr}
 8006c80:	b09c      	sub	sp, #112	; 0x70
 8006c82:	ab1d      	add	r3, sp, #116	; 0x74
 8006c84:	9002      	str	r0, [sp, #8]
 8006c86:	9006      	str	r0, [sp, #24]
 8006c88:	9107      	str	r1, [sp, #28]
 8006c8a:	9104      	str	r1, [sp, #16]
 8006c8c:	4808      	ldr	r0, [pc, #32]	; (8006cb0 <siprintf+0x38>)
 8006c8e:	4909      	ldr	r1, [pc, #36]	; (8006cb4 <siprintf+0x3c>)
 8006c90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c94:	9105      	str	r1, [sp, #20]
 8006c96:	6800      	ldr	r0, [r0, #0]
 8006c98:	a902      	add	r1, sp, #8
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	f002 fc0c 	bl	80094b8 <_svfiprintf_r>
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	9b02      	ldr	r3, [sp, #8]
 8006ca4:	701a      	strb	r2, [r3, #0]
 8006ca6:	b01c      	add	sp, #112	; 0x70
 8006ca8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cac:	b003      	add	sp, #12
 8006cae:	4770      	bx	lr
 8006cb0:	20000064 	.word	0x20000064
 8006cb4:	ffff0208 	.word	0xffff0208

08006cb8 <siscanf>:
 8006cb8:	b40e      	push	{r1, r2, r3}
 8006cba:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006cbe:	b530      	push	{r4, r5, lr}
 8006cc0:	b09c      	sub	sp, #112	; 0x70
 8006cc2:	ac1f      	add	r4, sp, #124	; 0x7c
 8006cc4:	f854 5b04 	ldr.w	r5, [r4], #4
 8006cc8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006ccc:	9002      	str	r0, [sp, #8]
 8006cce:	9006      	str	r0, [sp, #24]
 8006cd0:	f7f9 fa3e 	bl	8000150 <strlen>
 8006cd4:	4b0b      	ldr	r3, [pc, #44]	; (8006d04 <siscanf+0x4c>)
 8006cd6:	9003      	str	r0, [sp, #12]
 8006cd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cda:	2300      	movs	r3, #0
 8006cdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cde:	9314      	str	r3, [sp, #80]	; 0x50
 8006ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ce4:	9007      	str	r0, [sp, #28]
 8006ce6:	4808      	ldr	r0, [pc, #32]	; (8006d08 <siscanf+0x50>)
 8006ce8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006cec:	462a      	mov	r2, r5
 8006cee:	4623      	mov	r3, r4
 8006cf0:	a902      	add	r1, sp, #8
 8006cf2:	6800      	ldr	r0, [r0, #0]
 8006cf4:	9401      	str	r4, [sp, #4]
 8006cf6:	f002 fd37 	bl	8009768 <__ssvfiscanf_r>
 8006cfa:	b01c      	add	sp, #112	; 0x70
 8006cfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d00:	b003      	add	sp, #12
 8006d02:	4770      	bx	lr
 8006d04:	08006d2f 	.word	0x08006d2f
 8006d08:	20000064 	.word	0x20000064

08006d0c <__sread>:
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	460c      	mov	r4, r1
 8006d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d14:	f000 f86e 	bl	8006df4 <_read_r>
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	bfab      	itete	ge
 8006d1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d1e:	89a3      	ldrhlt	r3, [r4, #12]
 8006d20:	181b      	addge	r3, r3, r0
 8006d22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d26:	bfac      	ite	ge
 8006d28:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d2a:	81a3      	strhlt	r3, [r4, #12]
 8006d2c:	bd10      	pop	{r4, pc}

08006d2e <__seofread>:
 8006d2e:	2000      	movs	r0, #0
 8006d30:	4770      	bx	lr

08006d32 <__swrite>:
 8006d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d36:	461f      	mov	r7, r3
 8006d38:	898b      	ldrh	r3, [r1, #12]
 8006d3a:	4605      	mov	r5, r0
 8006d3c:	05db      	lsls	r3, r3, #23
 8006d3e:	460c      	mov	r4, r1
 8006d40:	4616      	mov	r6, r2
 8006d42:	d505      	bpl.n	8006d50 <__swrite+0x1e>
 8006d44:	2302      	movs	r3, #2
 8006d46:	2200      	movs	r2, #0
 8006d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d4c:	f000 f840 	bl	8006dd0 <_lseek_r>
 8006d50:	89a3      	ldrh	r3, [r4, #12]
 8006d52:	4632      	mov	r2, r6
 8006d54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d58:	81a3      	strh	r3, [r4, #12]
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	463b      	mov	r3, r7
 8006d5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d66:	f000 b857 	b.w	8006e18 <_write_r>

08006d6a <__sseek>:
 8006d6a:	b510      	push	{r4, lr}
 8006d6c:	460c      	mov	r4, r1
 8006d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d72:	f000 f82d 	bl	8006dd0 <_lseek_r>
 8006d76:	1c43      	adds	r3, r0, #1
 8006d78:	89a3      	ldrh	r3, [r4, #12]
 8006d7a:	bf15      	itete	ne
 8006d7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d86:	81a3      	strheq	r3, [r4, #12]
 8006d88:	bf18      	it	ne
 8006d8a:	81a3      	strhne	r3, [r4, #12]
 8006d8c:	bd10      	pop	{r4, pc}

08006d8e <__sclose>:
 8006d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d92:	f000 b80d 	b.w	8006db0 <_close_r>

08006d96 <memset>:
 8006d96:	4603      	mov	r3, r0
 8006d98:	4402      	add	r2, r0
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d100      	bne.n	8006da0 <memset+0xa>
 8006d9e:	4770      	bx	lr
 8006da0:	f803 1b01 	strb.w	r1, [r3], #1
 8006da4:	e7f9      	b.n	8006d9a <memset+0x4>
	...

08006da8 <_localeconv_r>:
 8006da8:	4800      	ldr	r0, [pc, #0]	; (8006dac <_localeconv_r+0x4>)
 8006daa:	4770      	bx	lr
 8006dac:	20000158 	.word	0x20000158

08006db0 <_close_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	2300      	movs	r3, #0
 8006db4:	4d05      	ldr	r5, [pc, #20]	; (8006dcc <_close_r+0x1c>)
 8006db6:	4604      	mov	r4, r0
 8006db8:	4608      	mov	r0, r1
 8006dba:	602b      	str	r3, [r5, #0]
 8006dbc:	f7fa ff20 	bl	8001c00 <_close>
 8006dc0:	1c43      	adds	r3, r0, #1
 8006dc2:	d102      	bne.n	8006dca <_close_r+0x1a>
 8006dc4:	682b      	ldr	r3, [r5, #0]
 8006dc6:	b103      	cbz	r3, 8006dca <_close_r+0x1a>
 8006dc8:	6023      	str	r3, [r4, #0]
 8006dca:	bd38      	pop	{r3, r4, r5, pc}
 8006dcc:	20000658 	.word	0x20000658

08006dd0 <_lseek_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	4608      	mov	r0, r1
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	2200      	movs	r2, #0
 8006dda:	4d05      	ldr	r5, [pc, #20]	; (8006df0 <_lseek_r+0x20>)
 8006ddc:	602a      	str	r2, [r5, #0]
 8006dde:	461a      	mov	r2, r3
 8006de0:	f7fa ff32 	bl	8001c48 <_lseek>
 8006de4:	1c43      	adds	r3, r0, #1
 8006de6:	d102      	bne.n	8006dee <_lseek_r+0x1e>
 8006de8:	682b      	ldr	r3, [r5, #0]
 8006dea:	b103      	cbz	r3, 8006dee <_lseek_r+0x1e>
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	bd38      	pop	{r3, r4, r5, pc}
 8006df0:	20000658 	.word	0x20000658

08006df4 <_read_r>:
 8006df4:	b538      	push	{r3, r4, r5, lr}
 8006df6:	4604      	mov	r4, r0
 8006df8:	4608      	mov	r0, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	4d05      	ldr	r5, [pc, #20]	; (8006e14 <_read_r+0x20>)
 8006e00:	602a      	str	r2, [r5, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	f7fa fec3 	bl	8001b8e <_read>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_read_r+0x1e>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_read_r+0x1e>
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	20000658 	.word	0x20000658

08006e18 <_write_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	4608      	mov	r0, r1
 8006e1e:	4611      	mov	r1, r2
 8006e20:	2200      	movs	r2, #0
 8006e22:	4d05      	ldr	r5, [pc, #20]	; (8006e38 <_write_r+0x20>)
 8006e24:	602a      	str	r2, [r5, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f7fa fece 	bl	8001bc8 <_write>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_write_r+0x1e>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_write_r+0x1e>
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	20000658 	.word	0x20000658

08006e3c <__errno>:
 8006e3c:	4b01      	ldr	r3, [pc, #4]	; (8006e44 <__errno+0x8>)
 8006e3e:	6818      	ldr	r0, [r3, #0]
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	20000064 	.word	0x20000064

08006e48 <__libc_init_array>:
 8006e48:	b570      	push	{r4, r5, r6, lr}
 8006e4a:	2600      	movs	r6, #0
 8006e4c:	4d0c      	ldr	r5, [pc, #48]	; (8006e80 <__libc_init_array+0x38>)
 8006e4e:	4c0d      	ldr	r4, [pc, #52]	; (8006e84 <__libc_init_array+0x3c>)
 8006e50:	1b64      	subs	r4, r4, r5
 8006e52:	10a4      	asrs	r4, r4, #2
 8006e54:	42a6      	cmp	r6, r4
 8006e56:	d109      	bne.n	8006e6c <__libc_init_array+0x24>
 8006e58:	f003 ffc4 	bl	800ade4 <_init>
 8006e5c:	2600      	movs	r6, #0
 8006e5e:	4d0a      	ldr	r5, [pc, #40]	; (8006e88 <__libc_init_array+0x40>)
 8006e60:	4c0a      	ldr	r4, [pc, #40]	; (8006e8c <__libc_init_array+0x44>)
 8006e62:	1b64      	subs	r4, r4, r5
 8006e64:	10a4      	asrs	r4, r4, #2
 8006e66:	42a6      	cmp	r6, r4
 8006e68:	d105      	bne.n	8006e76 <__libc_init_array+0x2e>
 8006e6a:	bd70      	pop	{r4, r5, r6, pc}
 8006e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e70:	4798      	blx	r3
 8006e72:	3601      	adds	r6, #1
 8006e74:	e7ee      	b.n	8006e54 <__libc_init_array+0xc>
 8006e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e7a:	4798      	blx	r3
 8006e7c:	3601      	adds	r6, #1
 8006e7e:	e7f2      	b.n	8006e66 <__libc_init_array+0x1e>
 8006e80:	0800b2bc 	.word	0x0800b2bc
 8006e84:	0800b2bc 	.word	0x0800b2bc
 8006e88:	0800b2bc 	.word	0x0800b2bc
 8006e8c:	0800b2c0 	.word	0x0800b2c0

08006e90 <__retarget_lock_init_recursive>:
 8006e90:	4770      	bx	lr

08006e92 <__retarget_lock_acquire_recursive>:
 8006e92:	4770      	bx	lr

08006e94 <__retarget_lock_release_recursive>:
 8006e94:	4770      	bx	lr

08006e96 <memchr>:
 8006e96:	4603      	mov	r3, r0
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	b2c9      	uxtb	r1, r1
 8006e9c:	4402      	add	r2, r0
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	d101      	bne.n	8006ea8 <memchr+0x12>
 8006ea4:	2000      	movs	r0, #0
 8006ea6:	e003      	b.n	8006eb0 <memchr+0x1a>
 8006ea8:	7804      	ldrb	r4, [r0, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	428c      	cmp	r4, r1
 8006eae:	d1f6      	bne.n	8006e9e <memchr+0x8>
 8006eb0:	bd10      	pop	{r4, pc}
	...

08006eb4 <nanf>:
 8006eb4:	4800      	ldr	r0, [pc, #0]	; (8006eb8 <nanf+0x4>)
 8006eb6:	4770      	bx	lr
 8006eb8:	7fc00000 	.word	0x7fc00000

08006ebc <quorem>:
 8006ebc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	6903      	ldr	r3, [r0, #16]
 8006ec2:	690c      	ldr	r4, [r1, #16]
 8006ec4:	4607      	mov	r7, r0
 8006ec6:	42a3      	cmp	r3, r4
 8006ec8:	db7f      	blt.n	8006fca <quorem+0x10e>
 8006eca:	3c01      	subs	r4, #1
 8006ecc:	f100 0514 	add.w	r5, r0, #20
 8006ed0:	f101 0814 	add.w	r8, r1, #20
 8006ed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ede:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	fbb2 f6f3 	udiv	r6, r2, r3
 8006eea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006eee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ef2:	d331      	bcc.n	8006f58 <quorem+0x9c>
 8006ef4:	f04f 0e00 	mov.w	lr, #0
 8006ef8:	4640      	mov	r0, r8
 8006efa:	46ac      	mov	ip, r5
 8006efc:	46f2      	mov	sl, lr
 8006efe:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f02:	b293      	uxth	r3, r2
 8006f04:	fb06 e303 	mla	r3, r6, r3, lr
 8006f08:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f0c:	0c1a      	lsrs	r2, r3, #16
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	fb06 220e 	mla	r2, r6, lr, r2
 8006f14:	ebaa 0303 	sub.w	r3, sl, r3
 8006f18:	f8dc a000 	ldr.w	sl, [ip]
 8006f1c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f20:	fa1f fa8a 	uxth.w	sl, sl
 8006f24:	4453      	add	r3, sl
 8006f26:	f8dc a000 	ldr.w	sl, [ip]
 8006f2a:	b292      	uxth	r2, r2
 8006f2c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f3a:	4581      	cmp	r9, r0
 8006f3c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f40:	f84c 3b04 	str.w	r3, [ip], #4
 8006f44:	d2db      	bcs.n	8006efe <quorem+0x42>
 8006f46:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f4a:	b92b      	cbnz	r3, 8006f58 <quorem+0x9c>
 8006f4c:	9b01      	ldr	r3, [sp, #4]
 8006f4e:	3b04      	subs	r3, #4
 8006f50:	429d      	cmp	r5, r3
 8006f52:	461a      	mov	r2, r3
 8006f54:	d32d      	bcc.n	8006fb2 <quorem+0xf6>
 8006f56:	613c      	str	r4, [r7, #16]
 8006f58:	4638      	mov	r0, r7
 8006f5a:	f001 f9dd 	bl	8008318 <__mcmp>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	db23      	blt.n	8006faa <quorem+0xee>
 8006f62:	4629      	mov	r1, r5
 8006f64:	2000      	movs	r0, #0
 8006f66:	3601      	adds	r6, #1
 8006f68:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f6c:	f8d1 c000 	ldr.w	ip, [r1]
 8006f70:	b293      	uxth	r3, r2
 8006f72:	1ac3      	subs	r3, r0, r3
 8006f74:	0c12      	lsrs	r2, r2, #16
 8006f76:	fa1f f08c 	uxth.w	r0, ip
 8006f7a:	4403      	add	r3, r0
 8006f7c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006f80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f8a:	45c1      	cmp	r9, r8
 8006f8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006f90:	f841 3b04 	str.w	r3, [r1], #4
 8006f94:	d2e8      	bcs.n	8006f68 <quorem+0xac>
 8006f96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f9e:	b922      	cbnz	r2, 8006faa <quorem+0xee>
 8006fa0:	3b04      	subs	r3, #4
 8006fa2:	429d      	cmp	r5, r3
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	d30a      	bcc.n	8006fbe <quorem+0x102>
 8006fa8:	613c      	str	r4, [r7, #16]
 8006faa:	4630      	mov	r0, r6
 8006fac:	b003      	add	sp, #12
 8006fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb2:	6812      	ldr	r2, [r2, #0]
 8006fb4:	3b04      	subs	r3, #4
 8006fb6:	2a00      	cmp	r2, #0
 8006fb8:	d1cd      	bne.n	8006f56 <quorem+0x9a>
 8006fba:	3c01      	subs	r4, #1
 8006fbc:	e7c8      	b.n	8006f50 <quorem+0x94>
 8006fbe:	6812      	ldr	r2, [r2, #0]
 8006fc0:	3b04      	subs	r3, #4
 8006fc2:	2a00      	cmp	r2, #0
 8006fc4:	d1f0      	bne.n	8006fa8 <quorem+0xec>
 8006fc6:	3c01      	subs	r4, #1
 8006fc8:	e7eb      	b.n	8006fa2 <quorem+0xe6>
 8006fca:	2000      	movs	r0, #0
 8006fcc:	e7ee      	b.n	8006fac <quorem+0xf0>
	...

08006fd0 <_dtoa_r>:
 8006fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd4:	4616      	mov	r6, r2
 8006fd6:	461f      	mov	r7, r3
 8006fd8:	69c4      	ldr	r4, [r0, #28]
 8006fda:	b099      	sub	sp, #100	; 0x64
 8006fdc:	4605      	mov	r5, r0
 8006fde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006fe2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006fe6:	b974      	cbnz	r4, 8007006 <_dtoa_r+0x36>
 8006fe8:	2010      	movs	r0, #16
 8006fea:	f000 fe1d 	bl	8007c28 <malloc>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	61e8      	str	r0, [r5, #28]
 8006ff2:	b920      	cbnz	r0, 8006ffe <_dtoa_r+0x2e>
 8006ff4:	21ef      	movs	r1, #239	; 0xef
 8006ff6:	4bac      	ldr	r3, [pc, #688]	; (80072a8 <_dtoa_r+0x2d8>)
 8006ff8:	48ac      	ldr	r0, [pc, #688]	; (80072ac <_dtoa_r+0x2dc>)
 8006ffa:	f002 ffe5 	bl	8009fc8 <__assert_func>
 8006ffe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007002:	6004      	str	r4, [r0, #0]
 8007004:	60c4      	str	r4, [r0, #12]
 8007006:	69eb      	ldr	r3, [r5, #28]
 8007008:	6819      	ldr	r1, [r3, #0]
 800700a:	b151      	cbz	r1, 8007022 <_dtoa_r+0x52>
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	2301      	movs	r3, #1
 8007010:	4093      	lsls	r3, r2
 8007012:	604a      	str	r2, [r1, #4]
 8007014:	608b      	str	r3, [r1, #8]
 8007016:	4628      	mov	r0, r5
 8007018:	f000 fefa 	bl	8007e10 <_Bfree>
 800701c:	2200      	movs	r2, #0
 800701e:	69eb      	ldr	r3, [r5, #28]
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	1e3b      	subs	r3, r7, #0
 8007024:	bfaf      	iteee	ge
 8007026:	2300      	movge	r3, #0
 8007028:	2201      	movlt	r2, #1
 800702a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800702e:	9305      	strlt	r3, [sp, #20]
 8007030:	bfa8      	it	ge
 8007032:	f8c8 3000 	strge.w	r3, [r8]
 8007036:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800703a:	4b9d      	ldr	r3, [pc, #628]	; (80072b0 <_dtoa_r+0x2e0>)
 800703c:	bfb8      	it	lt
 800703e:	f8c8 2000 	strlt.w	r2, [r8]
 8007042:	ea33 0309 	bics.w	r3, r3, r9
 8007046:	d119      	bne.n	800707c <_dtoa_r+0xac>
 8007048:	f242 730f 	movw	r3, #9999	; 0x270f
 800704c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007054:	4333      	orrs	r3, r6
 8007056:	f000 8589 	beq.w	8007b6c <_dtoa_r+0xb9c>
 800705a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800705c:	b953      	cbnz	r3, 8007074 <_dtoa_r+0xa4>
 800705e:	4b95      	ldr	r3, [pc, #596]	; (80072b4 <_dtoa_r+0x2e4>)
 8007060:	e023      	b.n	80070aa <_dtoa_r+0xda>
 8007062:	4b95      	ldr	r3, [pc, #596]	; (80072b8 <_dtoa_r+0x2e8>)
 8007064:	9303      	str	r3, [sp, #12]
 8007066:	3308      	adds	r3, #8
 8007068:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	9803      	ldr	r0, [sp, #12]
 800706e:	b019      	add	sp, #100	; 0x64
 8007070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007074:	4b8f      	ldr	r3, [pc, #572]	; (80072b4 <_dtoa_r+0x2e4>)
 8007076:	9303      	str	r3, [sp, #12]
 8007078:	3303      	adds	r3, #3
 800707a:	e7f5      	b.n	8007068 <_dtoa_r+0x98>
 800707c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007080:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007088:	2200      	movs	r2, #0
 800708a:	2300      	movs	r3, #0
 800708c:	f7f9 fc8c 	bl	80009a8 <__aeabi_dcmpeq>
 8007090:	4680      	mov	r8, r0
 8007092:	b160      	cbz	r0, 80070ae <_dtoa_r+0xde>
 8007094:	2301      	movs	r3, #1
 8007096:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007098:	6013      	str	r3, [r2, #0]
 800709a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800709c:	2b00      	cmp	r3, #0
 800709e:	f000 8562 	beq.w	8007b66 <_dtoa_r+0xb96>
 80070a2:	4b86      	ldr	r3, [pc, #536]	; (80072bc <_dtoa_r+0x2ec>)
 80070a4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80070a6:	6013      	str	r3, [r2, #0]
 80070a8:	3b01      	subs	r3, #1
 80070aa:	9303      	str	r3, [sp, #12]
 80070ac:	e7de      	b.n	800706c <_dtoa_r+0x9c>
 80070ae:	ab16      	add	r3, sp, #88	; 0x58
 80070b0:	9301      	str	r3, [sp, #4]
 80070b2:	ab17      	add	r3, sp, #92	; 0x5c
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	4628      	mov	r0, r5
 80070b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80070bc:	f001 fa3c 	bl	8008538 <__d2b>
 80070c0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80070c4:	4682      	mov	sl, r0
 80070c6:	2c00      	cmp	r4, #0
 80070c8:	d07e      	beq.n	80071c8 <_dtoa_r+0x1f8>
 80070ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070d0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80070d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070d8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80070dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80070e0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80070e4:	4619      	mov	r1, r3
 80070e6:	2200      	movs	r2, #0
 80070e8:	4b75      	ldr	r3, [pc, #468]	; (80072c0 <_dtoa_r+0x2f0>)
 80070ea:	f7f9 f83d 	bl	8000168 <__aeabi_dsub>
 80070ee:	a368      	add	r3, pc, #416	; (adr r3, 8007290 <_dtoa_r+0x2c0>)
 80070f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f4:	f7f9 f9f0 	bl	80004d8 <__aeabi_dmul>
 80070f8:	a367      	add	r3, pc, #412	; (adr r3, 8007298 <_dtoa_r+0x2c8>)
 80070fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fe:	f7f9 f835 	bl	800016c <__adddf3>
 8007102:	4606      	mov	r6, r0
 8007104:	4620      	mov	r0, r4
 8007106:	460f      	mov	r7, r1
 8007108:	f7f9 f97c 	bl	8000404 <__aeabi_i2d>
 800710c:	a364      	add	r3, pc, #400	; (adr r3, 80072a0 <_dtoa_r+0x2d0>)
 800710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007112:	f7f9 f9e1 	bl	80004d8 <__aeabi_dmul>
 8007116:	4602      	mov	r2, r0
 8007118:	460b      	mov	r3, r1
 800711a:	4630      	mov	r0, r6
 800711c:	4639      	mov	r1, r7
 800711e:	f7f9 f825 	bl	800016c <__adddf3>
 8007122:	4606      	mov	r6, r0
 8007124:	460f      	mov	r7, r1
 8007126:	f7f9 fc87 	bl	8000a38 <__aeabi_d2iz>
 800712a:	2200      	movs	r2, #0
 800712c:	4683      	mov	fp, r0
 800712e:	2300      	movs	r3, #0
 8007130:	4630      	mov	r0, r6
 8007132:	4639      	mov	r1, r7
 8007134:	f7f9 fc42 	bl	80009bc <__aeabi_dcmplt>
 8007138:	b148      	cbz	r0, 800714e <_dtoa_r+0x17e>
 800713a:	4658      	mov	r0, fp
 800713c:	f7f9 f962 	bl	8000404 <__aeabi_i2d>
 8007140:	4632      	mov	r2, r6
 8007142:	463b      	mov	r3, r7
 8007144:	f7f9 fc30 	bl	80009a8 <__aeabi_dcmpeq>
 8007148:	b908      	cbnz	r0, 800714e <_dtoa_r+0x17e>
 800714a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800714e:	f1bb 0f16 	cmp.w	fp, #22
 8007152:	d857      	bhi.n	8007204 <_dtoa_r+0x234>
 8007154:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007158:	4b5a      	ldr	r3, [pc, #360]	; (80072c4 <_dtoa_r+0x2f4>)
 800715a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007162:	f7f9 fc2b 	bl	80009bc <__aeabi_dcmplt>
 8007166:	2800      	cmp	r0, #0
 8007168:	d04e      	beq.n	8007208 <_dtoa_r+0x238>
 800716a:	2300      	movs	r3, #0
 800716c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007170:	930f      	str	r3, [sp, #60]	; 0x3c
 8007172:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007174:	1b1b      	subs	r3, r3, r4
 8007176:	1e5a      	subs	r2, r3, #1
 8007178:	bf46      	itte	mi
 800717a:	f1c3 0901 	rsbmi	r9, r3, #1
 800717e:	2300      	movmi	r3, #0
 8007180:	f04f 0900 	movpl.w	r9, #0
 8007184:	9209      	str	r2, [sp, #36]	; 0x24
 8007186:	bf48      	it	mi
 8007188:	9309      	strmi	r3, [sp, #36]	; 0x24
 800718a:	f1bb 0f00 	cmp.w	fp, #0
 800718e:	db3d      	blt.n	800720c <_dtoa_r+0x23c>
 8007190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007192:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007196:	445b      	add	r3, fp
 8007198:	9309      	str	r3, [sp, #36]	; 0x24
 800719a:	2300      	movs	r3, #0
 800719c:	930a      	str	r3, [sp, #40]	; 0x28
 800719e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071a0:	2b09      	cmp	r3, #9
 80071a2:	d867      	bhi.n	8007274 <_dtoa_r+0x2a4>
 80071a4:	2b05      	cmp	r3, #5
 80071a6:	bfc4      	itt	gt
 80071a8:	3b04      	subgt	r3, #4
 80071aa:	9322      	strgt	r3, [sp, #136]	; 0x88
 80071ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071ae:	bfc8      	it	gt
 80071b0:	2400      	movgt	r4, #0
 80071b2:	f1a3 0302 	sub.w	r3, r3, #2
 80071b6:	bfd8      	it	le
 80071b8:	2401      	movle	r4, #1
 80071ba:	2b03      	cmp	r3, #3
 80071bc:	f200 8086 	bhi.w	80072cc <_dtoa_r+0x2fc>
 80071c0:	e8df f003 	tbb	[pc, r3]
 80071c4:	5637392c 	.word	0x5637392c
 80071c8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80071cc:	441c      	add	r4, r3
 80071ce:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80071d2:	2b20      	cmp	r3, #32
 80071d4:	bfc1      	itttt	gt
 80071d6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071da:	fa09 f903 	lslgt.w	r9, r9, r3
 80071de:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80071e2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80071e6:	bfd6      	itet	le
 80071e8:	f1c3 0320 	rsble	r3, r3, #32
 80071ec:	ea49 0003 	orrgt.w	r0, r9, r3
 80071f0:	fa06 f003 	lslle.w	r0, r6, r3
 80071f4:	f7f9 f8f6 	bl	80003e4 <__aeabi_ui2d>
 80071f8:	2201      	movs	r2, #1
 80071fa:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80071fe:	3c01      	subs	r4, #1
 8007200:	9213      	str	r2, [sp, #76]	; 0x4c
 8007202:	e76f      	b.n	80070e4 <_dtoa_r+0x114>
 8007204:	2301      	movs	r3, #1
 8007206:	e7b3      	b.n	8007170 <_dtoa_r+0x1a0>
 8007208:	900f      	str	r0, [sp, #60]	; 0x3c
 800720a:	e7b2      	b.n	8007172 <_dtoa_r+0x1a2>
 800720c:	f1cb 0300 	rsb	r3, fp, #0
 8007210:	930a      	str	r3, [sp, #40]	; 0x28
 8007212:	2300      	movs	r3, #0
 8007214:	eba9 090b 	sub.w	r9, r9, fp
 8007218:	930e      	str	r3, [sp, #56]	; 0x38
 800721a:	e7c0      	b.n	800719e <_dtoa_r+0x1ce>
 800721c:	2300      	movs	r3, #0
 800721e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007220:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007222:	2b00      	cmp	r3, #0
 8007224:	dc55      	bgt.n	80072d2 <_dtoa_r+0x302>
 8007226:	2301      	movs	r3, #1
 8007228:	461a      	mov	r2, r3
 800722a:	9306      	str	r3, [sp, #24]
 800722c:	9308      	str	r3, [sp, #32]
 800722e:	9223      	str	r2, [sp, #140]	; 0x8c
 8007230:	e00b      	b.n	800724a <_dtoa_r+0x27a>
 8007232:	2301      	movs	r3, #1
 8007234:	e7f3      	b.n	800721e <_dtoa_r+0x24e>
 8007236:	2300      	movs	r3, #0
 8007238:	930b      	str	r3, [sp, #44]	; 0x2c
 800723a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800723c:	445b      	add	r3, fp
 800723e:	9306      	str	r3, [sp, #24]
 8007240:	3301      	adds	r3, #1
 8007242:	2b01      	cmp	r3, #1
 8007244:	9308      	str	r3, [sp, #32]
 8007246:	bfb8      	it	lt
 8007248:	2301      	movlt	r3, #1
 800724a:	2100      	movs	r1, #0
 800724c:	2204      	movs	r2, #4
 800724e:	69e8      	ldr	r0, [r5, #28]
 8007250:	f102 0614 	add.w	r6, r2, #20
 8007254:	429e      	cmp	r6, r3
 8007256:	d940      	bls.n	80072da <_dtoa_r+0x30a>
 8007258:	6041      	str	r1, [r0, #4]
 800725a:	4628      	mov	r0, r5
 800725c:	f000 fd98 	bl	8007d90 <_Balloc>
 8007260:	9003      	str	r0, [sp, #12]
 8007262:	2800      	cmp	r0, #0
 8007264:	d13c      	bne.n	80072e0 <_dtoa_r+0x310>
 8007266:	4602      	mov	r2, r0
 8007268:	f240 11af 	movw	r1, #431	; 0x1af
 800726c:	4b16      	ldr	r3, [pc, #88]	; (80072c8 <_dtoa_r+0x2f8>)
 800726e:	e6c3      	b.n	8006ff8 <_dtoa_r+0x28>
 8007270:	2301      	movs	r3, #1
 8007272:	e7e1      	b.n	8007238 <_dtoa_r+0x268>
 8007274:	2401      	movs	r4, #1
 8007276:	2300      	movs	r3, #0
 8007278:	940b      	str	r4, [sp, #44]	; 0x2c
 800727a:	9322      	str	r3, [sp, #136]	; 0x88
 800727c:	f04f 33ff 	mov.w	r3, #4294967295
 8007280:	2200      	movs	r2, #0
 8007282:	9306      	str	r3, [sp, #24]
 8007284:	9308      	str	r3, [sp, #32]
 8007286:	2312      	movs	r3, #18
 8007288:	e7d1      	b.n	800722e <_dtoa_r+0x25e>
 800728a:	bf00      	nop
 800728c:	f3af 8000 	nop.w
 8007290:	636f4361 	.word	0x636f4361
 8007294:	3fd287a7 	.word	0x3fd287a7
 8007298:	8b60c8b3 	.word	0x8b60c8b3
 800729c:	3fc68a28 	.word	0x3fc68a28
 80072a0:	509f79fb 	.word	0x509f79fb
 80072a4:	3fd34413 	.word	0x3fd34413
 80072a8:	0800aebe 	.word	0x0800aebe
 80072ac:	0800aed5 	.word	0x0800aed5
 80072b0:	7ff00000 	.word	0x7ff00000
 80072b4:	0800aeba 	.word	0x0800aeba
 80072b8:	0800aeb1 	.word	0x0800aeb1
 80072bc:	0800b211 	.word	0x0800b211
 80072c0:	3ff80000 	.word	0x3ff80000
 80072c4:	0800afc0 	.word	0x0800afc0
 80072c8:	0800af2d 	.word	0x0800af2d
 80072cc:	2301      	movs	r3, #1
 80072ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80072d0:	e7d4      	b.n	800727c <_dtoa_r+0x2ac>
 80072d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80072d4:	9306      	str	r3, [sp, #24]
 80072d6:	9308      	str	r3, [sp, #32]
 80072d8:	e7b7      	b.n	800724a <_dtoa_r+0x27a>
 80072da:	3101      	adds	r1, #1
 80072dc:	0052      	lsls	r2, r2, #1
 80072de:	e7b7      	b.n	8007250 <_dtoa_r+0x280>
 80072e0:	69eb      	ldr	r3, [r5, #28]
 80072e2:	9a03      	ldr	r2, [sp, #12]
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	9b08      	ldr	r3, [sp, #32]
 80072e8:	2b0e      	cmp	r3, #14
 80072ea:	f200 80a8 	bhi.w	800743e <_dtoa_r+0x46e>
 80072ee:	2c00      	cmp	r4, #0
 80072f0:	f000 80a5 	beq.w	800743e <_dtoa_r+0x46e>
 80072f4:	f1bb 0f00 	cmp.w	fp, #0
 80072f8:	dd34      	ble.n	8007364 <_dtoa_r+0x394>
 80072fa:	4b9a      	ldr	r3, [pc, #616]	; (8007564 <_dtoa_r+0x594>)
 80072fc:	f00b 020f 	and.w	r2, fp, #15
 8007300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007304:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007308:	e9d3 3400 	ldrd	r3, r4, [r3]
 800730c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007310:	ea4f 142b 	mov.w	r4, fp, asr #4
 8007314:	d016      	beq.n	8007344 <_dtoa_r+0x374>
 8007316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800731a:	4b93      	ldr	r3, [pc, #588]	; (8007568 <_dtoa_r+0x598>)
 800731c:	2703      	movs	r7, #3
 800731e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007322:	f7f9 fa03 	bl	800072c <__aeabi_ddiv>
 8007326:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800732a:	f004 040f 	and.w	r4, r4, #15
 800732e:	4e8e      	ldr	r6, [pc, #568]	; (8007568 <_dtoa_r+0x598>)
 8007330:	b954      	cbnz	r4, 8007348 <_dtoa_r+0x378>
 8007332:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007336:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800733a:	f7f9 f9f7 	bl	800072c <__aeabi_ddiv>
 800733e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007342:	e029      	b.n	8007398 <_dtoa_r+0x3c8>
 8007344:	2702      	movs	r7, #2
 8007346:	e7f2      	b.n	800732e <_dtoa_r+0x35e>
 8007348:	07e1      	lsls	r1, r4, #31
 800734a:	d508      	bpl.n	800735e <_dtoa_r+0x38e>
 800734c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007350:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007354:	f7f9 f8c0 	bl	80004d8 <__aeabi_dmul>
 8007358:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800735c:	3701      	adds	r7, #1
 800735e:	1064      	asrs	r4, r4, #1
 8007360:	3608      	adds	r6, #8
 8007362:	e7e5      	b.n	8007330 <_dtoa_r+0x360>
 8007364:	f000 80a5 	beq.w	80074b2 <_dtoa_r+0x4e2>
 8007368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800736c:	f1cb 0400 	rsb	r4, fp, #0
 8007370:	4b7c      	ldr	r3, [pc, #496]	; (8007564 <_dtoa_r+0x594>)
 8007372:	f004 020f 	and.w	r2, r4, #15
 8007376:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800737a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737e:	f7f9 f8ab 	bl	80004d8 <__aeabi_dmul>
 8007382:	2702      	movs	r7, #2
 8007384:	2300      	movs	r3, #0
 8007386:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800738a:	4e77      	ldr	r6, [pc, #476]	; (8007568 <_dtoa_r+0x598>)
 800738c:	1124      	asrs	r4, r4, #4
 800738e:	2c00      	cmp	r4, #0
 8007390:	f040 8084 	bne.w	800749c <_dtoa_r+0x4cc>
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1d2      	bne.n	800733e <_dtoa_r+0x36e>
 8007398:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800739c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80073a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 8087 	beq.w	80074b6 <_dtoa_r+0x4e6>
 80073a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073ac:	2200      	movs	r2, #0
 80073ae:	4b6f      	ldr	r3, [pc, #444]	; (800756c <_dtoa_r+0x59c>)
 80073b0:	f7f9 fb04 	bl	80009bc <__aeabi_dcmplt>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d07e      	beq.n	80074b6 <_dtoa_r+0x4e6>
 80073b8:	9b08      	ldr	r3, [sp, #32]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d07b      	beq.n	80074b6 <_dtoa_r+0x4e6>
 80073be:	9b06      	ldr	r3, [sp, #24]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	dd38      	ble.n	8007436 <_dtoa_r+0x466>
 80073c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073c8:	2200      	movs	r2, #0
 80073ca:	4b69      	ldr	r3, [pc, #420]	; (8007570 <_dtoa_r+0x5a0>)
 80073cc:	f7f9 f884 	bl	80004d8 <__aeabi_dmul>
 80073d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073d4:	9c06      	ldr	r4, [sp, #24]
 80073d6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80073da:	3701      	adds	r7, #1
 80073dc:	4638      	mov	r0, r7
 80073de:	f7f9 f811 	bl	8000404 <__aeabi_i2d>
 80073e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073e6:	f7f9 f877 	bl	80004d8 <__aeabi_dmul>
 80073ea:	2200      	movs	r2, #0
 80073ec:	4b61      	ldr	r3, [pc, #388]	; (8007574 <_dtoa_r+0x5a4>)
 80073ee:	f7f8 febd 	bl	800016c <__adddf3>
 80073f2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80073f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073fa:	9611      	str	r6, [sp, #68]	; 0x44
 80073fc:	2c00      	cmp	r4, #0
 80073fe:	d15d      	bne.n	80074bc <_dtoa_r+0x4ec>
 8007400:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007404:	2200      	movs	r2, #0
 8007406:	4b5c      	ldr	r3, [pc, #368]	; (8007578 <_dtoa_r+0x5a8>)
 8007408:	f7f8 feae 	bl	8000168 <__aeabi_dsub>
 800740c:	4602      	mov	r2, r0
 800740e:	460b      	mov	r3, r1
 8007410:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007414:	4633      	mov	r3, r6
 8007416:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007418:	f7f9 faee 	bl	80009f8 <__aeabi_dcmpgt>
 800741c:	2800      	cmp	r0, #0
 800741e:	f040 8295 	bne.w	800794c <_dtoa_r+0x97c>
 8007422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007426:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007428:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800742c:	f7f9 fac6 	bl	80009bc <__aeabi_dcmplt>
 8007430:	2800      	cmp	r0, #0
 8007432:	f040 8289 	bne.w	8007948 <_dtoa_r+0x978>
 8007436:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800743a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800743e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007440:	2b00      	cmp	r3, #0
 8007442:	f2c0 8151 	blt.w	80076e8 <_dtoa_r+0x718>
 8007446:	f1bb 0f0e 	cmp.w	fp, #14
 800744a:	f300 814d 	bgt.w	80076e8 <_dtoa_r+0x718>
 800744e:	4b45      	ldr	r3, [pc, #276]	; (8007564 <_dtoa_r+0x594>)
 8007450:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007454:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007458:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800745c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800745e:	2b00      	cmp	r3, #0
 8007460:	f280 80da 	bge.w	8007618 <_dtoa_r+0x648>
 8007464:	9b08      	ldr	r3, [sp, #32]
 8007466:	2b00      	cmp	r3, #0
 8007468:	f300 80d6 	bgt.w	8007618 <_dtoa_r+0x648>
 800746c:	f040 826b 	bne.w	8007946 <_dtoa_r+0x976>
 8007470:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007474:	2200      	movs	r2, #0
 8007476:	4b40      	ldr	r3, [pc, #256]	; (8007578 <_dtoa_r+0x5a8>)
 8007478:	f7f9 f82e 	bl	80004d8 <__aeabi_dmul>
 800747c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007480:	f7f9 fab0 	bl	80009e4 <__aeabi_dcmpge>
 8007484:	9c08      	ldr	r4, [sp, #32]
 8007486:	4626      	mov	r6, r4
 8007488:	2800      	cmp	r0, #0
 800748a:	f040 8241 	bne.w	8007910 <_dtoa_r+0x940>
 800748e:	2331      	movs	r3, #49	; 0x31
 8007490:	9f03      	ldr	r7, [sp, #12]
 8007492:	f10b 0b01 	add.w	fp, fp, #1
 8007496:	f807 3b01 	strb.w	r3, [r7], #1
 800749a:	e23d      	b.n	8007918 <_dtoa_r+0x948>
 800749c:	07e2      	lsls	r2, r4, #31
 800749e:	d505      	bpl.n	80074ac <_dtoa_r+0x4dc>
 80074a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074a4:	f7f9 f818 	bl	80004d8 <__aeabi_dmul>
 80074a8:	2301      	movs	r3, #1
 80074aa:	3701      	adds	r7, #1
 80074ac:	1064      	asrs	r4, r4, #1
 80074ae:	3608      	adds	r6, #8
 80074b0:	e76d      	b.n	800738e <_dtoa_r+0x3be>
 80074b2:	2702      	movs	r7, #2
 80074b4:	e770      	b.n	8007398 <_dtoa_r+0x3c8>
 80074b6:	46d8      	mov	r8, fp
 80074b8:	9c08      	ldr	r4, [sp, #32]
 80074ba:	e78f      	b.n	80073dc <_dtoa_r+0x40c>
 80074bc:	9903      	ldr	r1, [sp, #12]
 80074be:	4b29      	ldr	r3, [pc, #164]	; (8007564 <_dtoa_r+0x594>)
 80074c0:	4421      	add	r1, r4
 80074c2:	9112      	str	r1, [sp, #72]	; 0x48
 80074c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074ca:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80074ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074d2:	2900      	cmp	r1, #0
 80074d4:	d054      	beq.n	8007580 <_dtoa_r+0x5b0>
 80074d6:	2000      	movs	r0, #0
 80074d8:	4928      	ldr	r1, [pc, #160]	; (800757c <_dtoa_r+0x5ac>)
 80074da:	f7f9 f927 	bl	800072c <__aeabi_ddiv>
 80074de:	463b      	mov	r3, r7
 80074e0:	4632      	mov	r2, r6
 80074e2:	f7f8 fe41 	bl	8000168 <__aeabi_dsub>
 80074e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074ea:	9f03      	ldr	r7, [sp, #12]
 80074ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074f0:	f7f9 faa2 	bl	8000a38 <__aeabi_d2iz>
 80074f4:	4604      	mov	r4, r0
 80074f6:	f7f8 ff85 	bl	8000404 <__aeabi_i2d>
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007502:	f7f8 fe31 	bl	8000168 <__aeabi_dsub>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	3430      	adds	r4, #48	; 0x30
 800750c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007510:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007514:	f807 4b01 	strb.w	r4, [r7], #1
 8007518:	f7f9 fa50 	bl	80009bc <__aeabi_dcmplt>
 800751c:	2800      	cmp	r0, #0
 800751e:	d173      	bne.n	8007608 <_dtoa_r+0x638>
 8007520:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007524:	2000      	movs	r0, #0
 8007526:	4911      	ldr	r1, [pc, #68]	; (800756c <_dtoa_r+0x59c>)
 8007528:	f7f8 fe1e 	bl	8000168 <__aeabi_dsub>
 800752c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007530:	f7f9 fa44 	bl	80009bc <__aeabi_dcmplt>
 8007534:	2800      	cmp	r0, #0
 8007536:	f040 80b6 	bne.w	80076a6 <_dtoa_r+0x6d6>
 800753a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800753c:	429f      	cmp	r7, r3
 800753e:	f43f af7a 	beq.w	8007436 <_dtoa_r+0x466>
 8007542:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007546:	2200      	movs	r2, #0
 8007548:	4b09      	ldr	r3, [pc, #36]	; (8007570 <_dtoa_r+0x5a0>)
 800754a:	f7f8 ffc5 	bl	80004d8 <__aeabi_dmul>
 800754e:	2200      	movs	r2, #0
 8007550:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007558:	4b05      	ldr	r3, [pc, #20]	; (8007570 <_dtoa_r+0x5a0>)
 800755a:	f7f8 ffbd 	bl	80004d8 <__aeabi_dmul>
 800755e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007562:	e7c3      	b.n	80074ec <_dtoa_r+0x51c>
 8007564:	0800afc0 	.word	0x0800afc0
 8007568:	0800af98 	.word	0x0800af98
 800756c:	3ff00000 	.word	0x3ff00000
 8007570:	40240000 	.word	0x40240000
 8007574:	401c0000 	.word	0x401c0000
 8007578:	40140000 	.word	0x40140000
 800757c:	3fe00000 	.word	0x3fe00000
 8007580:	4630      	mov	r0, r6
 8007582:	4639      	mov	r1, r7
 8007584:	f7f8 ffa8 	bl	80004d8 <__aeabi_dmul>
 8007588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800758a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800758e:	9c03      	ldr	r4, [sp, #12]
 8007590:	9314      	str	r3, [sp, #80]	; 0x50
 8007592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007596:	f7f9 fa4f 	bl	8000a38 <__aeabi_d2iz>
 800759a:	9015      	str	r0, [sp, #84]	; 0x54
 800759c:	f7f8 ff32 	bl	8000404 <__aeabi_i2d>
 80075a0:	4602      	mov	r2, r0
 80075a2:	460b      	mov	r3, r1
 80075a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075a8:	f7f8 fdde 	bl	8000168 <__aeabi_dsub>
 80075ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075ae:	4606      	mov	r6, r0
 80075b0:	3330      	adds	r3, #48	; 0x30
 80075b2:	f804 3b01 	strb.w	r3, [r4], #1
 80075b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075b8:	460f      	mov	r7, r1
 80075ba:	429c      	cmp	r4, r3
 80075bc:	f04f 0200 	mov.w	r2, #0
 80075c0:	d124      	bne.n	800760c <_dtoa_r+0x63c>
 80075c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075c6:	4baf      	ldr	r3, [pc, #700]	; (8007884 <_dtoa_r+0x8b4>)
 80075c8:	f7f8 fdd0 	bl	800016c <__adddf3>
 80075cc:	4602      	mov	r2, r0
 80075ce:	460b      	mov	r3, r1
 80075d0:	4630      	mov	r0, r6
 80075d2:	4639      	mov	r1, r7
 80075d4:	f7f9 fa10 	bl	80009f8 <__aeabi_dcmpgt>
 80075d8:	2800      	cmp	r0, #0
 80075da:	d163      	bne.n	80076a4 <_dtoa_r+0x6d4>
 80075dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80075e0:	2000      	movs	r0, #0
 80075e2:	49a8      	ldr	r1, [pc, #672]	; (8007884 <_dtoa_r+0x8b4>)
 80075e4:	f7f8 fdc0 	bl	8000168 <__aeabi_dsub>
 80075e8:	4602      	mov	r2, r0
 80075ea:	460b      	mov	r3, r1
 80075ec:	4630      	mov	r0, r6
 80075ee:	4639      	mov	r1, r7
 80075f0:	f7f9 f9e4 	bl	80009bc <__aeabi_dcmplt>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	f43f af1e 	beq.w	8007436 <_dtoa_r+0x466>
 80075fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80075fc:	1e7b      	subs	r3, r7, #1
 80075fe:	9314      	str	r3, [sp, #80]	; 0x50
 8007600:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007604:	2b30      	cmp	r3, #48	; 0x30
 8007606:	d0f8      	beq.n	80075fa <_dtoa_r+0x62a>
 8007608:	46c3      	mov	fp, r8
 800760a:	e03b      	b.n	8007684 <_dtoa_r+0x6b4>
 800760c:	4b9e      	ldr	r3, [pc, #632]	; (8007888 <_dtoa_r+0x8b8>)
 800760e:	f7f8 ff63 	bl	80004d8 <__aeabi_dmul>
 8007612:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007616:	e7bc      	b.n	8007592 <_dtoa_r+0x5c2>
 8007618:	9f03      	ldr	r7, [sp, #12]
 800761a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800761e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007622:	4640      	mov	r0, r8
 8007624:	4649      	mov	r1, r9
 8007626:	f7f9 f881 	bl	800072c <__aeabi_ddiv>
 800762a:	f7f9 fa05 	bl	8000a38 <__aeabi_d2iz>
 800762e:	4604      	mov	r4, r0
 8007630:	f7f8 fee8 	bl	8000404 <__aeabi_i2d>
 8007634:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007638:	f7f8 ff4e 	bl	80004d8 <__aeabi_dmul>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4640      	mov	r0, r8
 8007642:	4649      	mov	r1, r9
 8007644:	f7f8 fd90 	bl	8000168 <__aeabi_dsub>
 8007648:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800764c:	f807 6b01 	strb.w	r6, [r7], #1
 8007650:	9e03      	ldr	r6, [sp, #12]
 8007652:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007656:	1bbe      	subs	r6, r7, r6
 8007658:	45b4      	cmp	ip, r6
 800765a:	4602      	mov	r2, r0
 800765c:	460b      	mov	r3, r1
 800765e:	d136      	bne.n	80076ce <_dtoa_r+0x6fe>
 8007660:	f7f8 fd84 	bl	800016c <__adddf3>
 8007664:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007668:	4680      	mov	r8, r0
 800766a:	4689      	mov	r9, r1
 800766c:	f7f9 f9c4 	bl	80009f8 <__aeabi_dcmpgt>
 8007670:	bb58      	cbnz	r0, 80076ca <_dtoa_r+0x6fa>
 8007672:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007676:	4640      	mov	r0, r8
 8007678:	4649      	mov	r1, r9
 800767a:	f7f9 f995 	bl	80009a8 <__aeabi_dcmpeq>
 800767e:	b108      	cbz	r0, 8007684 <_dtoa_r+0x6b4>
 8007680:	07e3      	lsls	r3, r4, #31
 8007682:	d422      	bmi.n	80076ca <_dtoa_r+0x6fa>
 8007684:	4651      	mov	r1, sl
 8007686:	4628      	mov	r0, r5
 8007688:	f000 fbc2 	bl	8007e10 <_Bfree>
 800768c:	2300      	movs	r3, #0
 800768e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007690:	703b      	strb	r3, [r7, #0]
 8007692:	f10b 0301 	add.w	r3, fp, #1
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800769a:	2b00      	cmp	r3, #0
 800769c:	f43f ace6 	beq.w	800706c <_dtoa_r+0x9c>
 80076a0:	601f      	str	r7, [r3, #0]
 80076a2:	e4e3      	b.n	800706c <_dtoa_r+0x9c>
 80076a4:	4627      	mov	r7, r4
 80076a6:	463b      	mov	r3, r7
 80076a8:	461f      	mov	r7, r3
 80076aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076ae:	2a39      	cmp	r2, #57	; 0x39
 80076b0:	d107      	bne.n	80076c2 <_dtoa_r+0x6f2>
 80076b2:	9a03      	ldr	r2, [sp, #12]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d1f7      	bne.n	80076a8 <_dtoa_r+0x6d8>
 80076b8:	2230      	movs	r2, #48	; 0x30
 80076ba:	9903      	ldr	r1, [sp, #12]
 80076bc:	f108 0801 	add.w	r8, r8, #1
 80076c0:	700a      	strb	r2, [r1, #0]
 80076c2:	781a      	ldrb	r2, [r3, #0]
 80076c4:	3201      	adds	r2, #1
 80076c6:	701a      	strb	r2, [r3, #0]
 80076c8:	e79e      	b.n	8007608 <_dtoa_r+0x638>
 80076ca:	46d8      	mov	r8, fp
 80076cc:	e7eb      	b.n	80076a6 <_dtoa_r+0x6d6>
 80076ce:	2200      	movs	r2, #0
 80076d0:	4b6d      	ldr	r3, [pc, #436]	; (8007888 <_dtoa_r+0x8b8>)
 80076d2:	f7f8 ff01 	bl	80004d8 <__aeabi_dmul>
 80076d6:	2200      	movs	r2, #0
 80076d8:	2300      	movs	r3, #0
 80076da:	4680      	mov	r8, r0
 80076dc:	4689      	mov	r9, r1
 80076de:	f7f9 f963 	bl	80009a8 <__aeabi_dcmpeq>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d09b      	beq.n	800761e <_dtoa_r+0x64e>
 80076e6:	e7cd      	b.n	8007684 <_dtoa_r+0x6b4>
 80076e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076ea:	2a00      	cmp	r2, #0
 80076ec:	f000 80c4 	beq.w	8007878 <_dtoa_r+0x8a8>
 80076f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80076f2:	2a01      	cmp	r2, #1
 80076f4:	f300 80a8 	bgt.w	8007848 <_dtoa_r+0x878>
 80076f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80076fa:	2a00      	cmp	r2, #0
 80076fc:	f000 80a0 	beq.w	8007840 <_dtoa_r+0x870>
 8007700:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007704:	464f      	mov	r7, r9
 8007706:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800770a:	2101      	movs	r1, #1
 800770c:	441a      	add	r2, r3
 800770e:	4628      	mov	r0, r5
 8007710:	4499      	add	r9, r3
 8007712:	9209      	str	r2, [sp, #36]	; 0x24
 8007714:	f000 fc7c 	bl	8008010 <__i2b>
 8007718:	4606      	mov	r6, r0
 800771a:	b15f      	cbz	r7, 8007734 <_dtoa_r+0x764>
 800771c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800771e:	2b00      	cmp	r3, #0
 8007720:	dd08      	ble.n	8007734 <_dtoa_r+0x764>
 8007722:	42bb      	cmp	r3, r7
 8007724:	bfa8      	it	ge
 8007726:	463b      	movge	r3, r7
 8007728:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800772a:	eba9 0903 	sub.w	r9, r9, r3
 800772e:	1aff      	subs	r7, r7, r3
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	9309      	str	r3, [sp, #36]	; 0x24
 8007734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007736:	b1f3      	cbz	r3, 8007776 <_dtoa_r+0x7a6>
 8007738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 80a0 	beq.w	8007880 <_dtoa_r+0x8b0>
 8007740:	2c00      	cmp	r4, #0
 8007742:	dd10      	ble.n	8007766 <_dtoa_r+0x796>
 8007744:	4631      	mov	r1, r6
 8007746:	4622      	mov	r2, r4
 8007748:	4628      	mov	r0, r5
 800774a:	f000 fd1f 	bl	800818c <__pow5mult>
 800774e:	4652      	mov	r2, sl
 8007750:	4601      	mov	r1, r0
 8007752:	4606      	mov	r6, r0
 8007754:	4628      	mov	r0, r5
 8007756:	f000 fc71 	bl	800803c <__multiply>
 800775a:	4680      	mov	r8, r0
 800775c:	4651      	mov	r1, sl
 800775e:	4628      	mov	r0, r5
 8007760:	f000 fb56 	bl	8007e10 <_Bfree>
 8007764:	46c2      	mov	sl, r8
 8007766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007768:	1b1a      	subs	r2, r3, r4
 800776a:	d004      	beq.n	8007776 <_dtoa_r+0x7a6>
 800776c:	4651      	mov	r1, sl
 800776e:	4628      	mov	r0, r5
 8007770:	f000 fd0c 	bl	800818c <__pow5mult>
 8007774:	4682      	mov	sl, r0
 8007776:	2101      	movs	r1, #1
 8007778:	4628      	mov	r0, r5
 800777a:	f000 fc49 	bl	8008010 <__i2b>
 800777e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007780:	4604      	mov	r4, r0
 8007782:	2b00      	cmp	r3, #0
 8007784:	f340 8082 	ble.w	800788c <_dtoa_r+0x8bc>
 8007788:	461a      	mov	r2, r3
 800778a:	4601      	mov	r1, r0
 800778c:	4628      	mov	r0, r5
 800778e:	f000 fcfd 	bl	800818c <__pow5mult>
 8007792:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007794:	4604      	mov	r4, r0
 8007796:	2b01      	cmp	r3, #1
 8007798:	dd7b      	ble.n	8007892 <_dtoa_r+0x8c2>
 800779a:	f04f 0800 	mov.w	r8, #0
 800779e:	6923      	ldr	r3, [r4, #16]
 80077a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80077a4:	6918      	ldr	r0, [r3, #16]
 80077a6:	f000 fbe5 	bl	8007f74 <__hi0bits>
 80077aa:	f1c0 0020 	rsb	r0, r0, #32
 80077ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077b0:	4418      	add	r0, r3
 80077b2:	f010 001f 	ands.w	r0, r0, #31
 80077b6:	f000 8092 	beq.w	80078de <_dtoa_r+0x90e>
 80077ba:	f1c0 0320 	rsb	r3, r0, #32
 80077be:	2b04      	cmp	r3, #4
 80077c0:	f340 8085 	ble.w	80078ce <_dtoa_r+0x8fe>
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	f1c0 001c 	rsb	r0, r0, #28
 80077ca:	4403      	add	r3, r0
 80077cc:	4481      	add	r9, r0
 80077ce:	4407      	add	r7, r0
 80077d0:	9309      	str	r3, [sp, #36]	; 0x24
 80077d2:	f1b9 0f00 	cmp.w	r9, #0
 80077d6:	dd05      	ble.n	80077e4 <_dtoa_r+0x814>
 80077d8:	4651      	mov	r1, sl
 80077da:	464a      	mov	r2, r9
 80077dc:	4628      	mov	r0, r5
 80077de:	f000 fd2f 	bl	8008240 <__lshift>
 80077e2:	4682      	mov	sl, r0
 80077e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	dd05      	ble.n	80077f6 <_dtoa_r+0x826>
 80077ea:	4621      	mov	r1, r4
 80077ec:	461a      	mov	r2, r3
 80077ee:	4628      	mov	r0, r5
 80077f0:	f000 fd26 	bl	8008240 <__lshift>
 80077f4:	4604      	mov	r4, r0
 80077f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d072      	beq.n	80078e2 <_dtoa_r+0x912>
 80077fc:	4621      	mov	r1, r4
 80077fe:	4650      	mov	r0, sl
 8007800:	f000 fd8a 	bl	8008318 <__mcmp>
 8007804:	2800      	cmp	r0, #0
 8007806:	da6c      	bge.n	80078e2 <_dtoa_r+0x912>
 8007808:	2300      	movs	r3, #0
 800780a:	4651      	mov	r1, sl
 800780c:	220a      	movs	r2, #10
 800780e:	4628      	mov	r0, r5
 8007810:	f000 fb20 	bl	8007e54 <__multadd>
 8007814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007816:	4682      	mov	sl, r0
 8007818:	f10b 3bff 	add.w	fp, fp, #4294967295
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 81ac 	beq.w	8007b7a <_dtoa_r+0xbaa>
 8007822:	2300      	movs	r3, #0
 8007824:	4631      	mov	r1, r6
 8007826:	220a      	movs	r2, #10
 8007828:	4628      	mov	r0, r5
 800782a:	f000 fb13 	bl	8007e54 <__multadd>
 800782e:	9b06      	ldr	r3, [sp, #24]
 8007830:	4606      	mov	r6, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	f300 8093 	bgt.w	800795e <_dtoa_r+0x98e>
 8007838:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800783a:	2b02      	cmp	r3, #2
 800783c:	dc59      	bgt.n	80078f2 <_dtoa_r+0x922>
 800783e:	e08e      	b.n	800795e <_dtoa_r+0x98e>
 8007840:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007842:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007846:	e75d      	b.n	8007704 <_dtoa_r+0x734>
 8007848:	9b08      	ldr	r3, [sp, #32]
 800784a:	1e5c      	subs	r4, r3, #1
 800784c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800784e:	42a3      	cmp	r3, r4
 8007850:	bfbf      	itttt	lt
 8007852:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007854:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007856:	1ae3      	sublt	r3, r4, r3
 8007858:	18d2      	addlt	r2, r2, r3
 800785a:	bfa8      	it	ge
 800785c:	1b1c      	subge	r4, r3, r4
 800785e:	9b08      	ldr	r3, [sp, #32]
 8007860:	bfbe      	ittt	lt
 8007862:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007864:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007866:	2400      	movlt	r4, #0
 8007868:	2b00      	cmp	r3, #0
 800786a:	bfb5      	itete	lt
 800786c:	eba9 0703 	sublt.w	r7, r9, r3
 8007870:	464f      	movge	r7, r9
 8007872:	2300      	movlt	r3, #0
 8007874:	9b08      	ldrge	r3, [sp, #32]
 8007876:	e747      	b.n	8007708 <_dtoa_r+0x738>
 8007878:	464f      	mov	r7, r9
 800787a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800787c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800787e:	e74c      	b.n	800771a <_dtoa_r+0x74a>
 8007880:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007882:	e773      	b.n	800776c <_dtoa_r+0x79c>
 8007884:	3fe00000 	.word	0x3fe00000
 8007888:	40240000 	.word	0x40240000
 800788c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800788e:	2b01      	cmp	r3, #1
 8007890:	dc18      	bgt.n	80078c4 <_dtoa_r+0x8f4>
 8007892:	9b04      	ldr	r3, [sp, #16]
 8007894:	b9b3      	cbnz	r3, 80078c4 <_dtoa_r+0x8f4>
 8007896:	9b05      	ldr	r3, [sp, #20]
 8007898:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800789c:	b993      	cbnz	r3, 80078c4 <_dtoa_r+0x8f4>
 800789e:	9b05      	ldr	r3, [sp, #20]
 80078a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078a4:	0d1b      	lsrs	r3, r3, #20
 80078a6:	051b      	lsls	r3, r3, #20
 80078a8:	b17b      	cbz	r3, 80078ca <_dtoa_r+0x8fa>
 80078aa:	f04f 0801 	mov.w	r8, #1
 80078ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b0:	f109 0901 	add.w	r9, r9, #1
 80078b4:	3301      	adds	r3, #1
 80078b6:	9309      	str	r3, [sp, #36]	; 0x24
 80078b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f47f af6f 	bne.w	800779e <_dtoa_r+0x7ce>
 80078c0:	2001      	movs	r0, #1
 80078c2:	e774      	b.n	80077ae <_dtoa_r+0x7de>
 80078c4:	f04f 0800 	mov.w	r8, #0
 80078c8:	e7f6      	b.n	80078b8 <_dtoa_r+0x8e8>
 80078ca:	4698      	mov	r8, r3
 80078cc:	e7f4      	b.n	80078b8 <_dtoa_r+0x8e8>
 80078ce:	d080      	beq.n	80077d2 <_dtoa_r+0x802>
 80078d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078d2:	331c      	adds	r3, #28
 80078d4:	441a      	add	r2, r3
 80078d6:	4499      	add	r9, r3
 80078d8:	441f      	add	r7, r3
 80078da:	9209      	str	r2, [sp, #36]	; 0x24
 80078dc:	e779      	b.n	80077d2 <_dtoa_r+0x802>
 80078de:	4603      	mov	r3, r0
 80078e0:	e7f6      	b.n	80078d0 <_dtoa_r+0x900>
 80078e2:	9b08      	ldr	r3, [sp, #32]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	dc34      	bgt.n	8007952 <_dtoa_r+0x982>
 80078e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	dd31      	ble.n	8007952 <_dtoa_r+0x982>
 80078ee:	9b08      	ldr	r3, [sp, #32]
 80078f0:	9306      	str	r3, [sp, #24]
 80078f2:	9b06      	ldr	r3, [sp, #24]
 80078f4:	b963      	cbnz	r3, 8007910 <_dtoa_r+0x940>
 80078f6:	4621      	mov	r1, r4
 80078f8:	2205      	movs	r2, #5
 80078fa:	4628      	mov	r0, r5
 80078fc:	f000 faaa 	bl	8007e54 <__multadd>
 8007900:	4601      	mov	r1, r0
 8007902:	4604      	mov	r4, r0
 8007904:	4650      	mov	r0, sl
 8007906:	f000 fd07 	bl	8008318 <__mcmp>
 800790a:	2800      	cmp	r0, #0
 800790c:	f73f adbf 	bgt.w	800748e <_dtoa_r+0x4be>
 8007910:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007912:	9f03      	ldr	r7, [sp, #12]
 8007914:	ea6f 0b03 	mvn.w	fp, r3
 8007918:	f04f 0800 	mov.w	r8, #0
 800791c:	4621      	mov	r1, r4
 800791e:	4628      	mov	r0, r5
 8007920:	f000 fa76 	bl	8007e10 <_Bfree>
 8007924:	2e00      	cmp	r6, #0
 8007926:	f43f aead 	beq.w	8007684 <_dtoa_r+0x6b4>
 800792a:	f1b8 0f00 	cmp.w	r8, #0
 800792e:	d005      	beq.n	800793c <_dtoa_r+0x96c>
 8007930:	45b0      	cmp	r8, r6
 8007932:	d003      	beq.n	800793c <_dtoa_r+0x96c>
 8007934:	4641      	mov	r1, r8
 8007936:	4628      	mov	r0, r5
 8007938:	f000 fa6a 	bl	8007e10 <_Bfree>
 800793c:	4631      	mov	r1, r6
 800793e:	4628      	mov	r0, r5
 8007940:	f000 fa66 	bl	8007e10 <_Bfree>
 8007944:	e69e      	b.n	8007684 <_dtoa_r+0x6b4>
 8007946:	2400      	movs	r4, #0
 8007948:	4626      	mov	r6, r4
 800794a:	e7e1      	b.n	8007910 <_dtoa_r+0x940>
 800794c:	46c3      	mov	fp, r8
 800794e:	4626      	mov	r6, r4
 8007950:	e59d      	b.n	800748e <_dtoa_r+0x4be>
 8007952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 80c8 	beq.w	8007aea <_dtoa_r+0xb1a>
 800795a:	9b08      	ldr	r3, [sp, #32]
 800795c:	9306      	str	r3, [sp, #24]
 800795e:	2f00      	cmp	r7, #0
 8007960:	dd05      	ble.n	800796e <_dtoa_r+0x99e>
 8007962:	4631      	mov	r1, r6
 8007964:	463a      	mov	r2, r7
 8007966:	4628      	mov	r0, r5
 8007968:	f000 fc6a 	bl	8008240 <__lshift>
 800796c:	4606      	mov	r6, r0
 800796e:	f1b8 0f00 	cmp.w	r8, #0
 8007972:	d05b      	beq.n	8007a2c <_dtoa_r+0xa5c>
 8007974:	4628      	mov	r0, r5
 8007976:	6871      	ldr	r1, [r6, #4]
 8007978:	f000 fa0a 	bl	8007d90 <_Balloc>
 800797c:	4607      	mov	r7, r0
 800797e:	b928      	cbnz	r0, 800798c <_dtoa_r+0x9bc>
 8007980:	4602      	mov	r2, r0
 8007982:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007986:	4b81      	ldr	r3, [pc, #516]	; (8007b8c <_dtoa_r+0xbbc>)
 8007988:	f7ff bb36 	b.w	8006ff8 <_dtoa_r+0x28>
 800798c:	6932      	ldr	r2, [r6, #16]
 800798e:	f106 010c 	add.w	r1, r6, #12
 8007992:	3202      	adds	r2, #2
 8007994:	0092      	lsls	r2, r2, #2
 8007996:	300c      	adds	r0, #12
 8007998:	f002 fb02 	bl	8009fa0 <memcpy>
 800799c:	2201      	movs	r2, #1
 800799e:	4639      	mov	r1, r7
 80079a0:	4628      	mov	r0, r5
 80079a2:	f000 fc4d 	bl	8008240 <__lshift>
 80079a6:	46b0      	mov	r8, r6
 80079a8:	4606      	mov	r6, r0
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	9a03      	ldr	r2, [sp, #12]
 80079ae:	3301      	adds	r3, #1
 80079b0:	9308      	str	r3, [sp, #32]
 80079b2:	9b06      	ldr	r3, [sp, #24]
 80079b4:	4413      	add	r3, r2
 80079b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80079b8:	9b04      	ldr	r3, [sp, #16]
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	930a      	str	r3, [sp, #40]	; 0x28
 80079c0:	9b08      	ldr	r3, [sp, #32]
 80079c2:	4621      	mov	r1, r4
 80079c4:	3b01      	subs	r3, #1
 80079c6:	4650      	mov	r0, sl
 80079c8:	9304      	str	r3, [sp, #16]
 80079ca:	f7ff fa77 	bl	8006ebc <quorem>
 80079ce:	4641      	mov	r1, r8
 80079d0:	9006      	str	r0, [sp, #24]
 80079d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079d6:	4650      	mov	r0, sl
 80079d8:	f000 fc9e 	bl	8008318 <__mcmp>
 80079dc:	4632      	mov	r2, r6
 80079de:	9009      	str	r0, [sp, #36]	; 0x24
 80079e0:	4621      	mov	r1, r4
 80079e2:	4628      	mov	r0, r5
 80079e4:	f000 fcb4 	bl	8008350 <__mdiff>
 80079e8:	68c2      	ldr	r2, [r0, #12]
 80079ea:	4607      	mov	r7, r0
 80079ec:	bb02      	cbnz	r2, 8007a30 <_dtoa_r+0xa60>
 80079ee:	4601      	mov	r1, r0
 80079f0:	4650      	mov	r0, sl
 80079f2:	f000 fc91 	bl	8008318 <__mcmp>
 80079f6:	4602      	mov	r2, r0
 80079f8:	4639      	mov	r1, r7
 80079fa:	4628      	mov	r0, r5
 80079fc:	920c      	str	r2, [sp, #48]	; 0x30
 80079fe:	f000 fa07 	bl	8007e10 <_Bfree>
 8007a02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a06:	9f08      	ldr	r7, [sp, #32]
 8007a08:	ea43 0102 	orr.w	r1, r3, r2
 8007a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a0e:	4319      	orrs	r1, r3
 8007a10:	d110      	bne.n	8007a34 <_dtoa_r+0xa64>
 8007a12:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a16:	d029      	beq.n	8007a6c <_dtoa_r+0xa9c>
 8007a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	dd02      	ble.n	8007a24 <_dtoa_r+0xa54>
 8007a1e:	9b06      	ldr	r3, [sp, #24]
 8007a20:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007a24:	9b04      	ldr	r3, [sp, #16]
 8007a26:	f883 9000 	strb.w	r9, [r3]
 8007a2a:	e777      	b.n	800791c <_dtoa_r+0x94c>
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	e7ba      	b.n	80079a6 <_dtoa_r+0x9d6>
 8007a30:	2201      	movs	r2, #1
 8007a32:	e7e1      	b.n	80079f8 <_dtoa_r+0xa28>
 8007a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	db04      	blt.n	8007a44 <_dtoa_r+0xa74>
 8007a3a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007a3c:	430b      	orrs	r3, r1
 8007a3e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007a40:	430b      	orrs	r3, r1
 8007a42:	d120      	bne.n	8007a86 <_dtoa_r+0xab6>
 8007a44:	2a00      	cmp	r2, #0
 8007a46:	dded      	ble.n	8007a24 <_dtoa_r+0xa54>
 8007a48:	4651      	mov	r1, sl
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 fbf7 	bl	8008240 <__lshift>
 8007a52:	4621      	mov	r1, r4
 8007a54:	4682      	mov	sl, r0
 8007a56:	f000 fc5f 	bl	8008318 <__mcmp>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	dc03      	bgt.n	8007a66 <_dtoa_r+0xa96>
 8007a5e:	d1e1      	bne.n	8007a24 <_dtoa_r+0xa54>
 8007a60:	f019 0f01 	tst.w	r9, #1
 8007a64:	d0de      	beq.n	8007a24 <_dtoa_r+0xa54>
 8007a66:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a6a:	d1d8      	bne.n	8007a1e <_dtoa_r+0xa4e>
 8007a6c:	2339      	movs	r3, #57	; 0x39
 8007a6e:	9a04      	ldr	r2, [sp, #16]
 8007a70:	7013      	strb	r3, [r2, #0]
 8007a72:	463b      	mov	r3, r7
 8007a74:	461f      	mov	r7, r3
 8007a76:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	2a39      	cmp	r2, #57	; 0x39
 8007a7e:	d06b      	beq.n	8007b58 <_dtoa_r+0xb88>
 8007a80:	3201      	adds	r2, #1
 8007a82:	701a      	strb	r2, [r3, #0]
 8007a84:	e74a      	b.n	800791c <_dtoa_r+0x94c>
 8007a86:	2a00      	cmp	r2, #0
 8007a88:	dd07      	ble.n	8007a9a <_dtoa_r+0xaca>
 8007a8a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a8e:	d0ed      	beq.n	8007a6c <_dtoa_r+0xa9c>
 8007a90:	9a04      	ldr	r2, [sp, #16]
 8007a92:	f109 0301 	add.w	r3, r9, #1
 8007a96:	7013      	strb	r3, [r2, #0]
 8007a98:	e740      	b.n	800791c <_dtoa_r+0x94c>
 8007a9a:	9b08      	ldr	r3, [sp, #32]
 8007a9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a9e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d042      	beq.n	8007b2c <_dtoa_r+0xb5c>
 8007aa6:	4651      	mov	r1, sl
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	220a      	movs	r2, #10
 8007aac:	4628      	mov	r0, r5
 8007aae:	f000 f9d1 	bl	8007e54 <__multadd>
 8007ab2:	45b0      	cmp	r8, r6
 8007ab4:	4682      	mov	sl, r0
 8007ab6:	f04f 0300 	mov.w	r3, #0
 8007aba:	f04f 020a 	mov.w	r2, #10
 8007abe:	4641      	mov	r1, r8
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	d107      	bne.n	8007ad4 <_dtoa_r+0xb04>
 8007ac4:	f000 f9c6 	bl	8007e54 <__multadd>
 8007ac8:	4680      	mov	r8, r0
 8007aca:	4606      	mov	r6, r0
 8007acc:	9b08      	ldr	r3, [sp, #32]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	9308      	str	r3, [sp, #32]
 8007ad2:	e775      	b.n	80079c0 <_dtoa_r+0x9f0>
 8007ad4:	f000 f9be 	bl	8007e54 <__multadd>
 8007ad8:	4631      	mov	r1, r6
 8007ada:	4680      	mov	r8, r0
 8007adc:	2300      	movs	r3, #0
 8007ade:	220a      	movs	r2, #10
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	f000 f9b7 	bl	8007e54 <__multadd>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	e7f0      	b.n	8007acc <_dtoa_r+0xafc>
 8007aea:	9b08      	ldr	r3, [sp, #32]
 8007aec:	9306      	str	r3, [sp, #24]
 8007aee:	9f03      	ldr	r7, [sp, #12]
 8007af0:	4621      	mov	r1, r4
 8007af2:	4650      	mov	r0, sl
 8007af4:	f7ff f9e2 	bl	8006ebc <quorem>
 8007af8:	9b03      	ldr	r3, [sp, #12]
 8007afa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007afe:	f807 9b01 	strb.w	r9, [r7], #1
 8007b02:	1afa      	subs	r2, r7, r3
 8007b04:	9b06      	ldr	r3, [sp, #24]
 8007b06:	4293      	cmp	r3, r2
 8007b08:	dd07      	ble.n	8007b1a <_dtoa_r+0xb4a>
 8007b0a:	4651      	mov	r1, sl
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	220a      	movs	r2, #10
 8007b10:	4628      	mov	r0, r5
 8007b12:	f000 f99f 	bl	8007e54 <__multadd>
 8007b16:	4682      	mov	sl, r0
 8007b18:	e7ea      	b.n	8007af0 <_dtoa_r+0xb20>
 8007b1a:	9b06      	ldr	r3, [sp, #24]
 8007b1c:	f04f 0800 	mov.w	r8, #0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	bfcc      	ite	gt
 8007b24:	461f      	movgt	r7, r3
 8007b26:	2701      	movle	r7, #1
 8007b28:	9b03      	ldr	r3, [sp, #12]
 8007b2a:	441f      	add	r7, r3
 8007b2c:	4651      	mov	r1, sl
 8007b2e:	2201      	movs	r2, #1
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 fb85 	bl	8008240 <__lshift>
 8007b36:	4621      	mov	r1, r4
 8007b38:	4682      	mov	sl, r0
 8007b3a:	f000 fbed 	bl	8008318 <__mcmp>
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	dc97      	bgt.n	8007a72 <_dtoa_r+0xaa2>
 8007b42:	d102      	bne.n	8007b4a <_dtoa_r+0xb7a>
 8007b44:	f019 0f01 	tst.w	r9, #1
 8007b48:	d193      	bne.n	8007a72 <_dtoa_r+0xaa2>
 8007b4a:	463b      	mov	r3, r7
 8007b4c:	461f      	mov	r7, r3
 8007b4e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b52:	2a30      	cmp	r2, #48	; 0x30
 8007b54:	d0fa      	beq.n	8007b4c <_dtoa_r+0xb7c>
 8007b56:	e6e1      	b.n	800791c <_dtoa_r+0x94c>
 8007b58:	9a03      	ldr	r2, [sp, #12]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d18a      	bne.n	8007a74 <_dtoa_r+0xaa4>
 8007b5e:	2331      	movs	r3, #49	; 0x31
 8007b60:	f10b 0b01 	add.w	fp, fp, #1
 8007b64:	e797      	b.n	8007a96 <_dtoa_r+0xac6>
 8007b66:	4b0a      	ldr	r3, [pc, #40]	; (8007b90 <_dtoa_r+0xbc0>)
 8007b68:	f7ff ba9f 	b.w	80070aa <_dtoa_r+0xda>
 8007b6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	f47f aa77 	bne.w	8007062 <_dtoa_r+0x92>
 8007b74:	4b07      	ldr	r3, [pc, #28]	; (8007b94 <_dtoa_r+0xbc4>)
 8007b76:	f7ff ba98 	b.w	80070aa <_dtoa_r+0xda>
 8007b7a:	9b06      	ldr	r3, [sp, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	dcb6      	bgt.n	8007aee <_dtoa_r+0xb1e>
 8007b80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b82:	2b02      	cmp	r3, #2
 8007b84:	f73f aeb5 	bgt.w	80078f2 <_dtoa_r+0x922>
 8007b88:	e7b1      	b.n	8007aee <_dtoa_r+0xb1e>
 8007b8a:	bf00      	nop
 8007b8c:	0800af2d 	.word	0x0800af2d
 8007b90:	0800b210 	.word	0x0800b210
 8007b94:	0800aeb1 	.word	0x0800aeb1

08007b98 <_free_r>:
 8007b98:	b538      	push	{r3, r4, r5, lr}
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	2900      	cmp	r1, #0
 8007b9e:	d040      	beq.n	8007c22 <_free_r+0x8a>
 8007ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba4:	1f0c      	subs	r4, r1, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfb8      	it	lt
 8007baa:	18e4      	addlt	r4, r4, r3
 8007bac:	f000 f8e4 	bl	8007d78 <__malloc_lock>
 8007bb0:	4a1c      	ldr	r2, [pc, #112]	; (8007c24 <_free_r+0x8c>)
 8007bb2:	6813      	ldr	r3, [r2, #0]
 8007bb4:	b933      	cbnz	r3, 8007bc4 <_free_r+0x2c>
 8007bb6:	6063      	str	r3, [r4, #4]
 8007bb8:	6014      	str	r4, [r2, #0]
 8007bba:	4628      	mov	r0, r5
 8007bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bc0:	f000 b8e0 	b.w	8007d84 <__malloc_unlock>
 8007bc4:	42a3      	cmp	r3, r4
 8007bc6:	d908      	bls.n	8007bda <_free_r+0x42>
 8007bc8:	6820      	ldr	r0, [r4, #0]
 8007bca:	1821      	adds	r1, r4, r0
 8007bcc:	428b      	cmp	r3, r1
 8007bce:	bf01      	itttt	eq
 8007bd0:	6819      	ldreq	r1, [r3, #0]
 8007bd2:	685b      	ldreq	r3, [r3, #4]
 8007bd4:	1809      	addeq	r1, r1, r0
 8007bd6:	6021      	streq	r1, [r4, #0]
 8007bd8:	e7ed      	b.n	8007bb6 <_free_r+0x1e>
 8007bda:	461a      	mov	r2, r3
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	b10b      	cbz	r3, 8007be4 <_free_r+0x4c>
 8007be0:	42a3      	cmp	r3, r4
 8007be2:	d9fa      	bls.n	8007bda <_free_r+0x42>
 8007be4:	6811      	ldr	r1, [r2, #0]
 8007be6:	1850      	adds	r0, r2, r1
 8007be8:	42a0      	cmp	r0, r4
 8007bea:	d10b      	bne.n	8007c04 <_free_r+0x6c>
 8007bec:	6820      	ldr	r0, [r4, #0]
 8007bee:	4401      	add	r1, r0
 8007bf0:	1850      	adds	r0, r2, r1
 8007bf2:	4283      	cmp	r3, r0
 8007bf4:	6011      	str	r1, [r2, #0]
 8007bf6:	d1e0      	bne.n	8007bba <_free_r+0x22>
 8007bf8:	6818      	ldr	r0, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	4408      	add	r0, r1
 8007bfe:	6010      	str	r0, [r2, #0]
 8007c00:	6053      	str	r3, [r2, #4]
 8007c02:	e7da      	b.n	8007bba <_free_r+0x22>
 8007c04:	d902      	bls.n	8007c0c <_free_r+0x74>
 8007c06:	230c      	movs	r3, #12
 8007c08:	602b      	str	r3, [r5, #0]
 8007c0a:	e7d6      	b.n	8007bba <_free_r+0x22>
 8007c0c:	6820      	ldr	r0, [r4, #0]
 8007c0e:	1821      	adds	r1, r4, r0
 8007c10:	428b      	cmp	r3, r1
 8007c12:	bf01      	itttt	eq
 8007c14:	6819      	ldreq	r1, [r3, #0]
 8007c16:	685b      	ldreq	r3, [r3, #4]
 8007c18:	1809      	addeq	r1, r1, r0
 8007c1a:	6021      	streq	r1, [r4, #0]
 8007c1c:	6063      	str	r3, [r4, #4]
 8007c1e:	6054      	str	r4, [r2, #4]
 8007c20:	e7cb      	b.n	8007bba <_free_r+0x22>
 8007c22:	bd38      	pop	{r3, r4, r5, pc}
 8007c24:	20000660 	.word	0x20000660

08007c28 <malloc>:
 8007c28:	4b02      	ldr	r3, [pc, #8]	; (8007c34 <malloc+0xc>)
 8007c2a:	4601      	mov	r1, r0
 8007c2c:	6818      	ldr	r0, [r3, #0]
 8007c2e:	f000 b823 	b.w	8007c78 <_malloc_r>
 8007c32:	bf00      	nop
 8007c34:	20000064 	.word	0x20000064

08007c38 <sbrk_aligned>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	4e0e      	ldr	r6, [pc, #56]	; (8007c74 <sbrk_aligned+0x3c>)
 8007c3c:	460c      	mov	r4, r1
 8007c3e:	6831      	ldr	r1, [r6, #0]
 8007c40:	4605      	mov	r5, r0
 8007c42:	b911      	cbnz	r1, 8007c4a <sbrk_aligned+0x12>
 8007c44:	f002 f99c 	bl	8009f80 <_sbrk_r>
 8007c48:	6030      	str	r0, [r6, #0]
 8007c4a:	4621      	mov	r1, r4
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	f002 f997 	bl	8009f80 <_sbrk_r>
 8007c52:	1c43      	adds	r3, r0, #1
 8007c54:	d00a      	beq.n	8007c6c <sbrk_aligned+0x34>
 8007c56:	1cc4      	adds	r4, r0, #3
 8007c58:	f024 0403 	bic.w	r4, r4, #3
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d007      	beq.n	8007c70 <sbrk_aligned+0x38>
 8007c60:	1a21      	subs	r1, r4, r0
 8007c62:	4628      	mov	r0, r5
 8007c64:	f002 f98c 	bl	8009f80 <_sbrk_r>
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d101      	bne.n	8007c70 <sbrk_aligned+0x38>
 8007c6c:	f04f 34ff 	mov.w	r4, #4294967295
 8007c70:	4620      	mov	r0, r4
 8007c72:	bd70      	pop	{r4, r5, r6, pc}
 8007c74:	20000664 	.word	0x20000664

08007c78 <_malloc_r>:
 8007c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c7c:	1ccd      	adds	r5, r1, #3
 8007c7e:	f025 0503 	bic.w	r5, r5, #3
 8007c82:	3508      	adds	r5, #8
 8007c84:	2d0c      	cmp	r5, #12
 8007c86:	bf38      	it	cc
 8007c88:	250c      	movcc	r5, #12
 8007c8a:	2d00      	cmp	r5, #0
 8007c8c:	4607      	mov	r7, r0
 8007c8e:	db01      	blt.n	8007c94 <_malloc_r+0x1c>
 8007c90:	42a9      	cmp	r1, r5
 8007c92:	d905      	bls.n	8007ca0 <_malloc_r+0x28>
 8007c94:	230c      	movs	r3, #12
 8007c96:	2600      	movs	r6, #0
 8007c98:	603b      	str	r3, [r7, #0]
 8007c9a:	4630      	mov	r0, r6
 8007c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d74 <_malloc_r+0xfc>
 8007ca4:	f000 f868 	bl	8007d78 <__malloc_lock>
 8007ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8007cac:	461c      	mov	r4, r3
 8007cae:	bb5c      	cbnz	r4, 8007d08 <_malloc_r+0x90>
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	4638      	mov	r0, r7
 8007cb4:	f7ff ffc0 	bl	8007c38 <sbrk_aligned>
 8007cb8:	1c43      	adds	r3, r0, #1
 8007cba:	4604      	mov	r4, r0
 8007cbc:	d155      	bne.n	8007d6a <_malloc_r+0xf2>
 8007cbe:	f8d8 4000 	ldr.w	r4, [r8]
 8007cc2:	4626      	mov	r6, r4
 8007cc4:	2e00      	cmp	r6, #0
 8007cc6:	d145      	bne.n	8007d54 <_malloc_r+0xdc>
 8007cc8:	2c00      	cmp	r4, #0
 8007cca:	d048      	beq.n	8007d5e <_malloc_r+0xe6>
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	eb04 0903 	add.w	r9, r4, r3
 8007cd6:	f002 f953 	bl	8009f80 <_sbrk_r>
 8007cda:	4581      	cmp	r9, r0
 8007cdc:	d13f      	bne.n	8007d5e <_malloc_r+0xe6>
 8007cde:	6821      	ldr	r1, [r4, #0]
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	1a6d      	subs	r5, r5, r1
 8007ce4:	4629      	mov	r1, r5
 8007ce6:	f7ff ffa7 	bl	8007c38 <sbrk_aligned>
 8007cea:	3001      	adds	r0, #1
 8007cec:	d037      	beq.n	8007d5e <_malloc_r+0xe6>
 8007cee:	6823      	ldr	r3, [r4, #0]
 8007cf0:	442b      	add	r3, r5
 8007cf2:	6023      	str	r3, [r4, #0]
 8007cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d038      	beq.n	8007d6e <_malloc_r+0xf6>
 8007cfc:	685a      	ldr	r2, [r3, #4]
 8007cfe:	42a2      	cmp	r2, r4
 8007d00:	d12b      	bne.n	8007d5a <_malloc_r+0xe2>
 8007d02:	2200      	movs	r2, #0
 8007d04:	605a      	str	r2, [r3, #4]
 8007d06:	e00f      	b.n	8007d28 <_malloc_r+0xb0>
 8007d08:	6822      	ldr	r2, [r4, #0]
 8007d0a:	1b52      	subs	r2, r2, r5
 8007d0c:	d41f      	bmi.n	8007d4e <_malloc_r+0xd6>
 8007d0e:	2a0b      	cmp	r2, #11
 8007d10:	d917      	bls.n	8007d42 <_malloc_r+0xca>
 8007d12:	1961      	adds	r1, r4, r5
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	6025      	str	r5, [r4, #0]
 8007d18:	bf18      	it	ne
 8007d1a:	6059      	strne	r1, [r3, #4]
 8007d1c:	6863      	ldr	r3, [r4, #4]
 8007d1e:	bf08      	it	eq
 8007d20:	f8c8 1000 	streq.w	r1, [r8]
 8007d24:	5162      	str	r2, [r4, r5]
 8007d26:	604b      	str	r3, [r1, #4]
 8007d28:	4638      	mov	r0, r7
 8007d2a:	f104 060b 	add.w	r6, r4, #11
 8007d2e:	f000 f829 	bl	8007d84 <__malloc_unlock>
 8007d32:	f026 0607 	bic.w	r6, r6, #7
 8007d36:	1d23      	adds	r3, r4, #4
 8007d38:	1af2      	subs	r2, r6, r3
 8007d3a:	d0ae      	beq.n	8007c9a <_malloc_r+0x22>
 8007d3c:	1b9b      	subs	r3, r3, r6
 8007d3e:	50a3      	str	r3, [r4, r2]
 8007d40:	e7ab      	b.n	8007c9a <_malloc_r+0x22>
 8007d42:	42a3      	cmp	r3, r4
 8007d44:	6862      	ldr	r2, [r4, #4]
 8007d46:	d1dd      	bne.n	8007d04 <_malloc_r+0x8c>
 8007d48:	f8c8 2000 	str.w	r2, [r8]
 8007d4c:	e7ec      	b.n	8007d28 <_malloc_r+0xb0>
 8007d4e:	4623      	mov	r3, r4
 8007d50:	6864      	ldr	r4, [r4, #4]
 8007d52:	e7ac      	b.n	8007cae <_malloc_r+0x36>
 8007d54:	4634      	mov	r4, r6
 8007d56:	6876      	ldr	r6, [r6, #4]
 8007d58:	e7b4      	b.n	8007cc4 <_malloc_r+0x4c>
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	e7cc      	b.n	8007cf8 <_malloc_r+0x80>
 8007d5e:	230c      	movs	r3, #12
 8007d60:	4638      	mov	r0, r7
 8007d62:	603b      	str	r3, [r7, #0]
 8007d64:	f000 f80e 	bl	8007d84 <__malloc_unlock>
 8007d68:	e797      	b.n	8007c9a <_malloc_r+0x22>
 8007d6a:	6025      	str	r5, [r4, #0]
 8007d6c:	e7dc      	b.n	8007d28 <_malloc_r+0xb0>
 8007d6e:	605b      	str	r3, [r3, #4]
 8007d70:	deff      	udf	#255	; 0xff
 8007d72:	bf00      	nop
 8007d74:	20000660 	.word	0x20000660

08007d78 <__malloc_lock>:
 8007d78:	4801      	ldr	r0, [pc, #4]	; (8007d80 <__malloc_lock+0x8>)
 8007d7a:	f7ff b88a 	b.w	8006e92 <__retarget_lock_acquire_recursive>
 8007d7e:	bf00      	nop
 8007d80:	2000065c 	.word	0x2000065c

08007d84 <__malloc_unlock>:
 8007d84:	4801      	ldr	r0, [pc, #4]	; (8007d8c <__malloc_unlock+0x8>)
 8007d86:	f7ff b885 	b.w	8006e94 <__retarget_lock_release_recursive>
 8007d8a:	bf00      	nop
 8007d8c:	2000065c 	.word	0x2000065c

08007d90 <_Balloc>:
 8007d90:	b570      	push	{r4, r5, r6, lr}
 8007d92:	69c6      	ldr	r6, [r0, #28]
 8007d94:	4604      	mov	r4, r0
 8007d96:	460d      	mov	r5, r1
 8007d98:	b976      	cbnz	r6, 8007db8 <_Balloc+0x28>
 8007d9a:	2010      	movs	r0, #16
 8007d9c:	f7ff ff44 	bl	8007c28 <malloc>
 8007da0:	4602      	mov	r2, r0
 8007da2:	61e0      	str	r0, [r4, #28]
 8007da4:	b920      	cbnz	r0, 8007db0 <_Balloc+0x20>
 8007da6:	216b      	movs	r1, #107	; 0x6b
 8007da8:	4b17      	ldr	r3, [pc, #92]	; (8007e08 <_Balloc+0x78>)
 8007daa:	4818      	ldr	r0, [pc, #96]	; (8007e0c <_Balloc+0x7c>)
 8007dac:	f002 f90c 	bl	8009fc8 <__assert_func>
 8007db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007db4:	6006      	str	r6, [r0, #0]
 8007db6:	60c6      	str	r6, [r0, #12]
 8007db8:	69e6      	ldr	r6, [r4, #28]
 8007dba:	68f3      	ldr	r3, [r6, #12]
 8007dbc:	b183      	cbz	r3, 8007de0 <_Balloc+0x50>
 8007dbe:	69e3      	ldr	r3, [r4, #28]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007dc6:	b9b8      	cbnz	r0, 8007df8 <_Balloc+0x68>
 8007dc8:	2101      	movs	r1, #1
 8007dca:	fa01 f605 	lsl.w	r6, r1, r5
 8007dce:	1d72      	adds	r2, r6, #5
 8007dd0:	4620      	mov	r0, r4
 8007dd2:	0092      	lsls	r2, r2, #2
 8007dd4:	f002 f916 	bl	800a004 <_calloc_r>
 8007dd8:	b160      	cbz	r0, 8007df4 <_Balloc+0x64>
 8007dda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007dde:	e00e      	b.n	8007dfe <_Balloc+0x6e>
 8007de0:	2221      	movs	r2, #33	; 0x21
 8007de2:	2104      	movs	r1, #4
 8007de4:	4620      	mov	r0, r4
 8007de6:	f002 f90d 	bl	800a004 <_calloc_r>
 8007dea:	69e3      	ldr	r3, [r4, #28]
 8007dec:	60f0      	str	r0, [r6, #12]
 8007dee:	68db      	ldr	r3, [r3, #12]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1e4      	bne.n	8007dbe <_Balloc+0x2e>
 8007df4:	2000      	movs	r0, #0
 8007df6:	bd70      	pop	{r4, r5, r6, pc}
 8007df8:	6802      	ldr	r2, [r0, #0]
 8007dfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e04:	e7f7      	b.n	8007df6 <_Balloc+0x66>
 8007e06:	bf00      	nop
 8007e08:	0800aebe 	.word	0x0800aebe
 8007e0c:	0800af3e 	.word	0x0800af3e

08007e10 <_Bfree>:
 8007e10:	b570      	push	{r4, r5, r6, lr}
 8007e12:	69c6      	ldr	r6, [r0, #28]
 8007e14:	4605      	mov	r5, r0
 8007e16:	460c      	mov	r4, r1
 8007e18:	b976      	cbnz	r6, 8007e38 <_Bfree+0x28>
 8007e1a:	2010      	movs	r0, #16
 8007e1c:	f7ff ff04 	bl	8007c28 <malloc>
 8007e20:	4602      	mov	r2, r0
 8007e22:	61e8      	str	r0, [r5, #28]
 8007e24:	b920      	cbnz	r0, 8007e30 <_Bfree+0x20>
 8007e26:	218f      	movs	r1, #143	; 0x8f
 8007e28:	4b08      	ldr	r3, [pc, #32]	; (8007e4c <_Bfree+0x3c>)
 8007e2a:	4809      	ldr	r0, [pc, #36]	; (8007e50 <_Bfree+0x40>)
 8007e2c:	f002 f8cc 	bl	8009fc8 <__assert_func>
 8007e30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e34:	6006      	str	r6, [r0, #0]
 8007e36:	60c6      	str	r6, [r0, #12]
 8007e38:	b13c      	cbz	r4, 8007e4a <_Bfree+0x3a>
 8007e3a:	69eb      	ldr	r3, [r5, #28]
 8007e3c:	6862      	ldr	r2, [r4, #4]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e44:	6021      	str	r1, [r4, #0]
 8007e46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e4a:	bd70      	pop	{r4, r5, r6, pc}
 8007e4c:	0800aebe 	.word	0x0800aebe
 8007e50:	0800af3e 	.word	0x0800af3e

08007e54 <__multadd>:
 8007e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e58:	4607      	mov	r7, r0
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	461e      	mov	r6, r3
 8007e5e:	2000      	movs	r0, #0
 8007e60:	690d      	ldr	r5, [r1, #16]
 8007e62:	f101 0c14 	add.w	ip, r1, #20
 8007e66:	f8dc 3000 	ldr.w	r3, [ip]
 8007e6a:	3001      	adds	r0, #1
 8007e6c:	b299      	uxth	r1, r3
 8007e6e:	fb02 6101 	mla	r1, r2, r1, r6
 8007e72:	0c1e      	lsrs	r6, r3, #16
 8007e74:	0c0b      	lsrs	r3, r1, #16
 8007e76:	fb02 3306 	mla	r3, r2, r6, r3
 8007e7a:	b289      	uxth	r1, r1
 8007e7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e80:	4285      	cmp	r5, r0
 8007e82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e86:	f84c 1b04 	str.w	r1, [ip], #4
 8007e8a:	dcec      	bgt.n	8007e66 <__multadd+0x12>
 8007e8c:	b30e      	cbz	r6, 8007ed2 <__multadd+0x7e>
 8007e8e:	68a3      	ldr	r3, [r4, #8]
 8007e90:	42ab      	cmp	r3, r5
 8007e92:	dc19      	bgt.n	8007ec8 <__multadd+0x74>
 8007e94:	6861      	ldr	r1, [r4, #4]
 8007e96:	4638      	mov	r0, r7
 8007e98:	3101      	adds	r1, #1
 8007e9a:	f7ff ff79 	bl	8007d90 <_Balloc>
 8007e9e:	4680      	mov	r8, r0
 8007ea0:	b928      	cbnz	r0, 8007eae <__multadd+0x5a>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	21ba      	movs	r1, #186	; 0xba
 8007ea6:	4b0c      	ldr	r3, [pc, #48]	; (8007ed8 <__multadd+0x84>)
 8007ea8:	480c      	ldr	r0, [pc, #48]	; (8007edc <__multadd+0x88>)
 8007eaa:	f002 f88d 	bl	8009fc8 <__assert_func>
 8007eae:	6922      	ldr	r2, [r4, #16]
 8007eb0:	f104 010c 	add.w	r1, r4, #12
 8007eb4:	3202      	adds	r2, #2
 8007eb6:	0092      	lsls	r2, r2, #2
 8007eb8:	300c      	adds	r0, #12
 8007eba:	f002 f871 	bl	8009fa0 <memcpy>
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	4638      	mov	r0, r7
 8007ec2:	f7ff ffa5 	bl	8007e10 <_Bfree>
 8007ec6:	4644      	mov	r4, r8
 8007ec8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ecc:	3501      	adds	r5, #1
 8007ece:	615e      	str	r6, [r3, #20]
 8007ed0:	6125      	str	r5, [r4, #16]
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ed8:	0800af2d 	.word	0x0800af2d
 8007edc:	0800af3e 	.word	0x0800af3e

08007ee0 <__s2b>:
 8007ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ee4:	4615      	mov	r5, r2
 8007ee6:	2209      	movs	r2, #9
 8007ee8:	461f      	mov	r7, r3
 8007eea:	3308      	adds	r3, #8
 8007eec:	460c      	mov	r4, r1
 8007eee:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	2100      	movs	r1, #0
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	db09      	blt.n	8007f10 <__s2b+0x30>
 8007efc:	4630      	mov	r0, r6
 8007efe:	f7ff ff47 	bl	8007d90 <_Balloc>
 8007f02:	b940      	cbnz	r0, 8007f16 <__s2b+0x36>
 8007f04:	4602      	mov	r2, r0
 8007f06:	21d3      	movs	r1, #211	; 0xd3
 8007f08:	4b18      	ldr	r3, [pc, #96]	; (8007f6c <__s2b+0x8c>)
 8007f0a:	4819      	ldr	r0, [pc, #100]	; (8007f70 <__s2b+0x90>)
 8007f0c:	f002 f85c 	bl	8009fc8 <__assert_func>
 8007f10:	0052      	lsls	r2, r2, #1
 8007f12:	3101      	adds	r1, #1
 8007f14:	e7f0      	b.n	8007ef8 <__s2b+0x18>
 8007f16:	9b08      	ldr	r3, [sp, #32]
 8007f18:	2d09      	cmp	r5, #9
 8007f1a:	6143      	str	r3, [r0, #20]
 8007f1c:	f04f 0301 	mov.w	r3, #1
 8007f20:	6103      	str	r3, [r0, #16]
 8007f22:	dd16      	ble.n	8007f52 <__s2b+0x72>
 8007f24:	f104 0909 	add.w	r9, r4, #9
 8007f28:	46c8      	mov	r8, r9
 8007f2a:	442c      	add	r4, r5
 8007f2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f30:	4601      	mov	r1, r0
 8007f32:	220a      	movs	r2, #10
 8007f34:	4630      	mov	r0, r6
 8007f36:	3b30      	subs	r3, #48	; 0x30
 8007f38:	f7ff ff8c 	bl	8007e54 <__multadd>
 8007f3c:	45a0      	cmp	r8, r4
 8007f3e:	d1f5      	bne.n	8007f2c <__s2b+0x4c>
 8007f40:	f1a5 0408 	sub.w	r4, r5, #8
 8007f44:	444c      	add	r4, r9
 8007f46:	1b2d      	subs	r5, r5, r4
 8007f48:	1963      	adds	r3, r4, r5
 8007f4a:	42bb      	cmp	r3, r7
 8007f4c:	db04      	blt.n	8007f58 <__s2b+0x78>
 8007f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f52:	2509      	movs	r5, #9
 8007f54:	340a      	adds	r4, #10
 8007f56:	e7f6      	b.n	8007f46 <__s2b+0x66>
 8007f58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f5c:	4601      	mov	r1, r0
 8007f5e:	220a      	movs	r2, #10
 8007f60:	4630      	mov	r0, r6
 8007f62:	3b30      	subs	r3, #48	; 0x30
 8007f64:	f7ff ff76 	bl	8007e54 <__multadd>
 8007f68:	e7ee      	b.n	8007f48 <__s2b+0x68>
 8007f6a:	bf00      	nop
 8007f6c:	0800af2d 	.word	0x0800af2d
 8007f70:	0800af3e 	.word	0x0800af3e

08007f74 <__hi0bits>:
 8007f74:	0c02      	lsrs	r2, r0, #16
 8007f76:	0412      	lsls	r2, r2, #16
 8007f78:	4603      	mov	r3, r0
 8007f7a:	b9ca      	cbnz	r2, 8007fb0 <__hi0bits+0x3c>
 8007f7c:	0403      	lsls	r3, r0, #16
 8007f7e:	2010      	movs	r0, #16
 8007f80:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007f84:	bf04      	itt	eq
 8007f86:	021b      	lsleq	r3, r3, #8
 8007f88:	3008      	addeq	r0, #8
 8007f8a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007f8e:	bf04      	itt	eq
 8007f90:	011b      	lsleq	r3, r3, #4
 8007f92:	3004      	addeq	r0, #4
 8007f94:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007f98:	bf04      	itt	eq
 8007f9a:	009b      	lsleq	r3, r3, #2
 8007f9c:	3002      	addeq	r0, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	db05      	blt.n	8007fae <__hi0bits+0x3a>
 8007fa2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007fa6:	f100 0001 	add.w	r0, r0, #1
 8007faa:	bf08      	it	eq
 8007fac:	2020      	moveq	r0, #32
 8007fae:	4770      	bx	lr
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e7e5      	b.n	8007f80 <__hi0bits+0xc>

08007fb4 <__lo0bits>:
 8007fb4:	6803      	ldr	r3, [r0, #0]
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	f013 0007 	ands.w	r0, r3, #7
 8007fbc:	d00b      	beq.n	8007fd6 <__lo0bits+0x22>
 8007fbe:	07d9      	lsls	r1, r3, #31
 8007fc0:	d421      	bmi.n	8008006 <__lo0bits+0x52>
 8007fc2:	0798      	lsls	r0, r3, #30
 8007fc4:	bf49      	itett	mi
 8007fc6:	085b      	lsrmi	r3, r3, #1
 8007fc8:	089b      	lsrpl	r3, r3, #2
 8007fca:	2001      	movmi	r0, #1
 8007fcc:	6013      	strmi	r3, [r2, #0]
 8007fce:	bf5c      	itt	pl
 8007fd0:	2002      	movpl	r0, #2
 8007fd2:	6013      	strpl	r3, [r2, #0]
 8007fd4:	4770      	bx	lr
 8007fd6:	b299      	uxth	r1, r3
 8007fd8:	b909      	cbnz	r1, 8007fde <__lo0bits+0x2a>
 8007fda:	2010      	movs	r0, #16
 8007fdc:	0c1b      	lsrs	r3, r3, #16
 8007fde:	b2d9      	uxtb	r1, r3
 8007fe0:	b909      	cbnz	r1, 8007fe6 <__lo0bits+0x32>
 8007fe2:	3008      	adds	r0, #8
 8007fe4:	0a1b      	lsrs	r3, r3, #8
 8007fe6:	0719      	lsls	r1, r3, #28
 8007fe8:	bf04      	itt	eq
 8007fea:	091b      	lsreq	r3, r3, #4
 8007fec:	3004      	addeq	r0, #4
 8007fee:	0799      	lsls	r1, r3, #30
 8007ff0:	bf04      	itt	eq
 8007ff2:	089b      	lsreq	r3, r3, #2
 8007ff4:	3002      	addeq	r0, #2
 8007ff6:	07d9      	lsls	r1, r3, #31
 8007ff8:	d403      	bmi.n	8008002 <__lo0bits+0x4e>
 8007ffa:	085b      	lsrs	r3, r3, #1
 8007ffc:	f100 0001 	add.w	r0, r0, #1
 8008000:	d003      	beq.n	800800a <__lo0bits+0x56>
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	4770      	bx	lr
 8008006:	2000      	movs	r0, #0
 8008008:	4770      	bx	lr
 800800a:	2020      	movs	r0, #32
 800800c:	4770      	bx	lr
	...

08008010 <__i2b>:
 8008010:	b510      	push	{r4, lr}
 8008012:	460c      	mov	r4, r1
 8008014:	2101      	movs	r1, #1
 8008016:	f7ff febb 	bl	8007d90 <_Balloc>
 800801a:	4602      	mov	r2, r0
 800801c:	b928      	cbnz	r0, 800802a <__i2b+0x1a>
 800801e:	f240 1145 	movw	r1, #325	; 0x145
 8008022:	4b04      	ldr	r3, [pc, #16]	; (8008034 <__i2b+0x24>)
 8008024:	4804      	ldr	r0, [pc, #16]	; (8008038 <__i2b+0x28>)
 8008026:	f001 ffcf 	bl	8009fc8 <__assert_func>
 800802a:	2301      	movs	r3, #1
 800802c:	6144      	str	r4, [r0, #20]
 800802e:	6103      	str	r3, [r0, #16]
 8008030:	bd10      	pop	{r4, pc}
 8008032:	bf00      	nop
 8008034:	0800af2d 	.word	0x0800af2d
 8008038:	0800af3e 	.word	0x0800af3e

0800803c <__multiply>:
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008040:	4691      	mov	r9, r2
 8008042:	690a      	ldr	r2, [r1, #16]
 8008044:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008048:	460c      	mov	r4, r1
 800804a:	429a      	cmp	r2, r3
 800804c:	bfbe      	ittt	lt
 800804e:	460b      	movlt	r3, r1
 8008050:	464c      	movlt	r4, r9
 8008052:	4699      	movlt	r9, r3
 8008054:	6927      	ldr	r7, [r4, #16]
 8008056:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800805a:	68a3      	ldr	r3, [r4, #8]
 800805c:	6861      	ldr	r1, [r4, #4]
 800805e:	eb07 060a 	add.w	r6, r7, sl
 8008062:	42b3      	cmp	r3, r6
 8008064:	b085      	sub	sp, #20
 8008066:	bfb8      	it	lt
 8008068:	3101      	addlt	r1, #1
 800806a:	f7ff fe91 	bl	8007d90 <_Balloc>
 800806e:	b930      	cbnz	r0, 800807e <__multiply+0x42>
 8008070:	4602      	mov	r2, r0
 8008072:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008076:	4b43      	ldr	r3, [pc, #268]	; (8008184 <__multiply+0x148>)
 8008078:	4843      	ldr	r0, [pc, #268]	; (8008188 <__multiply+0x14c>)
 800807a:	f001 ffa5 	bl	8009fc8 <__assert_func>
 800807e:	f100 0514 	add.w	r5, r0, #20
 8008082:	462b      	mov	r3, r5
 8008084:	2200      	movs	r2, #0
 8008086:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800808a:	4543      	cmp	r3, r8
 800808c:	d321      	bcc.n	80080d2 <__multiply+0x96>
 800808e:	f104 0314 	add.w	r3, r4, #20
 8008092:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008096:	f109 0314 	add.w	r3, r9, #20
 800809a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800809e:	9202      	str	r2, [sp, #8]
 80080a0:	1b3a      	subs	r2, r7, r4
 80080a2:	3a15      	subs	r2, #21
 80080a4:	f022 0203 	bic.w	r2, r2, #3
 80080a8:	3204      	adds	r2, #4
 80080aa:	f104 0115 	add.w	r1, r4, #21
 80080ae:	428f      	cmp	r7, r1
 80080b0:	bf38      	it	cc
 80080b2:	2204      	movcc	r2, #4
 80080b4:	9201      	str	r2, [sp, #4]
 80080b6:	9a02      	ldr	r2, [sp, #8]
 80080b8:	9303      	str	r3, [sp, #12]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d80c      	bhi.n	80080d8 <__multiply+0x9c>
 80080be:	2e00      	cmp	r6, #0
 80080c0:	dd03      	ble.n	80080ca <__multiply+0x8e>
 80080c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d05a      	beq.n	8008180 <__multiply+0x144>
 80080ca:	6106      	str	r6, [r0, #16]
 80080cc:	b005      	add	sp, #20
 80080ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080d2:	f843 2b04 	str.w	r2, [r3], #4
 80080d6:	e7d8      	b.n	800808a <__multiply+0x4e>
 80080d8:	f8b3 a000 	ldrh.w	sl, [r3]
 80080dc:	f1ba 0f00 	cmp.w	sl, #0
 80080e0:	d023      	beq.n	800812a <__multiply+0xee>
 80080e2:	46a9      	mov	r9, r5
 80080e4:	f04f 0c00 	mov.w	ip, #0
 80080e8:	f104 0e14 	add.w	lr, r4, #20
 80080ec:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080f0:	f8d9 1000 	ldr.w	r1, [r9]
 80080f4:	fa1f fb82 	uxth.w	fp, r2
 80080f8:	b289      	uxth	r1, r1
 80080fa:	fb0a 110b 	mla	r1, sl, fp, r1
 80080fe:	4461      	add	r1, ip
 8008100:	f8d9 c000 	ldr.w	ip, [r9]
 8008104:	0c12      	lsrs	r2, r2, #16
 8008106:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800810a:	fb0a c202 	mla	r2, sl, r2, ip
 800810e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008112:	b289      	uxth	r1, r1
 8008114:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008118:	4577      	cmp	r7, lr
 800811a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800811e:	f849 1b04 	str.w	r1, [r9], #4
 8008122:	d8e3      	bhi.n	80080ec <__multiply+0xb0>
 8008124:	9a01      	ldr	r2, [sp, #4]
 8008126:	f845 c002 	str.w	ip, [r5, r2]
 800812a:	9a03      	ldr	r2, [sp, #12]
 800812c:	3304      	adds	r3, #4
 800812e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008132:	f1b9 0f00 	cmp.w	r9, #0
 8008136:	d021      	beq.n	800817c <__multiply+0x140>
 8008138:	46ae      	mov	lr, r5
 800813a:	f04f 0a00 	mov.w	sl, #0
 800813e:	6829      	ldr	r1, [r5, #0]
 8008140:	f104 0c14 	add.w	ip, r4, #20
 8008144:	f8bc b000 	ldrh.w	fp, [ip]
 8008148:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800814c:	b289      	uxth	r1, r1
 800814e:	fb09 220b 	mla	r2, r9, fp, r2
 8008152:	4452      	add	r2, sl
 8008154:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008158:	f84e 1b04 	str.w	r1, [lr], #4
 800815c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008160:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008164:	f8be 1000 	ldrh.w	r1, [lr]
 8008168:	4567      	cmp	r7, ip
 800816a:	fb09 110a 	mla	r1, r9, sl, r1
 800816e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008172:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008176:	d8e5      	bhi.n	8008144 <__multiply+0x108>
 8008178:	9a01      	ldr	r2, [sp, #4]
 800817a:	50a9      	str	r1, [r5, r2]
 800817c:	3504      	adds	r5, #4
 800817e:	e79a      	b.n	80080b6 <__multiply+0x7a>
 8008180:	3e01      	subs	r6, #1
 8008182:	e79c      	b.n	80080be <__multiply+0x82>
 8008184:	0800af2d 	.word	0x0800af2d
 8008188:	0800af3e 	.word	0x0800af3e

0800818c <__pow5mult>:
 800818c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008190:	4615      	mov	r5, r2
 8008192:	f012 0203 	ands.w	r2, r2, #3
 8008196:	4606      	mov	r6, r0
 8008198:	460f      	mov	r7, r1
 800819a:	d007      	beq.n	80081ac <__pow5mult+0x20>
 800819c:	4c25      	ldr	r4, [pc, #148]	; (8008234 <__pow5mult+0xa8>)
 800819e:	3a01      	subs	r2, #1
 80081a0:	2300      	movs	r3, #0
 80081a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081a6:	f7ff fe55 	bl	8007e54 <__multadd>
 80081aa:	4607      	mov	r7, r0
 80081ac:	10ad      	asrs	r5, r5, #2
 80081ae:	d03d      	beq.n	800822c <__pow5mult+0xa0>
 80081b0:	69f4      	ldr	r4, [r6, #28]
 80081b2:	b97c      	cbnz	r4, 80081d4 <__pow5mult+0x48>
 80081b4:	2010      	movs	r0, #16
 80081b6:	f7ff fd37 	bl	8007c28 <malloc>
 80081ba:	4602      	mov	r2, r0
 80081bc:	61f0      	str	r0, [r6, #28]
 80081be:	b928      	cbnz	r0, 80081cc <__pow5mult+0x40>
 80081c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80081c4:	4b1c      	ldr	r3, [pc, #112]	; (8008238 <__pow5mult+0xac>)
 80081c6:	481d      	ldr	r0, [pc, #116]	; (800823c <__pow5mult+0xb0>)
 80081c8:	f001 fefe 	bl	8009fc8 <__assert_func>
 80081cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081d0:	6004      	str	r4, [r0, #0]
 80081d2:	60c4      	str	r4, [r0, #12]
 80081d4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80081d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081dc:	b94c      	cbnz	r4, 80081f2 <__pow5mult+0x66>
 80081de:	f240 2171 	movw	r1, #625	; 0x271
 80081e2:	4630      	mov	r0, r6
 80081e4:	f7ff ff14 	bl	8008010 <__i2b>
 80081e8:	2300      	movs	r3, #0
 80081ea:	4604      	mov	r4, r0
 80081ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80081f0:	6003      	str	r3, [r0, #0]
 80081f2:	f04f 0900 	mov.w	r9, #0
 80081f6:	07eb      	lsls	r3, r5, #31
 80081f8:	d50a      	bpl.n	8008210 <__pow5mult+0x84>
 80081fa:	4639      	mov	r1, r7
 80081fc:	4622      	mov	r2, r4
 80081fe:	4630      	mov	r0, r6
 8008200:	f7ff ff1c 	bl	800803c <__multiply>
 8008204:	4680      	mov	r8, r0
 8008206:	4639      	mov	r1, r7
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff fe01 	bl	8007e10 <_Bfree>
 800820e:	4647      	mov	r7, r8
 8008210:	106d      	asrs	r5, r5, #1
 8008212:	d00b      	beq.n	800822c <__pow5mult+0xa0>
 8008214:	6820      	ldr	r0, [r4, #0]
 8008216:	b938      	cbnz	r0, 8008228 <__pow5mult+0x9c>
 8008218:	4622      	mov	r2, r4
 800821a:	4621      	mov	r1, r4
 800821c:	4630      	mov	r0, r6
 800821e:	f7ff ff0d 	bl	800803c <__multiply>
 8008222:	6020      	str	r0, [r4, #0]
 8008224:	f8c0 9000 	str.w	r9, [r0]
 8008228:	4604      	mov	r4, r0
 800822a:	e7e4      	b.n	80081f6 <__pow5mult+0x6a>
 800822c:	4638      	mov	r0, r7
 800822e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008232:	bf00      	nop
 8008234:	0800b088 	.word	0x0800b088
 8008238:	0800aebe 	.word	0x0800aebe
 800823c:	0800af3e 	.word	0x0800af3e

08008240 <__lshift>:
 8008240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008244:	460c      	mov	r4, r1
 8008246:	4607      	mov	r7, r0
 8008248:	4691      	mov	r9, r2
 800824a:	6923      	ldr	r3, [r4, #16]
 800824c:	6849      	ldr	r1, [r1, #4]
 800824e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008252:	68a3      	ldr	r3, [r4, #8]
 8008254:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008258:	f108 0601 	add.w	r6, r8, #1
 800825c:	42b3      	cmp	r3, r6
 800825e:	db0b      	blt.n	8008278 <__lshift+0x38>
 8008260:	4638      	mov	r0, r7
 8008262:	f7ff fd95 	bl	8007d90 <_Balloc>
 8008266:	4605      	mov	r5, r0
 8008268:	b948      	cbnz	r0, 800827e <__lshift+0x3e>
 800826a:	4602      	mov	r2, r0
 800826c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008270:	4b27      	ldr	r3, [pc, #156]	; (8008310 <__lshift+0xd0>)
 8008272:	4828      	ldr	r0, [pc, #160]	; (8008314 <__lshift+0xd4>)
 8008274:	f001 fea8 	bl	8009fc8 <__assert_func>
 8008278:	3101      	adds	r1, #1
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	e7ee      	b.n	800825c <__lshift+0x1c>
 800827e:	2300      	movs	r3, #0
 8008280:	f100 0114 	add.w	r1, r0, #20
 8008284:	f100 0210 	add.w	r2, r0, #16
 8008288:	4618      	mov	r0, r3
 800828a:	4553      	cmp	r3, sl
 800828c:	db33      	blt.n	80082f6 <__lshift+0xb6>
 800828e:	6920      	ldr	r0, [r4, #16]
 8008290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008294:	f104 0314 	add.w	r3, r4, #20
 8008298:	f019 091f 	ands.w	r9, r9, #31
 800829c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082a4:	d02b      	beq.n	80082fe <__lshift+0xbe>
 80082a6:	468a      	mov	sl, r1
 80082a8:	2200      	movs	r2, #0
 80082aa:	f1c9 0e20 	rsb	lr, r9, #32
 80082ae:	6818      	ldr	r0, [r3, #0]
 80082b0:	fa00 f009 	lsl.w	r0, r0, r9
 80082b4:	4310      	orrs	r0, r2
 80082b6:	f84a 0b04 	str.w	r0, [sl], #4
 80082ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80082be:	459c      	cmp	ip, r3
 80082c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80082c4:	d8f3      	bhi.n	80082ae <__lshift+0x6e>
 80082c6:	ebac 0304 	sub.w	r3, ip, r4
 80082ca:	3b15      	subs	r3, #21
 80082cc:	f023 0303 	bic.w	r3, r3, #3
 80082d0:	3304      	adds	r3, #4
 80082d2:	f104 0015 	add.w	r0, r4, #21
 80082d6:	4584      	cmp	ip, r0
 80082d8:	bf38      	it	cc
 80082da:	2304      	movcc	r3, #4
 80082dc:	50ca      	str	r2, [r1, r3]
 80082de:	b10a      	cbz	r2, 80082e4 <__lshift+0xa4>
 80082e0:	f108 0602 	add.w	r6, r8, #2
 80082e4:	3e01      	subs	r6, #1
 80082e6:	4638      	mov	r0, r7
 80082e8:	4621      	mov	r1, r4
 80082ea:	612e      	str	r6, [r5, #16]
 80082ec:	f7ff fd90 	bl	8007e10 <_Bfree>
 80082f0:	4628      	mov	r0, r5
 80082f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80082fa:	3301      	adds	r3, #1
 80082fc:	e7c5      	b.n	800828a <__lshift+0x4a>
 80082fe:	3904      	subs	r1, #4
 8008300:	f853 2b04 	ldr.w	r2, [r3], #4
 8008304:	459c      	cmp	ip, r3
 8008306:	f841 2f04 	str.w	r2, [r1, #4]!
 800830a:	d8f9      	bhi.n	8008300 <__lshift+0xc0>
 800830c:	e7ea      	b.n	80082e4 <__lshift+0xa4>
 800830e:	bf00      	nop
 8008310:	0800af2d 	.word	0x0800af2d
 8008314:	0800af3e 	.word	0x0800af3e

08008318 <__mcmp>:
 8008318:	4603      	mov	r3, r0
 800831a:	690a      	ldr	r2, [r1, #16]
 800831c:	6900      	ldr	r0, [r0, #16]
 800831e:	b530      	push	{r4, r5, lr}
 8008320:	1a80      	subs	r0, r0, r2
 8008322:	d10d      	bne.n	8008340 <__mcmp+0x28>
 8008324:	3314      	adds	r3, #20
 8008326:	3114      	adds	r1, #20
 8008328:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800832c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008330:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008334:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008338:	4295      	cmp	r5, r2
 800833a:	d002      	beq.n	8008342 <__mcmp+0x2a>
 800833c:	d304      	bcc.n	8008348 <__mcmp+0x30>
 800833e:	2001      	movs	r0, #1
 8008340:	bd30      	pop	{r4, r5, pc}
 8008342:	42a3      	cmp	r3, r4
 8008344:	d3f4      	bcc.n	8008330 <__mcmp+0x18>
 8008346:	e7fb      	b.n	8008340 <__mcmp+0x28>
 8008348:	f04f 30ff 	mov.w	r0, #4294967295
 800834c:	e7f8      	b.n	8008340 <__mcmp+0x28>
	...

08008350 <__mdiff>:
 8008350:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008354:	460d      	mov	r5, r1
 8008356:	4607      	mov	r7, r0
 8008358:	4611      	mov	r1, r2
 800835a:	4628      	mov	r0, r5
 800835c:	4614      	mov	r4, r2
 800835e:	f7ff ffdb 	bl	8008318 <__mcmp>
 8008362:	1e06      	subs	r6, r0, #0
 8008364:	d111      	bne.n	800838a <__mdiff+0x3a>
 8008366:	4631      	mov	r1, r6
 8008368:	4638      	mov	r0, r7
 800836a:	f7ff fd11 	bl	8007d90 <_Balloc>
 800836e:	4602      	mov	r2, r0
 8008370:	b928      	cbnz	r0, 800837e <__mdiff+0x2e>
 8008372:	f240 2137 	movw	r1, #567	; 0x237
 8008376:	4b3a      	ldr	r3, [pc, #232]	; (8008460 <__mdiff+0x110>)
 8008378:	483a      	ldr	r0, [pc, #232]	; (8008464 <__mdiff+0x114>)
 800837a:	f001 fe25 	bl	8009fc8 <__assert_func>
 800837e:	2301      	movs	r3, #1
 8008380:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008384:	4610      	mov	r0, r2
 8008386:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838a:	bfa4      	itt	ge
 800838c:	4623      	movge	r3, r4
 800838e:	462c      	movge	r4, r5
 8008390:	4638      	mov	r0, r7
 8008392:	6861      	ldr	r1, [r4, #4]
 8008394:	bfa6      	itte	ge
 8008396:	461d      	movge	r5, r3
 8008398:	2600      	movge	r6, #0
 800839a:	2601      	movlt	r6, #1
 800839c:	f7ff fcf8 	bl	8007d90 <_Balloc>
 80083a0:	4602      	mov	r2, r0
 80083a2:	b918      	cbnz	r0, 80083ac <__mdiff+0x5c>
 80083a4:	f240 2145 	movw	r1, #581	; 0x245
 80083a8:	4b2d      	ldr	r3, [pc, #180]	; (8008460 <__mdiff+0x110>)
 80083aa:	e7e5      	b.n	8008378 <__mdiff+0x28>
 80083ac:	f102 0814 	add.w	r8, r2, #20
 80083b0:	46c2      	mov	sl, r8
 80083b2:	f04f 0c00 	mov.w	ip, #0
 80083b6:	6927      	ldr	r7, [r4, #16]
 80083b8:	60c6      	str	r6, [r0, #12]
 80083ba:	692e      	ldr	r6, [r5, #16]
 80083bc:	f104 0014 	add.w	r0, r4, #20
 80083c0:	f105 0914 	add.w	r9, r5, #20
 80083c4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80083c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083cc:	3410      	adds	r4, #16
 80083ce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80083d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80083d6:	fa1f f18b 	uxth.w	r1, fp
 80083da:	4461      	add	r1, ip
 80083dc:	fa1f fc83 	uxth.w	ip, r3
 80083e0:	0c1b      	lsrs	r3, r3, #16
 80083e2:	eba1 010c 	sub.w	r1, r1, ip
 80083e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083ea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80083ee:	b289      	uxth	r1, r1
 80083f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80083f4:	454e      	cmp	r6, r9
 80083f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80083fa:	f84a 1b04 	str.w	r1, [sl], #4
 80083fe:	d8e6      	bhi.n	80083ce <__mdiff+0x7e>
 8008400:	1b73      	subs	r3, r6, r5
 8008402:	3b15      	subs	r3, #21
 8008404:	f023 0303 	bic.w	r3, r3, #3
 8008408:	3515      	adds	r5, #21
 800840a:	3304      	adds	r3, #4
 800840c:	42ae      	cmp	r6, r5
 800840e:	bf38      	it	cc
 8008410:	2304      	movcc	r3, #4
 8008412:	4418      	add	r0, r3
 8008414:	4443      	add	r3, r8
 8008416:	461e      	mov	r6, r3
 8008418:	4605      	mov	r5, r0
 800841a:	4575      	cmp	r5, lr
 800841c:	d30e      	bcc.n	800843c <__mdiff+0xec>
 800841e:	f10e 0103 	add.w	r1, lr, #3
 8008422:	1a09      	subs	r1, r1, r0
 8008424:	f021 0103 	bic.w	r1, r1, #3
 8008428:	3803      	subs	r0, #3
 800842a:	4586      	cmp	lr, r0
 800842c:	bf38      	it	cc
 800842e:	2100      	movcc	r1, #0
 8008430:	440b      	add	r3, r1
 8008432:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008436:	b189      	cbz	r1, 800845c <__mdiff+0x10c>
 8008438:	6117      	str	r7, [r2, #16]
 800843a:	e7a3      	b.n	8008384 <__mdiff+0x34>
 800843c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008440:	fa1f f188 	uxth.w	r1, r8
 8008444:	4461      	add	r1, ip
 8008446:	140c      	asrs	r4, r1, #16
 8008448:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800844c:	b289      	uxth	r1, r1
 800844e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008452:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008456:	f846 1b04 	str.w	r1, [r6], #4
 800845a:	e7de      	b.n	800841a <__mdiff+0xca>
 800845c:	3f01      	subs	r7, #1
 800845e:	e7e8      	b.n	8008432 <__mdiff+0xe2>
 8008460:	0800af2d 	.word	0x0800af2d
 8008464:	0800af3e 	.word	0x0800af3e

08008468 <__ulp>:
 8008468:	4b0e      	ldr	r3, [pc, #56]	; (80084a4 <__ulp+0x3c>)
 800846a:	400b      	ands	r3, r1
 800846c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008470:	2b00      	cmp	r3, #0
 8008472:	dc08      	bgt.n	8008486 <__ulp+0x1e>
 8008474:	425b      	negs	r3, r3
 8008476:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800847a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800847e:	da04      	bge.n	800848a <__ulp+0x22>
 8008480:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008484:	4113      	asrs	r3, r2
 8008486:	2200      	movs	r2, #0
 8008488:	e008      	b.n	800849c <__ulp+0x34>
 800848a:	f1a2 0314 	sub.w	r3, r2, #20
 800848e:	2b1e      	cmp	r3, #30
 8008490:	bfd6      	itet	le
 8008492:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008496:	2201      	movgt	r2, #1
 8008498:	40da      	lsrle	r2, r3
 800849a:	2300      	movs	r3, #0
 800849c:	4619      	mov	r1, r3
 800849e:	4610      	mov	r0, r2
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	7ff00000 	.word	0x7ff00000

080084a8 <__b2d>:
 80084a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084aa:	6905      	ldr	r5, [r0, #16]
 80084ac:	f100 0714 	add.w	r7, r0, #20
 80084b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80084b4:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80084b8:	1f2e      	subs	r6, r5, #4
 80084ba:	4620      	mov	r0, r4
 80084bc:	f7ff fd5a 	bl	8007f74 <__hi0bits>
 80084c0:	f1c0 0220 	rsb	r2, r0, #32
 80084c4:	280a      	cmp	r0, #10
 80084c6:	4603      	mov	r3, r0
 80084c8:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008534 <__b2d+0x8c>
 80084cc:	600a      	str	r2, [r1, #0]
 80084ce:	dc12      	bgt.n	80084f6 <__b2d+0x4e>
 80084d0:	f1c0 0e0b 	rsb	lr, r0, #11
 80084d4:	fa24 f20e 	lsr.w	r2, r4, lr
 80084d8:	42b7      	cmp	r7, r6
 80084da:	ea42 010c 	orr.w	r1, r2, ip
 80084de:	bf2c      	ite	cs
 80084e0:	2200      	movcs	r2, #0
 80084e2:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80084e6:	3315      	adds	r3, #21
 80084e8:	fa04 f303 	lsl.w	r3, r4, r3
 80084ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80084f0:	431a      	orrs	r2, r3
 80084f2:	4610      	mov	r0, r2
 80084f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084f6:	42b7      	cmp	r7, r6
 80084f8:	bf2e      	itee	cs
 80084fa:	2200      	movcs	r2, #0
 80084fc:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008500:	f1a5 0608 	subcc.w	r6, r5, #8
 8008504:	3b0b      	subs	r3, #11
 8008506:	d012      	beq.n	800852e <__b2d+0x86>
 8008508:	f1c3 0520 	rsb	r5, r3, #32
 800850c:	fa22 f105 	lsr.w	r1, r2, r5
 8008510:	409c      	lsls	r4, r3
 8008512:	430c      	orrs	r4, r1
 8008514:	42be      	cmp	r6, r7
 8008516:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800851a:	bf94      	ite	ls
 800851c:	2400      	movls	r4, #0
 800851e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008522:	409a      	lsls	r2, r3
 8008524:	40ec      	lsrs	r4, r5
 8008526:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800852a:	4322      	orrs	r2, r4
 800852c:	e7e1      	b.n	80084f2 <__b2d+0x4a>
 800852e:	ea44 010c 	orr.w	r1, r4, ip
 8008532:	e7de      	b.n	80084f2 <__b2d+0x4a>
 8008534:	3ff00000 	.word	0x3ff00000

08008538 <__d2b>:
 8008538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800853a:	2101      	movs	r1, #1
 800853c:	4617      	mov	r7, r2
 800853e:	461c      	mov	r4, r3
 8008540:	9e08      	ldr	r6, [sp, #32]
 8008542:	f7ff fc25 	bl	8007d90 <_Balloc>
 8008546:	4605      	mov	r5, r0
 8008548:	b930      	cbnz	r0, 8008558 <__d2b+0x20>
 800854a:	4602      	mov	r2, r0
 800854c:	f240 310f 	movw	r1, #783	; 0x30f
 8008550:	4b22      	ldr	r3, [pc, #136]	; (80085dc <__d2b+0xa4>)
 8008552:	4823      	ldr	r0, [pc, #140]	; (80085e0 <__d2b+0xa8>)
 8008554:	f001 fd38 	bl	8009fc8 <__assert_func>
 8008558:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800855c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008560:	bb24      	cbnz	r4, 80085ac <__d2b+0x74>
 8008562:	2f00      	cmp	r7, #0
 8008564:	9301      	str	r3, [sp, #4]
 8008566:	d026      	beq.n	80085b6 <__d2b+0x7e>
 8008568:	4668      	mov	r0, sp
 800856a:	9700      	str	r7, [sp, #0]
 800856c:	f7ff fd22 	bl	8007fb4 <__lo0bits>
 8008570:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008574:	b1e8      	cbz	r0, 80085b2 <__d2b+0x7a>
 8008576:	f1c0 0320 	rsb	r3, r0, #32
 800857a:	fa02 f303 	lsl.w	r3, r2, r3
 800857e:	430b      	orrs	r3, r1
 8008580:	40c2      	lsrs	r2, r0
 8008582:	616b      	str	r3, [r5, #20]
 8008584:	9201      	str	r2, [sp, #4]
 8008586:	9b01      	ldr	r3, [sp, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	bf14      	ite	ne
 800858c:	2102      	movne	r1, #2
 800858e:	2101      	moveq	r1, #1
 8008590:	61ab      	str	r3, [r5, #24]
 8008592:	6129      	str	r1, [r5, #16]
 8008594:	b1bc      	cbz	r4, 80085c6 <__d2b+0x8e>
 8008596:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800859a:	4404      	add	r4, r0
 800859c:	6034      	str	r4, [r6, #0]
 800859e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80085a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a4:	6018      	str	r0, [r3, #0]
 80085a6:	4628      	mov	r0, r5
 80085a8:	b003      	add	sp, #12
 80085aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085b0:	e7d7      	b.n	8008562 <__d2b+0x2a>
 80085b2:	6169      	str	r1, [r5, #20]
 80085b4:	e7e7      	b.n	8008586 <__d2b+0x4e>
 80085b6:	a801      	add	r0, sp, #4
 80085b8:	f7ff fcfc 	bl	8007fb4 <__lo0bits>
 80085bc:	9b01      	ldr	r3, [sp, #4]
 80085be:	2101      	movs	r1, #1
 80085c0:	616b      	str	r3, [r5, #20]
 80085c2:	3020      	adds	r0, #32
 80085c4:	e7e5      	b.n	8008592 <__d2b+0x5a>
 80085c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085ca:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80085ce:	6030      	str	r0, [r6, #0]
 80085d0:	6918      	ldr	r0, [r3, #16]
 80085d2:	f7ff fccf 	bl	8007f74 <__hi0bits>
 80085d6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80085da:	e7e2      	b.n	80085a2 <__d2b+0x6a>
 80085dc:	0800af2d 	.word	0x0800af2d
 80085e0:	0800af3e 	.word	0x0800af3e

080085e4 <__ratio>:
 80085e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e8:	4688      	mov	r8, r1
 80085ea:	4669      	mov	r1, sp
 80085ec:	4681      	mov	r9, r0
 80085ee:	f7ff ff5b 	bl	80084a8 <__b2d>
 80085f2:	460f      	mov	r7, r1
 80085f4:	4604      	mov	r4, r0
 80085f6:	460d      	mov	r5, r1
 80085f8:	4640      	mov	r0, r8
 80085fa:	a901      	add	r1, sp, #4
 80085fc:	f7ff ff54 	bl	80084a8 <__b2d>
 8008600:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008604:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008608:	468b      	mov	fp, r1
 800860a:	eba3 0c02 	sub.w	ip, r3, r2
 800860e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008612:	1a9b      	subs	r3, r3, r2
 8008614:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008618:	2b00      	cmp	r3, #0
 800861a:	bfd5      	itete	le
 800861c:	460a      	movle	r2, r1
 800861e:	462a      	movgt	r2, r5
 8008620:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008624:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008628:	bfd8      	it	le
 800862a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800862e:	465b      	mov	r3, fp
 8008630:	4602      	mov	r2, r0
 8008632:	4639      	mov	r1, r7
 8008634:	4620      	mov	r0, r4
 8008636:	f7f8 f879 	bl	800072c <__aeabi_ddiv>
 800863a:	b003      	add	sp, #12
 800863c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008640 <__copybits>:
 8008640:	3901      	subs	r1, #1
 8008642:	b570      	push	{r4, r5, r6, lr}
 8008644:	1149      	asrs	r1, r1, #5
 8008646:	6914      	ldr	r4, [r2, #16]
 8008648:	3101      	adds	r1, #1
 800864a:	f102 0314 	add.w	r3, r2, #20
 800864e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008652:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008656:	1f05      	subs	r5, r0, #4
 8008658:	42a3      	cmp	r3, r4
 800865a:	d30c      	bcc.n	8008676 <__copybits+0x36>
 800865c:	1aa3      	subs	r3, r4, r2
 800865e:	3b11      	subs	r3, #17
 8008660:	f023 0303 	bic.w	r3, r3, #3
 8008664:	3211      	adds	r2, #17
 8008666:	42a2      	cmp	r2, r4
 8008668:	bf88      	it	hi
 800866a:	2300      	movhi	r3, #0
 800866c:	4418      	add	r0, r3
 800866e:	2300      	movs	r3, #0
 8008670:	4288      	cmp	r0, r1
 8008672:	d305      	bcc.n	8008680 <__copybits+0x40>
 8008674:	bd70      	pop	{r4, r5, r6, pc}
 8008676:	f853 6b04 	ldr.w	r6, [r3], #4
 800867a:	f845 6f04 	str.w	r6, [r5, #4]!
 800867e:	e7eb      	b.n	8008658 <__copybits+0x18>
 8008680:	f840 3b04 	str.w	r3, [r0], #4
 8008684:	e7f4      	b.n	8008670 <__copybits+0x30>

08008686 <__any_on>:
 8008686:	f100 0214 	add.w	r2, r0, #20
 800868a:	6900      	ldr	r0, [r0, #16]
 800868c:	114b      	asrs	r3, r1, #5
 800868e:	4298      	cmp	r0, r3
 8008690:	b510      	push	{r4, lr}
 8008692:	db11      	blt.n	80086b8 <__any_on+0x32>
 8008694:	dd0a      	ble.n	80086ac <__any_on+0x26>
 8008696:	f011 011f 	ands.w	r1, r1, #31
 800869a:	d007      	beq.n	80086ac <__any_on+0x26>
 800869c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80086a0:	fa24 f001 	lsr.w	r0, r4, r1
 80086a4:	fa00 f101 	lsl.w	r1, r0, r1
 80086a8:	428c      	cmp	r4, r1
 80086aa:	d10b      	bne.n	80086c4 <__any_on+0x3e>
 80086ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d803      	bhi.n	80086bc <__any_on+0x36>
 80086b4:	2000      	movs	r0, #0
 80086b6:	bd10      	pop	{r4, pc}
 80086b8:	4603      	mov	r3, r0
 80086ba:	e7f7      	b.n	80086ac <__any_on+0x26>
 80086bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086c0:	2900      	cmp	r1, #0
 80086c2:	d0f5      	beq.n	80086b0 <__any_on+0x2a>
 80086c4:	2001      	movs	r0, #1
 80086c6:	e7f6      	b.n	80086b6 <__any_on+0x30>

080086c8 <sulp>:
 80086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086cc:	460f      	mov	r7, r1
 80086ce:	4690      	mov	r8, r2
 80086d0:	f7ff feca 	bl	8008468 <__ulp>
 80086d4:	4604      	mov	r4, r0
 80086d6:	460d      	mov	r5, r1
 80086d8:	f1b8 0f00 	cmp.w	r8, #0
 80086dc:	d011      	beq.n	8008702 <sulp+0x3a>
 80086de:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80086e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	dd0b      	ble.n	8008702 <sulp+0x3a>
 80086ea:	2400      	movs	r4, #0
 80086ec:	051b      	lsls	r3, r3, #20
 80086ee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80086f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80086f6:	4622      	mov	r2, r4
 80086f8:	462b      	mov	r3, r5
 80086fa:	f7f7 feed 	bl	80004d8 <__aeabi_dmul>
 80086fe:	4604      	mov	r4, r0
 8008700:	460d      	mov	r5, r1
 8008702:	4620      	mov	r0, r4
 8008704:	4629      	mov	r1, r5
 8008706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800870a:	0000      	movs	r0, r0
 800870c:	0000      	movs	r0, r0
	...

08008710 <_strtod_l>:
 8008710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	b09f      	sub	sp, #124	; 0x7c
 8008716:	9217      	str	r2, [sp, #92]	; 0x5c
 8008718:	2200      	movs	r2, #0
 800871a:	4604      	mov	r4, r0
 800871c:	921a      	str	r2, [sp, #104]	; 0x68
 800871e:	460d      	mov	r5, r1
 8008720:	f04f 0800 	mov.w	r8, #0
 8008724:	f04f 0900 	mov.w	r9, #0
 8008728:	460a      	mov	r2, r1
 800872a:	9219      	str	r2, [sp, #100]	; 0x64
 800872c:	7811      	ldrb	r1, [r2, #0]
 800872e:	292b      	cmp	r1, #43	; 0x2b
 8008730:	d04a      	beq.n	80087c8 <_strtod_l+0xb8>
 8008732:	d838      	bhi.n	80087a6 <_strtod_l+0x96>
 8008734:	290d      	cmp	r1, #13
 8008736:	d832      	bhi.n	800879e <_strtod_l+0x8e>
 8008738:	2908      	cmp	r1, #8
 800873a:	d832      	bhi.n	80087a2 <_strtod_l+0x92>
 800873c:	2900      	cmp	r1, #0
 800873e:	d03b      	beq.n	80087b8 <_strtod_l+0xa8>
 8008740:	2200      	movs	r2, #0
 8008742:	920e      	str	r2, [sp, #56]	; 0x38
 8008744:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008746:	7832      	ldrb	r2, [r6, #0]
 8008748:	2a30      	cmp	r2, #48	; 0x30
 800874a:	f040 80b2 	bne.w	80088b2 <_strtod_l+0x1a2>
 800874e:	7872      	ldrb	r2, [r6, #1]
 8008750:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008754:	2a58      	cmp	r2, #88	; 0x58
 8008756:	d16e      	bne.n	8008836 <_strtod_l+0x126>
 8008758:	9302      	str	r3, [sp, #8]
 800875a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800875c:	4620      	mov	r0, r4
 800875e:	9301      	str	r3, [sp, #4]
 8008760:	ab1a      	add	r3, sp, #104	; 0x68
 8008762:	9300      	str	r3, [sp, #0]
 8008764:	4a8c      	ldr	r2, [pc, #560]	; (8008998 <_strtod_l+0x288>)
 8008766:	ab1b      	add	r3, sp, #108	; 0x6c
 8008768:	a919      	add	r1, sp, #100	; 0x64
 800876a:	f001 fcc7 	bl	800a0fc <__gethex>
 800876e:	f010 070f 	ands.w	r7, r0, #15
 8008772:	4605      	mov	r5, r0
 8008774:	d005      	beq.n	8008782 <_strtod_l+0x72>
 8008776:	2f06      	cmp	r7, #6
 8008778:	d128      	bne.n	80087cc <_strtod_l+0xbc>
 800877a:	2300      	movs	r3, #0
 800877c:	3601      	adds	r6, #1
 800877e:	9619      	str	r6, [sp, #100]	; 0x64
 8008780:	930e      	str	r3, [sp, #56]	; 0x38
 8008782:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008784:	2b00      	cmp	r3, #0
 8008786:	f040 85a0 	bne.w	80092ca <_strtod_l+0xbba>
 800878a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800878c:	b1cb      	cbz	r3, 80087c2 <_strtod_l+0xb2>
 800878e:	4642      	mov	r2, r8
 8008790:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008794:	4610      	mov	r0, r2
 8008796:	4619      	mov	r1, r3
 8008798:	b01f      	add	sp, #124	; 0x7c
 800879a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879e:	2920      	cmp	r1, #32
 80087a0:	d1ce      	bne.n	8008740 <_strtod_l+0x30>
 80087a2:	3201      	adds	r2, #1
 80087a4:	e7c1      	b.n	800872a <_strtod_l+0x1a>
 80087a6:	292d      	cmp	r1, #45	; 0x2d
 80087a8:	d1ca      	bne.n	8008740 <_strtod_l+0x30>
 80087aa:	2101      	movs	r1, #1
 80087ac:	910e      	str	r1, [sp, #56]	; 0x38
 80087ae:	1c51      	adds	r1, r2, #1
 80087b0:	9119      	str	r1, [sp, #100]	; 0x64
 80087b2:	7852      	ldrb	r2, [r2, #1]
 80087b4:	2a00      	cmp	r2, #0
 80087b6:	d1c5      	bne.n	8008744 <_strtod_l+0x34>
 80087b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087ba:	9519      	str	r5, [sp, #100]	; 0x64
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f040 8582 	bne.w	80092c6 <_strtod_l+0xbb6>
 80087c2:	4642      	mov	r2, r8
 80087c4:	464b      	mov	r3, r9
 80087c6:	e7e5      	b.n	8008794 <_strtod_l+0x84>
 80087c8:	2100      	movs	r1, #0
 80087ca:	e7ef      	b.n	80087ac <_strtod_l+0x9c>
 80087cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80087ce:	b13a      	cbz	r2, 80087e0 <_strtod_l+0xd0>
 80087d0:	2135      	movs	r1, #53	; 0x35
 80087d2:	a81c      	add	r0, sp, #112	; 0x70
 80087d4:	f7ff ff34 	bl	8008640 <__copybits>
 80087d8:	4620      	mov	r0, r4
 80087da:	991a      	ldr	r1, [sp, #104]	; 0x68
 80087dc:	f7ff fb18 	bl	8007e10 <_Bfree>
 80087e0:	3f01      	subs	r7, #1
 80087e2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80087e4:	2f04      	cmp	r7, #4
 80087e6:	d806      	bhi.n	80087f6 <_strtod_l+0xe6>
 80087e8:	e8df f007 	tbb	[pc, r7]
 80087ec:	201d0314 	.word	0x201d0314
 80087f0:	14          	.byte	0x14
 80087f1:	00          	.byte	0x00
 80087f2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80087f6:	05e9      	lsls	r1, r5, #23
 80087f8:	bf48      	it	mi
 80087fa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80087fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008802:	0d1b      	lsrs	r3, r3, #20
 8008804:	051b      	lsls	r3, r3, #20
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1bb      	bne.n	8008782 <_strtod_l+0x72>
 800880a:	f7fe fb17 	bl	8006e3c <__errno>
 800880e:	2322      	movs	r3, #34	; 0x22
 8008810:	6003      	str	r3, [r0, #0]
 8008812:	e7b6      	b.n	8008782 <_strtod_l+0x72>
 8008814:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008818:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800881c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008820:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008824:	e7e7      	b.n	80087f6 <_strtod_l+0xe6>
 8008826:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800899c <_strtod_l+0x28c>
 800882a:	e7e4      	b.n	80087f6 <_strtod_l+0xe6>
 800882c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008830:	f04f 38ff 	mov.w	r8, #4294967295
 8008834:	e7df      	b.n	80087f6 <_strtod_l+0xe6>
 8008836:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008838:	1c5a      	adds	r2, r3, #1
 800883a:	9219      	str	r2, [sp, #100]	; 0x64
 800883c:	785b      	ldrb	r3, [r3, #1]
 800883e:	2b30      	cmp	r3, #48	; 0x30
 8008840:	d0f9      	beq.n	8008836 <_strtod_l+0x126>
 8008842:	2b00      	cmp	r3, #0
 8008844:	d09d      	beq.n	8008782 <_strtod_l+0x72>
 8008846:	2301      	movs	r3, #1
 8008848:	f04f 0a00 	mov.w	sl, #0
 800884c:	220a      	movs	r2, #10
 800884e:	46d3      	mov	fp, sl
 8008850:	9305      	str	r3, [sp, #20]
 8008852:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008854:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008858:	930b      	str	r3, [sp, #44]	; 0x2c
 800885a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800885c:	7806      	ldrb	r6, [r0, #0]
 800885e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008862:	b2d9      	uxtb	r1, r3
 8008864:	2909      	cmp	r1, #9
 8008866:	d926      	bls.n	80088b6 <_strtod_l+0x1a6>
 8008868:	2201      	movs	r2, #1
 800886a:	494d      	ldr	r1, [pc, #308]	; (80089a0 <_strtod_l+0x290>)
 800886c:	f001 fb75 	bl	8009f5a <strncmp>
 8008870:	2800      	cmp	r0, #0
 8008872:	d030      	beq.n	80088d6 <_strtod_l+0x1c6>
 8008874:	2000      	movs	r0, #0
 8008876:	4632      	mov	r2, r6
 8008878:	4603      	mov	r3, r0
 800887a:	465e      	mov	r6, fp
 800887c:	9008      	str	r0, [sp, #32]
 800887e:	2a65      	cmp	r2, #101	; 0x65
 8008880:	d001      	beq.n	8008886 <_strtod_l+0x176>
 8008882:	2a45      	cmp	r2, #69	; 0x45
 8008884:	d113      	bne.n	80088ae <_strtod_l+0x19e>
 8008886:	b91e      	cbnz	r6, 8008890 <_strtod_l+0x180>
 8008888:	9a05      	ldr	r2, [sp, #20]
 800888a:	4302      	orrs	r2, r0
 800888c:	d094      	beq.n	80087b8 <_strtod_l+0xa8>
 800888e:	2600      	movs	r6, #0
 8008890:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008892:	1c6a      	adds	r2, r5, #1
 8008894:	9219      	str	r2, [sp, #100]	; 0x64
 8008896:	786a      	ldrb	r2, [r5, #1]
 8008898:	2a2b      	cmp	r2, #43	; 0x2b
 800889a:	d074      	beq.n	8008986 <_strtod_l+0x276>
 800889c:	2a2d      	cmp	r2, #45	; 0x2d
 800889e:	d078      	beq.n	8008992 <_strtod_l+0x282>
 80088a0:	f04f 0c00 	mov.w	ip, #0
 80088a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80088a8:	2909      	cmp	r1, #9
 80088aa:	d97f      	bls.n	80089ac <_strtod_l+0x29c>
 80088ac:	9519      	str	r5, [sp, #100]	; 0x64
 80088ae:	2700      	movs	r7, #0
 80088b0:	e09e      	b.n	80089f0 <_strtod_l+0x2e0>
 80088b2:	2300      	movs	r3, #0
 80088b4:	e7c8      	b.n	8008848 <_strtod_l+0x138>
 80088b6:	f1bb 0f08 	cmp.w	fp, #8
 80088ba:	bfd8      	it	le
 80088bc:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80088be:	f100 0001 	add.w	r0, r0, #1
 80088c2:	bfd6      	itet	le
 80088c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80088c8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80088cc:	930a      	strle	r3, [sp, #40]	; 0x28
 80088ce:	f10b 0b01 	add.w	fp, fp, #1
 80088d2:	9019      	str	r0, [sp, #100]	; 0x64
 80088d4:	e7c1      	b.n	800885a <_strtod_l+0x14a>
 80088d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088d8:	1c5a      	adds	r2, r3, #1
 80088da:	9219      	str	r2, [sp, #100]	; 0x64
 80088dc:	785a      	ldrb	r2, [r3, #1]
 80088de:	f1bb 0f00 	cmp.w	fp, #0
 80088e2:	d037      	beq.n	8008954 <_strtod_l+0x244>
 80088e4:	465e      	mov	r6, fp
 80088e6:	9008      	str	r0, [sp, #32]
 80088e8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80088ec:	2b09      	cmp	r3, #9
 80088ee:	d912      	bls.n	8008916 <_strtod_l+0x206>
 80088f0:	2301      	movs	r3, #1
 80088f2:	e7c4      	b.n	800887e <_strtod_l+0x16e>
 80088f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088f6:	3001      	adds	r0, #1
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	9219      	str	r2, [sp, #100]	; 0x64
 80088fc:	785a      	ldrb	r2, [r3, #1]
 80088fe:	2a30      	cmp	r2, #48	; 0x30
 8008900:	d0f8      	beq.n	80088f4 <_strtod_l+0x1e4>
 8008902:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008906:	2b08      	cmp	r3, #8
 8008908:	f200 84e4 	bhi.w	80092d4 <_strtod_l+0xbc4>
 800890c:	9008      	str	r0, [sp, #32]
 800890e:	2000      	movs	r0, #0
 8008910:	4606      	mov	r6, r0
 8008912:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008914:	930b      	str	r3, [sp, #44]	; 0x2c
 8008916:	3a30      	subs	r2, #48	; 0x30
 8008918:	f100 0301 	add.w	r3, r0, #1
 800891c:	d014      	beq.n	8008948 <_strtod_l+0x238>
 800891e:	9908      	ldr	r1, [sp, #32]
 8008920:	eb00 0c06 	add.w	ip, r0, r6
 8008924:	4419      	add	r1, r3
 8008926:	9108      	str	r1, [sp, #32]
 8008928:	4633      	mov	r3, r6
 800892a:	210a      	movs	r1, #10
 800892c:	4563      	cmp	r3, ip
 800892e:	d113      	bne.n	8008958 <_strtod_l+0x248>
 8008930:	1833      	adds	r3, r6, r0
 8008932:	2b08      	cmp	r3, #8
 8008934:	f106 0601 	add.w	r6, r6, #1
 8008938:	4406      	add	r6, r0
 800893a:	dc1a      	bgt.n	8008972 <_strtod_l+0x262>
 800893c:	230a      	movs	r3, #10
 800893e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008940:	fb03 2301 	mla	r3, r3, r1, r2
 8008944:	930a      	str	r3, [sp, #40]	; 0x28
 8008946:	2300      	movs	r3, #0
 8008948:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800894a:	4618      	mov	r0, r3
 800894c:	1c51      	adds	r1, r2, #1
 800894e:	9119      	str	r1, [sp, #100]	; 0x64
 8008950:	7852      	ldrb	r2, [r2, #1]
 8008952:	e7c9      	b.n	80088e8 <_strtod_l+0x1d8>
 8008954:	4658      	mov	r0, fp
 8008956:	e7d2      	b.n	80088fe <_strtod_l+0x1ee>
 8008958:	2b08      	cmp	r3, #8
 800895a:	f103 0301 	add.w	r3, r3, #1
 800895e:	dc03      	bgt.n	8008968 <_strtod_l+0x258>
 8008960:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008962:	434f      	muls	r7, r1
 8008964:	970a      	str	r7, [sp, #40]	; 0x28
 8008966:	e7e1      	b.n	800892c <_strtod_l+0x21c>
 8008968:	2b10      	cmp	r3, #16
 800896a:	bfd8      	it	le
 800896c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008970:	e7dc      	b.n	800892c <_strtod_l+0x21c>
 8008972:	2e10      	cmp	r6, #16
 8008974:	bfdc      	itt	le
 8008976:	230a      	movle	r3, #10
 8008978:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800897c:	e7e3      	b.n	8008946 <_strtod_l+0x236>
 800897e:	2300      	movs	r3, #0
 8008980:	9308      	str	r3, [sp, #32]
 8008982:	2301      	movs	r3, #1
 8008984:	e780      	b.n	8008888 <_strtod_l+0x178>
 8008986:	f04f 0c00 	mov.w	ip, #0
 800898a:	1caa      	adds	r2, r5, #2
 800898c:	9219      	str	r2, [sp, #100]	; 0x64
 800898e:	78aa      	ldrb	r2, [r5, #2]
 8008990:	e788      	b.n	80088a4 <_strtod_l+0x194>
 8008992:	f04f 0c01 	mov.w	ip, #1
 8008996:	e7f8      	b.n	800898a <_strtod_l+0x27a>
 8008998:	0800b098 	.word	0x0800b098
 800899c:	7ff00000 	.word	0x7ff00000
 80089a0:	0800b094 	.word	0x0800b094
 80089a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80089a6:	1c51      	adds	r1, r2, #1
 80089a8:	9119      	str	r1, [sp, #100]	; 0x64
 80089aa:	7852      	ldrb	r2, [r2, #1]
 80089ac:	2a30      	cmp	r2, #48	; 0x30
 80089ae:	d0f9      	beq.n	80089a4 <_strtod_l+0x294>
 80089b0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80089b4:	2908      	cmp	r1, #8
 80089b6:	f63f af7a 	bhi.w	80088ae <_strtod_l+0x19e>
 80089ba:	3a30      	subs	r2, #48	; 0x30
 80089bc:	9209      	str	r2, [sp, #36]	; 0x24
 80089be:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80089c0:	920c      	str	r2, [sp, #48]	; 0x30
 80089c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80089c4:	1c57      	adds	r7, r2, #1
 80089c6:	9719      	str	r7, [sp, #100]	; 0x64
 80089c8:	7852      	ldrb	r2, [r2, #1]
 80089ca:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80089ce:	f1be 0f09 	cmp.w	lr, #9
 80089d2:	d938      	bls.n	8008a46 <_strtod_l+0x336>
 80089d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80089d6:	1a7f      	subs	r7, r7, r1
 80089d8:	2f08      	cmp	r7, #8
 80089da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80089de:	dc03      	bgt.n	80089e8 <_strtod_l+0x2d8>
 80089e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089e2:	428f      	cmp	r7, r1
 80089e4:	bfa8      	it	ge
 80089e6:	460f      	movge	r7, r1
 80089e8:	f1bc 0f00 	cmp.w	ip, #0
 80089ec:	d000      	beq.n	80089f0 <_strtod_l+0x2e0>
 80089ee:	427f      	negs	r7, r7
 80089f0:	2e00      	cmp	r6, #0
 80089f2:	d14f      	bne.n	8008a94 <_strtod_l+0x384>
 80089f4:	9905      	ldr	r1, [sp, #20]
 80089f6:	4301      	orrs	r1, r0
 80089f8:	f47f aec3 	bne.w	8008782 <_strtod_l+0x72>
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f47f aedb 	bne.w	80087b8 <_strtod_l+0xa8>
 8008a02:	2a69      	cmp	r2, #105	; 0x69
 8008a04:	d029      	beq.n	8008a5a <_strtod_l+0x34a>
 8008a06:	dc26      	bgt.n	8008a56 <_strtod_l+0x346>
 8008a08:	2a49      	cmp	r2, #73	; 0x49
 8008a0a:	d026      	beq.n	8008a5a <_strtod_l+0x34a>
 8008a0c:	2a4e      	cmp	r2, #78	; 0x4e
 8008a0e:	f47f aed3 	bne.w	80087b8 <_strtod_l+0xa8>
 8008a12:	499a      	ldr	r1, [pc, #616]	; (8008c7c <_strtod_l+0x56c>)
 8008a14:	a819      	add	r0, sp, #100	; 0x64
 8008a16:	f001 fdb3 	bl	800a580 <__match>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	f43f aecc 	beq.w	80087b8 <_strtod_l+0xa8>
 8008a20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	2b28      	cmp	r3, #40	; 0x28
 8008a26:	d12f      	bne.n	8008a88 <_strtod_l+0x378>
 8008a28:	4995      	ldr	r1, [pc, #596]	; (8008c80 <_strtod_l+0x570>)
 8008a2a:	aa1c      	add	r2, sp, #112	; 0x70
 8008a2c:	a819      	add	r0, sp, #100	; 0x64
 8008a2e:	f001 fdbb 	bl	800a5a8 <__hexnan>
 8008a32:	2805      	cmp	r0, #5
 8008a34:	d128      	bne.n	8008a88 <_strtod_l+0x378>
 8008a36:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a38:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008a3c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008a40:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008a44:	e69d      	b.n	8008782 <_strtod_l+0x72>
 8008a46:	210a      	movs	r1, #10
 8008a48:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008a4a:	fb01 2107 	mla	r1, r1, r7, r2
 8008a4e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008a52:	9209      	str	r2, [sp, #36]	; 0x24
 8008a54:	e7b5      	b.n	80089c2 <_strtod_l+0x2b2>
 8008a56:	2a6e      	cmp	r2, #110	; 0x6e
 8008a58:	e7d9      	b.n	8008a0e <_strtod_l+0x2fe>
 8008a5a:	498a      	ldr	r1, [pc, #552]	; (8008c84 <_strtod_l+0x574>)
 8008a5c:	a819      	add	r0, sp, #100	; 0x64
 8008a5e:	f001 fd8f 	bl	800a580 <__match>
 8008a62:	2800      	cmp	r0, #0
 8008a64:	f43f aea8 	beq.w	80087b8 <_strtod_l+0xa8>
 8008a68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a6a:	4987      	ldr	r1, [pc, #540]	; (8008c88 <_strtod_l+0x578>)
 8008a6c:	3b01      	subs	r3, #1
 8008a6e:	a819      	add	r0, sp, #100	; 0x64
 8008a70:	9319      	str	r3, [sp, #100]	; 0x64
 8008a72:	f001 fd85 	bl	800a580 <__match>
 8008a76:	b910      	cbnz	r0, 8008a7e <_strtod_l+0x36e>
 8008a78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	9319      	str	r3, [sp, #100]	; 0x64
 8008a7e:	f04f 0800 	mov.w	r8, #0
 8008a82:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008c8c <_strtod_l+0x57c>
 8008a86:	e67c      	b.n	8008782 <_strtod_l+0x72>
 8008a88:	4881      	ldr	r0, [pc, #516]	; (8008c90 <_strtod_l+0x580>)
 8008a8a:	f001 fa97 	bl	8009fbc <nan>
 8008a8e:	4680      	mov	r8, r0
 8008a90:	4689      	mov	r9, r1
 8008a92:	e676      	b.n	8008782 <_strtod_l+0x72>
 8008a94:	9b08      	ldr	r3, [sp, #32]
 8008a96:	f1bb 0f00 	cmp.w	fp, #0
 8008a9a:	bf08      	it	eq
 8008a9c:	46b3      	moveq	fp, r6
 8008a9e:	1afb      	subs	r3, r7, r3
 8008aa0:	2e10      	cmp	r6, #16
 8008aa2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008aa4:	4635      	mov	r5, r6
 8008aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa8:	bfa8      	it	ge
 8008aaa:	2510      	movge	r5, #16
 8008aac:	f7f7 fc9a 	bl	80003e4 <__aeabi_ui2d>
 8008ab0:	2e09      	cmp	r6, #9
 8008ab2:	4680      	mov	r8, r0
 8008ab4:	4689      	mov	r9, r1
 8008ab6:	dd13      	ble.n	8008ae0 <_strtod_l+0x3d0>
 8008ab8:	4b76      	ldr	r3, [pc, #472]	; (8008c94 <_strtod_l+0x584>)
 8008aba:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008abe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008ac2:	f7f7 fd09 	bl	80004d8 <__aeabi_dmul>
 8008ac6:	4680      	mov	r8, r0
 8008ac8:	4650      	mov	r0, sl
 8008aca:	4689      	mov	r9, r1
 8008acc:	f7f7 fc8a 	bl	80003e4 <__aeabi_ui2d>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	460b      	mov	r3, r1
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	f7f7 fb48 	bl	800016c <__adddf3>
 8008adc:	4680      	mov	r8, r0
 8008ade:	4689      	mov	r9, r1
 8008ae0:	2e0f      	cmp	r6, #15
 8008ae2:	dc36      	bgt.n	8008b52 <_strtod_l+0x442>
 8008ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f43f ae4b 	beq.w	8008782 <_strtod_l+0x72>
 8008aec:	dd22      	ble.n	8008b34 <_strtod_l+0x424>
 8008aee:	2b16      	cmp	r3, #22
 8008af0:	dc09      	bgt.n	8008b06 <_strtod_l+0x3f6>
 8008af2:	4968      	ldr	r1, [pc, #416]	; (8008c94 <_strtod_l+0x584>)
 8008af4:	4642      	mov	r2, r8
 8008af6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008afa:	464b      	mov	r3, r9
 8008afc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b00:	f7f7 fcea 	bl	80004d8 <__aeabi_dmul>
 8008b04:	e7c3      	b.n	8008a8e <_strtod_l+0x37e>
 8008b06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b08:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	db20      	blt.n	8008b52 <_strtod_l+0x442>
 8008b10:	4c60      	ldr	r4, [pc, #384]	; (8008c94 <_strtod_l+0x584>)
 8008b12:	f1c6 060f 	rsb	r6, r6, #15
 8008b16:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008b1a:	4642      	mov	r2, r8
 8008b1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b20:	464b      	mov	r3, r9
 8008b22:	f7f7 fcd9 	bl	80004d8 <__aeabi_dmul>
 8008b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b28:	1b9e      	subs	r6, r3, r6
 8008b2a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008b2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008b32:	e7e5      	b.n	8008b00 <_strtod_l+0x3f0>
 8008b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b36:	3316      	adds	r3, #22
 8008b38:	db0b      	blt.n	8008b52 <_strtod_l+0x442>
 8008b3a:	9b08      	ldr	r3, [sp, #32]
 8008b3c:	4640      	mov	r0, r8
 8008b3e:	1bdf      	subs	r7, r3, r7
 8008b40:	4b54      	ldr	r3, [pc, #336]	; (8008c94 <_strtod_l+0x584>)
 8008b42:	4649      	mov	r1, r9
 8008b44:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008b48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b4c:	f7f7 fdee 	bl	800072c <__aeabi_ddiv>
 8008b50:	e79d      	b.n	8008a8e <_strtod_l+0x37e>
 8008b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b54:	1b75      	subs	r5, r6, r5
 8008b56:	441d      	add	r5, r3
 8008b58:	2d00      	cmp	r5, #0
 8008b5a:	dd70      	ble.n	8008c3e <_strtod_l+0x52e>
 8008b5c:	f015 030f 	ands.w	r3, r5, #15
 8008b60:	d00a      	beq.n	8008b78 <_strtod_l+0x468>
 8008b62:	494c      	ldr	r1, [pc, #304]	; (8008c94 <_strtod_l+0x584>)
 8008b64:	4642      	mov	r2, r8
 8008b66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b6e:	464b      	mov	r3, r9
 8008b70:	f7f7 fcb2 	bl	80004d8 <__aeabi_dmul>
 8008b74:	4680      	mov	r8, r0
 8008b76:	4689      	mov	r9, r1
 8008b78:	f035 050f 	bics.w	r5, r5, #15
 8008b7c:	d04d      	beq.n	8008c1a <_strtod_l+0x50a>
 8008b7e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008b82:	dd22      	ble.n	8008bca <_strtod_l+0x4ba>
 8008b84:	2600      	movs	r6, #0
 8008b86:	46b3      	mov	fp, r6
 8008b88:	960b      	str	r6, [sp, #44]	; 0x2c
 8008b8a:	9608      	str	r6, [sp, #32]
 8008b8c:	2322      	movs	r3, #34	; 0x22
 8008b8e:	f04f 0800 	mov.w	r8, #0
 8008b92:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008c8c <_strtod_l+0x57c>
 8008b96:	6023      	str	r3, [r4, #0]
 8008b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f43f adf1 	beq.w	8008782 <_strtod_l+0x72>
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008ba4:	f7ff f934 	bl	8007e10 <_Bfree>
 8008ba8:	4620      	mov	r0, r4
 8008baa:	9908      	ldr	r1, [sp, #32]
 8008bac:	f7ff f930 	bl	8007e10 <_Bfree>
 8008bb0:	4659      	mov	r1, fp
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f7ff f92c 	bl	8007e10 <_Bfree>
 8008bb8:	4620      	mov	r0, r4
 8008bba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bbc:	f7ff f928 	bl	8007e10 <_Bfree>
 8008bc0:	4631      	mov	r1, r6
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f7ff f924 	bl	8007e10 <_Bfree>
 8008bc8:	e5db      	b.n	8008782 <_strtod_l+0x72>
 8008bca:	4b33      	ldr	r3, [pc, #204]	; (8008c98 <_strtod_l+0x588>)
 8008bcc:	4640      	mov	r0, r8
 8008bce:	9305      	str	r3, [sp, #20]
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	469a      	mov	sl, r3
 8008bd6:	112d      	asrs	r5, r5, #4
 8008bd8:	2d01      	cmp	r5, #1
 8008bda:	dc21      	bgt.n	8008c20 <_strtod_l+0x510>
 8008bdc:	b10b      	cbz	r3, 8008be2 <_strtod_l+0x4d2>
 8008bde:	4680      	mov	r8, r0
 8008be0:	4689      	mov	r9, r1
 8008be2:	492d      	ldr	r1, [pc, #180]	; (8008c98 <_strtod_l+0x588>)
 8008be4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008be8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008bec:	4642      	mov	r2, r8
 8008bee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bf2:	464b      	mov	r3, r9
 8008bf4:	f7f7 fc70 	bl	80004d8 <__aeabi_dmul>
 8008bf8:	4b24      	ldr	r3, [pc, #144]	; (8008c8c <_strtod_l+0x57c>)
 8008bfa:	460a      	mov	r2, r1
 8008bfc:	400b      	ands	r3, r1
 8008bfe:	4927      	ldr	r1, [pc, #156]	; (8008c9c <_strtod_l+0x58c>)
 8008c00:	4680      	mov	r8, r0
 8008c02:	428b      	cmp	r3, r1
 8008c04:	d8be      	bhi.n	8008b84 <_strtod_l+0x474>
 8008c06:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008c0a:	428b      	cmp	r3, r1
 8008c0c:	bf86      	itte	hi
 8008c0e:	f04f 38ff 	movhi.w	r8, #4294967295
 8008c12:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008ca0 <_strtod_l+0x590>
 8008c16:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9305      	str	r3, [sp, #20]
 8008c1e:	e07b      	b.n	8008d18 <_strtod_l+0x608>
 8008c20:	07ea      	lsls	r2, r5, #31
 8008c22:	d505      	bpl.n	8008c30 <_strtod_l+0x520>
 8008c24:	9b05      	ldr	r3, [sp, #20]
 8008c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2a:	f7f7 fc55 	bl	80004d8 <__aeabi_dmul>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	9a05      	ldr	r2, [sp, #20]
 8008c32:	f10a 0a01 	add.w	sl, sl, #1
 8008c36:	3208      	adds	r2, #8
 8008c38:	106d      	asrs	r5, r5, #1
 8008c3a:	9205      	str	r2, [sp, #20]
 8008c3c:	e7cc      	b.n	8008bd8 <_strtod_l+0x4c8>
 8008c3e:	d0ec      	beq.n	8008c1a <_strtod_l+0x50a>
 8008c40:	426d      	negs	r5, r5
 8008c42:	f015 020f 	ands.w	r2, r5, #15
 8008c46:	d00a      	beq.n	8008c5e <_strtod_l+0x54e>
 8008c48:	4b12      	ldr	r3, [pc, #72]	; (8008c94 <_strtod_l+0x584>)
 8008c4a:	4640      	mov	r0, r8
 8008c4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c50:	4649      	mov	r1, r9
 8008c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c56:	f7f7 fd69 	bl	800072c <__aeabi_ddiv>
 8008c5a:	4680      	mov	r8, r0
 8008c5c:	4689      	mov	r9, r1
 8008c5e:	112d      	asrs	r5, r5, #4
 8008c60:	d0db      	beq.n	8008c1a <_strtod_l+0x50a>
 8008c62:	2d1f      	cmp	r5, #31
 8008c64:	dd1e      	ble.n	8008ca4 <_strtod_l+0x594>
 8008c66:	2600      	movs	r6, #0
 8008c68:	46b3      	mov	fp, r6
 8008c6a:	960b      	str	r6, [sp, #44]	; 0x2c
 8008c6c:	9608      	str	r6, [sp, #32]
 8008c6e:	2322      	movs	r3, #34	; 0x22
 8008c70:	f04f 0800 	mov.w	r8, #0
 8008c74:	f04f 0900 	mov.w	r9, #0
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	e78d      	b.n	8008b98 <_strtod_l+0x488>
 8008c7c:	0800ae87 	.word	0x0800ae87
 8008c80:	0800b0ac 	.word	0x0800b0ac
 8008c84:	0800ae7f 	.word	0x0800ae7f
 8008c88:	0800aeb4 	.word	0x0800aeb4
 8008c8c:	7ff00000 	.word	0x7ff00000
 8008c90:	0800b258 	.word	0x0800b258
 8008c94:	0800afc0 	.word	0x0800afc0
 8008c98:	0800af98 	.word	0x0800af98
 8008c9c:	7ca00000 	.word	0x7ca00000
 8008ca0:	7fefffff 	.word	0x7fefffff
 8008ca4:	f015 0310 	ands.w	r3, r5, #16
 8008ca8:	bf18      	it	ne
 8008caa:	236a      	movne	r3, #106	; 0x6a
 8008cac:	4640      	mov	r0, r8
 8008cae:	9305      	str	r3, [sp, #20]
 8008cb0:	4649      	mov	r1, r9
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8008f80 <_strtod_l+0x870>
 8008cb8:	07ea      	lsls	r2, r5, #31
 8008cba:	d504      	bpl.n	8008cc6 <_strtod_l+0x5b6>
 8008cbc:	e9da 2300 	ldrd	r2, r3, [sl]
 8008cc0:	f7f7 fc0a 	bl	80004d8 <__aeabi_dmul>
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	106d      	asrs	r5, r5, #1
 8008cc8:	f10a 0a08 	add.w	sl, sl, #8
 8008ccc:	d1f4      	bne.n	8008cb8 <_strtod_l+0x5a8>
 8008cce:	b10b      	cbz	r3, 8008cd4 <_strtod_l+0x5c4>
 8008cd0:	4680      	mov	r8, r0
 8008cd2:	4689      	mov	r9, r1
 8008cd4:	9b05      	ldr	r3, [sp, #20]
 8008cd6:	b1bb      	cbz	r3, 8008d08 <_strtod_l+0x5f8>
 8008cd8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008cdc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	4649      	mov	r1, r9
 8008ce4:	dd10      	ble.n	8008d08 <_strtod_l+0x5f8>
 8008ce6:	2b1f      	cmp	r3, #31
 8008ce8:	f340 8128 	ble.w	8008f3c <_strtod_l+0x82c>
 8008cec:	2b34      	cmp	r3, #52	; 0x34
 8008cee:	bfd8      	it	le
 8008cf0:	f04f 33ff 	movle.w	r3, #4294967295
 8008cf4:	f04f 0800 	mov.w	r8, #0
 8008cf8:	bfcf      	iteee	gt
 8008cfa:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008cfe:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008d02:	4093      	lslle	r3, r2
 8008d04:	ea03 0901 	andle.w	r9, r3, r1
 8008d08:	2200      	movs	r2, #0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	4640      	mov	r0, r8
 8008d0e:	4649      	mov	r1, r9
 8008d10:	f7f7 fe4a 	bl	80009a8 <__aeabi_dcmpeq>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d1a6      	bne.n	8008c66 <_strtod_l+0x556>
 8008d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d1a:	465a      	mov	r2, fp
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	4620      	mov	r0, r4
 8008d20:	4633      	mov	r3, r6
 8008d22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d24:	f7ff f8dc 	bl	8007ee0 <__s2b>
 8008d28:	900b      	str	r0, [sp, #44]	; 0x2c
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	f43f af2a 	beq.w	8008b84 <_strtod_l+0x474>
 8008d30:	2600      	movs	r6, #0
 8008d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d34:	9b08      	ldr	r3, [sp, #32]
 8008d36:	2a00      	cmp	r2, #0
 8008d38:	eba3 0307 	sub.w	r3, r3, r7
 8008d3c:	bfa8      	it	ge
 8008d3e:	2300      	movge	r3, #0
 8008d40:	46b3      	mov	fp, r6
 8008d42:	9312      	str	r3, [sp, #72]	; 0x48
 8008d44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d48:	9316      	str	r3, [sp, #88]	; 0x58
 8008d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	6859      	ldr	r1, [r3, #4]
 8008d50:	f7ff f81e 	bl	8007d90 <_Balloc>
 8008d54:	9008      	str	r0, [sp, #32]
 8008d56:	2800      	cmp	r0, #0
 8008d58:	f43f af18 	beq.w	8008b8c <_strtod_l+0x47c>
 8008d5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d5e:	300c      	adds	r0, #12
 8008d60:	691a      	ldr	r2, [r3, #16]
 8008d62:	f103 010c 	add.w	r1, r3, #12
 8008d66:	3202      	adds	r2, #2
 8008d68:	0092      	lsls	r2, r2, #2
 8008d6a:	f001 f919 	bl	8009fa0 <memcpy>
 8008d6e:	ab1c      	add	r3, sp, #112	; 0x70
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	ab1b      	add	r3, sp, #108	; 0x6c
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	4642      	mov	r2, r8
 8008d78:	464b      	mov	r3, r9
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008d80:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008d84:	f7ff fbd8 	bl	8008538 <__d2b>
 8008d88:	901a      	str	r0, [sp, #104]	; 0x68
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	f43f aefe 	beq.w	8008b8c <_strtod_l+0x47c>
 8008d90:	2101      	movs	r1, #1
 8008d92:	4620      	mov	r0, r4
 8008d94:	f7ff f93c 	bl	8008010 <__i2b>
 8008d98:	4683      	mov	fp, r0
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	f43f aef6 	beq.w	8008b8c <_strtod_l+0x47c>
 8008da0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008da2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008da4:	2f00      	cmp	r7, #0
 8008da6:	bfab      	itete	ge
 8008da8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8008daa:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008dac:	eb07 0a03 	addge.w	sl, r7, r3
 8008db0:	1bdd      	sublt	r5, r3, r7
 8008db2:	9b05      	ldr	r3, [sp, #20]
 8008db4:	bfa8      	it	ge
 8008db6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008db8:	eba7 0703 	sub.w	r7, r7, r3
 8008dbc:	4417      	add	r7, r2
 8008dbe:	4b71      	ldr	r3, [pc, #452]	; (8008f84 <_strtod_l+0x874>)
 8008dc0:	f107 37ff 	add.w	r7, r7, #4294967295
 8008dc4:	bfb8      	it	lt
 8008dc6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8008dca:	429f      	cmp	r7, r3
 8008dcc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008dd0:	f280 80c7 	bge.w	8008f62 <_strtod_l+0x852>
 8008dd4:	1bdb      	subs	r3, r3, r7
 8008dd6:	2b1f      	cmp	r3, #31
 8008dd8:	f04f 0101 	mov.w	r1, #1
 8008ddc:	eba2 0203 	sub.w	r2, r2, r3
 8008de0:	f300 80b3 	bgt.w	8008f4a <_strtod_l+0x83a>
 8008de4:	fa01 f303 	lsl.w	r3, r1, r3
 8008de8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008dea:	2300      	movs	r3, #0
 8008dec:	9310      	str	r3, [sp, #64]	; 0x40
 8008dee:	eb0a 0702 	add.w	r7, sl, r2
 8008df2:	9b05      	ldr	r3, [sp, #20]
 8008df4:	45ba      	cmp	sl, r7
 8008df6:	4415      	add	r5, r2
 8008df8:	441d      	add	r5, r3
 8008dfa:	4653      	mov	r3, sl
 8008dfc:	bfa8      	it	ge
 8008dfe:	463b      	movge	r3, r7
 8008e00:	42ab      	cmp	r3, r5
 8008e02:	bfa8      	it	ge
 8008e04:	462b      	movge	r3, r5
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	bfc2      	ittt	gt
 8008e0a:	1aff      	subgt	r7, r7, r3
 8008e0c:	1aed      	subgt	r5, r5, r3
 8008e0e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008e12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	dd17      	ble.n	8008e48 <_strtod_l+0x738>
 8008e18:	4659      	mov	r1, fp
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f7ff f9b5 	bl	800818c <__pow5mult>
 8008e22:	4683      	mov	fp, r0
 8008e24:	2800      	cmp	r0, #0
 8008e26:	f43f aeb1 	beq.w	8008b8c <_strtod_l+0x47c>
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f7ff f904 	bl	800803c <__multiply>
 8008e34:	900a      	str	r0, [sp, #40]	; 0x28
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f43f aea8 	beq.w	8008b8c <_strtod_l+0x47c>
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e40:	f7fe ffe6 	bl	8007e10 <_Bfree>
 8008e44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e46:	931a      	str	r3, [sp, #104]	; 0x68
 8008e48:	2f00      	cmp	r7, #0
 8008e4a:	f300 808f 	bgt.w	8008f6c <_strtod_l+0x85c>
 8008e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	dd08      	ble.n	8008e66 <_strtod_l+0x756>
 8008e54:	4620      	mov	r0, r4
 8008e56:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008e58:	9908      	ldr	r1, [sp, #32]
 8008e5a:	f7ff f997 	bl	800818c <__pow5mult>
 8008e5e:	9008      	str	r0, [sp, #32]
 8008e60:	2800      	cmp	r0, #0
 8008e62:	f43f ae93 	beq.w	8008b8c <_strtod_l+0x47c>
 8008e66:	2d00      	cmp	r5, #0
 8008e68:	dd08      	ble.n	8008e7c <_strtod_l+0x76c>
 8008e6a:	462a      	mov	r2, r5
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	9908      	ldr	r1, [sp, #32]
 8008e70:	f7ff f9e6 	bl	8008240 <__lshift>
 8008e74:	9008      	str	r0, [sp, #32]
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f43f ae88 	beq.w	8008b8c <_strtod_l+0x47c>
 8008e7c:	f1ba 0f00 	cmp.w	sl, #0
 8008e80:	dd08      	ble.n	8008e94 <_strtod_l+0x784>
 8008e82:	4659      	mov	r1, fp
 8008e84:	4652      	mov	r2, sl
 8008e86:	4620      	mov	r0, r4
 8008e88:	f7ff f9da 	bl	8008240 <__lshift>
 8008e8c:	4683      	mov	fp, r0
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	f43f ae7c 	beq.w	8008b8c <_strtod_l+0x47c>
 8008e94:	4620      	mov	r0, r4
 8008e96:	9a08      	ldr	r2, [sp, #32]
 8008e98:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e9a:	f7ff fa59 	bl	8008350 <__mdiff>
 8008e9e:	4606      	mov	r6, r0
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	f43f ae73 	beq.w	8008b8c <_strtod_l+0x47c>
 8008ea6:	2500      	movs	r5, #0
 8008ea8:	68c3      	ldr	r3, [r0, #12]
 8008eaa:	4659      	mov	r1, fp
 8008eac:	60c5      	str	r5, [r0, #12]
 8008eae:	930a      	str	r3, [sp, #40]	; 0x28
 8008eb0:	f7ff fa32 	bl	8008318 <__mcmp>
 8008eb4:	42a8      	cmp	r0, r5
 8008eb6:	da6b      	bge.n	8008f90 <_strtod_l+0x880>
 8008eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eba:	ea53 0308 	orrs.w	r3, r3, r8
 8008ebe:	f040 808f 	bne.w	8008fe0 <_strtod_l+0x8d0>
 8008ec2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f040 808a 	bne.w	8008fe0 <_strtod_l+0x8d0>
 8008ecc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008ed0:	0d1b      	lsrs	r3, r3, #20
 8008ed2:	051b      	lsls	r3, r3, #20
 8008ed4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008ed8:	f240 8082 	bls.w	8008fe0 <_strtod_l+0x8d0>
 8008edc:	6973      	ldr	r3, [r6, #20]
 8008ede:	b913      	cbnz	r3, 8008ee6 <_strtod_l+0x7d6>
 8008ee0:	6933      	ldr	r3, [r6, #16]
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	dd7c      	ble.n	8008fe0 <_strtod_l+0x8d0>
 8008ee6:	4631      	mov	r1, r6
 8008ee8:	2201      	movs	r2, #1
 8008eea:	4620      	mov	r0, r4
 8008eec:	f7ff f9a8 	bl	8008240 <__lshift>
 8008ef0:	4659      	mov	r1, fp
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	f7ff fa10 	bl	8008318 <__mcmp>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	dd71      	ble.n	8008fe0 <_strtod_l+0x8d0>
 8008efc:	9905      	ldr	r1, [sp, #20]
 8008efe:	464b      	mov	r3, r9
 8008f00:	4a21      	ldr	r2, [pc, #132]	; (8008f88 <_strtod_l+0x878>)
 8008f02:	2900      	cmp	r1, #0
 8008f04:	f000 808d 	beq.w	8009022 <_strtod_l+0x912>
 8008f08:	ea02 0109 	and.w	r1, r2, r9
 8008f0c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008f10:	f300 8087 	bgt.w	8009022 <_strtod_l+0x912>
 8008f14:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008f18:	f77f aea9 	ble.w	8008c6e <_strtod_l+0x55e>
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	4649      	mov	r1, r9
 8008f20:	4b1a      	ldr	r3, [pc, #104]	; (8008f8c <_strtod_l+0x87c>)
 8008f22:	2200      	movs	r2, #0
 8008f24:	f7f7 fad8 	bl	80004d8 <__aeabi_dmul>
 8008f28:	4b17      	ldr	r3, [pc, #92]	; (8008f88 <_strtod_l+0x878>)
 8008f2a:	4680      	mov	r8, r0
 8008f2c:	400b      	ands	r3, r1
 8008f2e:	4689      	mov	r9, r1
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f47f ae35 	bne.w	8008ba0 <_strtod_l+0x490>
 8008f36:	2322      	movs	r3, #34	; 0x22
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	e631      	b.n	8008ba0 <_strtod_l+0x490>
 8008f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f40:	fa02 f303 	lsl.w	r3, r2, r3
 8008f44:	ea03 0808 	and.w	r8, r3, r8
 8008f48:	e6de      	b.n	8008d08 <_strtod_l+0x5f8>
 8008f4a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8008f4e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8008f52:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8008f56:	37e2      	adds	r7, #226	; 0xe2
 8008f58:	fa01 f307 	lsl.w	r3, r1, r7
 8008f5c:	9310      	str	r3, [sp, #64]	; 0x40
 8008f5e:	9113      	str	r1, [sp, #76]	; 0x4c
 8008f60:	e745      	b.n	8008dee <_strtod_l+0x6de>
 8008f62:	2300      	movs	r3, #0
 8008f64:	9310      	str	r3, [sp, #64]	; 0x40
 8008f66:	2301      	movs	r3, #1
 8008f68:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f6a:	e740      	b.n	8008dee <_strtod_l+0x6de>
 8008f6c:	463a      	mov	r2, r7
 8008f6e:	4620      	mov	r0, r4
 8008f70:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008f72:	f7ff f965 	bl	8008240 <__lshift>
 8008f76:	901a      	str	r0, [sp, #104]	; 0x68
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	f47f af68 	bne.w	8008e4e <_strtod_l+0x73e>
 8008f7e:	e605      	b.n	8008b8c <_strtod_l+0x47c>
 8008f80:	0800b0c0 	.word	0x0800b0c0
 8008f84:	fffffc02 	.word	0xfffffc02
 8008f88:	7ff00000 	.word	0x7ff00000
 8008f8c:	39500000 	.word	0x39500000
 8008f90:	46ca      	mov	sl, r9
 8008f92:	d165      	bne.n	8009060 <_strtod_l+0x950>
 8008f94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f9a:	b352      	cbz	r2, 8008ff2 <_strtod_l+0x8e2>
 8008f9c:	4a9e      	ldr	r2, [pc, #632]	; (8009218 <_strtod_l+0xb08>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d12a      	bne.n	8008ff8 <_strtod_l+0x8e8>
 8008fa2:	9b05      	ldr	r3, [sp, #20]
 8008fa4:	4641      	mov	r1, r8
 8008fa6:	b1fb      	cbz	r3, 8008fe8 <_strtod_l+0x8d8>
 8008fa8:	4b9c      	ldr	r3, [pc, #624]	; (800921c <_strtod_l+0xb0c>)
 8008faa:	f04f 32ff 	mov.w	r2, #4294967295
 8008fae:	ea09 0303 	and.w	r3, r9, r3
 8008fb2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008fb6:	d81a      	bhi.n	8008fee <_strtod_l+0x8de>
 8008fb8:	0d1b      	lsrs	r3, r3, #20
 8008fba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc2:	4299      	cmp	r1, r3
 8008fc4:	d118      	bne.n	8008ff8 <_strtod_l+0x8e8>
 8008fc6:	4b96      	ldr	r3, [pc, #600]	; (8009220 <_strtod_l+0xb10>)
 8008fc8:	459a      	cmp	sl, r3
 8008fca:	d102      	bne.n	8008fd2 <_strtod_l+0x8c2>
 8008fcc:	3101      	adds	r1, #1
 8008fce:	f43f addd 	beq.w	8008b8c <_strtod_l+0x47c>
 8008fd2:	f04f 0800 	mov.w	r8, #0
 8008fd6:	4b91      	ldr	r3, [pc, #580]	; (800921c <_strtod_l+0xb0c>)
 8008fd8:	ea0a 0303 	and.w	r3, sl, r3
 8008fdc:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008fe0:	9b05      	ldr	r3, [sp, #20]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d19a      	bne.n	8008f1c <_strtod_l+0x80c>
 8008fe6:	e5db      	b.n	8008ba0 <_strtod_l+0x490>
 8008fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fec:	e7e9      	b.n	8008fc2 <_strtod_l+0x8b2>
 8008fee:	4613      	mov	r3, r2
 8008ff0:	e7e7      	b.n	8008fc2 <_strtod_l+0x8b2>
 8008ff2:	ea53 0308 	orrs.w	r3, r3, r8
 8008ff6:	d081      	beq.n	8008efc <_strtod_l+0x7ec>
 8008ff8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ffa:	b1e3      	cbz	r3, 8009036 <_strtod_l+0x926>
 8008ffc:	ea13 0f0a 	tst.w	r3, sl
 8009000:	d0ee      	beq.n	8008fe0 <_strtod_l+0x8d0>
 8009002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009004:	4640      	mov	r0, r8
 8009006:	4649      	mov	r1, r9
 8009008:	9a05      	ldr	r2, [sp, #20]
 800900a:	b1c3      	cbz	r3, 800903e <_strtod_l+0x92e>
 800900c:	f7ff fb5c 	bl	80086c8 <sulp>
 8009010:	4602      	mov	r2, r0
 8009012:	460b      	mov	r3, r1
 8009014:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009016:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009018:	f7f7 f8a8 	bl	800016c <__adddf3>
 800901c:	4680      	mov	r8, r0
 800901e:	4689      	mov	r9, r1
 8009020:	e7de      	b.n	8008fe0 <_strtod_l+0x8d0>
 8009022:	4013      	ands	r3, r2
 8009024:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009028:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800902c:	f04f 38ff 	mov.w	r8, #4294967295
 8009030:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009034:	e7d4      	b.n	8008fe0 <_strtod_l+0x8d0>
 8009036:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009038:	ea13 0f08 	tst.w	r3, r8
 800903c:	e7e0      	b.n	8009000 <_strtod_l+0x8f0>
 800903e:	f7ff fb43 	bl	80086c8 <sulp>
 8009042:	4602      	mov	r2, r0
 8009044:	460b      	mov	r3, r1
 8009046:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009048:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800904a:	f7f7 f88d 	bl	8000168 <__aeabi_dsub>
 800904e:	2200      	movs	r2, #0
 8009050:	2300      	movs	r3, #0
 8009052:	4680      	mov	r8, r0
 8009054:	4689      	mov	r9, r1
 8009056:	f7f7 fca7 	bl	80009a8 <__aeabi_dcmpeq>
 800905a:	2800      	cmp	r0, #0
 800905c:	d0c0      	beq.n	8008fe0 <_strtod_l+0x8d0>
 800905e:	e606      	b.n	8008c6e <_strtod_l+0x55e>
 8009060:	4659      	mov	r1, fp
 8009062:	4630      	mov	r0, r6
 8009064:	f7ff fabe 	bl	80085e4 <__ratio>
 8009068:	4602      	mov	r2, r0
 800906a:	460b      	mov	r3, r1
 800906c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009070:	2200      	movs	r2, #0
 8009072:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009076:	f7f7 fcab 	bl	80009d0 <__aeabi_dcmple>
 800907a:	2800      	cmp	r0, #0
 800907c:	d06f      	beq.n	800915e <_strtod_l+0xa4e>
 800907e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009080:	2b00      	cmp	r3, #0
 8009082:	d17c      	bne.n	800917e <_strtod_l+0xa6e>
 8009084:	f1b8 0f00 	cmp.w	r8, #0
 8009088:	d159      	bne.n	800913e <_strtod_l+0xa2e>
 800908a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800908e:	2b00      	cmp	r3, #0
 8009090:	d17b      	bne.n	800918a <_strtod_l+0xa7a>
 8009092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009096:	2200      	movs	r2, #0
 8009098:	4b62      	ldr	r3, [pc, #392]	; (8009224 <_strtod_l+0xb14>)
 800909a:	f7f7 fc8f 	bl	80009bc <__aeabi_dcmplt>
 800909e:	2800      	cmp	r0, #0
 80090a0:	d15a      	bne.n	8009158 <_strtod_l+0xa48>
 80090a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090a6:	2200      	movs	r2, #0
 80090a8:	4b5f      	ldr	r3, [pc, #380]	; (8009228 <_strtod_l+0xb18>)
 80090aa:	f7f7 fa15 	bl	80004d8 <__aeabi_dmul>
 80090ae:	4605      	mov	r5, r0
 80090b0:	460f      	mov	r7, r1
 80090b2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80090b6:	9506      	str	r5, [sp, #24]
 80090b8:	9307      	str	r3, [sp, #28]
 80090ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090be:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80090c2:	4b56      	ldr	r3, [pc, #344]	; (800921c <_strtod_l+0xb0c>)
 80090c4:	4a55      	ldr	r2, [pc, #340]	; (800921c <_strtod_l+0xb0c>)
 80090c6:	ea0a 0303 	and.w	r3, sl, r3
 80090ca:	9313      	str	r3, [sp, #76]	; 0x4c
 80090cc:	4b57      	ldr	r3, [pc, #348]	; (800922c <_strtod_l+0xb1c>)
 80090ce:	ea0a 0202 	and.w	r2, sl, r2
 80090d2:	429a      	cmp	r2, r3
 80090d4:	f040 80b0 	bne.w	8009238 <_strtod_l+0xb28>
 80090d8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80090dc:	4640      	mov	r0, r8
 80090de:	4649      	mov	r1, r9
 80090e0:	f7ff f9c2 	bl	8008468 <__ulp>
 80090e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090e8:	f7f7 f9f6 	bl	80004d8 <__aeabi_dmul>
 80090ec:	4642      	mov	r2, r8
 80090ee:	464b      	mov	r3, r9
 80090f0:	f7f7 f83c 	bl	800016c <__adddf3>
 80090f4:	f8df a124 	ldr.w	sl, [pc, #292]	; 800921c <_strtod_l+0xb0c>
 80090f8:	4a4d      	ldr	r2, [pc, #308]	; (8009230 <_strtod_l+0xb20>)
 80090fa:	ea01 0a0a 	and.w	sl, r1, sl
 80090fe:	4592      	cmp	sl, r2
 8009100:	4680      	mov	r8, r0
 8009102:	d948      	bls.n	8009196 <_strtod_l+0xa86>
 8009104:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009106:	4b46      	ldr	r3, [pc, #280]	; (8009220 <_strtod_l+0xb10>)
 8009108:	429a      	cmp	r2, r3
 800910a:	d103      	bne.n	8009114 <_strtod_l+0xa04>
 800910c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800910e:	3301      	adds	r3, #1
 8009110:	f43f ad3c 	beq.w	8008b8c <_strtod_l+0x47c>
 8009114:	f04f 38ff 	mov.w	r8, #4294967295
 8009118:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8009220 <_strtod_l+0xb10>
 800911c:	4620      	mov	r0, r4
 800911e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009120:	f7fe fe76 	bl	8007e10 <_Bfree>
 8009124:	4620      	mov	r0, r4
 8009126:	9908      	ldr	r1, [sp, #32]
 8009128:	f7fe fe72 	bl	8007e10 <_Bfree>
 800912c:	4659      	mov	r1, fp
 800912e:	4620      	mov	r0, r4
 8009130:	f7fe fe6e 	bl	8007e10 <_Bfree>
 8009134:	4631      	mov	r1, r6
 8009136:	4620      	mov	r0, r4
 8009138:	f7fe fe6a 	bl	8007e10 <_Bfree>
 800913c:	e605      	b.n	8008d4a <_strtod_l+0x63a>
 800913e:	f1b8 0f01 	cmp.w	r8, #1
 8009142:	d103      	bne.n	800914c <_strtod_l+0xa3c>
 8009144:	f1b9 0f00 	cmp.w	r9, #0
 8009148:	f43f ad91 	beq.w	8008c6e <_strtod_l+0x55e>
 800914c:	2200      	movs	r2, #0
 800914e:	4b39      	ldr	r3, [pc, #228]	; (8009234 <_strtod_l+0xb24>)
 8009150:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009152:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009156:	e016      	b.n	8009186 <_strtod_l+0xa76>
 8009158:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800915a:	4f33      	ldr	r7, [pc, #204]	; (8009228 <_strtod_l+0xb18>)
 800915c:	e7a9      	b.n	80090b2 <_strtod_l+0x9a2>
 800915e:	4b32      	ldr	r3, [pc, #200]	; (8009228 <_strtod_l+0xb18>)
 8009160:	2200      	movs	r2, #0
 8009162:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009166:	f7f7 f9b7 	bl	80004d8 <__aeabi_dmul>
 800916a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800916c:	4605      	mov	r5, r0
 800916e:	460f      	mov	r7, r1
 8009170:	2b00      	cmp	r3, #0
 8009172:	d09e      	beq.n	80090b2 <_strtod_l+0x9a2>
 8009174:	4602      	mov	r2, r0
 8009176:	460b      	mov	r3, r1
 8009178:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800917c:	e79d      	b.n	80090ba <_strtod_l+0x9aa>
 800917e:	2200      	movs	r2, #0
 8009180:	4b28      	ldr	r3, [pc, #160]	; (8009224 <_strtod_l+0xb14>)
 8009182:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009186:	4f27      	ldr	r7, [pc, #156]	; (8009224 <_strtod_l+0xb14>)
 8009188:	e797      	b.n	80090ba <_strtod_l+0x9aa>
 800918a:	2200      	movs	r2, #0
 800918c:	4b29      	ldr	r3, [pc, #164]	; (8009234 <_strtod_l+0xb24>)
 800918e:	4645      	mov	r5, r8
 8009190:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009194:	e7f7      	b.n	8009186 <_strtod_l+0xa76>
 8009196:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800919a:	9b05      	ldr	r3, [sp, #20]
 800919c:	46ca      	mov	sl, r9
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d1bc      	bne.n	800911c <_strtod_l+0xa0c>
 80091a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80091a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80091a8:	0d1b      	lsrs	r3, r3, #20
 80091aa:	051b      	lsls	r3, r3, #20
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d1b5      	bne.n	800911c <_strtod_l+0xa0c>
 80091b0:	4628      	mov	r0, r5
 80091b2:	4639      	mov	r1, r7
 80091b4:	f7f7 ffd2 	bl	800115c <__aeabi_d2lz>
 80091b8:	f7f7 f960 	bl	800047c <__aeabi_l2d>
 80091bc:	4602      	mov	r2, r0
 80091be:	460b      	mov	r3, r1
 80091c0:	4628      	mov	r0, r5
 80091c2:	4639      	mov	r1, r7
 80091c4:	f7f6 ffd0 	bl	8000168 <__aeabi_dsub>
 80091c8:	460b      	mov	r3, r1
 80091ca:	4602      	mov	r2, r0
 80091cc:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80091d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80091d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091d6:	ea4a 0a08 	orr.w	sl, sl, r8
 80091da:	ea5a 0a03 	orrs.w	sl, sl, r3
 80091de:	d06c      	beq.n	80092ba <_strtod_l+0xbaa>
 80091e0:	a309      	add	r3, pc, #36	; (adr r3, 8009208 <_strtod_l+0xaf8>)
 80091e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e6:	f7f7 fbe9 	bl	80009bc <__aeabi_dcmplt>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	f47f acd8 	bne.w	8008ba0 <_strtod_l+0x490>
 80091f0:	a307      	add	r3, pc, #28	; (adr r3, 8009210 <_strtod_l+0xb00>)
 80091f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80091fa:	f7f7 fbfd 	bl	80009f8 <__aeabi_dcmpgt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d08c      	beq.n	800911c <_strtod_l+0xa0c>
 8009202:	e4cd      	b.n	8008ba0 <_strtod_l+0x490>
 8009204:	f3af 8000 	nop.w
 8009208:	94a03595 	.word	0x94a03595
 800920c:	3fdfffff 	.word	0x3fdfffff
 8009210:	35afe535 	.word	0x35afe535
 8009214:	3fe00000 	.word	0x3fe00000
 8009218:	000fffff 	.word	0x000fffff
 800921c:	7ff00000 	.word	0x7ff00000
 8009220:	7fefffff 	.word	0x7fefffff
 8009224:	3ff00000 	.word	0x3ff00000
 8009228:	3fe00000 	.word	0x3fe00000
 800922c:	7fe00000 	.word	0x7fe00000
 8009230:	7c9fffff 	.word	0x7c9fffff
 8009234:	bff00000 	.word	0xbff00000
 8009238:	9b05      	ldr	r3, [sp, #20]
 800923a:	b333      	cbz	r3, 800928a <_strtod_l+0xb7a>
 800923c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800923e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009242:	d822      	bhi.n	800928a <_strtod_l+0xb7a>
 8009244:	a328      	add	r3, pc, #160	; (adr r3, 80092e8 <_strtod_l+0xbd8>)
 8009246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924a:	4628      	mov	r0, r5
 800924c:	4639      	mov	r1, r7
 800924e:	f7f7 fbbf 	bl	80009d0 <__aeabi_dcmple>
 8009252:	b1a0      	cbz	r0, 800927e <_strtod_l+0xb6e>
 8009254:	4639      	mov	r1, r7
 8009256:	4628      	mov	r0, r5
 8009258:	f7f7 fc16 	bl	8000a88 <__aeabi_d2uiz>
 800925c:	2801      	cmp	r0, #1
 800925e:	bf38      	it	cc
 8009260:	2001      	movcc	r0, #1
 8009262:	f7f7 f8bf 	bl	80003e4 <__aeabi_ui2d>
 8009266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009268:	4605      	mov	r5, r0
 800926a:	460f      	mov	r7, r1
 800926c:	bb03      	cbnz	r3, 80092b0 <_strtod_l+0xba0>
 800926e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009272:	9014      	str	r0, [sp, #80]	; 0x50
 8009274:	9315      	str	r3, [sp, #84]	; 0x54
 8009276:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800927a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800927e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009280:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009282:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009286:	1a9b      	subs	r3, r3, r2
 8009288:	9311      	str	r3, [sp, #68]	; 0x44
 800928a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800928c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800928e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009292:	f7ff f8e9 	bl	8008468 <__ulp>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	4640      	mov	r0, r8
 800929c:	4649      	mov	r1, r9
 800929e:	f7f7 f91b 	bl	80004d8 <__aeabi_dmul>
 80092a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092a6:	f7f6 ff61 	bl	800016c <__adddf3>
 80092aa:	4680      	mov	r8, r0
 80092ac:	4689      	mov	r9, r1
 80092ae:	e774      	b.n	800919a <_strtod_l+0xa8a>
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80092b8:	e7dd      	b.n	8009276 <_strtod_l+0xb66>
 80092ba:	a30d      	add	r3, pc, #52	; (adr r3, 80092f0 <_strtod_l+0xbe0>)
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	f7f7 fb7c 	bl	80009bc <__aeabi_dcmplt>
 80092c4:	e79b      	b.n	80091fe <_strtod_l+0xaee>
 80092c6:	2300      	movs	r3, #0
 80092c8:	930e      	str	r3, [sp, #56]	; 0x38
 80092ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	f7ff ba5b 	b.w	800878a <_strtod_l+0x7a>
 80092d4:	2a65      	cmp	r2, #101	; 0x65
 80092d6:	f43f ab52 	beq.w	800897e <_strtod_l+0x26e>
 80092da:	2a45      	cmp	r2, #69	; 0x45
 80092dc:	f43f ab4f 	beq.w	800897e <_strtod_l+0x26e>
 80092e0:	2301      	movs	r3, #1
 80092e2:	f7ff bb87 	b.w	80089f4 <_strtod_l+0x2e4>
 80092e6:	bf00      	nop
 80092e8:	ffc00000 	.word	0xffc00000
 80092ec:	41dfffff 	.word	0x41dfffff
 80092f0:	94a03595 	.word	0x94a03595
 80092f4:	3fcfffff 	.word	0x3fcfffff

080092f8 <_strtod_r>:
 80092f8:	4b01      	ldr	r3, [pc, #4]	; (8009300 <_strtod_r+0x8>)
 80092fa:	f7ff ba09 	b.w	8008710 <_strtod_l>
 80092fe:	bf00      	nop
 8009300:	20000068 	.word	0x20000068

08009304 <_strtol_l.constprop.0>:
 8009304:	2b01      	cmp	r3, #1
 8009306:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800930a:	4686      	mov	lr, r0
 800930c:	4690      	mov	r8, r2
 800930e:	d001      	beq.n	8009314 <_strtol_l.constprop.0+0x10>
 8009310:	2b24      	cmp	r3, #36	; 0x24
 8009312:	d906      	bls.n	8009322 <_strtol_l.constprop.0+0x1e>
 8009314:	f7fd fd92 	bl	8006e3c <__errno>
 8009318:	2316      	movs	r3, #22
 800931a:	6003      	str	r3, [r0, #0]
 800931c:	2000      	movs	r0, #0
 800931e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009322:	460d      	mov	r5, r1
 8009324:	4835      	ldr	r0, [pc, #212]	; (80093fc <_strtol_l.constprop.0+0xf8>)
 8009326:	462a      	mov	r2, r5
 8009328:	f815 4b01 	ldrb.w	r4, [r5], #1
 800932c:	5d06      	ldrb	r6, [r0, r4]
 800932e:	f016 0608 	ands.w	r6, r6, #8
 8009332:	d1f8      	bne.n	8009326 <_strtol_l.constprop.0+0x22>
 8009334:	2c2d      	cmp	r4, #45	; 0x2d
 8009336:	d12e      	bne.n	8009396 <_strtol_l.constprop.0+0x92>
 8009338:	2601      	movs	r6, #1
 800933a:	782c      	ldrb	r4, [r5, #0]
 800933c:	1c95      	adds	r5, r2, #2
 800933e:	2b00      	cmp	r3, #0
 8009340:	d057      	beq.n	80093f2 <_strtol_l.constprop.0+0xee>
 8009342:	2b10      	cmp	r3, #16
 8009344:	d109      	bne.n	800935a <_strtol_l.constprop.0+0x56>
 8009346:	2c30      	cmp	r4, #48	; 0x30
 8009348:	d107      	bne.n	800935a <_strtol_l.constprop.0+0x56>
 800934a:	782a      	ldrb	r2, [r5, #0]
 800934c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009350:	2a58      	cmp	r2, #88	; 0x58
 8009352:	d149      	bne.n	80093e8 <_strtol_l.constprop.0+0xe4>
 8009354:	2310      	movs	r3, #16
 8009356:	786c      	ldrb	r4, [r5, #1]
 8009358:	3502      	adds	r5, #2
 800935a:	2200      	movs	r2, #0
 800935c:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8009360:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009364:	fbbc f9f3 	udiv	r9, ip, r3
 8009368:	4610      	mov	r0, r2
 800936a:	fb03 ca19 	mls	sl, r3, r9, ip
 800936e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009372:	2f09      	cmp	r7, #9
 8009374:	d814      	bhi.n	80093a0 <_strtol_l.constprop.0+0x9c>
 8009376:	463c      	mov	r4, r7
 8009378:	42a3      	cmp	r3, r4
 800937a:	dd20      	ble.n	80093be <_strtol_l.constprop.0+0xba>
 800937c:	1c57      	adds	r7, r2, #1
 800937e:	d007      	beq.n	8009390 <_strtol_l.constprop.0+0x8c>
 8009380:	4581      	cmp	r9, r0
 8009382:	d319      	bcc.n	80093b8 <_strtol_l.constprop.0+0xb4>
 8009384:	d101      	bne.n	800938a <_strtol_l.constprop.0+0x86>
 8009386:	45a2      	cmp	sl, r4
 8009388:	db16      	blt.n	80093b8 <_strtol_l.constprop.0+0xb4>
 800938a:	2201      	movs	r2, #1
 800938c:	fb00 4003 	mla	r0, r0, r3, r4
 8009390:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009394:	e7eb      	b.n	800936e <_strtol_l.constprop.0+0x6a>
 8009396:	2c2b      	cmp	r4, #43	; 0x2b
 8009398:	bf04      	itt	eq
 800939a:	782c      	ldrbeq	r4, [r5, #0]
 800939c:	1c95      	addeq	r5, r2, #2
 800939e:	e7ce      	b.n	800933e <_strtol_l.constprop.0+0x3a>
 80093a0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80093a4:	2f19      	cmp	r7, #25
 80093a6:	d801      	bhi.n	80093ac <_strtol_l.constprop.0+0xa8>
 80093a8:	3c37      	subs	r4, #55	; 0x37
 80093aa:	e7e5      	b.n	8009378 <_strtol_l.constprop.0+0x74>
 80093ac:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80093b0:	2f19      	cmp	r7, #25
 80093b2:	d804      	bhi.n	80093be <_strtol_l.constprop.0+0xba>
 80093b4:	3c57      	subs	r4, #87	; 0x57
 80093b6:	e7df      	b.n	8009378 <_strtol_l.constprop.0+0x74>
 80093b8:	f04f 32ff 	mov.w	r2, #4294967295
 80093bc:	e7e8      	b.n	8009390 <_strtol_l.constprop.0+0x8c>
 80093be:	1c53      	adds	r3, r2, #1
 80093c0:	d108      	bne.n	80093d4 <_strtol_l.constprop.0+0xd0>
 80093c2:	2322      	movs	r3, #34	; 0x22
 80093c4:	4660      	mov	r0, ip
 80093c6:	f8ce 3000 	str.w	r3, [lr]
 80093ca:	f1b8 0f00 	cmp.w	r8, #0
 80093ce:	d0a6      	beq.n	800931e <_strtol_l.constprop.0+0x1a>
 80093d0:	1e69      	subs	r1, r5, #1
 80093d2:	e006      	b.n	80093e2 <_strtol_l.constprop.0+0xde>
 80093d4:	b106      	cbz	r6, 80093d8 <_strtol_l.constprop.0+0xd4>
 80093d6:	4240      	negs	r0, r0
 80093d8:	f1b8 0f00 	cmp.w	r8, #0
 80093dc:	d09f      	beq.n	800931e <_strtol_l.constprop.0+0x1a>
 80093de:	2a00      	cmp	r2, #0
 80093e0:	d1f6      	bne.n	80093d0 <_strtol_l.constprop.0+0xcc>
 80093e2:	f8c8 1000 	str.w	r1, [r8]
 80093e6:	e79a      	b.n	800931e <_strtol_l.constprop.0+0x1a>
 80093e8:	2430      	movs	r4, #48	; 0x30
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1b5      	bne.n	800935a <_strtol_l.constprop.0+0x56>
 80093ee:	2308      	movs	r3, #8
 80093f0:	e7b3      	b.n	800935a <_strtol_l.constprop.0+0x56>
 80093f2:	2c30      	cmp	r4, #48	; 0x30
 80093f4:	d0a9      	beq.n	800934a <_strtol_l.constprop.0+0x46>
 80093f6:	230a      	movs	r3, #10
 80093f8:	e7af      	b.n	800935a <_strtol_l.constprop.0+0x56>
 80093fa:	bf00      	nop
 80093fc:	0800b0e9 	.word	0x0800b0e9

08009400 <_strtol_r>:
 8009400:	f7ff bf80 	b.w	8009304 <_strtol_l.constprop.0>

08009404 <__ssputs_r>:
 8009404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009408:	461f      	mov	r7, r3
 800940a:	688e      	ldr	r6, [r1, #8]
 800940c:	4682      	mov	sl, r0
 800940e:	42be      	cmp	r6, r7
 8009410:	460c      	mov	r4, r1
 8009412:	4690      	mov	r8, r2
 8009414:	680b      	ldr	r3, [r1, #0]
 8009416:	d82c      	bhi.n	8009472 <__ssputs_r+0x6e>
 8009418:	898a      	ldrh	r2, [r1, #12]
 800941a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800941e:	d026      	beq.n	800946e <__ssputs_r+0x6a>
 8009420:	6965      	ldr	r5, [r4, #20]
 8009422:	6909      	ldr	r1, [r1, #16]
 8009424:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009428:	eba3 0901 	sub.w	r9, r3, r1
 800942c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009430:	1c7b      	adds	r3, r7, #1
 8009432:	444b      	add	r3, r9
 8009434:	106d      	asrs	r5, r5, #1
 8009436:	429d      	cmp	r5, r3
 8009438:	bf38      	it	cc
 800943a:	461d      	movcc	r5, r3
 800943c:	0553      	lsls	r3, r2, #21
 800943e:	d527      	bpl.n	8009490 <__ssputs_r+0x8c>
 8009440:	4629      	mov	r1, r5
 8009442:	f7fe fc19 	bl	8007c78 <_malloc_r>
 8009446:	4606      	mov	r6, r0
 8009448:	b360      	cbz	r0, 80094a4 <__ssputs_r+0xa0>
 800944a:	464a      	mov	r2, r9
 800944c:	6921      	ldr	r1, [r4, #16]
 800944e:	f000 fda7 	bl	8009fa0 <memcpy>
 8009452:	89a3      	ldrh	r3, [r4, #12]
 8009454:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800945c:	81a3      	strh	r3, [r4, #12]
 800945e:	6126      	str	r6, [r4, #16]
 8009460:	444e      	add	r6, r9
 8009462:	6026      	str	r6, [r4, #0]
 8009464:	463e      	mov	r6, r7
 8009466:	6165      	str	r5, [r4, #20]
 8009468:	eba5 0509 	sub.w	r5, r5, r9
 800946c:	60a5      	str	r5, [r4, #8]
 800946e:	42be      	cmp	r6, r7
 8009470:	d900      	bls.n	8009474 <__ssputs_r+0x70>
 8009472:	463e      	mov	r6, r7
 8009474:	4632      	mov	r2, r6
 8009476:	4641      	mov	r1, r8
 8009478:	6820      	ldr	r0, [r4, #0]
 800947a:	f000 fd54 	bl	8009f26 <memmove>
 800947e:	2000      	movs	r0, #0
 8009480:	68a3      	ldr	r3, [r4, #8]
 8009482:	1b9b      	subs	r3, r3, r6
 8009484:	60a3      	str	r3, [r4, #8]
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	4433      	add	r3, r6
 800948a:	6023      	str	r3, [r4, #0]
 800948c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009490:	462a      	mov	r2, r5
 8009492:	f001 f936 	bl	800a702 <_realloc_r>
 8009496:	4606      	mov	r6, r0
 8009498:	2800      	cmp	r0, #0
 800949a:	d1e0      	bne.n	800945e <__ssputs_r+0x5a>
 800949c:	4650      	mov	r0, sl
 800949e:	6921      	ldr	r1, [r4, #16]
 80094a0:	f7fe fb7a 	bl	8007b98 <_free_r>
 80094a4:	230c      	movs	r3, #12
 80094a6:	f8ca 3000 	str.w	r3, [sl]
 80094aa:	89a3      	ldrh	r3, [r4, #12]
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	e7e9      	b.n	800948c <__ssputs_r+0x88>

080094b8 <_svfiprintf_r>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	4698      	mov	r8, r3
 80094be:	898b      	ldrh	r3, [r1, #12]
 80094c0:	4607      	mov	r7, r0
 80094c2:	061b      	lsls	r3, r3, #24
 80094c4:	460d      	mov	r5, r1
 80094c6:	4614      	mov	r4, r2
 80094c8:	b09d      	sub	sp, #116	; 0x74
 80094ca:	d50e      	bpl.n	80094ea <_svfiprintf_r+0x32>
 80094cc:	690b      	ldr	r3, [r1, #16]
 80094ce:	b963      	cbnz	r3, 80094ea <_svfiprintf_r+0x32>
 80094d0:	2140      	movs	r1, #64	; 0x40
 80094d2:	f7fe fbd1 	bl	8007c78 <_malloc_r>
 80094d6:	6028      	str	r0, [r5, #0]
 80094d8:	6128      	str	r0, [r5, #16]
 80094da:	b920      	cbnz	r0, 80094e6 <_svfiprintf_r+0x2e>
 80094dc:	230c      	movs	r3, #12
 80094de:	603b      	str	r3, [r7, #0]
 80094e0:	f04f 30ff 	mov.w	r0, #4294967295
 80094e4:	e0d0      	b.n	8009688 <_svfiprintf_r+0x1d0>
 80094e6:	2340      	movs	r3, #64	; 0x40
 80094e8:	616b      	str	r3, [r5, #20]
 80094ea:	2300      	movs	r3, #0
 80094ec:	9309      	str	r3, [sp, #36]	; 0x24
 80094ee:	2320      	movs	r3, #32
 80094f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80094f4:	2330      	movs	r3, #48	; 0x30
 80094f6:	f04f 0901 	mov.w	r9, #1
 80094fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80094fe:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80096a0 <_svfiprintf_r+0x1e8>
 8009502:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009506:	4623      	mov	r3, r4
 8009508:	469a      	mov	sl, r3
 800950a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800950e:	b10a      	cbz	r2, 8009514 <_svfiprintf_r+0x5c>
 8009510:	2a25      	cmp	r2, #37	; 0x25
 8009512:	d1f9      	bne.n	8009508 <_svfiprintf_r+0x50>
 8009514:	ebba 0b04 	subs.w	fp, sl, r4
 8009518:	d00b      	beq.n	8009532 <_svfiprintf_r+0x7a>
 800951a:	465b      	mov	r3, fp
 800951c:	4622      	mov	r2, r4
 800951e:	4629      	mov	r1, r5
 8009520:	4638      	mov	r0, r7
 8009522:	f7ff ff6f 	bl	8009404 <__ssputs_r>
 8009526:	3001      	adds	r0, #1
 8009528:	f000 80a9 	beq.w	800967e <_svfiprintf_r+0x1c6>
 800952c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800952e:	445a      	add	r2, fp
 8009530:	9209      	str	r2, [sp, #36]	; 0x24
 8009532:	f89a 3000 	ldrb.w	r3, [sl]
 8009536:	2b00      	cmp	r3, #0
 8009538:	f000 80a1 	beq.w	800967e <_svfiprintf_r+0x1c6>
 800953c:	2300      	movs	r3, #0
 800953e:	f04f 32ff 	mov.w	r2, #4294967295
 8009542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009546:	f10a 0a01 	add.w	sl, sl, #1
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	9307      	str	r3, [sp, #28]
 800954e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009552:	931a      	str	r3, [sp, #104]	; 0x68
 8009554:	4654      	mov	r4, sl
 8009556:	2205      	movs	r2, #5
 8009558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800955c:	4850      	ldr	r0, [pc, #320]	; (80096a0 <_svfiprintf_r+0x1e8>)
 800955e:	f7fd fc9a 	bl	8006e96 <memchr>
 8009562:	9a04      	ldr	r2, [sp, #16]
 8009564:	b9d8      	cbnz	r0, 800959e <_svfiprintf_r+0xe6>
 8009566:	06d0      	lsls	r0, r2, #27
 8009568:	bf44      	itt	mi
 800956a:	2320      	movmi	r3, #32
 800956c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009570:	0711      	lsls	r1, r2, #28
 8009572:	bf44      	itt	mi
 8009574:	232b      	movmi	r3, #43	; 0x2b
 8009576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800957a:	f89a 3000 	ldrb.w	r3, [sl]
 800957e:	2b2a      	cmp	r3, #42	; 0x2a
 8009580:	d015      	beq.n	80095ae <_svfiprintf_r+0xf6>
 8009582:	4654      	mov	r4, sl
 8009584:	2000      	movs	r0, #0
 8009586:	f04f 0c0a 	mov.w	ip, #10
 800958a:	9a07      	ldr	r2, [sp, #28]
 800958c:	4621      	mov	r1, r4
 800958e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009592:	3b30      	subs	r3, #48	; 0x30
 8009594:	2b09      	cmp	r3, #9
 8009596:	d94d      	bls.n	8009634 <_svfiprintf_r+0x17c>
 8009598:	b1b0      	cbz	r0, 80095c8 <_svfiprintf_r+0x110>
 800959a:	9207      	str	r2, [sp, #28]
 800959c:	e014      	b.n	80095c8 <_svfiprintf_r+0x110>
 800959e:	eba0 0308 	sub.w	r3, r0, r8
 80095a2:	fa09 f303 	lsl.w	r3, r9, r3
 80095a6:	4313      	orrs	r3, r2
 80095a8:	46a2      	mov	sl, r4
 80095aa:	9304      	str	r3, [sp, #16]
 80095ac:	e7d2      	b.n	8009554 <_svfiprintf_r+0x9c>
 80095ae:	9b03      	ldr	r3, [sp, #12]
 80095b0:	1d19      	adds	r1, r3, #4
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	9103      	str	r1, [sp, #12]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	bfbb      	ittet	lt
 80095ba:	425b      	neglt	r3, r3
 80095bc:	f042 0202 	orrlt.w	r2, r2, #2
 80095c0:	9307      	strge	r3, [sp, #28]
 80095c2:	9307      	strlt	r3, [sp, #28]
 80095c4:	bfb8      	it	lt
 80095c6:	9204      	strlt	r2, [sp, #16]
 80095c8:	7823      	ldrb	r3, [r4, #0]
 80095ca:	2b2e      	cmp	r3, #46	; 0x2e
 80095cc:	d10c      	bne.n	80095e8 <_svfiprintf_r+0x130>
 80095ce:	7863      	ldrb	r3, [r4, #1]
 80095d0:	2b2a      	cmp	r3, #42	; 0x2a
 80095d2:	d134      	bne.n	800963e <_svfiprintf_r+0x186>
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	3402      	adds	r4, #2
 80095d8:	1d1a      	adds	r2, r3, #4
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	9203      	str	r2, [sp, #12]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	bfb8      	it	lt
 80095e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80095e6:	9305      	str	r3, [sp, #20]
 80095e8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80096a4 <_svfiprintf_r+0x1ec>
 80095ec:	2203      	movs	r2, #3
 80095ee:	4650      	mov	r0, sl
 80095f0:	7821      	ldrb	r1, [r4, #0]
 80095f2:	f7fd fc50 	bl	8006e96 <memchr>
 80095f6:	b138      	cbz	r0, 8009608 <_svfiprintf_r+0x150>
 80095f8:	2240      	movs	r2, #64	; 0x40
 80095fa:	9b04      	ldr	r3, [sp, #16]
 80095fc:	eba0 000a 	sub.w	r0, r0, sl
 8009600:	4082      	lsls	r2, r0
 8009602:	4313      	orrs	r3, r2
 8009604:	3401      	adds	r4, #1
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800960c:	2206      	movs	r2, #6
 800960e:	4826      	ldr	r0, [pc, #152]	; (80096a8 <_svfiprintf_r+0x1f0>)
 8009610:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009614:	f7fd fc3f 	bl	8006e96 <memchr>
 8009618:	2800      	cmp	r0, #0
 800961a:	d038      	beq.n	800968e <_svfiprintf_r+0x1d6>
 800961c:	4b23      	ldr	r3, [pc, #140]	; (80096ac <_svfiprintf_r+0x1f4>)
 800961e:	bb1b      	cbnz	r3, 8009668 <_svfiprintf_r+0x1b0>
 8009620:	9b03      	ldr	r3, [sp, #12]
 8009622:	3307      	adds	r3, #7
 8009624:	f023 0307 	bic.w	r3, r3, #7
 8009628:	3308      	adds	r3, #8
 800962a:	9303      	str	r3, [sp, #12]
 800962c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800962e:	4433      	add	r3, r6
 8009630:	9309      	str	r3, [sp, #36]	; 0x24
 8009632:	e768      	b.n	8009506 <_svfiprintf_r+0x4e>
 8009634:	460c      	mov	r4, r1
 8009636:	2001      	movs	r0, #1
 8009638:	fb0c 3202 	mla	r2, ip, r2, r3
 800963c:	e7a6      	b.n	800958c <_svfiprintf_r+0xd4>
 800963e:	2300      	movs	r3, #0
 8009640:	f04f 0c0a 	mov.w	ip, #10
 8009644:	4619      	mov	r1, r3
 8009646:	3401      	adds	r4, #1
 8009648:	9305      	str	r3, [sp, #20]
 800964a:	4620      	mov	r0, r4
 800964c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009650:	3a30      	subs	r2, #48	; 0x30
 8009652:	2a09      	cmp	r2, #9
 8009654:	d903      	bls.n	800965e <_svfiprintf_r+0x1a6>
 8009656:	2b00      	cmp	r3, #0
 8009658:	d0c6      	beq.n	80095e8 <_svfiprintf_r+0x130>
 800965a:	9105      	str	r1, [sp, #20]
 800965c:	e7c4      	b.n	80095e8 <_svfiprintf_r+0x130>
 800965e:	4604      	mov	r4, r0
 8009660:	2301      	movs	r3, #1
 8009662:	fb0c 2101 	mla	r1, ip, r1, r2
 8009666:	e7f0      	b.n	800964a <_svfiprintf_r+0x192>
 8009668:	ab03      	add	r3, sp, #12
 800966a:	9300      	str	r3, [sp, #0]
 800966c:	462a      	mov	r2, r5
 800966e:	4638      	mov	r0, r7
 8009670:	4b0f      	ldr	r3, [pc, #60]	; (80096b0 <_svfiprintf_r+0x1f8>)
 8009672:	a904      	add	r1, sp, #16
 8009674:	f7fc fc6e 	bl	8005f54 <_printf_float>
 8009678:	1c42      	adds	r2, r0, #1
 800967a:	4606      	mov	r6, r0
 800967c:	d1d6      	bne.n	800962c <_svfiprintf_r+0x174>
 800967e:	89ab      	ldrh	r3, [r5, #12]
 8009680:	065b      	lsls	r3, r3, #25
 8009682:	f53f af2d 	bmi.w	80094e0 <_svfiprintf_r+0x28>
 8009686:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009688:	b01d      	add	sp, #116	; 0x74
 800968a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800968e:	ab03      	add	r3, sp, #12
 8009690:	9300      	str	r3, [sp, #0]
 8009692:	462a      	mov	r2, r5
 8009694:	4638      	mov	r0, r7
 8009696:	4b06      	ldr	r3, [pc, #24]	; (80096b0 <_svfiprintf_r+0x1f8>)
 8009698:	a904      	add	r1, sp, #16
 800969a:	f7fc fefb 	bl	8006494 <_printf_i>
 800969e:	e7eb      	b.n	8009678 <_svfiprintf_r+0x1c0>
 80096a0:	0800b1e9 	.word	0x0800b1e9
 80096a4:	0800b1ef 	.word	0x0800b1ef
 80096a8:	0800b1f3 	.word	0x0800b1f3
 80096ac:	08005f55 	.word	0x08005f55
 80096b0:	08009405 	.word	0x08009405

080096b4 <_sungetc_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	1c4b      	adds	r3, r1, #1
 80096b8:	4614      	mov	r4, r2
 80096ba:	d103      	bne.n	80096c4 <_sungetc_r+0x10>
 80096bc:	f04f 35ff 	mov.w	r5, #4294967295
 80096c0:	4628      	mov	r0, r5
 80096c2:	bd38      	pop	{r3, r4, r5, pc}
 80096c4:	8993      	ldrh	r3, [r2, #12]
 80096c6:	b2cd      	uxtb	r5, r1
 80096c8:	f023 0320 	bic.w	r3, r3, #32
 80096cc:	8193      	strh	r3, [r2, #12]
 80096ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80096d0:	6852      	ldr	r2, [r2, #4]
 80096d2:	b18b      	cbz	r3, 80096f8 <_sungetc_r+0x44>
 80096d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80096d6:	4293      	cmp	r3, r2
 80096d8:	dd08      	ble.n	80096ec <_sungetc_r+0x38>
 80096da:	6823      	ldr	r3, [r4, #0]
 80096dc:	1e5a      	subs	r2, r3, #1
 80096de:	6022      	str	r2, [r4, #0]
 80096e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80096e4:	6863      	ldr	r3, [r4, #4]
 80096e6:	3301      	adds	r3, #1
 80096e8:	6063      	str	r3, [r4, #4]
 80096ea:	e7e9      	b.n	80096c0 <_sungetc_r+0xc>
 80096ec:	4621      	mov	r1, r4
 80096ee:	f000 fbe2 	bl	8009eb6 <__submore>
 80096f2:	2800      	cmp	r0, #0
 80096f4:	d0f1      	beq.n	80096da <_sungetc_r+0x26>
 80096f6:	e7e1      	b.n	80096bc <_sungetc_r+0x8>
 80096f8:	6921      	ldr	r1, [r4, #16]
 80096fa:	6823      	ldr	r3, [r4, #0]
 80096fc:	b151      	cbz	r1, 8009714 <_sungetc_r+0x60>
 80096fe:	4299      	cmp	r1, r3
 8009700:	d208      	bcs.n	8009714 <_sungetc_r+0x60>
 8009702:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009706:	42a9      	cmp	r1, r5
 8009708:	d104      	bne.n	8009714 <_sungetc_r+0x60>
 800970a:	3b01      	subs	r3, #1
 800970c:	3201      	adds	r2, #1
 800970e:	6023      	str	r3, [r4, #0]
 8009710:	6062      	str	r2, [r4, #4]
 8009712:	e7d5      	b.n	80096c0 <_sungetc_r+0xc>
 8009714:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800971c:	6363      	str	r3, [r4, #52]	; 0x34
 800971e:	2303      	movs	r3, #3
 8009720:	63a3      	str	r3, [r4, #56]	; 0x38
 8009722:	4623      	mov	r3, r4
 8009724:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009728:	6023      	str	r3, [r4, #0]
 800972a:	2301      	movs	r3, #1
 800972c:	e7dc      	b.n	80096e8 <_sungetc_r+0x34>

0800972e <__ssrefill_r>:
 800972e:	b510      	push	{r4, lr}
 8009730:	460c      	mov	r4, r1
 8009732:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009734:	b169      	cbz	r1, 8009752 <__ssrefill_r+0x24>
 8009736:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800973a:	4299      	cmp	r1, r3
 800973c:	d001      	beq.n	8009742 <__ssrefill_r+0x14>
 800973e:	f7fe fa2b 	bl	8007b98 <_free_r>
 8009742:	2000      	movs	r0, #0
 8009744:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009746:	6360      	str	r0, [r4, #52]	; 0x34
 8009748:	6063      	str	r3, [r4, #4]
 800974a:	b113      	cbz	r3, 8009752 <__ssrefill_r+0x24>
 800974c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800974e:	6023      	str	r3, [r4, #0]
 8009750:	bd10      	pop	{r4, pc}
 8009752:	6923      	ldr	r3, [r4, #16]
 8009754:	f04f 30ff 	mov.w	r0, #4294967295
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	2300      	movs	r3, #0
 800975c:	6063      	str	r3, [r4, #4]
 800975e:	89a3      	ldrh	r3, [r4, #12]
 8009760:	f043 0320 	orr.w	r3, r3, #32
 8009764:	81a3      	strh	r3, [r4, #12]
 8009766:	e7f3      	b.n	8009750 <__ssrefill_r+0x22>

08009768 <__ssvfiscanf_r>:
 8009768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800976c:	460c      	mov	r4, r1
 800976e:	2100      	movs	r1, #0
 8009770:	4606      	mov	r6, r0
 8009772:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009776:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800977a:	49a6      	ldr	r1, [pc, #664]	; (8009a14 <__ssvfiscanf_r+0x2ac>)
 800977c:	f10d 0804 	add.w	r8, sp, #4
 8009780:	91a0      	str	r1, [sp, #640]	; 0x280
 8009782:	49a5      	ldr	r1, [pc, #660]	; (8009a18 <__ssvfiscanf_r+0x2b0>)
 8009784:	4fa5      	ldr	r7, [pc, #660]	; (8009a1c <__ssvfiscanf_r+0x2b4>)
 8009786:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009a20 <__ssvfiscanf_r+0x2b8>
 800978a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800978e:	91a1      	str	r1, [sp, #644]	; 0x284
 8009790:	9300      	str	r3, [sp, #0]
 8009792:	7813      	ldrb	r3, [r2, #0]
 8009794:	2b00      	cmp	r3, #0
 8009796:	f000 815a 	beq.w	8009a4e <__ssvfiscanf_r+0x2e6>
 800979a:	5cf9      	ldrb	r1, [r7, r3]
 800979c:	1c55      	adds	r5, r2, #1
 800979e:	f011 0108 	ands.w	r1, r1, #8
 80097a2:	d019      	beq.n	80097d8 <__ssvfiscanf_r+0x70>
 80097a4:	6863      	ldr	r3, [r4, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	dd0f      	ble.n	80097ca <__ssvfiscanf_r+0x62>
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	781a      	ldrb	r2, [r3, #0]
 80097ae:	5cba      	ldrb	r2, [r7, r2]
 80097b0:	0712      	lsls	r2, r2, #28
 80097b2:	d401      	bmi.n	80097b8 <__ssvfiscanf_r+0x50>
 80097b4:	462a      	mov	r2, r5
 80097b6:	e7ec      	b.n	8009792 <__ssvfiscanf_r+0x2a>
 80097b8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80097ba:	3301      	adds	r3, #1
 80097bc:	3201      	adds	r2, #1
 80097be:	9245      	str	r2, [sp, #276]	; 0x114
 80097c0:	6862      	ldr	r2, [r4, #4]
 80097c2:	6023      	str	r3, [r4, #0]
 80097c4:	3a01      	subs	r2, #1
 80097c6:	6062      	str	r2, [r4, #4]
 80097c8:	e7ec      	b.n	80097a4 <__ssvfiscanf_r+0x3c>
 80097ca:	4621      	mov	r1, r4
 80097cc:	4630      	mov	r0, r6
 80097ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80097d0:	4798      	blx	r3
 80097d2:	2800      	cmp	r0, #0
 80097d4:	d0e9      	beq.n	80097aa <__ssvfiscanf_r+0x42>
 80097d6:	e7ed      	b.n	80097b4 <__ssvfiscanf_r+0x4c>
 80097d8:	2b25      	cmp	r3, #37	; 0x25
 80097da:	d012      	beq.n	8009802 <__ssvfiscanf_r+0x9a>
 80097dc:	469a      	mov	sl, r3
 80097de:	6863      	ldr	r3, [r4, #4]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	f340 8092 	ble.w	800990a <__ssvfiscanf_r+0x1a2>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	7813      	ldrb	r3, [r2, #0]
 80097ea:	4553      	cmp	r3, sl
 80097ec:	f040 812f 	bne.w	8009a4e <__ssvfiscanf_r+0x2e6>
 80097f0:	6863      	ldr	r3, [r4, #4]
 80097f2:	3201      	adds	r2, #1
 80097f4:	3b01      	subs	r3, #1
 80097f6:	6063      	str	r3, [r4, #4]
 80097f8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80097fa:	6022      	str	r2, [r4, #0]
 80097fc:	3301      	adds	r3, #1
 80097fe:	9345      	str	r3, [sp, #276]	; 0x114
 8009800:	e7d8      	b.n	80097b4 <__ssvfiscanf_r+0x4c>
 8009802:	9141      	str	r1, [sp, #260]	; 0x104
 8009804:	9143      	str	r1, [sp, #268]	; 0x10c
 8009806:	7853      	ldrb	r3, [r2, #1]
 8009808:	2b2a      	cmp	r3, #42	; 0x2a
 800980a:	bf04      	itt	eq
 800980c:	2310      	moveq	r3, #16
 800980e:	1c95      	addeq	r5, r2, #2
 8009810:	f04f 020a 	mov.w	r2, #10
 8009814:	bf08      	it	eq
 8009816:	9341      	streq	r3, [sp, #260]	; 0x104
 8009818:	46aa      	mov	sl, r5
 800981a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800981e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009822:	2b09      	cmp	r3, #9
 8009824:	d91c      	bls.n	8009860 <__ssvfiscanf_r+0xf8>
 8009826:	2203      	movs	r2, #3
 8009828:	487d      	ldr	r0, [pc, #500]	; (8009a20 <__ssvfiscanf_r+0x2b8>)
 800982a:	f7fd fb34 	bl	8006e96 <memchr>
 800982e:	b138      	cbz	r0, 8009840 <__ssvfiscanf_r+0xd8>
 8009830:	2301      	movs	r3, #1
 8009832:	4655      	mov	r5, sl
 8009834:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009836:	eba0 0009 	sub.w	r0, r0, r9
 800983a:	4083      	lsls	r3, r0
 800983c:	4313      	orrs	r3, r2
 800983e:	9341      	str	r3, [sp, #260]	; 0x104
 8009840:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009844:	2b78      	cmp	r3, #120	; 0x78
 8009846:	d806      	bhi.n	8009856 <__ssvfiscanf_r+0xee>
 8009848:	2b57      	cmp	r3, #87	; 0x57
 800984a:	d810      	bhi.n	800986e <__ssvfiscanf_r+0x106>
 800984c:	2b25      	cmp	r3, #37	; 0x25
 800984e:	d0c5      	beq.n	80097dc <__ssvfiscanf_r+0x74>
 8009850:	d856      	bhi.n	8009900 <__ssvfiscanf_r+0x198>
 8009852:	2b00      	cmp	r3, #0
 8009854:	d064      	beq.n	8009920 <__ssvfiscanf_r+0x1b8>
 8009856:	2303      	movs	r3, #3
 8009858:	9347      	str	r3, [sp, #284]	; 0x11c
 800985a:	230a      	movs	r3, #10
 800985c:	9342      	str	r3, [sp, #264]	; 0x108
 800985e:	e075      	b.n	800994c <__ssvfiscanf_r+0x1e4>
 8009860:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009862:	4655      	mov	r5, sl
 8009864:	fb02 1103 	mla	r1, r2, r3, r1
 8009868:	3930      	subs	r1, #48	; 0x30
 800986a:	9143      	str	r1, [sp, #268]	; 0x10c
 800986c:	e7d4      	b.n	8009818 <__ssvfiscanf_r+0xb0>
 800986e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009872:	2a20      	cmp	r2, #32
 8009874:	d8ef      	bhi.n	8009856 <__ssvfiscanf_r+0xee>
 8009876:	a101      	add	r1, pc, #4	; (adr r1, 800987c <__ssvfiscanf_r+0x114>)
 8009878:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800987c:	0800992f 	.word	0x0800992f
 8009880:	08009857 	.word	0x08009857
 8009884:	08009857 	.word	0x08009857
 8009888:	0800998d 	.word	0x0800998d
 800988c:	08009857 	.word	0x08009857
 8009890:	08009857 	.word	0x08009857
 8009894:	08009857 	.word	0x08009857
 8009898:	08009857 	.word	0x08009857
 800989c:	08009857 	.word	0x08009857
 80098a0:	08009857 	.word	0x08009857
 80098a4:	08009857 	.word	0x08009857
 80098a8:	080099a3 	.word	0x080099a3
 80098ac:	08009989 	.word	0x08009989
 80098b0:	08009907 	.word	0x08009907
 80098b4:	08009907 	.word	0x08009907
 80098b8:	08009907 	.word	0x08009907
 80098bc:	08009857 	.word	0x08009857
 80098c0:	08009945 	.word	0x08009945
 80098c4:	08009857 	.word	0x08009857
 80098c8:	08009857 	.word	0x08009857
 80098cc:	08009857 	.word	0x08009857
 80098d0:	08009857 	.word	0x08009857
 80098d4:	080099b3 	.word	0x080099b3
 80098d8:	08009981 	.word	0x08009981
 80098dc:	08009927 	.word	0x08009927
 80098e0:	08009857 	.word	0x08009857
 80098e4:	08009857 	.word	0x08009857
 80098e8:	080099af 	.word	0x080099af
 80098ec:	08009857 	.word	0x08009857
 80098f0:	08009989 	.word	0x08009989
 80098f4:	08009857 	.word	0x08009857
 80098f8:	08009857 	.word	0x08009857
 80098fc:	0800992f 	.word	0x0800992f
 8009900:	3b45      	subs	r3, #69	; 0x45
 8009902:	2b02      	cmp	r3, #2
 8009904:	d8a7      	bhi.n	8009856 <__ssvfiscanf_r+0xee>
 8009906:	2305      	movs	r3, #5
 8009908:	e01f      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 800990a:	4621      	mov	r1, r4
 800990c:	4630      	mov	r0, r6
 800990e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009910:	4798      	blx	r3
 8009912:	2800      	cmp	r0, #0
 8009914:	f43f af67 	beq.w	80097e6 <__ssvfiscanf_r+0x7e>
 8009918:	9844      	ldr	r0, [sp, #272]	; 0x110
 800991a:	2800      	cmp	r0, #0
 800991c:	f040 808d 	bne.w	8009a3a <__ssvfiscanf_r+0x2d2>
 8009920:	f04f 30ff 	mov.w	r0, #4294967295
 8009924:	e08f      	b.n	8009a46 <__ssvfiscanf_r+0x2de>
 8009926:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009928:	f042 0220 	orr.w	r2, r2, #32
 800992c:	9241      	str	r2, [sp, #260]	; 0x104
 800992e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009934:	9241      	str	r2, [sp, #260]	; 0x104
 8009936:	2210      	movs	r2, #16
 8009938:	2b6f      	cmp	r3, #111	; 0x6f
 800993a:	bf34      	ite	cc
 800993c:	2303      	movcc	r3, #3
 800993e:	2304      	movcs	r3, #4
 8009940:	9242      	str	r2, [sp, #264]	; 0x108
 8009942:	e002      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 8009944:	2300      	movs	r3, #0
 8009946:	9342      	str	r3, [sp, #264]	; 0x108
 8009948:	2303      	movs	r3, #3
 800994a:	9347      	str	r3, [sp, #284]	; 0x11c
 800994c:	6863      	ldr	r3, [r4, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	dd3d      	ble.n	80099ce <__ssvfiscanf_r+0x266>
 8009952:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009954:	0659      	lsls	r1, r3, #25
 8009956:	d404      	bmi.n	8009962 <__ssvfiscanf_r+0x1fa>
 8009958:	6823      	ldr	r3, [r4, #0]
 800995a:	781a      	ldrb	r2, [r3, #0]
 800995c:	5cba      	ldrb	r2, [r7, r2]
 800995e:	0712      	lsls	r2, r2, #28
 8009960:	d43c      	bmi.n	80099dc <__ssvfiscanf_r+0x274>
 8009962:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009964:	2b02      	cmp	r3, #2
 8009966:	dc4b      	bgt.n	8009a00 <__ssvfiscanf_r+0x298>
 8009968:	466b      	mov	r3, sp
 800996a:	4622      	mov	r2, r4
 800996c:	4630      	mov	r0, r6
 800996e:	a941      	add	r1, sp, #260	; 0x104
 8009970:	f000 f872 	bl	8009a58 <_scanf_chars>
 8009974:	2801      	cmp	r0, #1
 8009976:	d06a      	beq.n	8009a4e <__ssvfiscanf_r+0x2e6>
 8009978:	2802      	cmp	r0, #2
 800997a:	f47f af1b 	bne.w	80097b4 <__ssvfiscanf_r+0x4c>
 800997e:	e7cb      	b.n	8009918 <__ssvfiscanf_r+0x1b0>
 8009980:	2308      	movs	r3, #8
 8009982:	9342      	str	r3, [sp, #264]	; 0x108
 8009984:	2304      	movs	r3, #4
 8009986:	e7e0      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 8009988:	220a      	movs	r2, #10
 800998a:	e7d5      	b.n	8009938 <__ssvfiscanf_r+0x1d0>
 800998c:	4629      	mov	r1, r5
 800998e:	4640      	mov	r0, r8
 8009990:	f000 fa58 	bl	8009e44 <__sccl>
 8009994:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009996:	4605      	mov	r5, r0
 8009998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800999c:	9341      	str	r3, [sp, #260]	; 0x104
 800999e:	2301      	movs	r3, #1
 80099a0:	e7d3      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 80099a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80099a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099a8:	9341      	str	r3, [sp, #260]	; 0x104
 80099aa:	2300      	movs	r3, #0
 80099ac:	e7cd      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 80099ae:	2302      	movs	r3, #2
 80099b0:	e7cb      	b.n	800994a <__ssvfiscanf_r+0x1e2>
 80099b2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80099b4:	06c3      	lsls	r3, r0, #27
 80099b6:	f53f aefd 	bmi.w	80097b4 <__ssvfiscanf_r+0x4c>
 80099ba:	9b00      	ldr	r3, [sp, #0]
 80099bc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80099be:	1d19      	adds	r1, r3, #4
 80099c0:	9100      	str	r1, [sp, #0]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	07c0      	lsls	r0, r0, #31
 80099c6:	bf4c      	ite	mi
 80099c8:	801a      	strhmi	r2, [r3, #0]
 80099ca:	601a      	strpl	r2, [r3, #0]
 80099cc:	e6f2      	b.n	80097b4 <__ssvfiscanf_r+0x4c>
 80099ce:	4621      	mov	r1, r4
 80099d0:	4630      	mov	r0, r6
 80099d2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80099d4:	4798      	blx	r3
 80099d6:	2800      	cmp	r0, #0
 80099d8:	d0bb      	beq.n	8009952 <__ssvfiscanf_r+0x1ea>
 80099da:	e79d      	b.n	8009918 <__ssvfiscanf_r+0x1b0>
 80099dc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80099de:	3201      	adds	r2, #1
 80099e0:	9245      	str	r2, [sp, #276]	; 0x114
 80099e2:	6862      	ldr	r2, [r4, #4]
 80099e4:	3a01      	subs	r2, #1
 80099e6:	2a00      	cmp	r2, #0
 80099e8:	6062      	str	r2, [r4, #4]
 80099ea:	dd02      	ble.n	80099f2 <__ssvfiscanf_r+0x28a>
 80099ec:	3301      	adds	r3, #1
 80099ee:	6023      	str	r3, [r4, #0]
 80099f0:	e7b2      	b.n	8009958 <__ssvfiscanf_r+0x1f0>
 80099f2:	4621      	mov	r1, r4
 80099f4:	4630      	mov	r0, r6
 80099f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80099f8:	4798      	blx	r3
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d0ac      	beq.n	8009958 <__ssvfiscanf_r+0x1f0>
 80099fe:	e78b      	b.n	8009918 <__ssvfiscanf_r+0x1b0>
 8009a00:	2b04      	cmp	r3, #4
 8009a02:	dc0f      	bgt.n	8009a24 <__ssvfiscanf_r+0x2bc>
 8009a04:	466b      	mov	r3, sp
 8009a06:	4622      	mov	r2, r4
 8009a08:	4630      	mov	r0, r6
 8009a0a:	a941      	add	r1, sp, #260	; 0x104
 8009a0c:	f000 f87e 	bl	8009b0c <_scanf_i>
 8009a10:	e7b0      	b.n	8009974 <__ssvfiscanf_r+0x20c>
 8009a12:	bf00      	nop
 8009a14:	080096b5 	.word	0x080096b5
 8009a18:	0800972f 	.word	0x0800972f
 8009a1c:	0800b0e9 	.word	0x0800b0e9
 8009a20:	0800b1ef 	.word	0x0800b1ef
 8009a24:	4b0b      	ldr	r3, [pc, #44]	; (8009a54 <__ssvfiscanf_r+0x2ec>)
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f43f aec4 	beq.w	80097b4 <__ssvfiscanf_r+0x4c>
 8009a2c:	466b      	mov	r3, sp
 8009a2e:	4622      	mov	r2, r4
 8009a30:	4630      	mov	r0, r6
 8009a32:	a941      	add	r1, sp, #260	; 0x104
 8009a34:	f7fc fe50 	bl	80066d8 <_scanf_float>
 8009a38:	e79c      	b.n	8009974 <__ssvfiscanf_r+0x20c>
 8009a3a:	89a3      	ldrh	r3, [r4, #12]
 8009a3c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009a40:	bf18      	it	ne
 8009a42:	f04f 30ff 	movne.w	r0, #4294967295
 8009a46:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a4e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009a50:	e7f9      	b.n	8009a46 <__ssvfiscanf_r+0x2de>
 8009a52:	bf00      	nop
 8009a54:	080066d9 	.word	0x080066d9

08009a58 <_scanf_chars>:
 8009a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a5c:	4615      	mov	r5, r2
 8009a5e:	688a      	ldr	r2, [r1, #8]
 8009a60:	4680      	mov	r8, r0
 8009a62:	460c      	mov	r4, r1
 8009a64:	b932      	cbnz	r2, 8009a74 <_scanf_chars+0x1c>
 8009a66:	698a      	ldr	r2, [r1, #24]
 8009a68:	2a00      	cmp	r2, #0
 8009a6a:	bf0c      	ite	eq
 8009a6c:	2201      	moveq	r2, #1
 8009a6e:	f04f 32ff 	movne.w	r2, #4294967295
 8009a72:	608a      	str	r2, [r1, #8]
 8009a74:	2700      	movs	r7, #0
 8009a76:	6822      	ldr	r2, [r4, #0]
 8009a78:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009b08 <_scanf_chars+0xb0>
 8009a7c:	06d1      	lsls	r1, r2, #27
 8009a7e:	bf5f      	itttt	pl
 8009a80:	681a      	ldrpl	r2, [r3, #0]
 8009a82:	1d11      	addpl	r1, r2, #4
 8009a84:	6019      	strpl	r1, [r3, #0]
 8009a86:	6816      	ldrpl	r6, [r2, #0]
 8009a88:	69a0      	ldr	r0, [r4, #24]
 8009a8a:	b188      	cbz	r0, 8009ab0 <_scanf_chars+0x58>
 8009a8c:	2801      	cmp	r0, #1
 8009a8e:	d107      	bne.n	8009aa0 <_scanf_chars+0x48>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	781a      	ldrb	r2, [r3, #0]
 8009a94:	6963      	ldr	r3, [r4, #20]
 8009a96:	5c9b      	ldrb	r3, [r3, r2]
 8009a98:	b953      	cbnz	r3, 8009ab0 <_scanf_chars+0x58>
 8009a9a:	2f00      	cmp	r7, #0
 8009a9c:	d031      	beq.n	8009b02 <_scanf_chars+0xaa>
 8009a9e:	e022      	b.n	8009ae6 <_scanf_chars+0x8e>
 8009aa0:	2802      	cmp	r0, #2
 8009aa2:	d120      	bne.n	8009ae6 <_scanf_chars+0x8e>
 8009aa4:	682b      	ldr	r3, [r5, #0]
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8009aac:	071b      	lsls	r3, r3, #28
 8009aae:	d41a      	bmi.n	8009ae6 <_scanf_chars+0x8e>
 8009ab0:	6823      	ldr	r3, [r4, #0]
 8009ab2:	3701      	adds	r7, #1
 8009ab4:	06da      	lsls	r2, r3, #27
 8009ab6:	bf5e      	ittt	pl
 8009ab8:	682b      	ldrpl	r3, [r5, #0]
 8009aba:	781b      	ldrbpl	r3, [r3, #0]
 8009abc:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009ac0:	682a      	ldr	r2, [r5, #0]
 8009ac2:	686b      	ldr	r3, [r5, #4]
 8009ac4:	3201      	adds	r2, #1
 8009ac6:	602a      	str	r2, [r5, #0]
 8009ac8:	68a2      	ldr	r2, [r4, #8]
 8009aca:	3b01      	subs	r3, #1
 8009acc:	3a01      	subs	r2, #1
 8009ace:	606b      	str	r3, [r5, #4]
 8009ad0:	60a2      	str	r2, [r4, #8]
 8009ad2:	b142      	cbz	r2, 8009ae6 <_scanf_chars+0x8e>
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	dcd7      	bgt.n	8009a88 <_scanf_chars+0x30>
 8009ad8:	4629      	mov	r1, r5
 8009ada:	4640      	mov	r0, r8
 8009adc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009ae0:	4798      	blx	r3
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d0d0      	beq.n	8009a88 <_scanf_chars+0x30>
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	f013 0310 	ands.w	r3, r3, #16
 8009aec:	d105      	bne.n	8009afa <_scanf_chars+0xa2>
 8009aee:	68e2      	ldr	r2, [r4, #12]
 8009af0:	3201      	adds	r2, #1
 8009af2:	60e2      	str	r2, [r4, #12]
 8009af4:	69a2      	ldr	r2, [r4, #24]
 8009af6:	b102      	cbz	r2, 8009afa <_scanf_chars+0xa2>
 8009af8:	7033      	strb	r3, [r6, #0]
 8009afa:	2000      	movs	r0, #0
 8009afc:	6923      	ldr	r3, [r4, #16]
 8009afe:	443b      	add	r3, r7
 8009b00:	6123      	str	r3, [r4, #16]
 8009b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b06:	bf00      	nop
 8009b08:	0800b0e9 	.word	0x0800b0e9

08009b0c <_scanf_i>:
 8009b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b10:	460c      	mov	r4, r1
 8009b12:	4698      	mov	r8, r3
 8009b14:	4b72      	ldr	r3, [pc, #456]	; (8009ce0 <_scanf_i+0x1d4>)
 8009b16:	b087      	sub	sp, #28
 8009b18:	4682      	mov	sl, r0
 8009b1a:	4616      	mov	r6, r2
 8009b1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009b20:	ab03      	add	r3, sp, #12
 8009b22:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009b26:	4b6f      	ldr	r3, [pc, #444]	; (8009ce4 <_scanf_i+0x1d8>)
 8009b28:	69a1      	ldr	r1, [r4, #24]
 8009b2a:	4a6f      	ldr	r2, [pc, #444]	; (8009ce8 <_scanf_i+0x1dc>)
 8009b2c:	4627      	mov	r7, r4
 8009b2e:	2903      	cmp	r1, #3
 8009b30:	bf18      	it	ne
 8009b32:	461a      	movne	r2, r3
 8009b34:	68a3      	ldr	r3, [r4, #8]
 8009b36:	9201      	str	r2, [sp, #4]
 8009b38:	1e5a      	subs	r2, r3, #1
 8009b3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009b3e:	bf81      	itttt	hi
 8009b40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009b44:	eb03 0905 	addhi.w	r9, r3, r5
 8009b48:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b4c:	60a3      	strhi	r3, [r4, #8]
 8009b4e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009b52:	bf98      	it	ls
 8009b54:	f04f 0900 	movls.w	r9, #0
 8009b58:	463d      	mov	r5, r7
 8009b5a:	f04f 0b00 	mov.w	fp, #0
 8009b5e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009b62:	6023      	str	r3, [r4, #0]
 8009b64:	6831      	ldr	r1, [r6, #0]
 8009b66:	ab03      	add	r3, sp, #12
 8009b68:	2202      	movs	r2, #2
 8009b6a:	7809      	ldrb	r1, [r1, #0]
 8009b6c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009b70:	f7fd f991 	bl	8006e96 <memchr>
 8009b74:	b328      	cbz	r0, 8009bc2 <_scanf_i+0xb6>
 8009b76:	f1bb 0f01 	cmp.w	fp, #1
 8009b7a:	d159      	bne.n	8009c30 <_scanf_i+0x124>
 8009b7c:	6862      	ldr	r2, [r4, #4]
 8009b7e:	b92a      	cbnz	r2, 8009b8c <_scanf_i+0x80>
 8009b80:	2308      	movs	r3, #8
 8009b82:	6822      	ldr	r2, [r4, #0]
 8009b84:	6063      	str	r3, [r4, #4]
 8009b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b8a:	6022      	str	r2, [r4, #0]
 8009b8c:	6822      	ldr	r2, [r4, #0]
 8009b8e:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009b92:	6022      	str	r2, [r4, #0]
 8009b94:	68a2      	ldr	r2, [r4, #8]
 8009b96:	1e51      	subs	r1, r2, #1
 8009b98:	60a1      	str	r1, [r4, #8]
 8009b9a:	b192      	cbz	r2, 8009bc2 <_scanf_i+0xb6>
 8009b9c:	6832      	ldr	r2, [r6, #0]
 8009b9e:	1c51      	adds	r1, r2, #1
 8009ba0:	6031      	str	r1, [r6, #0]
 8009ba2:	7812      	ldrb	r2, [r2, #0]
 8009ba4:	f805 2b01 	strb.w	r2, [r5], #1
 8009ba8:	6872      	ldr	r2, [r6, #4]
 8009baa:	3a01      	subs	r2, #1
 8009bac:	2a00      	cmp	r2, #0
 8009bae:	6072      	str	r2, [r6, #4]
 8009bb0:	dc07      	bgt.n	8009bc2 <_scanf_i+0xb6>
 8009bb2:	4631      	mov	r1, r6
 8009bb4:	4650      	mov	r0, sl
 8009bb6:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009bba:	4790      	blx	r2
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	f040 8085 	bne.w	8009ccc <_scanf_i+0x1c0>
 8009bc2:	f10b 0b01 	add.w	fp, fp, #1
 8009bc6:	f1bb 0f03 	cmp.w	fp, #3
 8009bca:	d1cb      	bne.n	8009b64 <_scanf_i+0x58>
 8009bcc:	6863      	ldr	r3, [r4, #4]
 8009bce:	b90b      	cbnz	r3, 8009bd4 <_scanf_i+0xc8>
 8009bd0:	230a      	movs	r3, #10
 8009bd2:	6063      	str	r3, [r4, #4]
 8009bd4:	6863      	ldr	r3, [r4, #4]
 8009bd6:	4945      	ldr	r1, [pc, #276]	; (8009cec <_scanf_i+0x1e0>)
 8009bd8:	6960      	ldr	r0, [r4, #20]
 8009bda:	1ac9      	subs	r1, r1, r3
 8009bdc:	f000 f932 	bl	8009e44 <__sccl>
 8009be0:	f04f 0b00 	mov.w	fp, #0
 8009be4:	68a3      	ldr	r3, [r4, #8]
 8009be6:	6822      	ldr	r2, [r4, #0]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d03d      	beq.n	8009c68 <_scanf_i+0x15c>
 8009bec:	6831      	ldr	r1, [r6, #0]
 8009bee:	6960      	ldr	r0, [r4, #20]
 8009bf0:	f891 c000 	ldrb.w	ip, [r1]
 8009bf4:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009bf8:	2800      	cmp	r0, #0
 8009bfa:	d035      	beq.n	8009c68 <_scanf_i+0x15c>
 8009bfc:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009c00:	d124      	bne.n	8009c4c <_scanf_i+0x140>
 8009c02:	0510      	lsls	r0, r2, #20
 8009c04:	d522      	bpl.n	8009c4c <_scanf_i+0x140>
 8009c06:	f10b 0b01 	add.w	fp, fp, #1
 8009c0a:	f1b9 0f00 	cmp.w	r9, #0
 8009c0e:	d003      	beq.n	8009c18 <_scanf_i+0x10c>
 8009c10:	3301      	adds	r3, #1
 8009c12:	f109 39ff 	add.w	r9, r9, #4294967295
 8009c16:	60a3      	str	r3, [r4, #8]
 8009c18:	6873      	ldr	r3, [r6, #4]
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	6073      	str	r3, [r6, #4]
 8009c20:	dd1b      	ble.n	8009c5a <_scanf_i+0x14e>
 8009c22:	6833      	ldr	r3, [r6, #0]
 8009c24:	3301      	adds	r3, #1
 8009c26:	6033      	str	r3, [r6, #0]
 8009c28:	68a3      	ldr	r3, [r4, #8]
 8009c2a:	3b01      	subs	r3, #1
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	e7d9      	b.n	8009be4 <_scanf_i+0xd8>
 8009c30:	f1bb 0f02 	cmp.w	fp, #2
 8009c34:	d1ae      	bne.n	8009b94 <_scanf_i+0x88>
 8009c36:	6822      	ldr	r2, [r4, #0]
 8009c38:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009c3c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009c40:	d1bf      	bne.n	8009bc2 <_scanf_i+0xb6>
 8009c42:	2310      	movs	r3, #16
 8009c44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c48:	6063      	str	r3, [r4, #4]
 8009c4a:	e7a2      	b.n	8009b92 <_scanf_i+0x86>
 8009c4c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009c50:	6022      	str	r2, [r4, #0]
 8009c52:	780b      	ldrb	r3, [r1, #0]
 8009c54:	f805 3b01 	strb.w	r3, [r5], #1
 8009c58:	e7de      	b.n	8009c18 <_scanf_i+0x10c>
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4650      	mov	r0, sl
 8009c5e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c62:	4798      	blx	r3
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d0df      	beq.n	8009c28 <_scanf_i+0x11c>
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	05d9      	lsls	r1, r3, #23
 8009c6c:	d50d      	bpl.n	8009c8a <_scanf_i+0x17e>
 8009c6e:	42bd      	cmp	r5, r7
 8009c70:	d909      	bls.n	8009c86 <_scanf_i+0x17a>
 8009c72:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009c76:	4632      	mov	r2, r6
 8009c78:	4650      	mov	r0, sl
 8009c7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c7e:	f105 39ff 	add.w	r9, r5, #4294967295
 8009c82:	4798      	blx	r3
 8009c84:	464d      	mov	r5, r9
 8009c86:	42bd      	cmp	r5, r7
 8009c88:	d028      	beq.n	8009cdc <_scanf_i+0x1d0>
 8009c8a:	6822      	ldr	r2, [r4, #0]
 8009c8c:	f012 0210 	ands.w	r2, r2, #16
 8009c90:	d113      	bne.n	8009cba <_scanf_i+0x1ae>
 8009c92:	702a      	strb	r2, [r5, #0]
 8009c94:	4639      	mov	r1, r7
 8009c96:	6863      	ldr	r3, [r4, #4]
 8009c98:	4650      	mov	r0, sl
 8009c9a:	9e01      	ldr	r6, [sp, #4]
 8009c9c:	47b0      	blx	r6
 8009c9e:	f8d8 3000 	ldr.w	r3, [r8]
 8009ca2:	6821      	ldr	r1, [r4, #0]
 8009ca4:	1d1a      	adds	r2, r3, #4
 8009ca6:	f8c8 2000 	str.w	r2, [r8]
 8009caa:	f011 0f20 	tst.w	r1, #32
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	d00f      	beq.n	8009cd2 <_scanf_i+0x1c6>
 8009cb2:	6018      	str	r0, [r3, #0]
 8009cb4:	68e3      	ldr	r3, [r4, #12]
 8009cb6:	3301      	adds	r3, #1
 8009cb8:	60e3      	str	r3, [r4, #12]
 8009cba:	2000      	movs	r0, #0
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	1bed      	subs	r5, r5, r7
 8009cc0:	445d      	add	r5, fp
 8009cc2:	442b      	add	r3, r5
 8009cc4:	6123      	str	r3, [r4, #16]
 8009cc6:	b007      	add	sp, #28
 8009cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ccc:	f04f 0b00 	mov.w	fp, #0
 8009cd0:	e7ca      	b.n	8009c68 <_scanf_i+0x15c>
 8009cd2:	07ca      	lsls	r2, r1, #31
 8009cd4:	bf4c      	ite	mi
 8009cd6:	8018      	strhmi	r0, [r3, #0]
 8009cd8:	6018      	strpl	r0, [r3, #0]
 8009cda:	e7eb      	b.n	8009cb4 <_scanf_i+0x1a8>
 8009cdc:	2001      	movs	r0, #1
 8009cde:	e7f2      	b.n	8009cc6 <_scanf_i+0x1ba>
 8009ce0:	0800ae44 	.word	0x0800ae44
 8009ce4:	0800a845 	.word	0x0800a845
 8009ce8:	08009401 	.word	0x08009401
 8009cec:	0800b20a 	.word	0x0800b20a

08009cf0 <__sflush_r>:
 8009cf0:	898a      	ldrh	r2, [r1, #12]
 8009cf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf4:	4605      	mov	r5, r0
 8009cf6:	0710      	lsls	r0, r2, #28
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	d457      	bmi.n	8009dac <__sflush_r+0xbc>
 8009cfc:	684b      	ldr	r3, [r1, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	dc04      	bgt.n	8009d0c <__sflush_r+0x1c>
 8009d02:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	dc01      	bgt.n	8009d0c <__sflush_r+0x1c>
 8009d08:	2000      	movs	r0, #0
 8009d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d0e:	2e00      	cmp	r6, #0
 8009d10:	d0fa      	beq.n	8009d08 <__sflush_r+0x18>
 8009d12:	2300      	movs	r3, #0
 8009d14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d18:	682f      	ldr	r7, [r5, #0]
 8009d1a:	6a21      	ldr	r1, [r4, #32]
 8009d1c:	602b      	str	r3, [r5, #0]
 8009d1e:	d032      	beq.n	8009d86 <__sflush_r+0x96>
 8009d20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d22:	89a3      	ldrh	r3, [r4, #12]
 8009d24:	075a      	lsls	r2, r3, #29
 8009d26:	d505      	bpl.n	8009d34 <__sflush_r+0x44>
 8009d28:	6863      	ldr	r3, [r4, #4]
 8009d2a:	1ac0      	subs	r0, r0, r3
 8009d2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d2e:	b10b      	cbz	r3, 8009d34 <__sflush_r+0x44>
 8009d30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d32:	1ac0      	subs	r0, r0, r3
 8009d34:	2300      	movs	r3, #0
 8009d36:	4602      	mov	r2, r0
 8009d38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	6a21      	ldr	r1, [r4, #32]
 8009d3e:	47b0      	blx	r6
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	89a3      	ldrh	r3, [r4, #12]
 8009d44:	d106      	bne.n	8009d54 <__sflush_r+0x64>
 8009d46:	6829      	ldr	r1, [r5, #0]
 8009d48:	291d      	cmp	r1, #29
 8009d4a:	d82b      	bhi.n	8009da4 <__sflush_r+0xb4>
 8009d4c:	4a28      	ldr	r2, [pc, #160]	; (8009df0 <__sflush_r+0x100>)
 8009d4e:	410a      	asrs	r2, r1
 8009d50:	07d6      	lsls	r6, r2, #31
 8009d52:	d427      	bmi.n	8009da4 <__sflush_r+0xb4>
 8009d54:	2200      	movs	r2, #0
 8009d56:	6062      	str	r2, [r4, #4]
 8009d58:	6922      	ldr	r2, [r4, #16]
 8009d5a:	04d9      	lsls	r1, r3, #19
 8009d5c:	6022      	str	r2, [r4, #0]
 8009d5e:	d504      	bpl.n	8009d6a <__sflush_r+0x7a>
 8009d60:	1c42      	adds	r2, r0, #1
 8009d62:	d101      	bne.n	8009d68 <__sflush_r+0x78>
 8009d64:	682b      	ldr	r3, [r5, #0]
 8009d66:	b903      	cbnz	r3, 8009d6a <__sflush_r+0x7a>
 8009d68:	6560      	str	r0, [r4, #84]	; 0x54
 8009d6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d6c:	602f      	str	r7, [r5, #0]
 8009d6e:	2900      	cmp	r1, #0
 8009d70:	d0ca      	beq.n	8009d08 <__sflush_r+0x18>
 8009d72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d76:	4299      	cmp	r1, r3
 8009d78:	d002      	beq.n	8009d80 <__sflush_r+0x90>
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	f7fd ff0c 	bl	8007b98 <_free_r>
 8009d80:	2000      	movs	r0, #0
 8009d82:	6360      	str	r0, [r4, #52]	; 0x34
 8009d84:	e7c1      	b.n	8009d0a <__sflush_r+0x1a>
 8009d86:	2301      	movs	r3, #1
 8009d88:	4628      	mov	r0, r5
 8009d8a:	47b0      	blx	r6
 8009d8c:	1c41      	adds	r1, r0, #1
 8009d8e:	d1c8      	bne.n	8009d22 <__sflush_r+0x32>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d0c5      	beq.n	8009d22 <__sflush_r+0x32>
 8009d96:	2b1d      	cmp	r3, #29
 8009d98:	d001      	beq.n	8009d9e <__sflush_r+0xae>
 8009d9a:	2b16      	cmp	r3, #22
 8009d9c:	d101      	bne.n	8009da2 <__sflush_r+0xb2>
 8009d9e:	602f      	str	r7, [r5, #0]
 8009da0:	e7b2      	b.n	8009d08 <__sflush_r+0x18>
 8009da2:	89a3      	ldrh	r3, [r4, #12]
 8009da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	e7ae      	b.n	8009d0a <__sflush_r+0x1a>
 8009dac:	690f      	ldr	r7, [r1, #16]
 8009dae:	2f00      	cmp	r7, #0
 8009db0:	d0aa      	beq.n	8009d08 <__sflush_r+0x18>
 8009db2:	0793      	lsls	r3, r2, #30
 8009db4:	bf18      	it	ne
 8009db6:	2300      	movne	r3, #0
 8009db8:	680e      	ldr	r6, [r1, #0]
 8009dba:	bf08      	it	eq
 8009dbc:	694b      	ldreq	r3, [r1, #20]
 8009dbe:	1bf6      	subs	r6, r6, r7
 8009dc0:	600f      	str	r7, [r1, #0]
 8009dc2:	608b      	str	r3, [r1, #8]
 8009dc4:	2e00      	cmp	r6, #0
 8009dc6:	dd9f      	ble.n	8009d08 <__sflush_r+0x18>
 8009dc8:	4633      	mov	r3, r6
 8009dca:	463a      	mov	r2, r7
 8009dcc:	4628      	mov	r0, r5
 8009dce:	6a21      	ldr	r1, [r4, #32]
 8009dd0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009dd4:	47e0      	blx	ip
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	dc06      	bgt.n	8009de8 <__sflush_r+0xf8>
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8009de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009de4:	81a3      	strh	r3, [r4, #12]
 8009de6:	e790      	b.n	8009d0a <__sflush_r+0x1a>
 8009de8:	4407      	add	r7, r0
 8009dea:	1a36      	subs	r6, r6, r0
 8009dec:	e7ea      	b.n	8009dc4 <__sflush_r+0xd4>
 8009dee:	bf00      	nop
 8009df0:	dfbffffe 	.word	0xdfbffffe

08009df4 <_fflush_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	690b      	ldr	r3, [r1, #16]
 8009df8:	4605      	mov	r5, r0
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	b913      	cbnz	r3, 8009e04 <_fflush_r+0x10>
 8009dfe:	2500      	movs	r5, #0
 8009e00:	4628      	mov	r0, r5
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	b118      	cbz	r0, 8009e0e <_fflush_r+0x1a>
 8009e06:	6a03      	ldr	r3, [r0, #32]
 8009e08:	b90b      	cbnz	r3, 8009e0e <_fflush_r+0x1a>
 8009e0a:	f7fc feff 	bl	8006c0c <__sinit>
 8009e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d0f3      	beq.n	8009dfe <_fflush_r+0xa>
 8009e16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e18:	07d0      	lsls	r0, r2, #31
 8009e1a:	d404      	bmi.n	8009e26 <_fflush_r+0x32>
 8009e1c:	0599      	lsls	r1, r3, #22
 8009e1e:	d402      	bmi.n	8009e26 <_fflush_r+0x32>
 8009e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e22:	f7fd f836 	bl	8006e92 <__retarget_lock_acquire_recursive>
 8009e26:	4628      	mov	r0, r5
 8009e28:	4621      	mov	r1, r4
 8009e2a:	f7ff ff61 	bl	8009cf0 <__sflush_r>
 8009e2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e30:	4605      	mov	r5, r0
 8009e32:	07da      	lsls	r2, r3, #31
 8009e34:	d4e4      	bmi.n	8009e00 <_fflush_r+0xc>
 8009e36:	89a3      	ldrh	r3, [r4, #12]
 8009e38:	059b      	lsls	r3, r3, #22
 8009e3a:	d4e1      	bmi.n	8009e00 <_fflush_r+0xc>
 8009e3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e3e:	f7fd f829 	bl	8006e94 <__retarget_lock_release_recursive>
 8009e42:	e7dd      	b.n	8009e00 <_fflush_r+0xc>

08009e44 <__sccl>:
 8009e44:	b570      	push	{r4, r5, r6, lr}
 8009e46:	780b      	ldrb	r3, [r1, #0]
 8009e48:	4604      	mov	r4, r0
 8009e4a:	2b5e      	cmp	r3, #94	; 0x5e
 8009e4c:	bf0b      	itete	eq
 8009e4e:	784b      	ldrbeq	r3, [r1, #1]
 8009e50:	1c4a      	addne	r2, r1, #1
 8009e52:	1c8a      	addeq	r2, r1, #2
 8009e54:	2100      	movne	r1, #0
 8009e56:	bf08      	it	eq
 8009e58:	2101      	moveq	r1, #1
 8009e5a:	3801      	subs	r0, #1
 8009e5c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009e60:	f800 1f01 	strb.w	r1, [r0, #1]!
 8009e64:	42a8      	cmp	r0, r5
 8009e66:	d1fb      	bne.n	8009e60 <__sccl+0x1c>
 8009e68:	b90b      	cbnz	r3, 8009e6e <__sccl+0x2a>
 8009e6a:	1e50      	subs	r0, r2, #1
 8009e6c:	bd70      	pop	{r4, r5, r6, pc}
 8009e6e:	f081 0101 	eor.w	r1, r1, #1
 8009e72:	4610      	mov	r0, r2
 8009e74:	54e1      	strb	r1, [r4, r3]
 8009e76:	4602      	mov	r2, r0
 8009e78:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009e7c:	2d2d      	cmp	r5, #45	; 0x2d
 8009e7e:	d005      	beq.n	8009e8c <__sccl+0x48>
 8009e80:	2d5d      	cmp	r5, #93	; 0x5d
 8009e82:	d016      	beq.n	8009eb2 <__sccl+0x6e>
 8009e84:	2d00      	cmp	r5, #0
 8009e86:	d0f1      	beq.n	8009e6c <__sccl+0x28>
 8009e88:	462b      	mov	r3, r5
 8009e8a:	e7f2      	b.n	8009e72 <__sccl+0x2e>
 8009e8c:	7846      	ldrb	r6, [r0, #1]
 8009e8e:	2e5d      	cmp	r6, #93	; 0x5d
 8009e90:	d0fa      	beq.n	8009e88 <__sccl+0x44>
 8009e92:	42b3      	cmp	r3, r6
 8009e94:	dcf8      	bgt.n	8009e88 <__sccl+0x44>
 8009e96:	461a      	mov	r2, r3
 8009e98:	3002      	adds	r0, #2
 8009e9a:	3201      	adds	r2, #1
 8009e9c:	4296      	cmp	r6, r2
 8009e9e:	54a1      	strb	r1, [r4, r2]
 8009ea0:	dcfb      	bgt.n	8009e9a <__sccl+0x56>
 8009ea2:	1af2      	subs	r2, r6, r3
 8009ea4:	3a01      	subs	r2, #1
 8009ea6:	42b3      	cmp	r3, r6
 8009ea8:	bfa8      	it	ge
 8009eaa:	2200      	movge	r2, #0
 8009eac:	1c5d      	adds	r5, r3, #1
 8009eae:	18ab      	adds	r3, r5, r2
 8009eb0:	e7e1      	b.n	8009e76 <__sccl+0x32>
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	e7da      	b.n	8009e6c <__sccl+0x28>

08009eb6 <__submore>:
 8009eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eba:	460c      	mov	r4, r1
 8009ebc:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009ebe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ec2:	4299      	cmp	r1, r3
 8009ec4:	d11b      	bne.n	8009efe <__submore+0x48>
 8009ec6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009eca:	f7fd fed5 	bl	8007c78 <_malloc_r>
 8009ece:	b918      	cbnz	r0, 8009ed8 <__submore+0x22>
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009edc:	63a3      	str	r3, [r4, #56]	; 0x38
 8009ede:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009ee2:	6360      	str	r0, [r4, #52]	; 0x34
 8009ee4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009ee8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009eec:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009ef0:	7043      	strb	r3, [r0, #1]
 8009ef2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009ef6:	7003      	strb	r3, [r0, #0]
 8009ef8:	6020      	str	r0, [r4, #0]
 8009efa:	2000      	movs	r0, #0
 8009efc:	e7ea      	b.n	8009ed4 <__submore+0x1e>
 8009efe:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009f00:	0077      	lsls	r7, r6, #1
 8009f02:	463a      	mov	r2, r7
 8009f04:	f000 fbfd 	bl	800a702 <_realloc_r>
 8009f08:	4605      	mov	r5, r0
 8009f0a:	2800      	cmp	r0, #0
 8009f0c:	d0e0      	beq.n	8009ed0 <__submore+0x1a>
 8009f0e:	eb00 0806 	add.w	r8, r0, r6
 8009f12:	4601      	mov	r1, r0
 8009f14:	4632      	mov	r2, r6
 8009f16:	4640      	mov	r0, r8
 8009f18:	f000 f842 	bl	8009fa0 <memcpy>
 8009f1c:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009f20:	f8c4 8000 	str.w	r8, [r4]
 8009f24:	e7e9      	b.n	8009efa <__submore+0x44>

08009f26 <memmove>:
 8009f26:	4288      	cmp	r0, r1
 8009f28:	b510      	push	{r4, lr}
 8009f2a:	eb01 0402 	add.w	r4, r1, r2
 8009f2e:	d902      	bls.n	8009f36 <memmove+0x10>
 8009f30:	4284      	cmp	r4, r0
 8009f32:	4623      	mov	r3, r4
 8009f34:	d807      	bhi.n	8009f46 <memmove+0x20>
 8009f36:	1e43      	subs	r3, r0, #1
 8009f38:	42a1      	cmp	r1, r4
 8009f3a:	d008      	beq.n	8009f4e <memmove+0x28>
 8009f3c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f40:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f44:	e7f8      	b.n	8009f38 <memmove+0x12>
 8009f46:	4601      	mov	r1, r0
 8009f48:	4402      	add	r2, r0
 8009f4a:	428a      	cmp	r2, r1
 8009f4c:	d100      	bne.n	8009f50 <memmove+0x2a>
 8009f4e:	bd10      	pop	{r4, pc}
 8009f50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f54:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f58:	e7f7      	b.n	8009f4a <memmove+0x24>

08009f5a <strncmp>:
 8009f5a:	b510      	push	{r4, lr}
 8009f5c:	b16a      	cbz	r2, 8009f7a <strncmp+0x20>
 8009f5e:	3901      	subs	r1, #1
 8009f60:	1884      	adds	r4, r0, r2
 8009f62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f66:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d103      	bne.n	8009f76 <strncmp+0x1c>
 8009f6e:	42a0      	cmp	r0, r4
 8009f70:	d001      	beq.n	8009f76 <strncmp+0x1c>
 8009f72:	2a00      	cmp	r2, #0
 8009f74:	d1f5      	bne.n	8009f62 <strncmp+0x8>
 8009f76:	1ad0      	subs	r0, r2, r3
 8009f78:	bd10      	pop	{r4, pc}
 8009f7a:	4610      	mov	r0, r2
 8009f7c:	e7fc      	b.n	8009f78 <strncmp+0x1e>
	...

08009f80 <_sbrk_r>:
 8009f80:	b538      	push	{r3, r4, r5, lr}
 8009f82:	2300      	movs	r3, #0
 8009f84:	4d05      	ldr	r5, [pc, #20]	; (8009f9c <_sbrk_r+0x1c>)
 8009f86:	4604      	mov	r4, r0
 8009f88:	4608      	mov	r0, r1
 8009f8a:	602b      	str	r3, [r5, #0]
 8009f8c:	f7f7 fe68 	bl	8001c60 <_sbrk>
 8009f90:	1c43      	adds	r3, r0, #1
 8009f92:	d102      	bne.n	8009f9a <_sbrk_r+0x1a>
 8009f94:	682b      	ldr	r3, [r5, #0]
 8009f96:	b103      	cbz	r3, 8009f9a <_sbrk_r+0x1a>
 8009f98:	6023      	str	r3, [r4, #0]
 8009f9a:	bd38      	pop	{r3, r4, r5, pc}
 8009f9c:	20000658 	.word	0x20000658

08009fa0 <memcpy>:
 8009fa0:	440a      	add	r2, r1
 8009fa2:	4291      	cmp	r1, r2
 8009fa4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fa8:	d100      	bne.n	8009fac <memcpy+0xc>
 8009faa:	4770      	bx	lr
 8009fac:	b510      	push	{r4, lr}
 8009fae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fb2:	4291      	cmp	r1, r2
 8009fb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fb8:	d1f9      	bne.n	8009fae <memcpy+0xe>
 8009fba:	bd10      	pop	{r4, pc}

08009fbc <nan>:
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	4901      	ldr	r1, [pc, #4]	; (8009fc4 <nan+0x8>)
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	7ff80000 	.word	0x7ff80000

08009fc8 <__assert_func>:
 8009fc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009fca:	4614      	mov	r4, r2
 8009fcc:	461a      	mov	r2, r3
 8009fce:	4b09      	ldr	r3, [pc, #36]	; (8009ff4 <__assert_func+0x2c>)
 8009fd0:	4605      	mov	r5, r0
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	68d8      	ldr	r0, [r3, #12]
 8009fd6:	b14c      	cbz	r4, 8009fec <__assert_func+0x24>
 8009fd8:	4b07      	ldr	r3, [pc, #28]	; (8009ff8 <__assert_func+0x30>)
 8009fda:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009fde:	9100      	str	r1, [sp, #0]
 8009fe0:	462b      	mov	r3, r5
 8009fe2:	4906      	ldr	r1, [pc, #24]	; (8009ffc <__assert_func+0x34>)
 8009fe4:	f000 fc3e 	bl	800a864 <fiprintf>
 8009fe8:	f000 fc4e 	bl	800a888 <abort>
 8009fec:	4b04      	ldr	r3, [pc, #16]	; (800a000 <__assert_func+0x38>)
 8009fee:	461c      	mov	r4, r3
 8009ff0:	e7f3      	b.n	8009fda <__assert_func+0x12>
 8009ff2:	bf00      	nop
 8009ff4:	20000064 	.word	0x20000064
 8009ff8:	0800b21d 	.word	0x0800b21d
 8009ffc:	0800b22a 	.word	0x0800b22a
 800a000:	0800b258 	.word	0x0800b258

0800a004 <_calloc_r>:
 800a004:	b570      	push	{r4, r5, r6, lr}
 800a006:	fba1 5402 	umull	r5, r4, r1, r2
 800a00a:	b934      	cbnz	r4, 800a01a <_calloc_r+0x16>
 800a00c:	4629      	mov	r1, r5
 800a00e:	f7fd fe33 	bl	8007c78 <_malloc_r>
 800a012:	4606      	mov	r6, r0
 800a014:	b928      	cbnz	r0, 800a022 <_calloc_r+0x1e>
 800a016:	4630      	mov	r0, r6
 800a018:	bd70      	pop	{r4, r5, r6, pc}
 800a01a:	220c      	movs	r2, #12
 800a01c:	2600      	movs	r6, #0
 800a01e:	6002      	str	r2, [r0, #0]
 800a020:	e7f9      	b.n	800a016 <_calloc_r+0x12>
 800a022:	462a      	mov	r2, r5
 800a024:	4621      	mov	r1, r4
 800a026:	f7fc feb6 	bl	8006d96 <memset>
 800a02a:	e7f4      	b.n	800a016 <_calloc_r+0x12>

0800a02c <rshift>:
 800a02c:	6903      	ldr	r3, [r0, #16]
 800a02e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a032:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a036:	f100 0414 	add.w	r4, r0, #20
 800a03a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a03e:	dd46      	ble.n	800a0ce <rshift+0xa2>
 800a040:	f011 011f 	ands.w	r1, r1, #31
 800a044:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a048:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a04c:	d10c      	bne.n	800a068 <rshift+0x3c>
 800a04e:	4629      	mov	r1, r5
 800a050:	f100 0710 	add.w	r7, r0, #16
 800a054:	42b1      	cmp	r1, r6
 800a056:	d335      	bcc.n	800a0c4 <rshift+0x98>
 800a058:	1a9b      	subs	r3, r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	1eea      	subs	r2, r5, #3
 800a05e:	4296      	cmp	r6, r2
 800a060:	bf38      	it	cc
 800a062:	2300      	movcc	r3, #0
 800a064:	4423      	add	r3, r4
 800a066:	e015      	b.n	800a094 <rshift+0x68>
 800a068:	46a1      	mov	r9, r4
 800a06a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a06e:	f1c1 0820 	rsb	r8, r1, #32
 800a072:	40cf      	lsrs	r7, r1
 800a074:	f105 0e04 	add.w	lr, r5, #4
 800a078:	4576      	cmp	r6, lr
 800a07a:	46f4      	mov	ip, lr
 800a07c:	d816      	bhi.n	800a0ac <rshift+0x80>
 800a07e:	1a9a      	subs	r2, r3, r2
 800a080:	0092      	lsls	r2, r2, #2
 800a082:	3a04      	subs	r2, #4
 800a084:	3501      	adds	r5, #1
 800a086:	42ae      	cmp	r6, r5
 800a088:	bf38      	it	cc
 800a08a:	2200      	movcc	r2, #0
 800a08c:	18a3      	adds	r3, r4, r2
 800a08e:	50a7      	str	r7, [r4, r2]
 800a090:	b107      	cbz	r7, 800a094 <rshift+0x68>
 800a092:	3304      	adds	r3, #4
 800a094:	42a3      	cmp	r3, r4
 800a096:	eba3 0204 	sub.w	r2, r3, r4
 800a09a:	bf08      	it	eq
 800a09c:	2300      	moveq	r3, #0
 800a09e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a0a2:	6102      	str	r2, [r0, #16]
 800a0a4:	bf08      	it	eq
 800a0a6:	6143      	streq	r3, [r0, #20]
 800a0a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0ac:	f8dc c000 	ldr.w	ip, [ip]
 800a0b0:	fa0c fc08 	lsl.w	ip, ip, r8
 800a0b4:	ea4c 0707 	orr.w	r7, ip, r7
 800a0b8:	f849 7b04 	str.w	r7, [r9], #4
 800a0bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a0c0:	40cf      	lsrs	r7, r1
 800a0c2:	e7d9      	b.n	800a078 <rshift+0x4c>
 800a0c4:	f851 cb04 	ldr.w	ip, [r1], #4
 800a0c8:	f847 cf04 	str.w	ip, [r7, #4]!
 800a0cc:	e7c2      	b.n	800a054 <rshift+0x28>
 800a0ce:	4623      	mov	r3, r4
 800a0d0:	e7e0      	b.n	800a094 <rshift+0x68>

0800a0d2 <__hexdig_fun>:
 800a0d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a0d6:	2b09      	cmp	r3, #9
 800a0d8:	d802      	bhi.n	800a0e0 <__hexdig_fun+0xe>
 800a0da:	3820      	subs	r0, #32
 800a0dc:	b2c0      	uxtb	r0, r0
 800a0de:	4770      	bx	lr
 800a0e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a0e4:	2b05      	cmp	r3, #5
 800a0e6:	d801      	bhi.n	800a0ec <__hexdig_fun+0x1a>
 800a0e8:	3847      	subs	r0, #71	; 0x47
 800a0ea:	e7f7      	b.n	800a0dc <__hexdig_fun+0xa>
 800a0ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a0f0:	2b05      	cmp	r3, #5
 800a0f2:	d801      	bhi.n	800a0f8 <__hexdig_fun+0x26>
 800a0f4:	3827      	subs	r0, #39	; 0x27
 800a0f6:	e7f1      	b.n	800a0dc <__hexdig_fun+0xa>
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	4770      	bx	lr

0800a0fc <__gethex>:
 800a0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a100:	4681      	mov	r9, r0
 800a102:	468a      	mov	sl, r1
 800a104:	4617      	mov	r7, r2
 800a106:	680a      	ldr	r2, [r1, #0]
 800a108:	b085      	sub	sp, #20
 800a10a:	f102 0b02 	add.w	fp, r2, #2
 800a10e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a112:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a116:	9302      	str	r3, [sp, #8]
 800a118:	32fe      	adds	r2, #254	; 0xfe
 800a11a:	eb02 030b 	add.w	r3, r2, fp
 800a11e:	46d8      	mov	r8, fp
 800a120:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a124:	9301      	str	r3, [sp, #4]
 800a126:	2830      	cmp	r0, #48	; 0x30
 800a128:	d0f7      	beq.n	800a11a <__gethex+0x1e>
 800a12a:	f7ff ffd2 	bl	800a0d2 <__hexdig_fun>
 800a12e:	4604      	mov	r4, r0
 800a130:	2800      	cmp	r0, #0
 800a132:	d138      	bne.n	800a1a6 <__gethex+0xaa>
 800a134:	2201      	movs	r2, #1
 800a136:	4640      	mov	r0, r8
 800a138:	49a7      	ldr	r1, [pc, #668]	; (800a3d8 <__gethex+0x2dc>)
 800a13a:	f7ff ff0e 	bl	8009f5a <strncmp>
 800a13e:	4606      	mov	r6, r0
 800a140:	2800      	cmp	r0, #0
 800a142:	d169      	bne.n	800a218 <__gethex+0x11c>
 800a144:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a148:	465d      	mov	r5, fp
 800a14a:	f7ff ffc2 	bl	800a0d2 <__hexdig_fun>
 800a14e:	2800      	cmp	r0, #0
 800a150:	d064      	beq.n	800a21c <__gethex+0x120>
 800a152:	465a      	mov	r2, fp
 800a154:	7810      	ldrb	r0, [r2, #0]
 800a156:	4690      	mov	r8, r2
 800a158:	2830      	cmp	r0, #48	; 0x30
 800a15a:	f102 0201 	add.w	r2, r2, #1
 800a15e:	d0f9      	beq.n	800a154 <__gethex+0x58>
 800a160:	f7ff ffb7 	bl	800a0d2 <__hexdig_fun>
 800a164:	2301      	movs	r3, #1
 800a166:	fab0 f480 	clz	r4, r0
 800a16a:	465e      	mov	r6, fp
 800a16c:	0964      	lsrs	r4, r4, #5
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	4642      	mov	r2, r8
 800a172:	4615      	mov	r5, r2
 800a174:	7828      	ldrb	r0, [r5, #0]
 800a176:	3201      	adds	r2, #1
 800a178:	f7ff ffab 	bl	800a0d2 <__hexdig_fun>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	d1f8      	bne.n	800a172 <__gethex+0x76>
 800a180:	2201      	movs	r2, #1
 800a182:	4628      	mov	r0, r5
 800a184:	4994      	ldr	r1, [pc, #592]	; (800a3d8 <__gethex+0x2dc>)
 800a186:	f7ff fee8 	bl	8009f5a <strncmp>
 800a18a:	b978      	cbnz	r0, 800a1ac <__gethex+0xb0>
 800a18c:	b946      	cbnz	r6, 800a1a0 <__gethex+0xa4>
 800a18e:	1c6e      	adds	r6, r5, #1
 800a190:	4632      	mov	r2, r6
 800a192:	4615      	mov	r5, r2
 800a194:	7828      	ldrb	r0, [r5, #0]
 800a196:	3201      	adds	r2, #1
 800a198:	f7ff ff9b 	bl	800a0d2 <__hexdig_fun>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	d1f8      	bne.n	800a192 <__gethex+0x96>
 800a1a0:	1b73      	subs	r3, r6, r5
 800a1a2:	009e      	lsls	r6, r3, #2
 800a1a4:	e004      	b.n	800a1b0 <__gethex+0xb4>
 800a1a6:	2400      	movs	r4, #0
 800a1a8:	4626      	mov	r6, r4
 800a1aa:	e7e1      	b.n	800a170 <__gethex+0x74>
 800a1ac:	2e00      	cmp	r6, #0
 800a1ae:	d1f7      	bne.n	800a1a0 <__gethex+0xa4>
 800a1b0:	782b      	ldrb	r3, [r5, #0]
 800a1b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a1b6:	2b50      	cmp	r3, #80	; 0x50
 800a1b8:	d13d      	bne.n	800a236 <__gethex+0x13a>
 800a1ba:	786b      	ldrb	r3, [r5, #1]
 800a1bc:	2b2b      	cmp	r3, #43	; 0x2b
 800a1be:	d02f      	beq.n	800a220 <__gethex+0x124>
 800a1c0:	2b2d      	cmp	r3, #45	; 0x2d
 800a1c2:	d031      	beq.n	800a228 <__gethex+0x12c>
 800a1c4:	f04f 0b00 	mov.w	fp, #0
 800a1c8:	1c69      	adds	r1, r5, #1
 800a1ca:	7808      	ldrb	r0, [r1, #0]
 800a1cc:	f7ff ff81 	bl	800a0d2 <__hexdig_fun>
 800a1d0:	1e42      	subs	r2, r0, #1
 800a1d2:	b2d2      	uxtb	r2, r2
 800a1d4:	2a18      	cmp	r2, #24
 800a1d6:	d82e      	bhi.n	800a236 <__gethex+0x13a>
 800a1d8:	f1a0 0210 	sub.w	r2, r0, #16
 800a1dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a1e0:	f7ff ff77 	bl	800a0d2 <__hexdig_fun>
 800a1e4:	f100 3cff 	add.w	ip, r0, #4294967295
 800a1e8:	fa5f fc8c 	uxtb.w	ip, ip
 800a1ec:	f1bc 0f18 	cmp.w	ip, #24
 800a1f0:	d91d      	bls.n	800a22e <__gethex+0x132>
 800a1f2:	f1bb 0f00 	cmp.w	fp, #0
 800a1f6:	d000      	beq.n	800a1fa <__gethex+0xfe>
 800a1f8:	4252      	negs	r2, r2
 800a1fa:	4416      	add	r6, r2
 800a1fc:	f8ca 1000 	str.w	r1, [sl]
 800a200:	b1dc      	cbz	r4, 800a23a <__gethex+0x13e>
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	bf14      	ite	ne
 800a208:	f04f 0800 	movne.w	r8, #0
 800a20c:	f04f 0806 	moveq.w	r8, #6
 800a210:	4640      	mov	r0, r8
 800a212:	b005      	add	sp, #20
 800a214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a218:	4645      	mov	r5, r8
 800a21a:	4626      	mov	r6, r4
 800a21c:	2401      	movs	r4, #1
 800a21e:	e7c7      	b.n	800a1b0 <__gethex+0xb4>
 800a220:	f04f 0b00 	mov.w	fp, #0
 800a224:	1ca9      	adds	r1, r5, #2
 800a226:	e7d0      	b.n	800a1ca <__gethex+0xce>
 800a228:	f04f 0b01 	mov.w	fp, #1
 800a22c:	e7fa      	b.n	800a224 <__gethex+0x128>
 800a22e:	230a      	movs	r3, #10
 800a230:	fb03 0002 	mla	r0, r3, r2, r0
 800a234:	e7d0      	b.n	800a1d8 <__gethex+0xdc>
 800a236:	4629      	mov	r1, r5
 800a238:	e7e0      	b.n	800a1fc <__gethex+0x100>
 800a23a:	4621      	mov	r1, r4
 800a23c:	eba5 0308 	sub.w	r3, r5, r8
 800a240:	3b01      	subs	r3, #1
 800a242:	2b07      	cmp	r3, #7
 800a244:	dc0a      	bgt.n	800a25c <__gethex+0x160>
 800a246:	4648      	mov	r0, r9
 800a248:	f7fd fda2 	bl	8007d90 <_Balloc>
 800a24c:	4604      	mov	r4, r0
 800a24e:	b940      	cbnz	r0, 800a262 <__gethex+0x166>
 800a250:	4602      	mov	r2, r0
 800a252:	21e4      	movs	r1, #228	; 0xe4
 800a254:	4b61      	ldr	r3, [pc, #388]	; (800a3dc <__gethex+0x2e0>)
 800a256:	4862      	ldr	r0, [pc, #392]	; (800a3e0 <__gethex+0x2e4>)
 800a258:	f7ff feb6 	bl	8009fc8 <__assert_func>
 800a25c:	3101      	adds	r1, #1
 800a25e:	105b      	asrs	r3, r3, #1
 800a260:	e7ef      	b.n	800a242 <__gethex+0x146>
 800a262:	2300      	movs	r3, #0
 800a264:	469b      	mov	fp, r3
 800a266:	f100 0a14 	add.w	sl, r0, #20
 800a26a:	f8cd a004 	str.w	sl, [sp, #4]
 800a26e:	45a8      	cmp	r8, r5
 800a270:	d344      	bcc.n	800a2fc <__gethex+0x200>
 800a272:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a276:	4658      	mov	r0, fp
 800a278:	f848 bb04 	str.w	fp, [r8], #4
 800a27c:	eba8 080a 	sub.w	r8, r8, sl
 800a280:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800a284:	6122      	str	r2, [r4, #16]
 800a286:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800a28a:	f7fd fe73 	bl	8007f74 <__hi0bits>
 800a28e:	683d      	ldr	r5, [r7, #0]
 800a290:	eba8 0800 	sub.w	r8, r8, r0
 800a294:	45a8      	cmp	r8, r5
 800a296:	dd59      	ble.n	800a34c <__gethex+0x250>
 800a298:	eba8 0805 	sub.w	r8, r8, r5
 800a29c:	4641      	mov	r1, r8
 800a29e:	4620      	mov	r0, r4
 800a2a0:	f7fe f9f1 	bl	8008686 <__any_on>
 800a2a4:	4683      	mov	fp, r0
 800a2a6:	b1b8      	cbz	r0, 800a2d8 <__gethex+0x1dc>
 800a2a8:	f04f 0b01 	mov.w	fp, #1
 800a2ac:	f108 33ff 	add.w	r3, r8, #4294967295
 800a2b0:	1159      	asrs	r1, r3, #5
 800a2b2:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a2b6:	f003 021f 	and.w	r2, r3, #31
 800a2ba:	fa0b f202 	lsl.w	r2, fp, r2
 800a2be:	420a      	tst	r2, r1
 800a2c0:	d00a      	beq.n	800a2d8 <__gethex+0x1dc>
 800a2c2:	455b      	cmp	r3, fp
 800a2c4:	dd06      	ble.n	800a2d4 <__gethex+0x1d8>
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f1a8 0102 	sub.w	r1, r8, #2
 800a2cc:	f7fe f9db 	bl	8008686 <__any_on>
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	d138      	bne.n	800a346 <__gethex+0x24a>
 800a2d4:	f04f 0b02 	mov.w	fp, #2
 800a2d8:	4641      	mov	r1, r8
 800a2da:	4620      	mov	r0, r4
 800a2dc:	f7ff fea6 	bl	800a02c <rshift>
 800a2e0:	4446      	add	r6, r8
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	42b3      	cmp	r3, r6
 800a2e6:	da41      	bge.n	800a36c <__gethex+0x270>
 800a2e8:	4621      	mov	r1, r4
 800a2ea:	4648      	mov	r0, r9
 800a2ec:	f7fd fd90 	bl	8007e10 <_Bfree>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2f4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a2f8:	6013      	str	r3, [r2, #0]
 800a2fa:	e789      	b.n	800a210 <__gethex+0x114>
 800a2fc:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a300:	2a2e      	cmp	r2, #46	; 0x2e
 800a302:	d014      	beq.n	800a32e <__gethex+0x232>
 800a304:	2b20      	cmp	r3, #32
 800a306:	d106      	bne.n	800a316 <__gethex+0x21a>
 800a308:	9b01      	ldr	r3, [sp, #4]
 800a30a:	f843 bb04 	str.w	fp, [r3], #4
 800a30e:	f04f 0b00 	mov.w	fp, #0
 800a312:	9301      	str	r3, [sp, #4]
 800a314:	465b      	mov	r3, fp
 800a316:	7828      	ldrb	r0, [r5, #0]
 800a318:	9303      	str	r3, [sp, #12]
 800a31a:	f7ff feda 	bl	800a0d2 <__hexdig_fun>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	f000 000f 	and.w	r0, r0, #15
 800a324:	4098      	lsls	r0, r3
 800a326:	ea4b 0b00 	orr.w	fp, fp, r0
 800a32a:	3304      	adds	r3, #4
 800a32c:	e79f      	b.n	800a26e <__gethex+0x172>
 800a32e:	45a8      	cmp	r8, r5
 800a330:	d8e8      	bhi.n	800a304 <__gethex+0x208>
 800a332:	2201      	movs	r2, #1
 800a334:	4628      	mov	r0, r5
 800a336:	4928      	ldr	r1, [pc, #160]	; (800a3d8 <__gethex+0x2dc>)
 800a338:	9303      	str	r3, [sp, #12]
 800a33a:	f7ff fe0e 	bl	8009f5a <strncmp>
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	2800      	cmp	r0, #0
 800a342:	d1df      	bne.n	800a304 <__gethex+0x208>
 800a344:	e793      	b.n	800a26e <__gethex+0x172>
 800a346:	f04f 0b03 	mov.w	fp, #3
 800a34a:	e7c5      	b.n	800a2d8 <__gethex+0x1dc>
 800a34c:	da0b      	bge.n	800a366 <__gethex+0x26a>
 800a34e:	eba5 0808 	sub.w	r8, r5, r8
 800a352:	4621      	mov	r1, r4
 800a354:	4642      	mov	r2, r8
 800a356:	4648      	mov	r0, r9
 800a358:	f7fd ff72 	bl	8008240 <__lshift>
 800a35c:	4604      	mov	r4, r0
 800a35e:	eba6 0608 	sub.w	r6, r6, r8
 800a362:	f100 0a14 	add.w	sl, r0, #20
 800a366:	f04f 0b00 	mov.w	fp, #0
 800a36a:	e7ba      	b.n	800a2e2 <__gethex+0x1e6>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	42b3      	cmp	r3, r6
 800a370:	dd74      	ble.n	800a45c <__gethex+0x360>
 800a372:	1b9e      	subs	r6, r3, r6
 800a374:	42b5      	cmp	r5, r6
 800a376:	dc35      	bgt.n	800a3e4 <__gethex+0x2e8>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2b02      	cmp	r3, #2
 800a37c:	d023      	beq.n	800a3c6 <__gethex+0x2ca>
 800a37e:	2b03      	cmp	r3, #3
 800a380:	d025      	beq.n	800a3ce <__gethex+0x2d2>
 800a382:	2b01      	cmp	r3, #1
 800a384:	d115      	bne.n	800a3b2 <__gethex+0x2b6>
 800a386:	42b5      	cmp	r5, r6
 800a388:	d113      	bne.n	800a3b2 <__gethex+0x2b6>
 800a38a:	2d01      	cmp	r5, #1
 800a38c:	d10b      	bne.n	800a3a6 <__gethex+0x2aa>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	9a02      	ldr	r2, [sp, #8]
 800a392:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a396:	6013      	str	r3, [r2, #0]
 800a398:	2301      	movs	r3, #1
 800a39a:	6123      	str	r3, [r4, #16]
 800a39c:	f8ca 3000 	str.w	r3, [sl]
 800a3a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3a2:	601c      	str	r4, [r3, #0]
 800a3a4:	e734      	b.n	800a210 <__gethex+0x114>
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	1e69      	subs	r1, r5, #1
 800a3aa:	f7fe f96c 	bl	8008686 <__any_on>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d1ed      	bne.n	800a38e <__gethex+0x292>
 800a3b2:	4621      	mov	r1, r4
 800a3b4:	4648      	mov	r0, r9
 800a3b6:	f7fd fd2b 	bl	8007e10 <_Bfree>
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3be:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a3c2:	6013      	str	r3, [r2, #0]
 800a3c4:	e724      	b.n	800a210 <__gethex+0x114>
 800a3c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d1f2      	bne.n	800a3b2 <__gethex+0x2b6>
 800a3cc:	e7df      	b.n	800a38e <__gethex+0x292>
 800a3ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d1dc      	bne.n	800a38e <__gethex+0x292>
 800a3d4:	e7ed      	b.n	800a3b2 <__gethex+0x2b6>
 800a3d6:	bf00      	nop
 800a3d8:	0800b094 	.word	0x0800b094
 800a3dc:	0800af2d 	.word	0x0800af2d
 800a3e0:	0800b259 	.word	0x0800b259
 800a3e4:	f106 38ff 	add.w	r8, r6, #4294967295
 800a3e8:	f1bb 0f00 	cmp.w	fp, #0
 800a3ec:	d133      	bne.n	800a456 <__gethex+0x35a>
 800a3ee:	f1b8 0f00 	cmp.w	r8, #0
 800a3f2:	d004      	beq.n	800a3fe <__gethex+0x302>
 800a3f4:	4641      	mov	r1, r8
 800a3f6:	4620      	mov	r0, r4
 800a3f8:	f7fe f945 	bl	8008686 <__any_on>
 800a3fc:	4683      	mov	fp, r0
 800a3fe:	2301      	movs	r3, #1
 800a400:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a404:	f008 081f 	and.w	r8, r8, #31
 800a408:	fa03 f308 	lsl.w	r3, r3, r8
 800a40c:	f04f 0802 	mov.w	r8, #2
 800a410:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a414:	4631      	mov	r1, r6
 800a416:	4213      	tst	r3, r2
 800a418:	4620      	mov	r0, r4
 800a41a:	bf18      	it	ne
 800a41c:	f04b 0b02 	orrne.w	fp, fp, #2
 800a420:	1bad      	subs	r5, r5, r6
 800a422:	f7ff fe03 	bl	800a02c <rshift>
 800a426:	687e      	ldr	r6, [r7, #4]
 800a428:	f1bb 0f00 	cmp.w	fp, #0
 800a42c:	d04a      	beq.n	800a4c4 <__gethex+0x3c8>
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	2b02      	cmp	r3, #2
 800a432:	d016      	beq.n	800a462 <__gethex+0x366>
 800a434:	2b03      	cmp	r3, #3
 800a436:	d018      	beq.n	800a46a <__gethex+0x36e>
 800a438:	2b01      	cmp	r3, #1
 800a43a:	d109      	bne.n	800a450 <__gethex+0x354>
 800a43c:	f01b 0f02 	tst.w	fp, #2
 800a440:	d006      	beq.n	800a450 <__gethex+0x354>
 800a442:	f8da 3000 	ldr.w	r3, [sl]
 800a446:	ea4b 0b03 	orr.w	fp, fp, r3
 800a44a:	f01b 0f01 	tst.w	fp, #1
 800a44e:	d10f      	bne.n	800a470 <__gethex+0x374>
 800a450:	f048 0810 	orr.w	r8, r8, #16
 800a454:	e036      	b.n	800a4c4 <__gethex+0x3c8>
 800a456:	f04f 0b01 	mov.w	fp, #1
 800a45a:	e7d0      	b.n	800a3fe <__gethex+0x302>
 800a45c:	f04f 0801 	mov.w	r8, #1
 800a460:	e7e2      	b.n	800a428 <__gethex+0x32c>
 800a462:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a464:	f1c3 0301 	rsb	r3, r3, #1
 800a468:	930f      	str	r3, [sp, #60]	; 0x3c
 800a46a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d0ef      	beq.n	800a450 <__gethex+0x354>
 800a470:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a474:	f104 0214 	add.w	r2, r4, #20
 800a478:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a47c:	9301      	str	r3, [sp, #4]
 800a47e:	2300      	movs	r3, #0
 800a480:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a484:	4694      	mov	ip, r2
 800a486:	f852 1b04 	ldr.w	r1, [r2], #4
 800a48a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a48e:	d01e      	beq.n	800a4ce <__gethex+0x3d2>
 800a490:	3101      	adds	r1, #1
 800a492:	f8cc 1000 	str.w	r1, [ip]
 800a496:	f1b8 0f02 	cmp.w	r8, #2
 800a49a:	f104 0214 	add.w	r2, r4, #20
 800a49e:	d13d      	bne.n	800a51c <__gethex+0x420>
 800a4a0:	683b      	ldr	r3, [r7, #0]
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	42ab      	cmp	r3, r5
 800a4a6:	d10b      	bne.n	800a4c0 <__gethex+0x3c4>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	1169      	asrs	r1, r5, #5
 800a4ac:	f005 051f 	and.w	r5, r5, #31
 800a4b0:	fa03 f505 	lsl.w	r5, r3, r5
 800a4b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4b8:	421d      	tst	r5, r3
 800a4ba:	bf18      	it	ne
 800a4bc:	f04f 0801 	movne.w	r8, #1
 800a4c0:	f048 0820 	orr.w	r8, r8, #32
 800a4c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4c6:	601c      	str	r4, [r3, #0]
 800a4c8:	9b02      	ldr	r3, [sp, #8]
 800a4ca:	601e      	str	r6, [r3, #0]
 800a4cc:	e6a0      	b.n	800a210 <__gethex+0x114>
 800a4ce:	4290      	cmp	r0, r2
 800a4d0:	f842 3c04 	str.w	r3, [r2, #-4]
 800a4d4:	d8d6      	bhi.n	800a484 <__gethex+0x388>
 800a4d6:	68a2      	ldr	r2, [r4, #8]
 800a4d8:	4593      	cmp	fp, r2
 800a4da:	db17      	blt.n	800a50c <__gethex+0x410>
 800a4dc:	6861      	ldr	r1, [r4, #4]
 800a4de:	4648      	mov	r0, r9
 800a4e0:	3101      	adds	r1, #1
 800a4e2:	f7fd fc55 	bl	8007d90 <_Balloc>
 800a4e6:	4682      	mov	sl, r0
 800a4e8:	b918      	cbnz	r0, 800a4f2 <__gethex+0x3f6>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	2184      	movs	r1, #132	; 0x84
 800a4ee:	4b1a      	ldr	r3, [pc, #104]	; (800a558 <__gethex+0x45c>)
 800a4f0:	e6b1      	b.n	800a256 <__gethex+0x15a>
 800a4f2:	6922      	ldr	r2, [r4, #16]
 800a4f4:	f104 010c 	add.w	r1, r4, #12
 800a4f8:	3202      	adds	r2, #2
 800a4fa:	0092      	lsls	r2, r2, #2
 800a4fc:	300c      	adds	r0, #12
 800a4fe:	f7ff fd4f 	bl	8009fa0 <memcpy>
 800a502:	4621      	mov	r1, r4
 800a504:	4648      	mov	r0, r9
 800a506:	f7fd fc83 	bl	8007e10 <_Bfree>
 800a50a:	4654      	mov	r4, sl
 800a50c:	6922      	ldr	r2, [r4, #16]
 800a50e:	1c51      	adds	r1, r2, #1
 800a510:	6121      	str	r1, [r4, #16]
 800a512:	2101      	movs	r1, #1
 800a514:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a518:	6151      	str	r1, [r2, #20]
 800a51a:	e7bc      	b.n	800a496 <__gethex+0x39a>
 800a51c:	6921      	ldr	r1, [r4, #16]
 800a51e:	4559      	cmp	r1, fp
 800a520:	dd0b      	ble.n	800a53a <__gethex+0x43e>
 800a522:	2101      	movs	r1, #1
 800a524:	4620      	mov	r0, r4
 800a526:	f7ff fd81 	bl	800a02c <rshift>
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	3601      	adds	r6, #1
 800a52e:	42b3      	cmp	r3, r6
 800a530:	f6ff aeda 	blt.w	800a2e8 <__gethex+0x1ec>
 800a534:	f04f 0801 	mov.w	r8, #1
 800a538:	e7c2      	b.n	800a4c0 <__gethex+0x3c4>
 800a53a:	f015 051f 	ands.w	r5, r5, #31
 800a53e:	d0f9      	beq.n	800a534 <__gethex+0x438>
 800a540:	9b01      	ldr	r3, [sp, #4]
 800a542:	f1c5 0520 	rsb	r5, r5, #32
 800a546:	441a      	add	r2, r3
 800a548:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a54c:	f7fd fd12 	bl	8007f74 <__hi0bits>
 800a550:	42a8      	cmp	r0, r5
 800a552:	dbe6      	blt.n	800a522 <__gethex+0x426>
 800a554:	e7ee      	b.n	800a534 <__gethex+0x438>
 800a556:	bf00      	nop
 800a558:	0800af2d 	.word	0x0800af2d

0800a55c <L_shift>:
 800a55c:	f1c2 0208 	rsb	r2, r2, #8
 800a560:	0092      	lsls	r2, r2, #2
 800a562:	b570      	push	{r4, r5, r6, lr}
 800a564:	f1c2 0620 	rsb	r6, r2, #32
 800a568:	6843      	ldr	r3, [r0, #4]
 800a56a:	6804      	ldr	r4, [r0, #0]
 800a56c:	fa03 f506 	lsl.w	r5, r3, r6
 800a570:	432c      	orrs	r4, r5
 800a572:	40d3      	lsrs	r3, r2
 800a574:	6004      	str	r4, [r0, #0]
 800a576:	f840 3f04 	str.w	r3, [r0, #4]!
 800a57a:	4288      	cmp	r0, r1
 800a57c:	d3f4      	bcc.n	800a568 <L_shift+0xc>
 800a57e:	bd70      	pop	{r4, r5, r6, pc}

0800a580 <__match>:
 800a580:	b530      	push	{r4, r5, lr}
 800a582:	6803      	ldr	r3, [r0, #0]
 800a584:	3301      	adds	r3, #1
 800a586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a58a:	b914      	cbnz	r4, 800a592 <__match+0x12>
 800a58c:	6003      	str	r3, [r0, #0]
 800a58e:	2001      	movs	r0, #1
 800a590:	bd30      	pop	{r4, r5, pc}
 800a592:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a596:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a59a:	2d19      	cmp	r5, #25
 800a59c:	bf98      	it	ls
 800a59e:	3220      	addls	r2, #32
 800a5a0:	42a2      	cmp	r2, r4
 800a5a2:	d0f0      	beq.n	800a586 <__match+0x6>
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	e7f3      	b.n	800a590 <__match+0x10>

0800a5a8 <__hexnan>:
 800a5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ac:	2500      	movs	r5, #0
 800a5ae:	680b      	ldr	r3, [r1, #0]
 800a5b0:	4682      	mov	sl, r0
 800a5b2:	115e      	asrs	r6, r3, #5
 800a5b4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a5b8:	f013 031f 	ands.w	r3, r3, #31
 800a5bc:	bf18      	it	ne
 800a5be:	3604      	addne	r6, #4
 800a5c0:	1f37      	subs	r7, r6, #4
 800a5c2:	4690      	mov	r8, r2
 800a5c4:	46b9      	mov	r9, r7
 800a5c6:	463c      	mov	r4, r7
 800a5c8:	46ab      	mov	fp, r5
 800a5ca:	b087      	sub	sp, #28
 800a5cc:	6801      	ldr	r1, [r0, #0]
 800a5ce:	9301      	str	r3, [sp, #4]
 800a5d0:	f846 5c04 	str.w	r5, [r6, #-4]
 800a5d4:	9502      	str	r5, [sp, #8]
 800a5d6:	784a      	ldrb	r2, [r1, #1]
 800a5d8:	1c4b      	adds	r3, r1, #1
 800a5da:	9303      	str	r3, [sp, #12]
 800a5dc:	b342      	cbz	r2, 800a630 <__hexnan+0x88>
 800a5de:	4610      	mov	r0, r2
 800a5e0:	9105      	str	r1, [sp, #20]
 800a5e2:	9204      	str	r2, [sp, #16]
 800a5e4:	f7ff fd75 	bl	800a0d2 <__hexdig_fun>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	d14f      	bne.n	800a68c <__hexnan+0xe4>
 800a5ec:	9a04      	ldr	r2, [sp, #16]
 800a5ee:	9905      	ldr	r1, [sp, #20]
 800a5f0:	2a20      	cmp	r2, #32
 800a5f2:	d818      	bhi.n	800a626 <__hexnan+0x7e>
 800a5f4:	9b02      	ldr	r3, [sp, #8]
 800a5f6:	459b      	cmp	fp, r3
 800a5f8:	dd13      	ble.n	800a622 <__hexnan+0x7a>
 800a5fa:	454c      	cmp	r4, r9
 800a5fc:	d206      	bcs.n	800a60c <__hexnan+0x64>
 800a5fe:	2d07      	cmp	r5, #7
 800a600:	dc04      	bgt.n	800a60c <__hexnan+0x64>
 800a602:	462a      	mov	r2, r5
 800a604:	4649      	mov	r1, r9
 800a606:	4620      	mov	r0, r4
 800a608:	f7ff ffa8 	bl	800a55c <L_shift>
 800a60c:	4544      	cmp	r4, r8
 800a60e:	d950      	bls.n	800a6b2 <__hexnan+0x10a>
 800a610:	2300      	movs	r3, #0
 800a612:	f1a4 0904 	sub.w	r9, r4, #4
 800a616:	f844 3c04 	str.w	r3, [r4, #-4]
 800a61a:	461d      	mov	r5, r3
 800a61c:	464c      	mov	r4, r9
 800a61e:	f8cd b008 	str.w	fp, [sp, #8]
 800a622:	9903      	ldr	r1, [sp, #12]
 800a624:	e7d7      	b.n	800a5d6 <__hexnan+0x2e>
 800a626:	2a29      	cmp	r2, #41	; 0x29
 800a628:	d155      	bne.n	800a6d6 <__hexnan+0x12e>
 800a62a:	3102      	adds	r1, #2
 800a62c:	f8ca 1000 	str.w	r1, [sl]
 800a630:	f1bb 0f00 	cmp.w	fp, #0
 800a634:	d04f      	beq.n	800a6d6 <__hexnan+0x12e>
 800a636:	454c      	cmp	r4, r9
 800a638:	d206      	bcs.n	800a648 <__hexnan+0xa0>
 800a63a:	2d07      	cmp	r5, #7
 800a63c:	dc04      	bgt.n	800a648 <__hexnan+0xa0>
 800a63e:	462a      	mov	r2, r5
 800a640:	4649      	mov	r1, r9
 800a642:	4620      	mov	r0, r4
 800a644:	f7ff ff8a 	bl	800a55c <L_shift>
 800a648:	4544      	cmp	r4, r8
 800a64a:	d934      	bls.n	800a6b6 <__hexnan+0x10e>
 800a64c:	4623      	mov	r3, r4
 800a64e:	f1a8 0204 	sub.w	r2, r8, #4
 800a652:	f853 1b04 	ldr.w	r1, [r3], #4
 800a656:	429f      	cmp	r7, r3
 800a658:	f842 1f04 	str.w	r1, [r2, #4]!
 800a65c:	d2f9      	bcs.n	800a652 <__hexnan+0xaa>
 800a65e:	1b3b      	subs	r3, r7, r4
 800a660:	f023 0303 	bic.w	r3, r3, #3
 800a664:	3304      	adds	r3, #4
 800a666:	3e03      	subs	r6, #3
 800a668:	3401      	adds	r4, #1
 800a66a:	42a6      	cmp	r6, r4
 800a66c:	bf38      	it	cc
 800a66e:	2304      	movcc	r3, #4
 800a670:	2200      	movs	r2, #0
 800a672:	4443      	add	r3, r8
 800a674:	f843 2b04 	str.w	r2, [r3], #4
 800a678:	429f      	cmp	r7, r3
 800a67a:	d2fb      	bcs.n	800a674 <__hexnan+0xcc>
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	b91b      	cbnz	r3, 800a688 <__hexnan+0xe0>
 800a680:	4547      	cmp	r7, r8
 800a682:	d126      	bne.n	800a6d2 <__hexnan+0x12a>
 800a684:	2301      	movs	r3, #1
 800a686:	603b      	str	r3, [r7, #0]
 800a688:	2005      	movs	r0, #5
 800a68a:	e025      	b.n	800a6d8 <__hexnan+0x130>
 800a68c:	3501      	adds	r5, #1
 800a68e:	2d08      	cmp	r5, #8
 800a690:	f10b 0b01 	add.w	fp, fp, #1
 800a694:	dd06      	ble.n	800a6a4 <__hexnan+0xfc>
 800a696:	4544      	cmp	r4, r8
 800a698:	d9c3      	bls.n	800a622 <__hexnan+0x7a>
 800a69a:	2300      	movs	r3, #0
 800a69c:	2501      	movs	r5, #1
 800a69e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6a2:	3c04      	subs	r4, #4
 800a6a4:	6822      	ldr	r2, [r4, #0]
 800a6a6:	f000 000f 	and.w	r0, r0, #15
 800a6aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a6ae:	6020      	str	r0, [r4, #0]
 800a6b0:	e7b7      	b.n	800a622 <__hexnan+0x7a>
 800a6b2:	2508      	movs	r5, #8
 800a6b4:	e7b5      	b.n	800a622 <__hexnan+0x7a>
 800a6b6:	9b01      	ldr	r3, [sp, #4]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d0df      	beq.n	800a67c <__hexnan+0xd4>
 800a6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c0:	f1c3 0320 	rsb	r3, r3, #32
 800a6c4:	40da      	lsrs	r2, r3
 800a6c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	f846 3c04 	str.w	r3, [r6, #-4]
 800a6d0:	e7d4      	b.n	800a67c <__hexnan+0xd4>
 800a6d2:	3f04      	subs	r7, #4
 800a6d4:	e7d2      	b.n	800a67c <__hexnan+0xd4>
 800a6d6:	2004      	movs	r0, #4
 800a6d8:	b007      	add	sp, #28
 800a6da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a6de <__ascii_mbtowc>:
 800a6de:	b082      	sub	sp, #8
 800a6e0:	b901      	cbnz	r1, 800a6e4 <__ascii_mbtowc+0x6>
 800a6e2:	a901      	add	r1, sp, #4
 800a6e4:	b142      	cbz	r2, 800a6f8 <__ascii_mbtowc+0x1a>
 800a6e6:	b14b      	cbz	r3, 800a6fc <__ascii_mbtowc+0x1e>
 800a6e8:	7813      	ldrb	r3, [r2, #0]
 800a6ea:	600b      	str	r3, [r1, #0]
 800a6ec:	7812      	ldrb	r2, [r2, #0]
 800a6ee:	1e10      	subs	r0, r2, #0
 800a6f0:	bf18      	it	ne
 800a6f2:	2001      	movne	r0, #1
 800a6f4:	b002      	add	sp, #8
 800a6f6:	4770      	bx	lr
 800a6f8:	4610      	mov	r0, r2
 800a6fa:	e7fb      	b.n	800a6f4 <__ascii_mbtowc+0x16>
 800a6fc:	f06f 0001 	mvn.w	r0, #1
 800a700:	e7f8      	b.n	800a6f4 <__ascii_mbtowc+0x16>

0800a702 <_realloc_r>:
 800a702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a706:	4680      	mov	r8, r0
 800a708:	4614      	mov	r4, r2
 800a70a:	460e      	mov	r6, r1
 800a70c:	b921      	cbnz	r1, 800a718 <_realloc_r+0x16>
 800a70e:	4611      	mov	r1, r2
 800a710:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a714:	f7fd bab0 	b.w	8007c78 <_malloc_r>
 800a718:	b92a      	cbnz	r2, 800a726 <_realloc_r+0x24>
 800a71a:	f7fd fa3d 	bl	8007b98 <_free_r>
 800a71e:	4625      	mov	r5, r4
 800a720:	4628      	mov	r0, r5
 800a722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a726:	f000 f8b6 	bl	800a896 <_malloc_usable_size_r>
 800a72a:	4284      	cmp	r4, r0
 800a72c:	4607      	mov	r7, r0
 800a72e:	d802      	bhi.n	800a736 <_realloc_r+0x34>
 800a730:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a734:	d812      	bhi.n	800a75c <_realloc_r+0x5a>
 800a736:	4621      	mov	r1, r4
 800a738:	4640      	mov	r0, r8
 800a73a:	f7fd fa9d 	bl	8007c78 <_malloc_r>
 800a73e:	4605      	mov	r5, r0
 800a740:	2800      	cmp	r0, #0
 800a742:	d0ed      	beq.n	800a720 <_realloc_r+0x1e>
 800a744:	42bc      	cmp	r4, r7
 800a746:	4622      	mov	r2, r4
 800a748:	4631      	mov	r1, r6
 800a74a:	bf28      	it	cs
 800a74c:	463a      	movcs	r2, r7
 800a74e:	f7ff fc27 	bl	8009fa0 <memcpy>
 800a752:	4631      	mov	r1, r6
 800a754:	4640      	mov	r0, r8
 800a756:	f7fd fa1f 	bl	8007b98 <_free_r>
 800a75a:	e7e1      	b.n	800a720 <_realloc_r+0x1e>
 800a75c:	4635      	mov	r5, r6
 800a75e:	e7df      	b.n	800a720 <_realloc_r+0x1e>

0800a760 <_strtoul_l.constprop.0>:
 800a760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a764:	4686      	mov	lr, r0
 800a766:	460d      	mov	r5, r1
 800a768:	4f35      	ldr	r7, [pc, #212]	; (800a840 <_strtoul_l.constprop.0+0xe0>)
 800a76a:	4628      	mov	r0, r5
 800a76c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a770:	5d3e      	ldrb	r6, [r7, r4]
 800a772:	f016 0608 	ands.w	r6, r6, #8
 800a776:	d1f8      	bne.n	800a76a <_strtoul_l.constprop.0+0xa>
 800a778:	2c2d      	cmp	r4, #45	; 0x2d
 800a77a:	d130      	bne.n	800a7de <_strtoul_l.constprop.0+0x7e>
 800a77c:	2601      	movs	r6, #1
 800a77e:	782c      	ldrb	r4, [r5, #0]
 800a780:	1c85      	adds	r5, r0, #2
 800a782:	2b00      	cmp	r3, #0
 800a784:	d057      	beq.n	800a836 <_strtoul_l.constprop.0+0xd6>
 800a786:	2b10      	cmp	r3, #16
 800a788:	d109      	bne.n	800a79e <_strtoul_l.constprop.0+0x3e>
 800a78a:	2c30      	cmp	r4, #48	; 0x30
 800a78c:	d107      	bne.n	800a79e <_strtoul_l.constprop.0+0x3e>
 800a78e:	7828      	ldrb	r0, [r5, #0]
 800a790:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a794:	2858      	cmp	r0, #88	; 0x58
 800a796:	d149      	bne.n	800a82c <_strtoul_l.constprop.0+0xcc>
 800a798:	2310      	movs	r3, #16
 800a79a:	786c      	ldrb	r4, [r5, #1]
 800a79c:	3502      	adds	r5, #2
 800a79e:	f04f 38ff 	mov.w	r8, #4294967295
 800a7a2:	fbb8 f8f3 	udiv	r8, r8, r3
 800a7a6:	2700      	movs	r7, #0
 800a7a8:	fb03 f908 	mul.w	r9, r3, r8
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	ea6f 0909 	mvn.w	r9, r9
 800a7b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a7b6:	f1bc 0f09 	cmp.w	ip, #9
 800a7ba:	d815      	bhi.n	800a7e8 <_strtoul_l.constprop.0+0x88>
 800a7bc:	4664      	mov	r4, ip
 800a7be:	42a3      	cmp	r3, r4
 800a7c0:	dd23      	ble.n	800a80a <_strtoul_l.constprop.0+0xaa>
 800a7c2:	f1b7 3fff 	cmp.w	r7, #4294967295
 800a7c6:	d007      	beq.n	800a7d8 <_strtoul_l.constprop.0+0x78>
 800a7c8:	4580      	cmp	r8, r0
 800a7ca:	d31b      	bcc.n	800a804 <_strtoul_l.constprop.0+0xa4>
 800a7cc:	d101      	bne.n	800a7d2 <_strtoul_l.constprop.0+0x72>
 800a7ce:	45a1      	cmp	r9, r4
 800a7d0:	db18      	blt.n	800a804 <_strtoul_l.constprop.0+0xa4>
 800a7d2:	2701      	movs	r7, #1
 800a7d4:	fb00 4003 	mla	r0, r0, r3, r4
 800a7d8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a7dc:	e7e9      	b.n	800a7b2 <_strtoul_l.constprop.0+0x52>
 800a7de:	2c2b      	cmp	r4, #43	; 0x2b
 800a7e0:	bf04      	itt	eq
 800a7e2:	782c      	ldrbeq	r4, [r5, #0]
 800a7e4:	1c85      	addeq	r5, r0, #2
 800a7e6:	e7cc      	b.n	800a782 <_strtoul_l.constprop.0+0x22>
 800a7e8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a7ec:	f1bc 0f19 	cmp.w	ip, #25
 800a7f0:	d801      	bhi.n	800a7f6 <_strtoul_l.constprop.0+0x96>
 800a7f2:	3c37      	subs	r4, #55	; 0x37
 800a7f4:	e7e3      	b.n	800a7be <_strtoul_l.constprop.0+0x5e>
 800a7f6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a7fa:	f1bc 0f19 	cmp.w	ip, #25
 800a7fe:	d804      	bhi.n	800a80a <_strtoul_l.constprop.0+0xaa>
 800a800:	3c57      	subs	r4, #87	; 0x57
 800a802:	e7dc      	b.n	800a7be <_strtoul_l.constprop.0+0x5e>
 800a804:	f04f 37ff 	mov.w	r7, #4294967295
 800a808:	e7e6      	b.n	800a7d8 <_strtoul_l.constprop.0+0x78>
 800a80a:	1c7b      	adds	r3, r7, #1
 800a80c:	d106      	bne.n	800a81c <_strtoul_l.constprop.0+0xbc>
 800a80e:	2322      	movs	r3, #34	; 0x22
 800a810:	4638      	mov	r0, r7
 800a812:	f8ce 3000 	str.w	r3, [lr]
 800a816:	b932      	cbnz	r2, 800a826 <_strtoul_l.constprop.0+0xc6>
 800a818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a81c:	b106      	cbz	r6, 800a820 <_strtoul_l.constprop.0+0xc0>
 800a81e:	4240      	negs	r0, r0
 800a820:	2a00      	cmp	r2, #0
 800a822:	d0f9      	beq.n	800a818 <_strtoul_l.constprop.0+0xb8>
 800a824:	b107      	cbz	r7, 800a828 <_strtoul_l.constprop.0+0xc8>
 800a826:	1e69      	subs	r1, r5, #1
 800a828:	6011      	str	r1, [r2, #0]
 800a82a:	e7f5      	b.n	800a818 <_strtoul_l.constprop.0+0xb8>
 800a82c:	2430      	movs	r4, #48	; 0x30
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d1b5      	bne.n	800a79e <_strtoul_l.constprop.0+0x3e>
 800a832:	2308      	movs	r3, #8
 800a834:	e7b3      	b.n	800a79e <_strtoul_l.constprop.0+0x3e>
 800a836:	2c30      	cmp	r4, #48	; 0x30
 800a838:	d0a9      	beq.n	800a78e <_strtoul_l.constprop.0+0x2e>
 800a83a:	230a      	movs	r3, #10
 800a83c:	e7af      	b.n	800a79e <_strtoul_l.constprop.0+0x3e>
 800a83e:	bf00      	nop
 800a840:	0800b0e9 	.word	0x0800b0e9

0800a844 <_strtoul_r>:
 800a844:	f7ff bf8c 	b.w	800a760 <_strtoul_l.constprop.0>

0800a848 <__ascii_wctomb>:
 800a848:	4603      	mov	r3, r0
 800a84a:	4608      	mov	r0, r1
 800a84c:	b141      	cbz	r1, 800a860 <__ascii_wctomb+0x18>
 800a84e:	2aff      	cmp	r2, #255	; 0xff
 800a850:	d904      	bls.n	800a85c <__ascii_wctomb+0x14>
 800a852:	228a      	movs	r2, #138	; 0x8a
 800a854:	f04f 30ff 	mov.w	r0, #4294967295
 800a858:	601a      	str	r2, [r3, #0]
 800a85a:	4770      	bx	lr
 800a85c:	2001      	movs	r0, #1
 800a85e:	700a      	strb	r2, [r1, #0]
 800a860:	4770      	bx	lr
	...

0800a864 <fiprintf>:
 800a864:	b40e      	push	{r1, r2, r3}
 800a866:	b503      	push	{r0, r1, lr}
 800a868:	4601      	mov	r1, r0
 800a86a:	ab03      	add	r3, sp, #12
 800a86c:	4805      	ldr	r0, [pc, #20]	; (800a884 <fiprintf+0x20>)
 800a86e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a872:	6800      	ldr	r0, [r0, #0]
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	f000 f83d 	bl	800a8f4 <_vfiprintf_r>
 800a87a:	b002      	add	sp, #8
 800a87c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a880:	b003      	add	sp, #12
 800a882:	4770      	bx	lr
 800a884:	20000064 	.word	0x20000064

0800a888 <abort>:
 800a888:	2006      	movs	r0, #6
 800a88a:	b508      	push	{r3, lr}
 800a88c:	f000 fa0a 	bl	800aca4 <raise>
 800a890:	2001      	movs	r0, #1
 800a892:	f7f7 f972 	bl	8001b7a <_exit>

0800a896 <_malloc_usable_size_r>:
 800a896:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a89a:	1f18      	subs	r0, r3, #4
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	bfbc      	itt	lt
 800a8a0:	580b      	ldrlt	r3, [r1, r0]
 800a8a2:	18c0      	addlt	r0, r0, r3
 800a8a4:	4770      	bx	lr

0800a8a6 <__sfputc_r>:
 800a8a6:	6893      	ldr	r3, [r2, #8]
 800a8a8:	b410      	push	{r4}
 800a8aa:	3b01      	subs	r3, #1
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	6093      	str	r3, [r2, #8]
 800a8b0:	da07      	bge.n	800a8c2 <__sfputc_r+0x1c>
 800a8b2:	6994      	ldr	r4, [r2, #24]
 800a8b4:	42a3      	cmp	r3, r4
 800a8b6:	db01      	blt.n	800a8bc <__sfputc_r+0x16>
 800a8b8:	290a      	cmp	r1, #10
 800a8ba:	d102      	bne.n	800a8c2 <__sfputc_r+0x1c>
 800a8bc:	bc10      	pop	{r4}
 800a8be:	f000 b933 	b.w	800ab28 <__swbuf_r>
 800a8c2:	6813      	ldr	r3, [r2, #0]
 800a8c4:	1c58      	adds	r0, r3, #1
 800a8c6:	6010      	str	r0, [r2, #0]
 800a8c8:	7019      	strb	r1, [r3, #0]
 800a8ca:	4608      	mov	r0, r1
 800a8cc:	bc10      	pop	{r4}
 800a8ce:	4770      	bx	lr

0800a8d0 <__sfputs_r>:
 800a8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	460f      	mov	r7, r1
 800a8d6:	4614      	mov	r4, r2
 800a8d8:	18d5      	adds	r5, r2, r3
 800a8da:	42ac      	cmp	r4, r5
 800a8dc:	d101      	bne.n	800a8e2 <__sfputs_r+0x12>
 800a8de:	2000      	movs	r0, #0
 800a8e0:	e007      	b.n	800a8f2 <__sfputs_r+0x22>
 800a8e2:	463a      	mov	r2, r7
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ea:	f7ff ffdc 	bl	800a8a6 <__sfputc_r>
 800a8ee:	1c43      	adds	r3, r0, #1
 800a8f0:	d1f3      	bne.n	800a8da <__sfputs_r+0xa>
 800a8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8f4 <_vfiprintf_r>:
 800a8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f8:	460d      	mov	r5, r1
 800a8fa:	4614      	mov	r4, r2
 800a8fc:	4698      	mov	r8, r3
 800a8fe:	4606      	mov	r6, r0
 800a900:	b09d      	sub	sp, #116	; 0x74
 800a902:	b118      	cbz	r0, 800a90c <_vfiprintf_r+0x18>
 800a904:	6a03      	ldr	r3, [r0, #32]
 800a906:	b90b      	cbnz	r3, 800a90c <_vfiprintf_r+0x18>
 800a908:	f7fc f980 	bl	8006c0c <__sinit>
 800a90c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a90e:	07d9      	lsls	r1, r3, #31
 800a910:	d405      	bmi.n	800a91e <_vfiprintf_r+0x2a>
 800a912:	89ab      	ldrh	r3, [r5, #12]
 800a914:	059a      	lsls	r2, r3, #22
 800a916:	d402      	bmi.n	800a91e <_vfiprintf_r+0x2a>
 800a918:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a91a:	f7fc faba 	bl	8006e92 <__retarget_lock_acquire_recursive>
 800a91e:	89ab      	ldrh	r3, [r5, #12]
 800a920:	071b      	lsls	r3, r3, #28
 800a922:	d501      	bpl.n	800a928 <_vfiprintf_r+0x34>
 800a924:	692b      	ldr	r3, [r5, #16]
 800a926:	b99b      	cbnz	r3, 800a950 <_vfiprintf_r+0x5c>
 800a928:	4629      	mov	r1, r5
 800a92a:	4630      	mov	r0, r6
 800a92c:	f000 f93a 	bl	800aba4 <__swsetup_r>
 800a930:	b170      	cbz	r0, 800a950 <_vfiprintf_r+0x5c>
 800a932:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a934:	07dc      	lsls	r4, r3, #31
 800a936:	d504      	bpl.n	800a942 <_vfiprintf_r+0x4e>
 800a938:	f04f 30ff 	mov.w	r0, #4294967295
 800a93c:	b01d      	add	sp, #116	; 0x74
 800a93e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a942:	89ab      	ldrh	r3, [r5, #12]
 800a944:	0598      	lsls	r0, r3, #22
 800a946:	d4f7      	bmi.n	800a938 <_vfiprintf_r+0x44>
 800a948:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a94a:	f7fc faa3 	bl	8006e94 <__retarget_lock_release_recursive>
 800a94e:	e7f3      	b.n	800a938 <_vfiprintf_r+0x44>
 800a950:	2300      	movs	r3, #0
 800a952:	9309      	str	r3, [sp, #36]	; 0x24
 800a954:	2320      	movs	r3, #32
 800a956:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a95a:	2330      	movs	r3, #48	; 0x30
 800a95c:	f04f 0901 	mov.w	r9, #1
 800a960:	f8cd 800c 	str.w	r8, [sp, #12]
 800a964:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800ab14 <_vfiprintf_r+0x220>
 800a968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a96c:	4623      	mov	r3, r4
 800a96e:	469a      	mov	sl, r3
 800a970:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a974:	b10a      	cbz	r2, 800a97a <_vfiprintf_r+0x86>
 800a976:	2a25      	cmp	r2, #37	; 0x25
 800a978:	d1f9      	bne.n	800a96e <_vfiprintf_r+0x7a>
 800a97a:	ebba 0b04 	subs.w	fp, sl, r4
 800a97e:	d00b      	beq.n	800a998 <_vfiprintf_r+0xa4>
 800a980:	465b      	mov	r3, fp
 800a982:	4622      	mov	r2, r4
 800a984:	4629      	mov	r1, r5
 800a986:	4630      	mov	r0, r6
 800a988:	f7ff ffa2 	bl	800a8d0 <__sfputs_r>
 800a98c:	3001      	adds	r0, #1
 800a98e:	f000 80a9 	beq.w	800aae4 <_vfiprintf_r+0x1f0>
 800a992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a994:	445a      	add	r2, fp
 800a996:	9209      	str	r2, [sp, #36]	; 0x24
 800a998:	f89a 3000 	ldrb.w	r3, [sl]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f000 80a1 	beq.w	800aae4 <_vfiprintf_r+0x1f0>
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9ac:	f10a 0a01 	add.w	sl, sl, #1
 800a9b0:	9304      	str	r3, [sp, #16]
 800a9b2:	9307      	str	r3, [sp, #28]
 800a9b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9b8:	931a      	str	r3, [sp, #104]	; 0x68
 800a9ba:	4654      	mov	r4, sl
 800a9bc:	2205      	movs	r2, #5
 800a9be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9c2:	4854      	ldr	r0, [pc, #336]	; (800ab14 <_vfiprintf_r+0x220>)
 800a9c4:	f7fc fa67 	bl	8006e96 <memchr>
 800a9c8:	9a04      	ldr	r2, [sp, #16]
 800a9ca:	b9d8      	cbnz	r0, 800aa04 <_vfiprintf_r+0x110>
 800a9cc:	06d1      	lsls	r1, r2, #27
 800a9ce:	bf44      	itt	mi
 800a9d0:	2320      	movmi	r3, #32
 800a9d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9d6:	0713      	lsls	r3, r2, #28
 800a9d8:	bf44      	itt	mi
 800a9da:	232b      	movmi	r3, #43	; 0x2b
 800a9dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a9e0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9e6:	d015      	beq.n	800aa14 <_vfiprintf_r+0x120>
 800a9e8:	4654      	mov	r4, sl
 800a9ea:	2000      	movs	r0, #0
 800a9ec:	f04f 0c0a 	mov.w	ip, #10
 800a9f0:	9a07      	ldr	r2, [sp, #28]
 800a9f2:	4621      	mov	r1, r4
 800a9f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9f8:	3b30      	subs	r3, #48	; 0x30
 800a9fa:	2b09      	cmp	r3, #9
 800a9fc:	d94d      	bls.n	800aa9a <_vfiprintf_r+0x1a6>
 800a9fe:	b1b0      	cbz	r0, 800aa2e <_vfiprintf_r+0x13a>
 800aa00:	9207      	str	r2, [sp, #28]
 800aa02:	e014      	b.n	800aa2e <_vfiprintf_r+0x13a>
 800aa04:	eba0 0308 	sub.w	r3, r0, r8
 800aa08:	fa09 f303 	lsl.w	r3, r9, r3
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	46a2      	mov	sl, r4
 800aa10:	9304      	str	r3, [sp, #16]
 800aa12:	e7d2      	b.n	800a9ba <_vfiprintf_r+0xc6>
 800aa14:	9b03      	ldr	r3, [sp, #12]
 800aa16:	1d19      	adds	r1, r3, #4
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	9103      	str	r1, [sp, #12]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	bfbb      	ittet	lt
 800aa20:	425b      	neglt	r3, r3
 800aa22:	f042 0202 	orrlt.w	r2, r2, #2
 800aa26:	9307      	strge	r3, [sp, #28]
 800aa28:	9307      	strlt	r3, [sp, #28]
 800aa2a:	bfb8      	it	lt
 800aa2c:	9204      	strlt	r2, [sp, #16]
 800aa2e:	7823      	ldrb	r3, [r4, #0]
 800aa30:	2b2e      	cmp	r3, #46	; 0x2e
 800aa32:	d10c      	bne.n	800aa4e <_vfiprintf_r+0x15a>
 800aa34:	7863      	ldrb	r3, [r4, #1]
 800aa36:	2b2a      	cmp	r3, #42	; 0x2a
 800aa38:	d134      	bne.n	800aaa4 <_vfiprintf_r+0x1b0>
 800aa3a:	9b03      	ldr	r3, [sp, #12]
 800aa3c:	3402      	adds	r4, #2
 800aa3e:	1d1a      	adds	r2, r3, #4
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	9203      	str	r2, [sp, #12]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bfb8      	it	lt
 800aa48:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa4c:	9305      	str	r3, [sp, #20]
 800aa4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ab18 <_vfiprintf_r+0x224>
 800aa52:	2203      	movs	r2, #3
 800aa54:	4650      	mov	r0, sl
 800aa56:	7821      	ldrb	r1, [r4, #0]
 800aa58:	f7fc fa1d 	bl	8006e96 <memchr>
 800aa5c:	b138      	cbz	r0, 800aa6e <_vfiprintf_r+0x17a>
 800aa5e:	2240      	movs	r2, #64	; 0x40
 800aa60:	9b04      	ldr	r3, [sp, #16]
 800aa62:	eba0 000a 	sub.w	r0, r0, sl
 800aa66:	4082      	lsls	r2, r0
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	3401      	adds	r4, #1
 800aa6c:	9304      	str	r3, [sp, #16]
 800aa6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa72:	2206      	movs	r2, #6
 800aa74:	4829      	ldr	r0, [pc, #164]	; (800ab1c <_vfiprintf_r+0x228>)
 800aa76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa7a:	f7fc fa0c 	bl	8006e96 <memchr>
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	d03f      	beq.n	800ab02 <_vfiprintf_r+0x20e>
 800aa82:	4b27      	ldr	r3, [pc, #156]	; (800ab20 <_vfiprintf_r+0x22c>)
 800aa84:	bb1b      	cbnz	r3, 800aace <_vfiprintf_r+0x1da>
 800aa86:	9b03      	ldr	r3, [sp, #12]
 800aa88:	3307      	adds	r3, #7
 800aa8a:	f023 0307 	bic.w	r3, r3, #7
 800aa8e:	3308      	adds	r3, #8
 800aa90:	9303      	str	r3, [sp, #12]
 800aa92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa94:	443b      	add	r3, r7
 800aa96:	9309      	str	r3, [sp, #36]	; 0x24
 800aa98:	e768      	b.n	800a96c <_vfiprintf_r+0x78>
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	2001      	movs	r0, #1
 800aa9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800aaa2:	e7a6      	b.n	800a9f2 <_vfiprintf_r+0xfe>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	f04f 0c0a 	mov.w	ip, #10
 800aaaa:	4619      	mov	r1, r3
 800aaac:	3401      	adds	r4, #1
 800aaae:	9305      	str	r3, [sp, #20]
 800aab0:	4620      	mov	r0, r4
 800aab2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aab6:	3a30      	subs	r2, #48	; 0x30
 800aab8:	2a09      	cmp	r2, #9
 800aaba:	d903      	bls.n	800aac4 <_vfiprintf_r+0x1d0>
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d0c6      	beq.n	800aa4e <_vfiprintf_r+0x15a>
 800aac0:	9105      	str	r1, [sp, #20]
 800aac2:	e7c4      	b.n	800aa4e <_vfiprintf_r+0x15a>
 800aac4:	4604      	mov	r4, r0
 800aac6:	2301      	movs	r3, #1
 800aac8:	fb0c 2101 	mla	r1, ip, r1, r2
 800aacc:	e7f0      	b.n	800aab0 <_vfiprintf_r+0x1bc>
 800aace:	ab03      	add	r3, sp, #12
 800aad0:	9300      	str	r3, [sp, #0]
 800aad2:	462a      	mov	r2, r5
 800aad4:	4630      	mov	r0, r6
 800aad6:	4b13      	ldr	r3, [pc, #76]	; (800ab24 <_vfiprintf_r+0x230>)
 800aad8:	a904      	add	r1, sp, #16
 800aada:	f7fb fa3b 	bl	8005f54 <_printf_float>
 800aade:	4607      	mov	r7, r0
 800aae0:	1c78      	adds	r0, r7, #1
 800aae2:	d1d6      	bne.n	800aa92 <_vfiprintf_r+0x19e>
 800aae4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aae6:	07d9      	lsls	r1, r3, #31
 800aae8:	d405      	bmi.n	800aaf6 <_vfiprintf_r+0x202>
 800aaea:	89ab      	ldrh	r3, [r5, #12]
 800aaec:	059a      	lsls	r2, r3, #22
 800aaee:	d402      	bmi.n	800aaf6 <_vfiprintf_r+0x202>
 800aaf0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aaf2:	f7fc f9cf 	bl	8006e94 <__retarget_lock_release_recursive>
 800aaf6:	89ab      	ldrh	r3, [r5, #12]
 800aaf8:	065b      	lsls	r3, r3, #25
 800aafa:	f53f af1d 	bmi.w	800a938 <_vfiprintf_r+0x44>
 800aafe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab00:	e71c      	b.n	800a93c <_vfiprintf_r+0x48>
 800ab02:	ab03      	add	r3, sp, #12
 800ab04:	9300      	str	r3, [sp, #0]
 800ab06:	462a      	mov	r2, r5
 800ab08:	4630      	mov	r0, r6
 800ab0a:	4b06      	ldr	r3, [pc, #24]	; (800ab24 <_vfiprintf_r+0x230>)
 800ab0c:	a904      	add	r1, sp, #16
 800ab0e:	f7fb fcc1 	bl	8006494 <_printf_i>
 800ab12:	e7e4      	b.n	800aade <_vfiprintf_r+0x1ea>
 800ab14:	0800b1e9 	.word	0x0800b1e9
 800ab18:	0800b1ef 	.word	0x0800b1ef
 800ab1c:	0800b1f3 	.word	0x0800b1f3
 800ab20:	08005f55 	.word	0x08005f55
 800ab24:	0800a8d1 	.word	0x0800a8d1

0800ab28 <__swbuf_r>:
 800ab28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2a:	460e      	mov	r6, r1
 800ab2c:	4614      	mov	r4, r2
 800ab2e:	4605      	mov	r5, r0
 800ab30:	b118      	cbz	r0, 800ab3a <__swbuf_r+0x12>
 800ab32:	6a03      	ldr	r3, [r0, #32]
 800ab34:	b90b      	cbnz	r3, 800ab3a <__swbuf_r+0x12>
 800ab36:	f7fc f869 	bl	8006c0c <__sinit>
 800ab3a:	69a3      	ldr	r3, [r4, #24]
 800ab3c:	60a3      	str	r3, [r4, #8]
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	071a      	lsls	r2, r3, #28
 800ab42:	d525      	bpl.n	800ab90 <__swbuf_r+0x68>
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	b31b      	cbz	r3, 800ab90 <__swbuf_r+0x68>
 800ab48:	6823      	ldr	r3, [r4, #0]
 800ab4a:	6922      	ldr	r2, [r4, #16]
 800ab4c:	b2f6      	uxtb	r6, r6
 800ab4e:	1a98      	subs	r0, r3, r2
 800ab50:	6963      	ldr	r3, [r4, #20]
 800ab52:	4637      	mov	r7, r6
 800ab54:	4283      	cmp	r3, r0
 800ab56:	dc04      	bgt.n	800ab62 <__swbuf_r+0x3a>
 800ab58:	4621      	mov	r1, r4
 800ab5a:	4628      	mov	r0, r5
 800ab5c:	f7ff f94a 	bl	8009df4 <_fflush_r>
 800ab60:	b9e0      	cbnz	r0, 800ab9c <__swbuf_r+0x74>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	3b01      	subs	r3, #1
 800ab66:	60a3      	str	r3, [r4, #8]
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	701e      	strb	r6, [r3, #0]
 800ab70:	6962      	ldr	r2, [r4, #20]
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d004      	beq.n	800ab82 <__swbuf_r+0x5a>
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	07db      	lsls	r3, r3, #31
 800ab7c:	d506      	bpl.n	800ab8c <__swbuf_r+0x64>
 800ab7e:	2e0a      	cmp	r6, #10
 800ab80:	d104      	bne.n	800ab8c <__swbuf_r+0x64>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f7ff f935 	bl	8009df4 <_fflush_r>
 800ab8a:	b938      	cbnz	r0, 800ab9c <__swbuf_r+0x74>
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab90:	4621      	mov	r1, r4
 800ab92:	4628      	mov	r0, r5
 800ab94:	f000 f806 	bl	800aba4 <__swsetup_r>
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d0d5      	beq.n	800ab48 <__swbuf_r+0x20>
 800ab9c:	f04f 37ff 	mov.w	r7, #4294967295
 800aba0:	e7f4      	b.n	800ab8c <__swbuf_r+0x64>
	...

0800aba4 <__swsetup_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4b2a      	ldr	r3, [pc, #168]	; (800ac50 <__swsetup_r+0xac>)
 800aba8:	4605      	mov	r5, r0
 800abaa:	6818      	ldr	r0, [r3, #0]
 800abac:	460c      	mov	r4, r1
 800abae:	b118      	cbz	r0, 800abb8 <__swsetup_r+0x14>
 800abb0:	6a03      	ldr	r3, [r0, #32]
 800abb2:	b90b      	cbnz	r3, 800abb8 <__swsetup_r+0x14>
 800abb4:	f7fc f82a 	bl	8006c0c <__sinit>
 800abb8:	89a3      	ldrh	r3, [r4, #12]
 800abba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abbe:	0718      	lsls	r0, r3, #28
 800abc0:	d422      	bmi.n	800ac08 <__swsetup_r+0x64>
 800abc2:	06d9      	lsls	r1, r3, #27
 800abc4:	d407      	bmi.n	800abd6 <__swsetup_r+0x32>
 800abc6:	2309      	movs	r3, #9
 800abc8:	602b      	str	r3, [r5, #0]
 800abca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800abce:	f04f 30ff 	mov.w	r0, #4294967295
 800abd2:	81a3      	strh	r3, [r4, #12]
 800abd4:	e034      	b.n	800ac40 <__swsetup_r+0x9c>
 800abd6:	0758      	lsls	r0, r3, #29
 800abd8:	d512      	bpl.n	800ac00 <__swsetup_r+0x5c>
 800abda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abdc:	b141      	cbz	r1, 800abf0 <__swsetup_r+0x4c>
 800abde:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abe2:	4299      	cmp	r1, r3
 800abe4:	d002      	beq.n	800abec <__swsetup_r+0x48>
 800abe6:	4628      	mov	r0, r5
 800abe8:	f7fc ffd6 	bl	8007b98 <_free_r>
 800abec:	2300      	movs	r3, #0
 800abee:	6363      	str	r3, [r4, #52]	; 0x34
 800abf0:	89a3      	ldrh	r3, [r4, #12]
 800abf2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800abf6:	81a3      	strh	r3, [r4, #12]
 800abf8:	2300      	movs	r3, #0
 800abfa:	6063      	str	r3, [r4, #4]
 800abfc:	6923      	ldr	r3, [r4, #16]
 800abfe:	6023      	str	r3, [r4, #0]
 800ac00:	89a3      	ldrh	r3, [r4, #12]
 800ac02:	f043 0308 	orr.w	r3, r3, #8
 800ac06:	81a3      	strh	r3, [r4, #12]
 800ac08:	6923      	ldr	r3, [r4, #16]
 800ac0a:	b94b      	cbnz	r3, 800ac20 <__swsetup_r+0x7c>
 800ac0c:	89a3      	ldrh	r3, [r4, #12]
 800ac0e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac16:	d003      	beq.n	800ac20 <__swsetup_r+0x7c>
 800ac18:	4621      	mov	r1, r4
 800ac1a:	4628      	mov	r0, r5
 800ac1c:	f000 f883 	bl	800ad26 <__smakebuf_r>
 800ac20:	89a0      	ldrh	r0, [r4, #12]
 800ac22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac26:	f010 0301 	ands.w	r3, r0, #1
 800ac2a:	d00a      	beq.n	800ac42 <__swsetup_r+0x9e>
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	60a3      	str	r3, [r4, #8]
 800ac30:	6963      	ldr	r3, [r4, #20]
 800ac32:	425b      	negs	r3, r3
 800ac34:	61a3      	str	r3, [r4, #24]
 800ac36:	6923      	ldr	r3, [r4, #16]
 800ac38:	b943      	cbnz	r3, 800ac4c <__swsetup_r+0xa8>
 800ac3a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac3e:	d1c4      	bne.n	800abca <__swsetup_r+0x26>
 800ac40:	bd38      	pop	{r3, r4, r5, pc}
 800ac42:	0781      	lsls	r1, r0, #30
 800ac44:	bf58      	it	pl
 800ac46:	6963      	ldrpl	r3, [r4, #20]
 800ac48:	60a3      	str	r3, [r4, #8]
 800ac4a:	e7f4      	b.n	800ac36 <__swsetup_r+0x92>
 800ac4c:	2000      	movs	r0, #0
 800ac4e:	e7f7      	b.n	800ac40 <__swsetup_r+0x9c>
 800ac50:	20000064 	.word	0x20000064

0800ac54 <_raise_r>:
 800ac54:	291f      	cmp	r1, #31
 800ac56:	b538      	push	{r3, r4, r5, lr}
 800ac58:	4604      	mov	r4, r0
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	d904      	bls.n	800ac68 <_raise_r+0x14>
 800ac5e:	2316      	movs	r3, #22
 800ac60:	6003      	str	r3, [r0, #0]
 800ac62:	f04f 30ff 	mov.w	r0, #4294967295
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ac6a:	b112      	cbz	r2, 800ac72 <_raise_r+0x1e>
 800ac6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac70:	b94b      	cbnz	r3, 800ac86 <_raise_r+0x32>
 800ac72:	4620      	mov	r0, r4
 800ac74:	f000 f830 	bl	800acd8 <_getpid_r>
 800ac78:	462a      	mov	r2, r5
 800ac7a:	4601      	mov	r1, r0
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac82:	f000 b817 	b.w	800acb4 <_kill_r>
 800ac86:	2b01      	cmp	r3, #1
 800ac88:	d00a      	beq.n	800aca0 <_raise_r+0x4c>
 800ac8a:	1c59      	adds	r1, r3, #1
 800ac8c:	d103      	bne.n	800ac96 <_raise_r+0x42>
 800ac8e:	2316      	movs	r3, #22
 800ac90:	6003      	str	r3, [r0, #0]
 800ac92:	2001      	movs	r0, #1
 800ac94:	e7e7      	b.n	800ac66 <_raise_r+0x12>
 800ac96:	2400      	movs	r4, #0
 800ac98:	4628      	mov	r0, r5
 800ac9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ac9e:	4798      	blx	r3
 800aca0:	2000      	movs	r0, #0
 800aca2:	e7e0      	b.n	800ac66 <_raise_r+0x12>

0800aca4 <raise>:
 800aca4:	4b02      	ldr	r3, [pc, #8]	; (800acb0 <raise+0xc>)
 800aca6:	4601      	mov	r1, r0
 800aca8:	6818      	ldr	r0, [r3, #0]
 800acaa:	f7ff bfd3 	b.w	800ac54 <_raise_r>
 800acae:	bf00      	nop
 800acb0:	20000064 	.word	0x20000064

0800acb4 <_kill_r>:
 800acb4:	b538      	push	{r3, r4, r5, lr}
 800acb6:	2300      	movs	r3, #0
 800acb8:	4d06      	ldr	r5, [pc, #24]	; (800acd4 <_kill_r+0x20>)
 800acba:	4604      	mov	r4, r0
 800acbc:	4608      	mov	r0, r1
 800acbe:	4611      	mov	r1, r2
 800acc0:	602b      	str	r3, [r5, #0]
 800acc2:	f7f6 ff4a 	bl	8001b5a <_kill>
 800acc6:	1c43      	adds	r3, r0, #1
 800acc8:	d102      	bne.n	800acd0 <_kill_r+0x1c>
 800acca:	682b      	ldr	r3, [r5, #0]
 800accc:	b103      	cbz	r3, 800acd0 <_kill_r+0x1c>
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	bd38      	pop	{r3, r4, r5, pc}
 800acd2:	bf00      	nop
 800acd4:	20000658 	.word	0x20000658

0800acd8 <_getpid_r>:
 800acd8:	f7f6 bf38 	b.w	8001b4c <_getpid>

0800acdc <__swhatbuf_r>:
 800acdc:	b570      	push	{r4, r5, r6, lr}
 800acde:	460c      	mov	r4, r1
 800ace0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ace4:	4615      	mov	r5, r2
 800ace6:	2900      	cmp	r1, #0
 800ace8:	461e      	mov	r6, r3
 800acea:	b096      	sub	sp, #88	; 0x58
 800acec:	da0c      	bge.n	800ad08 <__swhatbuf_r+0x2c>
 800acee:	89a3      	ldrh	r3, [r4, #12]
 800acf0:	2100      	movs	r1, #0
 800acf2:	f013 0f80 	tst.w	r3, #128	; 0x80
 800acf6:	bf0c      	ite	eq
 800acf8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800acfc:	2340      	movne	r3, #64	; 0x40
 800acfe:	2000      	movs	r0, #0
 800ad00:	6031      	str	r1, [r6, #0]
 800ad02:	602b      	str	r3, [r5, #0]
 800ad04:	b016      	add	sp, #88	; 0x58
 800ad06:	bd70      	pop	{r4, r5, r6, pc}
 800ad08:	466a      	mov	r2, sp
 800ad0a:	f000 f849 	bl	800ada0 <_fstat_r>
 800ad0e:	2800      	cmp	r0, #0
 800ad10:	dbed      	blt.n	800acee <__swhatbuf_r+0x12>
 800ad12:	9901      	ldr	r1, [sp, #4]
 800ad14:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ad18:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ad1c:	4259      	negs	r1, r3
 800ad1e:	4159      	adcs	r1, r3
 800ad20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad24:	e7eb      	b.n	800acfe <__swhatbuf_r+0x22>

0800ad26 <__smakebuf_r>:
 800ad26:	898b      	ldrh	r3, [r1, #12]
 800ad28:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad2a:	079d      	lsls	r5, r3, #30
 800ad2c:	4606      	mov	r6, r0
 800ad2e:	460c      	mov	r4, r1
 800ad30:	d507      	bpl.n	800ad42 <__smakebuf_r+0x1c>
 800ad32:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	6123      	str	r3, [r4, #16]
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	6163      	str	r3, [r4, #20]
 800ad3e:	b002      	add	sp, #8
 800ad40:	bd70      	pop	{r4, r5, r6, pc}
 800ad42:	466a      	mov	r2, sp
 800ad44:	ab01      	add	r3, sp, #4
 800ad46:	f7ff ffc9 	bl	800acdc <__swhatbuf_r>
 800ad4a:	9900      	ldr	r1, [sp, #0]
 800ad4c:	4605      	mov	r5, r0
 800ad4e:	4630      	mov	r0, r6
 800ad50:	f7fc ff92 	bl	8007c78 <_malloc_r>
 800ad54:	b948      	cbnz	r0, 800ad6a <__smakebuf_r+0x44>
 800ad56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad5a:	059a      	lsls	r2, r3, #22
 800ad5c:	d4ef      	bmi.n	800ad3e <__smakebuf_r+0x18>
 800ad5e:	f023 0303 	bic.w	r3, r3, #3
 800ad62:	f043 0302 	orr.w	r3, r3, #2
 800ad66:	81a3      	strh	r3, [r4, #12]
 800ad68:	e7e3      	b.n	800ad32 <__smakebuf_r+0xc>
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	6020      	str	r0, [r4, #0]
 800ad6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad72:	81a3      	strh	r3, [r4, #12]
 800ad74:	9b00      	ldr	r3, [sp, #0]
 800ad76:	6120      	str	r0, [r4, #16]
 800ad78:	6163      	str	r3, [r4, #20]
 800ad7a:	9b01      	ldr	r3, [sp, #4]
 800ad7c:	b15b      	cbz	r3, 800ad96 <__smakebuf_r+0x70>
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad84:	f000 f81e 	bl	800adc4 <_isatty_r>
 800ad88:	b128      	cbz	r0, 800ad96 <__smakebuf_r+0x70>
 800ad8a:	89a3      	ldrh	r3, [r4, #12]
 800ad8c:	f023 0303 	bic.w	r3, r3, #3
 800ad90:	f043 0301 	orr.w	r3, r3, #1
 800ad94:	81a3      	strh	r3, [r4, #12]
 800ad96:	89a3      	ldrh	r3, [r4, #12]
 800ad98:	431d      	orrs	r5, r3
 800ad9a:	81a5      	strh	r5, [r4, #12]
 800ad9c:	e7cf      	b.n	800ad3e <__smakebuf_r+0x18>
	...

0800ada0 <_fstat_r>:
 800ada0:	b538      	push	{r3, r4, r5, lr}
 800ada2:	2300      	movs	r3, #0
 800ada4:	4d06      	ldr	r5, [pc, #24]	; (800adc0 <_fstat_r+0x20>)
 800ada6:	4604      	mov	r4, r0
 800ada8:	4608      	mov	r0, r1
 800adaa:	4611      	mov	r1, r2
 800adac:	602b      	str	r3, [r5, #0]
 800adae:	f7f6 ff32 	bl	8001c16 <_fstat>
 800adb2:	1c43      	adds	r3, r0, #1
 800adb4:	d102      	bne.n	800adbc <_fstat_r+0x1c>
 800adb6:	682b      	ldr	r3, [r5, #0]
 800adb8:	b103      	cbz	r3, 800adbc <_fstat_r+0x1c>
 800adba:	6023      	str	r3, [r4, #0]
 800adbc:	bd38      	pop	{r3, r4, r5, pc}
 800adbe:	bf00      	nop
 800adc0:	20000658 	.word	0x20000658

0800adc4 <_isatty_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	2300      	movs	r3, #0
 800adc8:	4d05      	ldr	r5, [pc, #20]	; (800ade0 <_isatty_r+0x1c>)
 800adca:	4604      	mov	r4, r0
 800adcc:	4608      	mov	r0, r1
 800adce:	602b      	str	r3, [r5, #0]
 800add0:	f7f6 ff30 	bl	8001c34 <_isatty>
 800add4:	1c43      	adds	r3, r0, #1
 800add6:	d102      	bne.n	800adde <_isatty_r+0x1a>
 800add8:	682b      	ldr	r3, [r5, #0]
 800adda:	b103      	cbz	r3, 800adde <_isatty_r+0x1a>
 800addc:	6023      	str	r3, [r4, #0]
 800adde:	bd38      	pop	{r3, r4, r5, pc}
 800ade0:	20000658 	.word	0x20000658

0800ade4 <_init>:
 800ade4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ade6:	bf00      	nop
 800ade8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adea:	bc08      	pop	{r3}
 800adec:	469e      	mov	lr, r3
 800adee:	4770      	bx	lr

0800adf0 <_fini>:
 800adf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adf2:	bf00      	nop
 800adf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adf6:	bc08      	pop	{r3}
 800adf8:	469e      	mov	lr, r3
 800adfa:	4770      	bx	lr
