{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541082406036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  1 12:26:45 2018 " "Processing started: Thu Nov  1 12:26:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541082406340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-archInterface " "Found design unit 1: interface-archInterface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareIfEqual_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareIfEqual_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_n_bits-archMux " "Found design unit 1: mux2x1_n_bits-archMux" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n_bits " "Found entity 1: mux2x1_n_bits" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_n_bits-archMux " "Found design unit 1: mux4x1_n_bits-archMux" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_n_bits " "Found entity 1: mux4x1_n_bits" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset interface.vhd(25) " "VHDL error at interface.vhd(25): object \"reset\" is used but not declared" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "dataOut interface.vhd(25) " "VHDL error at interface.vhd(25): object \"dataOut\" is used but not declared" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out output interface.vhd(25) " "VHDL error at interface.vhd(25): cannot associate formal port \"output\" of mode \"out\" with an expression" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  1 12:26:46 2018 " "Processing ended: Thu Nov  1 12:26:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541082406977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541082406036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  1 12:26:45 2018 " "Processing started: Thu Nov  1 12:26:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541082406038 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541082406340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-archInterface " "Found design unit 1: interface-archInterface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareIfEqual_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareIfEqual_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_n_bits-archMux " "Found design unit 1: mux2x1_n_bits-archMux" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n_bits " "Found entity 1: mux2x1_n_bits" {  } { { "mux2x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux2x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_n_bits-archMux " "Found design unit 1: mux4x1_n_bits-archMux" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_n_bits " "Found entity 1: mux4x1_n_bits" {  } { { "mux4x1_n_bits.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/mux4x1_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset interface.vhd(25) " "VHDL error at interface.vhd(25): object \"reset\" is used but not declared" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "dataOut interface.vhd(25) " "VHDL error at interface.vhd(25): object \"dataOut\" is used but not declared" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out output interface.vhd(25) " "VHDL error at interface.vhd(25): cannot associate formal port \"output\" of mode \"out\" with an expression" {  } { { "interface.vhd" "" { Text "/home/100000000491983/Documentos/INE5406-Sistemas-Digitais/VHDL_R3/interface.vhd" 25 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1541082406773 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  1 12:26:46 2018 " "Processing ended: Thu Nov  1 12:26:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541082406904 ""}
