// Seed: 2817252694
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    output wor id_13,
    input uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wor id_17,
    output tri0 id_18,
    input tri1 id_19,
    output wand id_20
);
  wire id_22;
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
endmodule
