// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_mhsa_kernel_mhsa,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.696000,HLS_SYN_LAT=31004562,HLS_SYN_TPT=none,HLS_SYN_MEM=50,HLS_SYN_DSP=0,HLS_SYN_FF=28175,HLS_SYN_LUT=43641,HLS_VERSION=2025_1}" *)

module kernel_mhsa (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 100'd1;
parameter    ap_ST_fsm_state2 = 100'd2;
parameter    ap_ST_fsm_state3 = 100'd4;
parameter    ap_ST_fsm_state4 = 100'd8;
parameter    ap_ST_fsm_state5 = 100'd16;
parameter    ap_ST_fsm_state6 = 100'd32;
parameter    ap_ST_fsm_state7 = 100'd64;
parameter    ap_ST_fsm_state8 = 100'd128;
parameter    ap_ST_fsm_state9 = 100'd256;
parameter    ap_ST_fsm_state10 = 100'd512;
parameter    ap_ST_fsm_state11 = 100'd1024;
parameter    ap_ST_fsm_state12 = 100'd2048;
parameter    ap_ST_fsm_state13 = 100'd4096;
parameter    ap_ST_fsm_state14 = 100'd8192;
parameter    ap_ST_fsm_state15 = 100'd16384;
parameter    ap_ST_fsm_state16 = 100'd32768;
parameter    ap_ST_fsm_state17 = 100'd65536;
parameter    ap_ST_fsm_state18 = 100'd131072;
parameter    ap_ST_fsm_state19 = 100'd262144;
parameter    ap_ST_fsm_state20 = 100'd524288;
parameter    ap_ST_fsm_state21 = 100'd1048576;
parameter    ap_ST_fsm_state22 = 100'd2097152;
parameter    ap_ST_fsm_state23 = 100'd4194304;
parameter    ap_ST_fsm_state24 = 100'd8388608;
parameter    ap_ST_fsm_state25 = 100'd16777216;
parameter    ap_ST_fsm_state26 = 100'd33554432;
parameter    ap_ST_fsm_state27 = 100'd67108864;
parameter    ap_ST_fsm_state28 = 100'd134217728;
parameter    ap_ST_fsm_state29 = 100'd268435456;
parameter    ap_ST_fsm_state30 = 100'd536870912;
parameter    ap_ST_fsm_state31 = 100'd1073741824;
parameter    ap_ST_fsm_state32 = 100'd2147483648;
parameter    ap_ST_fsm_state33 = 100'd4294967296;
parameter    ap_ST_fsm_state34 = 100'd8589934592;
parameter    ap_ST_fsm_state35 = 100'd17179869184;
parameter    ap_ST_fsm_state36 = 100'd34359738368;
parameter    ap_ST_fsm_state37 = 100'd68719476736;
parameter    ap_ST_fsm_state38 = 100'd137438953472;
parameter    ap_ST_fsm_state39 = 100'd274877906944;
parameter    ap_ST_fsm_state40 = 100'd549755813888;
parameter    ap_ST_fsm_state41 = 100'd1099511627776;
parameter    ap_ST_fsm_state42 = 100'd2199023255552;
parameter    ap_ST_fsm_state43 = 100'd4398046511104;
parameter    ap_ST_fsm_state44 = 100'd8796093022208;
parameter    ap_ST_fsm_state45 = 100'd17592186044416;
parameter    ap_ST_fsm_state46 = 100'd35184372088832;
parameter    ap_ST_fsm_state47 = 100'd70368744177664;
parameter    ap_ST_fsm_state48 = 100'd140737488355328;
parameter    ap_ST_fsm_state49 = 100'd281474976710656;
parameter    ap_ST_fsm_state50 = 100'd562949953421312;
parameter    ap_ST_fsm_state51 = 100'd1125899906842624;
parameter    ap_ST_fsm_state52 = 100'd2251799813685248;
parameter    ap_ST_fsm_state53 = 100'd4503599627370496;
parameter    ap_ST_fsm_state54 = 100'd9007199254740992;
parameter    ap_ST_fsm_state55 = 100'd18014398509481984;
parameter    ap_ST_fsm_state56 = 100'd36028797018963968;
parameter    ap_ST_fsm_state57 = 100'd72057594037927936;
parameter    ap_ST_fsm_state58 = 100'd144115188075855872;
parameter    ap_ST_fsm_state59 = 100'd288230376151711744;
parameter    ap_ST_fsm_state60 = 100'd576460752303423488;
parameter    ap_ST_fsm_state61 = 100'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 100'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 100'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 100'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 100'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 100'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 100'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 100'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 100'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 100'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 100'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 100'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 100'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 100'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 100'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 100'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 100'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 100'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 100'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 100'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 100'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 100'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 100'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 100'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 100'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 100'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 100'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 100'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 100'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 100'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 100'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 100'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 100'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 100'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 100'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 100'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 100'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 100'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 100'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 100'd633825300114114700748351602688;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [99:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] current_token;
wire   [31:0] position;
wire   [63:0] weights;
wire   [63:0] key_cache;
wire   [63:0] value_cache;
reg    gmem0_blk_n_AR;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln53_fu_2344_p2;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state100;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state43;
reg    gmem2_blk_n_AW;
wire    ap_CS_fsm_state61;
reg    gmem2_blk_n_B;
wire    ap_CS_fsm_state74;
reg    gmem3_blk_n_AW;
reg    gmem3_blk_n_B;
reg   [31:0] grp_fu_2183_p2;
reg   [31:0] reg_2201;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state54;
reg   [63:0] value_cache_read_reg_2837;
reg   [63:0] key_cache_read_reg_2843;
reg   [63:0] weights_read_reg_2849;
reg   [31:0] position_read_reg_2858;
wire  signed [61:0] trunc_ln_fu_2207_p4;
reg   [61:0] trunc_ln_reg_3257;
reg   [63:0] gmem0_addr_reg_3263;
reg   [0:0] tmp_reg_3271;
wire   [31:0] mul43_fu_2260_p2;
reg   [31:0] mul43_reg_3277;
wire    ap_CS_fsm_state13;
wire   [31:0] add141_fu_2266_p2;
reg   [31:0] add141_reg_3282;
wire   [32:0] select_ln100_fu_2286_p3;
reg   [32:0] select_ln100_reg_3287;
wire   [37:0] tmp_3_fu_2318_p3;
reg   [37:0] tmp_3_reg_3293;
wire   [3:0] add_ln53_5_fu_2332_p2;
reg   [3:0] add_ln53_5_reg_3304;
wire   [26:0] add_ln53_6_fu_2338_p2;
reg   [26:0] add_ln53_6_reg_3309;
wire   [31:0] grp_fu_2178_p2;
reg   [31:0] p_x_assign_reg_3320;
wire    ap_CS_fsm_state28;
wire   [31:0] grp_fu_2190_p2;
wire  signed [61:0] trunc_ln5_fu_2391_p4;
reg   [61:0] trunc_ln5_reg_3331;
wire   [26:0] add_ln60_fu_2416_p2;
reg   [26:0] add_ln60_reg_3341;
wire    ap_CS_fsm_state55;
wire   [63:0] wq_fu_2424_p2;
reg   [63:0] wq_reg_3346;
wire    ap_CS_fsm_state56;
wire   [26:0] add_ln61_fu_2430_p2;
reg   [26:0] add_ln61_reg_3351;
wire    ap_CS_fsm_state57;
wire   [63:0] wk_fu_2438_p2;
reg   [63:0] wk_reg_3356;
wire    ap_CS_fsm_state58;
wire   [26:0] add_ln62_fu_2444_p2;
reg   [26:0] add_ln62_reg_3361;
wire    ap_CS_fsm_state59;
wire   [22:0] sub_ln53_fu_2467_p2;
reg   [22:0] sub_ln53_reg_3366;
wire    ap_CS_fsm_state60;
wire   [31:0] add_ln53_1_fu_2477_p2;
reg   [31:0] add_ln53_1_reg_3372;
wire   [63:0] wv_fu_2485_p2;
reg   [63:0] wv_reg_3377;
wire  signed [61:0] trunc_ln7_fu_2512_p4;
reg   [61:0] trunc_ln7_reg_3382;
wire  signed [61:0] trunc_ln85_1_fu_2537_p4;
reg   [61:0] trunc_ln85_1_reg_3392;
wire   [3:0] add_ln155_fu_2568_p2;
reg   [3:0] add_ln155_reg_3402;
wire    ap_CS_fsm_state79;
wire   [22:0] or_ln1_fu_2589_p4;
reg   [22:0] or_ln1_reg_3410;
wire   [63:0] wo_fu_2609_p2;
reg   [63:0] wo_reg_3415;
wire   [6:0] p_udiv1_fu_2814_p3;
reg   [6:0] p_udiv1_reg_3612;
wire    ap_CS_fsm_state82;
reg   [6:0] out_rms_vec_address0;
reg    out_rms_vec_ce0;
reg    out_rms_vec_we0;
wire   [31:0] out_rms_vec_q0;
reg   [6:0] out_rms_vec_1_address0;
reg    out_rms_vec_1_ce0;
reg    out_rms_vec_1_we0;
wire   [31:0] out_rms_vec_1_q0;
reg   [6:0] out_rms_vec_2_address0;
reg    out_rms_vec_2_ce0;
reg    out_rms_vec_2_we0;
wire   [31:0] out_rms_vec_2_q0;
reg   [6:0] out_rms_vec_3_address0;
reg    out_rms_vec_3_ce0;
reg    out_rms_vec_3_we0;
wire   [31:0] out_rms_vec_3_q0;
reg   [6:0] out_rms_vec_4_address0;
reg    out_rms_vec_4_ce0;
reg    out_rms_vec_4_we0;
wire   [31:0] out_rms_vec_4_q0;
reg   [6:0] out_rms_vec_5_address0;
reg    out_rms_vec_5_ce0;
reg    out_rms_vec_5_we0;
wire   [31:0] out_rms_vec_5_q0;
reg   [6:0] out_rms_vec_6_address0;
reg    out_rms_vec_6_ce0;
reg    out_rms_vec_6_we0;
wire   [31:0] out_rms_vec_6_q0;
reg   [6:0] out_rms_vec_7_address0;
reg    out_rms_vec_7_ce0;
reg    out_rms_vec_7_we0;
wire   [31:0] out_rms_vec_7_q0;
reg   [6:0] out_q_address0;
reg    out_q_ce0;
reg    out_q_we0;
wire   [31:0] out_q_q0;
reg   [6:0] out_q_1_address0;
reg    out_q_1_ce0;
reg    out_q_1_we0;
wire   [31:0] out_q_1_q0;
reg   [6:0] out_q_2_address0;
reg    out_q_2_ce0;
reg    out_q_2_we0;
wire   [31:0] out_q_2_q0;
reg   [6:0] out_q_3_address0;
reg    out_q_3_ce0;
reg    out_q_3_we0;
wire   [31:0] out_q_3_q0;
reg   [6:0] out_q_4_address0;
reg    out_q_4_ce0;
reg    out_q_4_we0;
wire   [31:0] out_q_4_q0;
reg   [6:0] out_q_5_address0;
reg    out_q_5_ce0;
reg    out_q_5_we0;
wire   [31:0] out_q_5_q0;
reg   [6:0] out_q_6_address0;
reg    out_q_6_ce0;
reg    out_q_6_we0;
wire   [31:0] out_q_6_q0;
reg   [6:0] out_q_7_address0;
reg    out_q_7_ce0;
reg    out_q_7_we0;
wire   [31:0] out_q_7_q0;
reg   [6:0] out_q_rope_address0;
reg    out_q_rope_ce0;
reg    out_q_rope_we0;
wire   [31:0] out_q_rope_q0;
reg   [6:0] out_q_rope_1_address0;
reg    out_q_rope_1_ce0;
reg    out_q_rope_1_we0;
wire   [31:0] out_q_rope_1_q0;
reg   [6:0] out_q_rope_2_address0;
reg    out_q_rope_2_ce0;
reg    out_q_rope_2_we0;
wire   [31:0] out_q_rope_2_q0;
reg   [6:0] out_q_rope_3_address0;
reg    out_q_rope_3_ce0;
reg    out_q_rope_3_we0;
wire   [31:0] out_q_rope_3_q0;
reg   [6:0] out_q_rope_4_address0;
reg    out_q_rope_4_ce0;
reg    out_q_rope_4_we0;
wire   [31:0] out_q_rope_4_q0;
reg   [6:0] out_q_rope_5_address0;
reg    out_q_rope_5_ce0;
reg    out_q_rope_5_we0;
wire   [31:0] out_q_rope_5_q0;
reg   [6:0] out_q_rope_6_address0;
reg    out_q_rope_6_ce0;
reg    out_q_rope_6_we0;
wire   [31:0] out_q_rope_6_q0;
reg   [6:0] out_q_rope_7_address0;
reg    out_q_rope_7_ce0;
reg    out_q_rope_7_we0;
wire   [31:0] out_q_rope_7_q0;
reg   [6:0] out_k_address0;
reg    out_k_ce0;
reg    out_k_we0;
wire   [31:0] out_k_q0;
reg   [6:0] out_k_1_address0;
reg    out_k_1_ce0;
reg    out_k_1_we0;
wire   [31:0] out_k_1_q0;
reg   [6:0] out_k_2_address0;
reg    out_k_2_ce0;
reg    out_k_2_we0;
wire   [31:0] out_k_2_q0;
reg   [6:0] out_k_3_address0;
reg    out_k_3_ce0;
reg    out_k_3_we0;
wire   [31:0] out_k_3_q0;
reg   [6:0] out_k_4_address0;
reg    out_k_4_ce0;
reg    out_k_4_we0;
wire   [31:0] out_k_4_q0;
reg   [6:0] out_k_5_address0;
reg    out_k_5_ce0;
reg    out_k_5_we0;
wire   [31:0] out_k_5_q0;
reg   [6:0] out_k_6_address0;
reg    out_k_6_ce0;
reg    out_k_6_we0;
wire   [31:0] out_k_6_q0;
reg   [6:0] out_k_7_address0;
reg    out_k_7_ce0;
reg    out_k_7_we0;
wire   [31:0] out_k_7_q0;
reg   [6:0] out_k_rope_address0;
reg    out_k_rope_ce0;
reg    out_k_rope_we0;
wire   [31:0] out_k_rope_q0;
reg   [6:0] out_k_rope_1_address0;
reg    out_k_rope_1_ce0;
reg    out_k_rope_1_we0;
wire   [31:0] out_k_rope_1_q0;
reg   [6:0] out_k_rope_2_address0;
reg    out_k_rope_2_ce0;
reg    out_k_rope_2_we0;
wire   [31:0] out_k_rope_2_q0;
reg   [6:0] out_k_rope_3_address0;
reg    out_k_rope_3_ce0;
reg    out_k_rope_3_we0;
wire   [31:0] out_k_rope_3_q0;
reg   [6:0] out_k_rope_4_address0;
reg    out_k_rope_4_ce0;
reg    out_k_rope_4_we0;
wire   [31:0] out_k_rope_4_q0;
reg   [6:0] out_k_rope_5_address0;
reg    out_k_rope_5_ce0;
reg    out_k_rope_5_we0;
wire   [31:0] out_k_rope_5_q0;
reg   [6:0] out_k_rope_6_address0;
reg    out_k_rope_6_ce0;
reg    out_k_rope_6_we0;
wire   [31:0] out_k_rope_6_q0;
reg   [6:0] out_k_rope_7_address0;
reg    out_k_rope_7_ce0;
reg    out_k_rope_7_we0;
wire   [31:0] out_k_rope_7_q0;
reg   [6:0] out_v_address0;
reg    out_v_ce0;
reg    out_v_we0;
wire   [31:0] out_v_q0;
reg   [6:0] out_v_1_address0;
reg    out_v_1_ce0;
reg    out_v_1_we0;
wire   [31:0] out_v_1_q0;
reg   [6:0] out_v_2_address0;
reg    out_v_2_ce0;
reg    out_v_2_we0;
wire   [31:0] out_v_2_q0;
reg   [6:0] out_v_3_address0;
reg    out_v_3_ce0;
reg    out_v_3_we0;
wire   [31:0] out_v_3_q0;
reg   [6:0] out_v_4_address0;
reg    out_v_4_ce0;
reg    out_v_4_we0;
wire   [31:0] out_v_4_q0;
reg   [6:0] out_v_5_address0;
reg    out_v_5_ce0;
reg    out_v_5_we0;
wire   [31:0] out_v_5_q0;
reg   [6:0] out_v_6_address0;
reg    out_v_6_ce0;
reg    out_v_6_we0;
wire   [31:0] out_v_6_q0;
reg   [6:0] out_v_7_address0;
reg    out_v_7_ce0;
reg    out_v_7_we0;
wire   [31:0] out_v_7_q0;
reg   [6:0] xb_address0;
reg    xb_ce0;
reg    xb_we0;
reg   [31:0] xb_d0;
wire   [31:0] xb_q0;
reg   [6:0] xb_1_address0;
reg    xb_1_ce0;
reg    xb_1_we0;
reg   [31:0] xb_1_d0;
wire   [31:0] xb_1_q0;
reg   [6:0] xb_2_address0;
reg    xb_2_ce0;
reg    xb_2_we0;
reg   [31:0] xb_2_d0;
wire   [31:0] xb_2_q0;
reg   [6:0] xb_3_address0;
reg    xb_3_ce0;
reg    xb_3_we0;
reg   [31:0] xb_3_d0;
wire   [31:0] xb_3_q0;
reg   [6:0] xb_4_address0;
reg    xb_4_ce0;
reg    xb_4_we0;
reg   [31:0] xb_4_d0;
wire   [31:0] xb_4_q0;
reg   [6:0] xb_5_address0;
reg    xb_5_ce0;
reg    xb_5_we0;
reg   [31:0] xb_5_d0;
wire   [31:0] xb_5_q0;
reg   [6:0] xb_6_address0;
reg    xb_6_ce0;
reg    xb_6_we0;
reg   [31:0] xb_6_d0;
wire   [31:0] xb_6_q0;
reg   [6:0] xb_7_address0;
reg    xb_7_ce0;
reg    xb_7_we0;
reg   [31:0] xb_7_d0;
wire   [31:0] xb_7_q0;
reg   [6:0] xb2_address0;
reg    xb2_ce0;
reg    xb2_we0;
wire   [31:0] xb2_q0;
reg   [6:0] xb2_1_address0;
reg    xb2_1_ce0;
reg    xb2_1_we0;
wire   [31:0] xb2_1_q0;
reg   [6:0] xb2_2_address0;
reg    xb2_2_ce0;
reg    xb2_2_we0;
wire   [31:0] xb2_2_q0;
reg   [6:0] xb2_3_address0;
reg    xb2_3_ce0;
reg    xb2_3_we0;
wire   [31:0] xb2_3_q0;
reg   [6:0] xb2_4_address0;
reg    xb2_4_ce0;
reg    xb2_4_we0;
wire   [31:0] xb2_4_q0;
reg   [6:0] xb2_5_address0;
reg    xb2_5_ce0;
reg    xb2_5_we0;
wire   [31:0] xb2_5_q0;
reg   [6:0] xb2_6_address0;
reg    xb2_6_ce0;
reg    xb2_6_we0;
wire   [31:0] xb2_6_q0;
reg   [6:0] xb2_7_address0;
reg    xb2_7_ce0;
reg    xb2_7_we0;
wire   [31:0] xb2_7_q0;
reg   [6:0] current_input_address0;
reg    current_input_ce0;
reg    current_input_we0;
reg   [31:0] current_input_d0;
wire   [31:0] current_input_q0;
reg    current_input_ce1;
wire   [31:0] current_input_q1;
reg   [6:0] current_input_8_address0;
reg    current_input_8_ce0;
reg    current_input_8_we0;
reg   [31:0] current_input_8_d0;
wire   [31:0] current_input_8_q0;
reg    current_input_8_ce1;
wire   [31:0] current_input_8_q1;
reg   [6:0] current_input_9_address0;
reg    current_input_9_ce0;
reg    current_input_9_we0;
reg   [31:0] current_input_9_d0;
wire   [31:0] current_input_9_q0;
reg    current_input_9_ce1;
wire   [31:0] current_input_9_q1;
reg   [6:0] current_input_10_address0;
reg    current_input_10_ce0;
reg    current_input_10_we0;
reg   [31:0] current_input_10_d0;
wire   [31:0] current_input_10_q0;
reg    current_input_10_ce1;
wire   [31:0] current_input_10_q1;
reg   [6:0] current_input_11_address0;
reg    current_input_11_ce0;
reg    current_input_11_we0;
reg   [31:0] current_input_11_d0;
wire   [31:0] current_input_11_q0;
reg    current_input_11_ce1;
wire   [31:0] current_input_11_q1;
reg   [6:0] current_input_12_address0;
reg    current_input_12_ce0;
reg    current_input_12_we0;
reg   [31:0] current_input_12_d0;
wire   [31:0] current_input_12_q0;
reg    current_input_12_ce1;
wire   [31:0] current_input_12_q1;
reg   [6:0] current_input_13_address0;
reg    current_input_13_ce0;
reg    current_input_13_we0;
reg   [31:0] current_input_13_d0;
wire   [31:0] current_input_13_q0;
reg    current_input_13_ce1;
wire   [31:0] current_input_13_q1;
reg   [6:0] current_input_14_address0;
reg    current_input_14_ce0;
reg    current_input_14_we0;
reg   [31:0] current_input_14_d0;
wire   [31:0] current_input_14_q0;
reg    current_input_14_ce1;
wire   [31:0] current_input_14_q1;
reg   [8:0] att_address0;
reg    att_ce0;
reg    att_we0;
reg   [31:0] att_d0;
wire   [31:0] att_q0;
reg   [8:0] att_1_address0;
reg    att_1_ce0;
reg    att_1_we0;
reg   [31:0] att_1_d0;
wire   [31:0] att_1_q0;
reg   [8:0] att_2_address0;
reg    att_2_ce0;
reg    att_2_we0;
reg   [31:0] att_2_d0;
wire   [31:0] att_2_q0;
reg   [8:0] att_3_address0;
reg    att_3_ce0;
reg    att_3_we0;
reg   [31:0] att_3_d0;
wire   [31:0] att_3_q0;
reg   [8:0] att_4_address0;
reg    att_4_ce0;
reg    att_4_we0;
reg   [31:0] att_4_d0;
wire   [31:0] att_4_q0;
reg   [8:0] att_5_address0;
reg    att_5_ce0;
reg    att_5_we0;
reg   [31:0] att_5_d0;
wire   [31:0] att_5_q0;
reg   [8:0] att_6_address0;
reg    att_6_ce0;
reg    att_6_we0;
reg   [31:0] att_6_d0;
wire   [31:0] att_6_q0;
reg   [8:0] att_7_address0;
reg    att_7_ce0;
reg    att_7_we0;
reg   [31:0] att_7_d0;
wire   [31:0] att_7_q0;
reg   [8:0] att_8_address0;
reg    att_8_ce0;
reg    att_8_we0;
reg   [31:0] att_8_d0;
wire   [31:0] att_8_q0;
reg   [8:0] att_9_address0;
reg    att_9_ce0;
reg    att_9_we0;
reg   [31:0] att_9_d0;
wire   [31:0] att_9_q0;
reg   [8:0] att_10_address0;
reg    att_10_ce0;
reg    att_10_we0;
reg   [31:0] att_10_d0;
wire   [31:0] att_10_q0;
reg   [8:0] att_11_address0;
reg    att_11_ce0;
reg    att_11_we0;
reg   [31:0] att_11_d0;
wire   [31:0] att_11_q0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_idle;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_BREADY;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0;
wire    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_idle;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out_ap_vld;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_idle;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0;
wire   [8:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0;
wire    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0;
wire   [31:0] grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_idle;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0;
wire    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_idle;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_BREADY;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0;
wire    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0;
wire   [31:0] grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_0_address0;
wire    grp_matmul_1_fu_1772_o_vec_0_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_0_d0;
wire    grp_matmul_1_fu_1772_o_vec_0_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_0_address1;
wire    grp_matmul_1_fu_1772_o_vec_0_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_0_d1;
wire    grp_matmul_1_fu_1772_o_vec_0_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_1_address0;
wire    grp_matmul_1_fu_1772_o_vec_1_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_1_d0;
wire    grp_matmul_1_fu_1772_o_vec_1_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_1_address1;
wire    grp_matmul_1_fu_1772_o_vec_1_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_1_d1;
wire    grp_matmul_1_fu_1772_o_vec_1_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_2_address0;
wire    grp_matmul_1_fu_1772_o_vec_2_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_2_d0;
wire    grp_matmul_1_fu_1772_o_vec_2_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_2_address1;
wire    grp_matmul_1_fu_1772_o_vec_2_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_2_d1;
wire    grp_matmul_1_fu_1772_o_vec_2_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_3_address0;
wire    grp_matmul_1_fu_1772_o_vec_3_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_3_d0;
wire    grp_matmul_1_fu_1772_o_vec_3_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_3_address1;
wire    grp_matmul_1_fu_1772_o_vec_3_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_3_d1;
wire    grp_matmul_1_fu_1772_o_vec_3_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_4_address0;
wire    grp_matmul_1_fu_1772_o_vec_4_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_4_d0;
wire    grp_matmul_1_fu_1772_o_vec_4_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_4_address1;
wire    grp_matmul_1_fu_1772_o_vec_4_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_4_d1;
wire    grp_matmul_1_fu_1772_o_vec_4_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_5_address0;
wire    grp_matmul_1_fu_1772_o_vec_5_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_5_d0;
wire    grp_matmul_1_fu_1772_o_vec_5_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_5_address1;
wire    grp_matmul_1_fu_1772_o_vec_5_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_5_d1;
wire    grp_matmul_1_fu_1772_o_vec_5_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_6_address0;
wire    grp_matmul_1_fu_1772_o_vec_6_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_6_d0;
wire    grp_matmul_1_fu_1772_o_vec_6_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_6_address1;
wire    grp_matmul_1_fu_1772_o_vec_6_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_6_d1;
wire    grp_matmul_1_fu_1772_o_vec_6_we1;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_7_address0;
wire    grp_matmul_1_fu_1772_o_vec_7_ce0;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_7_d0;
wire    grp_matmul_1_fu_1772_o_vec_7_we0;
wire   [6:0] grp_matmul_1_fu_1772_o_vec_7_address1;
wire    grp_matmul_1_fu_1772_o_vec_7_ce1;
wire   [31:0] grp_matmul_1_fu_1772_o_vec_7_d1;
wire    grp_matmul_1_fu_1772_o_vec_7_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_0_address0;
wire    grp_matmul_1_fu_1772_i_vec_0_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_0_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_0_q0;
wire    grp_matmul_1_fu_1772_i_vec_0_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_0_address1;
wire    grp_matmul_1_fu_1772_i_vec_0_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_0_d1;
wire    grp_matmul_1_fu_1772_i_vec_0_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_1_address0;
wire    grp_matmul_1_fu_1772_i_vec_1_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_1_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_1_q0;
wire    grp_matmul_1_fu_1772_i_vec_1_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_1_address1;
wire    grp_matmul_1_fu_1772_i_vec_1_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_1_d1;
wire    grp_matmul_1_fu_1772_i_vec_1_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_2_address0;
wire    grp_matmul_1_fu_1772_i_vec_2_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_2_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_2_q0;
wire    grp_matmul_1_fu_1772_i_vec_2_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_2_address1;
wire    grp_matmul_1_fu_1772_i_vec_2_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_2_d1;
wire    grp_matmul_1_fu_1772_i_vec_2_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_3_address0;
wire    grp_matmul_1_fu_1772_i_vec_3_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_3_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_3_q0;
wire    grp_matmul_1_fu_1772_i_vec_3_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_3_address1;
wire    grp_matmul_1_fu_1772_i_vec_3_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_3_d1;
wire    grp_matmul_1_fu_1772_i_vec_3_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_4_address0;
wire    grp_matmul_1_fu_1772_i_vec_4_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_4_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_4_q0;
wire    grp_matmul_1_fu_1772_i_vec_4_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_4_address1;
wire    grp_matmul_1_fu_1772_i_vec_4_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_4_d1;
wire    grp_matmul_1_fu_1772_i_vec_4_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_5_address0;
wire    grp_matmul_1_fu_1772_i_vec_5_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_5_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_5_q0;
wire    grp_matmul_1_fu_1772_i_vec_5_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_5_address1;
wire    grp_matmul_1_fu_1772_i_vec_5_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_5_d1;
wire    grp_matmul_1_fu_1772_i_vec_5_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_6_address0;
wire    grp_matmul_1_fu_1772_i_vec_6_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_6_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_6_q0;
wire    grp_matmul_1_fu_1772_i_vec_6_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_6_address1;
wire    grp_matmul_1_fu_1772_i_vec_6_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_6_d1;
wire    grp_matmul_1_fu_1772_i_vec_6_we1;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_7_address0;
wire    grp_matmul_1_fu_1772_i_vec_7_ce0;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_7_d0;
reg   [31:0] grp_matmul_1_fu_1772_i_vec_7_q0;
wire    grp_matmul_1_fu_1772_i_vec_7_we0;
wire   [6:0] grp_matmul_1_fu_1772_i_vec_7_address1;
wire    grp_matmul_1_fu_1772_i_vec_7_ce1;
wire   [31:0] grp_matmul_1_fu_1772_i_vec_7_d1;
wire    grp_matmul_1_fu_1772_i_vec_7_we1;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWID;
wire   [31:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_AWUSER;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_WSTRB;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_WID;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_WUSER;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARID;
wire   [31:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_matmul_1_fu_1772_m_axi_gmem1_0_ARUSER;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY;
wire    grp_matmul_1_fu_1772_m_axi_gmem1_0_BREADY;
reg   [63:0] grp_matmul_1_fu_1772_i_mat;
wire    grp_matmul_1_fu_1772_ap_start;
wire    grp_matmul_1_fu_1772_ap_done;
wire    grp_matmul_1_fu_1772_ap_ready;
wire    grp_matmul_1_fu_1772_ap_idle;
reg    grp_matmul_1_fu_1772_ap_continue;
wire    grp_RoPE_fu_1803_ap_start;
wire    grp_RoPE_fu_1803_ap_done;
wire    grp_RoPE_fu_1803_ap_idle;
wire    grp_RoPE_fu_1803_ap_ready;
wire   [6:0] grp_RoPE_fu_1803_out_0_address0;
wire    grp_RoPE_fu_1803_out_0_ce0;
wire    grp_RoPE_fu_1803_out_0_we0;
wire   [31:0] grp_RoPE_fu_1803_out_0_d0;
wire   [6:0] grp_RoPE_fu_1803_out_1_address0;
wire    grp_RoPE_fu_1803_out_1_ce0;
wire    grp_RoPE_fu_1803_out_1_we0;
wire   [31:0] grp_RoPE_fu_1803_out_1_d0;
wire   [6:0] grp_RoPE_fu_1803_out_2_address0;
wire    grp_RoPE_fu_1803_out_2_ce0;
wire    grp_RoPE_fu_1803_out_2_we0;
wire   [31:0] grp_RoPE_fu_1803_out_2_d0;
wire   [6:0] grp_RoPE_fu_1803_out_3_address0;
wire    grp_RoPE_fu_1803_out_3_ce0;
wire    grp_RoPE_fu_1803_out_3_we0;
wire   [31:0] grp_RoPE_fu_1803_out_3_d0;
wire   [6:0] grp_RoPE_fu_1803_out_4_address0;
wire    grp_RoPE_fu_1803_out_4_ce0;
wire    grp_RoPE_fu_1803_out_4_we0;
wire   [31:0] grp_RoPE_fu_1803_out_4_d0;
wire   [6:0] grp_RoPE_fu_1803_out_5_address0;
wire    grp_RoPE_fu_1803_out_5_ce0;
wire    grp_RoPE_fu_1803_out_5_we0;
wire   [31:0] grp_RoPE_fu_1803_out_5_d0;
wire   [6:0] grp_RoPE_fu_1803_out_6_address0;
wire    grp_RoPE_fu_1803_out_6_ce0;
wire    grp_RoPE_fu_1803_out_6_we0;
wire   [31:0] grp_RoPE_fu_1803_out_6_d0;
wire   [6:0] grp_RoPE_fu_1803_out_7_address0;
wire    grp_RoPE_fu_1803_out_7_ce0;
wire    grp_RoPE_fu_1803_out_7_we0;
wire   [31:0] grp_RoPE_fu_1803_out_7_d0;
wire   [6:0] grp_RoPE_fu_1803_in_0_address0;
wire    grp_RoPE_fu_1803_in_0_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_0_q0;
wire   [6:0] grp_RoPE_fu_1803_in_1_address0;
wire    grp_RoPE_fu_1803_in_1_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_1_q0;
wire   [6:0] grp_RoPE_fu_1803_in_2_address0;
wire    grp_RoPE_fu_1803_in_2_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_2_q0;
wire   [6:0] grp_RoPE_fu_1803_in_3_address0;
wire    grp_RoPE_fu_1803_in_3_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_3_q0;
wire   [6:0] grp_RoPE_fu_1803_in_4_address0;
wire    grp_RoPE_fu_1803_in_4_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_4_q0;
wire   [6:0] grp_RoPE_fu_1803_in_5_address0;
wire    grp_RoPE_fu_1803_in_5_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_5_q0;
wire   [6:0] grp_RoPE_fu_1803_in_6_address0;
wire    grp_RoPE_fu_1803_in_6_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_6_q0;
wire   [6:0] grp_RoPE_fu_1803_in_7_address0;
wire    grp_RoPE_fu_1803_in_7_ce0;
reg   [31:0] grp_RoPE_fu_1803_in_7_q0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_idle;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0;
wire    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_idle;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWID;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWUSER;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WSTRB;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WID;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WUSER;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARID;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARUSER;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_BREADY;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0;
wire   [8:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0;
wire   [6:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1;
wire   [1:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_opcode;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1;
wire    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0;
wire   [31:0] grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_idle;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0;
wire   [8:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0;
wire    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0;
wire   [31:0] grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_idle;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_BREADY;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0;
wire   [8:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out_ap_vld;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1;
wire   [1:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_opcode;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0;
wire   [31:0] grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1;
wire    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_idle;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0;
wire    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_idle;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0;
wire    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0;
wire   [31:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1;
wire   [1:0] grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_opcode;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_idle;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWID;
wire   [31:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWUSER;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WID;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WUSER;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARID;
wire   [31:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARUSER;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_RREADY;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0;
wire   [6:0] grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0;
wire    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0;
reg    gmem0_0_AWVALID;
wire    gmem0_0_AWREADY;
reg   [63:0] gmem0_0_AWADDR;
reg   [31:0] gmem0_0_AWLEN;
reg    gmem0_0_WVALID;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
reg   [63:0] gmem0_0_ARADDR;
reg   [31:0] gmem0_0_ARLEN;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [12:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    gmem0_0_BREADY;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
reg    gmem1_0_ARVALID;
wire    gmem1_0_ARREADY;
reg   [63:0] gmem1_0_ARADDR;
reg   [31:0] gmem1_0_ARLEN;
wire    gmem1_0_RVALID;
reg    gmem1_0_RREADY;
wire   [31:0] gmem1_0_RDATA;
wire   [12:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    gmem2_0_AWVALID;
wire    gmem2_0_AWREADY;
reg   [63:0] gmem2_0_AWADDR;
reg   [31:0] gmem2_0_AWLEN;
reg    gmem2_0_WVALID;
wire    gmem2_0_WREADY;
reg    gmem2_0_ARVALID;
wire    gmem2_0_ARREADY;
wire    gmem2_0_RVALID;
reg    gmem2_0_RREADY;
wire   [31:0] gmem2_0_RDATA;
wire   [12:0] gmem2_0_RFIFONUM;
wire    gmem2_0_BVALID;
reg    gmem2_0_BREADY;
reg    gmem3_0_AWVALID;
wire    gmem3_0_AWREADY;
reg   [63:0] gmem3_0_AWADDR;
reg   [31:0] gmem3_0_AWLEN;
reg    gmem3_0_WVALID;
wire    gmem3_0_WREADY;
reg    gmem3_0_ARVALID;
wire    gmem3_0_ARREADY;
wire    gmem3_0_RVALID;
reg    gmem3_0_RREADY;
wire   [31:0] gmem3_0_RDATA;
wire   [12:0] gmem3_0_RFIFONUM;
wire    gmem3_0_BVALID;
reg    gmem3_0_BREADY;
reg   [3:0] h_reg_910;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state78;
reg   [31:0] local_accum_63_load_reg_922;
wire   [0:0] icmp_ln155_fu_2574_p2;
wire    ap_CS_fsm_state81;
reg   [31:0] local_accum_59_load_reg_934;
reg   [31:0] local_accum_55_load_reg_946;
reg   [31:0] local_accum_51_load_reg_958;
reg   [31:0] local_accum_47_load_reg_970;
reg   [31:0] local_accum_43_load_reg_982;
reg   [31:0] local_accum_39_load_reg_994;
reg   [31:0] local_accum_35_load_reg_1006;
reg   [31:0] local_accum_31_load_reg_1018;
reg   [31:0] local_accum_27_load_reg_1030;
reg   [31:0] local_accum_23_load_reg_1042;
reg   [31:0] local_accum_19_load_reg_1054;
reg   [31:0] local_accum_15_load_reg_1066;
reg   [31:0] local_accum_11_load_reg_1078;
reg   [31:0] local_accum_7_load_reg_1090;
reg   [31:0] local_accum_3_load_reg_1102;
reg   [31:0] local_accum_62_load_reg_1114;
reg   [31:0] local_accum_58_load_reg_1126;
reg   [31:0] local_accum_54_load_reg_1138;
reg   [31:0] local_accum_50_load_reg_1150;
reg   [31:0] local_accum_46_load_reg_1162;
reg   [31:0] local_accum_42_load_reg_1174;
reg   [31:0] local_accum_38_load_reg_1186;
reg   [31:0] local_accum_34_load_reg_1198;
reg   [31:0] local_accum_30_load_reg_1210;
reg   [31:0] local_accum_26_load_reg_1222;
reg   [31:0] local_accum_22_load_reg_1234;
reg   [31:0] local_accum_18_load_reg_1246;
reg   [31:0] local_accum_14_load_reg_1258;
reg   [31:0] local_accum_10_load_reg_1270;
reg   [31:0] local_accum_6_load_reg_1282;
reg   [31:0] local_accum_2_load_reg_1294;
reg   [31:0] local_accum_61_load_reg_1306;
reg   [31:0] local_accum_57_load_reg_1318;
reg   [31:0] local_accum_53_load_reg_1330;
reg   [31:0] local_accum_49_load_reg_1342;
reg   [31:0] local_accum_45_load_reg_1354;
reg   [31:0] local_accum_41_load_reg_1366;
reg   [31:0] local_accum_37_load_reg_1378;
reg   [31:0] local_accum_33_load_reg_1390;
reg   [31:0] local_accum_29_load_reg_1402;
reg   [31:0] local_accum_25_load_reg_1414;
reg   [31:0] local_accum_21_load_reg_1426;
reg   [31:0] local_accum_17_load_reg_1438;
reg   [31:0] local_accum_13_load_reg_1450;
reg   [31:0] local_accum_9_load_reg_1462;
reg   [31:0] local_accum_5_load_reg_1474;
reg   [31:0] local_accum_1_load_reg_1486;
reg   [31:0] local_accum_60_load_reg_1498;
reg   [31:0] local_accum_56_load_reg_1510;
reg   [31:0] local_accum_52_load_reg_1522;
reg   [31:0] local_accum_48_load_reg_1534;
reg   [31:0] local_accum_44_load_reg_1546;
reg   [31:0] local_accum_40_load_reg_1558;
reg   [31:0] local_accum_36_load_reg_1570;
reg   [31:0] local_accum_32_load_reg_1582;
reg   [31:0] local_accum_28_load_reg_1594;
reg   [31:0] local_accum_24_load_reg_1606;
reg   [31:0] local_accum_20_load_reg_1618;
reg   [31:0] local_accum_16_load_reg_1630;
reg   [31:0] local_accum_12_load_reg_1642;
reg   [31:0] local_accum_8_load_reg_1654;
reg   [31:0] local_accum_4_load_reg_1666;
reg   [31:0] local_accum_load_reg_1678;
reg    grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg;
reg    ap_block_state14_io;
wire    ap_CS_fsm_state15;
reg    grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg;
reg    grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg;
reg    grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg;
reg    grp_matmul_1_fu_1772_ap_start_reg;
reg    ap_sync_reg_grp_matmul_1_fu_1772_ap_ready;
reg    ap_sync_reg_grp_matmul_1_fu_1772_ap_done;
reg    ap_block_state57_on_subcall_done;
wire    ap_sync_grp_matmul_1_fu_1772_ap_ready;
reg    ap_block_state59_on_subcall_done;
reg    ap_block_state61_io;
reg    ap_block_state61_on_subcall_done;
wire    ap_CS_fsm_state84;
wire    ap_CS_fsm_state85;
reg    ap_block_state85_on_subcall_done;
reg    grp_RoPE_fu_1803_ap_start_reg;
reg    grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
reg    grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
reg    grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg;
wire    ap_CS_fsm_state77;
reg    grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg;
wire    ap_CS_fsm_state80;
reg    grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg;
reg    grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
reg    grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg;
wire    ap_CS_fsm_state88;
wire    ap_CS_fsm_state89;
wire  signed [63:0] sext_ln47_fu_2217_p1;
wire  signed [63:0] sext_ln27_fu_2401_p1;
wire  signed [63:0] sext_ln85_fu_2522_p1;
wire  signed [63:0] sext_ln85_1_fu_2547_p1;
reg    ap_block_state74;
reg   [26:0] phi_mul_fu_226;
reg   [3:0] l_fu_230;
wire    ap_CS_fsm_state16;
reg   [31:0] grp_fu_2178_p0;
reg   [31:0] grp_fu_2178_p1;
reg   [31:0] grp_fu_2183_p0;
reg   [31:0] grp_fu_2183_p1;
wire    ap_CS_fsm_state29;
wire  signed [31:0] tmp_fu_2232_p1;
wire   [31:0] empty_235_fu_2250_p2;
wire   [31:0] empty_236_fu_2255_p2;
wire  signed [32:0] sext_ln53_fu_2271_p1;
wire   [32:0] add_ln53_fu_2274_p2;
wire   [0:0] icmp_ln100_fu_2280_p2;
wire   [31:0] tmp_9_fu_2294_p4;
wire   [0:0] icmp_fu_2304_p2;
wire   [32:0] umax_fu_2310_p3;
wire   [63:0] zext_ln53_2_fu_2375_p1;
wire   [63:0] add_ln53_2_fu_2378_p2;
wire   [63:0] zext_ln60_fu_2421_p1;
wire   [63:0] zext_ln61_fu_2435_p1;
wire   [20:0] tmp_10_fu_2456_p3;
wire   [22:0] p_shl_fu_2449_p3;
wire   [22:0] zext_ln53_fu_2463_p1;
wire   [31:0] zext_ln53_1_fu_2473_p1;
wire   [63:0] zext_ln62_fu_2482_p1;
wire   [33:0] shl_ln_fu_2491_p3;
wire   [63:0] zext_ln53_3_fu_2498_p1;
wire   [63:0] add_ln53_4_fu_2507_p2;
wire   [63:0] add_ln53_3_fu_2502_p2;
wire   [12:0] tmp_4_fu_2580_p4;
wire   [26:0] add_ln63_fu_2600_p2;
wire   [63:0] zext_ln63_fu_2605_p1;
reg    grp_fu_2183_ce;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire   [31:0] pre_grp_fu_2183_p2;
reg   [31:0] pre_grp_fu_2183_p2_reg;
reg    grp_fu_2190_ce;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire   [31:0] grp_fu_3617_p2;
reg   [31:0] grp_fu_3617_p0;
reg   [31:0] grp_fu_3617_p1;
reg   [31:0] grp_fu_3621_p2;
reg   [31:0] grp_fu_3621_p0;
reg   [31:0] grp_fu_3621_p1;
reg    grp_fu_3621_ce;
wire   [31:0] pre_grp_fu_3621_p2;
reg   [31:0] pre_grp_fu_3621_p2_reg;
reg   [99:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_block_state15_on_subcall_done;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
reg    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
reg    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
reg    ap_ST_fsm_state100_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 100'd1;
#0 grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg = 1'b0;
#0 grp_matmul_1_fu_1772_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_matmul_1_fu_1772_ap_ready = 1'b0;
#0 ap_sync_reg_grp_matmul_1_fu_1772_ap_done = 1'b0;
#0 grp_RoPE_fu_1803_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg = 1'b0;
#0 grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg = 1'b0;
#0 phi_mul_fu_226 = 27'd0;
#0 l_fu_230 = 4'd0;
end

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_address0),
    .ce0(out_rms_vec_ce0),
    .we0(out_rms_vec_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0),
    .q0(out_rms_vec_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_1_address0),
    .ce0(out_rms_vec_1_ce0),
    .we0(out_rms_vec_1_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0),
    .q0(out_rms_vec_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_2_address0),
    .ce0(out_rms_vec_2_ce0),
    .we0(out_rms_vec_2_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0),
    .q0(out_rms_vec_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_3_address0),
    .ce0(out_rms_vec_3_ce0),
    .we0(out_rms_vec_3_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0),
    .q0(out_rms_vec_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_4_address0),
    .ce0(out_rms_vec_4_ce0),
    .we0(out_rms_vec_4_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0),
    .q0(out_rms_vec_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_5_address0),
    .ce0(out_rms_vec_5_ce0),
    .we0(out_rms_vec_5_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0),
    .q0(out_rms_vec_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_6_address0),
    .ce0(out_rms_vec_6_ce0),
    .we0(out_rms_vec_6_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0),
    .q0(out_rms_vec_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_rms_vec_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_rms_vec_7_address0),
    .ce0(out_rms_vec_7_ce0),
    .we0(out_rms_vec_7_we0),
    .d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0),
    .q0(out_rms_vec_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_address0),
    .ce0(out_q_ce0),
    .we0(out_q_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_0_d0),
    .q0(out_q_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_1_address0),
    .ce0(out_q_1_ce0),
    .we0(out_q_1_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_1_d0),
    .q0(out_q_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_2_address0),
    .ce0(out_q_2_ce0),
    .we0(out_q_2_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_2_d0),
    .q0(out_q_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_3_address0),
    .ce0(out_q_3_ce0),
    .we0(out_q_3_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_3_d0),
    .q0(out_q_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_4_address0),
    .ce0(out_q_4_ce0),
    .we0(out_q_4_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_4_d0),
    .q0(out_q_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_5_address0),
    .ce0(out_q_5_ce0),
    .we0(out_q_5_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_5_d0),
    .q0(out_q_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_6_address0),
    .ce0(out_q_6_ce0),
    .we0(out_q_6_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_6_d0),
    .q0(out_q_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_7_address0),
    .ce0(out_q_7_ce0),
    .we0(out_q_7_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_7_d0),
    .q0(out_q_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_address0),
    .ce0(out_q_rope_ce0),
    .we0(out_q_rope_we0),
    .d0(grp_RoPE_fu_1803_out_0_d0),
    .q0(out_q_rope_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_1_address0),
    .ce0(out_q_rope_1_ce0),
    .we0(out_q_rope_1_we0),
    .d0(grp_RoPE_fu_1803_out_1_d0),
    .q0(out_q_rope_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_2_address0),
    .ce0(out_q_rope_2_ce0),
    .we0(out_q_rope_2_we0),
    .d0(grp_RoPE_fu_1803_out_2_d0),
    .q0(out_q_rope_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_3_address0),
    .ce0(out_q_rope_3_ce0),
    .we0(out_q_rope_3_we0),
    .d0(grp_RoPE_fu_1803_out_3_d0),
    .q0(out_q_rope_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_4_address0),
    .ce0(out_q_rope_4_ce0),
    .we0(out_q_rope_4_we0),
    .d0(grp_RoPE_fu_1803_out_4_d0),
    .q0(out_q_rope_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_5_address0),
    .ce0(out_q_rope_5_ce0),
    .we0(out_q_rope_5_we0),
    .d0(grp_RoPE_fu_1803_out_5_d0),
    .q0(out_q_rope_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_6_address0),
    .ce0(out_q_rope_6_ce0),
    .we0(out_q_rope_6_we0),
    .d0(grp_RoPE_fu_1803_out_6_d0),
    .q0(out_q_rope_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_q_rope_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_q_rope_7_address0),
    .ce0(out_q_rope_7_ce0),
    .we0(out_q_rope_7_we0),
    .d0(grp_RoPE_fu_1803_out_7_d0),
    .q0(out_q_rope_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_address0),
    .ce0(out_k_ce0),
    .we0(out_k_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_0_d0),
    .q0(out_k_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_1_address0),
    .ce0(out_k_1_ce0),
    .we0(out_k_1_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_1_d0),
    .q0(out_k_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_2_address0),
    .ce0(out_k_2_ce0),
    .we0(out_k_2_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_2_d0),
    .q0(out_k_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_3_address0),
    .ce0(out_k_3_ce0),
    .we0(out_k_3_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_3_d0),
    .q0(out_k_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_4_address0),
    .ce0(out_k_4_ce0),
    .we0(out_k_4_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_4_d0),
    .q0(out_k_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_5_address0),
    .ce0(out_k_5_ce0),
    .we0(out_k_5_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_5_d0),
    .q0(out_k_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_6_address0),
    .ce0(out_k_6_ce0),
    .we0(out_k_6_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_6_d0),
    .q0(out_k_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_7_address0),
    .ce0(out_k_7_ce0),
    .we0(out_k_7_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_7_d0),
    .q0(out_k_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_address0),
    .ce0(out_k_rope_ce0),
    .we0(out_k_rope_we0),
    .d0(grp_RoPE_fu_1803_out_0_d0),
    .q0(out_k_rope_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_1_address0),
    .ce0(out_k_rope_1_ce0),
    .we0(out_k_rope_1_we0),
    .d0(grp_RoPE_fu_1803_out_1_d0),
    .q0(out_k_rope_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_2_address0),
    .ce0(out_k_rope_2_ce0),
    .we0(out_k_rope_2_we0),
    .d0(grp_RoPE_fu_1803_out_2_d0),
    .q0(out_k_rope_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_3_address0),
    .ce0(out_k_rope_3_ce0),
    .we0(out_k_rope_3_we0),
    .d0(grp_RoPE_fu_1803_out_3_d0),
    .q0(out_k_rope_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_4_address0),
    .ce0(out_k_rope_4_ce0),
    .we0(out_k_rope_4_we0),
    .d0(grp_RoPE_fu_1803_out_4_d0),
    .q0(out_k_rope_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_5_address0),
    .ce0(out_k_rope_5_ce0),
    .we0(out_k_rope_5_we0),
    .d0(grp_RoPE_fu_1803_out_5_d0),
    .q0(out_k_rope_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_6_address0),
    .ce0(out_k_rope_6_ce0),
    .we0(out_k_rope_6_we0),
    .d0(grp_RoPE_fu_1803_out_6_d0),
    .q0(out_k_rope_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_k_rope_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_k_rope_7_address0),
    .ce0(out_k_rope_7_ce0),
    .we0(out_k_rope_7_we0),
    .d0(grp_RoPE_fu_1803_out_7_d0),
    .q0(out_k_rope_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_address0),
    .ce0(out_v_ce0),
    .we0(out_v_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_0_d0),
    .q0(out_v_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_1_address0),
    .ce0(out_v_1_ce0),
    .we0(out_v_1_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_1_d0),
    .q0(out_v_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_2_address0),
    .ce0(out_v_2_ce0),
    .we0(out_v_2_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_2_d0),
    .q0(out_v_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_3_address0),
    .ce0(out_v_3_ce0),
    .we0(out_v_3_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_3_d0),
    .q0(out_v_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_4_address0),
    .ce0(out_v_4_ce0),
    .we0(out_v_4_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_4_d0),
    .q0(out_v_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_5_address0),
    .ce0(out_v_5_ce0),
    .we0(out_v_5_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_5_d0),
    .q0(out_v_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_6_address0),
    .ce0(out_v_6_ce0),
    .we0(out_v_6_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_6_d0),
    .q0(out_v_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
out_v_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out_v_7_address0),
    .ce0(out_v_7_ce0),
    .we0(out_v_7_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_7_d0),
    .q0(out_v_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_address0),
    .ce0(xb_ce0),
    .we0(xb_we0),
    .d0(xb_d0),
    .q0(xb_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_1_address0),
    .ce0(xb_1_ce0),
    .we0(xb_1_we0),
    .d0(xb_1_d0),
    .q0(xb_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_2_address0),
    .ce0(xb_2_ce0),
    .we0(xb_2_we0),
    .d0(xb_2_d0),
    .q0(xb_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_3_address0),
    .ce0(xb_3_ce0),
    .we0(xb_3_we0),
    .d0(xb_3_d0),
    .q0(xb_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_4_address0),
    .ce0(xb_4_ce0),
    .we0(xb_4_we0),
    .d0(xb_4_d0),
    .q0(xb_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_5_address0),
    .ce0(xb_5_ce0),
    .we0(xb_5_we0),
    .d0(xb_5_d0),
    .q0(xb_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_6_address0),
    .ce0(xb_6_ce0),
    .we0(xb_6_we0),
    .d0(xb_6_d0),
    .q0(xb_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb_7_address0),
    .ce0(xb_7_ce0),
    .we0(xb_7_we0),
    .d0(xb_7_d0),
    .q0(xb_7_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_address0),
    .ce0(xb2_ce0),
    .we0(xb2_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_0_d0),
    .q0(xb2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_1_address0),
    .ce0(xb2_1_ce0),
    .we0(xb2_1_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_1_d0),
    .q0(xb2_1_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_2_address0),
    .ce0(xb2_2_ce0),
    .we0(xb2_2_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_2_d0),
    .q0(xb2_2_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_3_address0),
    .ce0(xb2_3_ce0),
    .we0(xb2_3_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_3_d0),
    .q0(xb2_3_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_4_address0),
    .ce0(xb2_4_ce0),
    .we0(xb2_4_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_4_d0),
    .q0(xb2_4_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_5_address0),
    .ce0(xb2_5_ce0),
    .we0(xb2_5_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_5_d0),
    .q0(xb2_5_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_6_address0),
    .ce0(xb2_6_ce0),
    .we0(xb2_6_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_6_d0),
    .q0(xb2_6_q0)
);

kernel_mhsa_out_rms_vec_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
xb2_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xb2_7_address0),
    .ce0(xb2_7_ce0),
    .we0(xb2_7_we0),
    .d0(grp_matmul_1_fu_1772_o_vec_7_d0),
    .q0(xb2_7_q0)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_address0),
    .ce0(current_input_ce0),
    .we0(current_input_we0),
    .d0(current_input_d0),
    .q0(current_input_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1),
    .ce1(current_input_ce1),
    .q1(current_input_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_8_address0),
    .ce0(current_input_8_ce0),
    .we0(current_input_8_we0),
    .d0(current_input_8_d0),
    .q0(current_input_8_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1),
    .ce1(current_input_8_ce1),
    .q1(current_input_8_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_9_address0),
    .ce0(current_input_9_ce0),
    .we0(current_input_9_we0),
    .d0(current_input_9_d0),
    .q0(current_input_9_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1),
    .ce1(current_input_9_ce1),
    .q1(current_input_9_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_10_address0),
    .ce0(current_input_10_ce0),
    .we0(current_input_10_we0),
    .d0(current_input_10_d0),
    .q0(current_input_10_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1),
    .ce1(current_input_10_ce1),
    .q1(current_input_10_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_11_address0),
    .ce0(current_input_11_ce0),
    .we0(current_input_11_we0),
    .d0(current_input_11_d0),
    .q0(current_input_11_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1),
    .ce1(current_input_11_ce1),
    .q1(current_input_11_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_12_address0),
    .ce0(current_input_12_ce0),
    .we0(current_input_12_we0),
    .d0(current_input_12_d0),
    .q0(current_input_12_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1),
    .ce1(current_input_12_ce1),
    .q1(current_input_12_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_13_address0),
    .ce0(current_input_13_ce0),
    .we0(current_input_13_we0),
    .d0(current_input_13_d0),
    .q0(current_input_13_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1),
    .ce1(current_input_13_ce1),
    .q1(current_input_13_q1)
);

kernel_mhsa_current_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
current_input_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(current_input_14_address0),
    .ce0(current_input_14_ce0),
    .we0(current_input_14_we0),
    .d0(current_input_14_d0),
    .q0(current_input_14_q0),
    .address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1),
    .ce1(current_input_14_ce1),
    .q1(current_input_14_q1)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_address0),
    .ce0(att_ce0),
    .we0(att_we0),
    .d0(att_d0),
    .q0(att_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_1_address0),
    .ce0(att_1_ce0),
    .we0(att_1_we0),
    .d0(att_1_d0),
    .q0(att_1_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_2_address0),
    .ce0(att_2_ce0),
    .we0(att_2_we0),
    .d0(att_2_d0),
    .q0(att_2_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_3_address0),
    .ce0(att_3_ce0),
    .we0(att_3_we0),
    .d0(att_3_d0),
    .q0(att_3_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_4_address0),
    .ce0(att_4_ce0),
    .we0(att_4_we0),
    .d0(att_4_d0),
    .q0(att_4_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_5_address0),
    .ce0(att_5_ce0),
    .we0(att_5_we0),
    .d0(att_5_d0),
    .q0(att_5_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_6_address0),
    .ce0(att_6_ce0),
    .we0(att_6_we0),
    .d0(att_6_d0),
    .q0(att_6_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_7_address0),
    .ce0(att_7_ce0),
    .we0(att_7_we0),
    .d0(att_7_d0),
    .q0(att_7_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_8_address0),
    .ce0(att_8_ce0),
    .we0(att_8_we0),
    .d0(att_8_d0),
    .q0(att_8_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_9_address0),
    .ce0(att_9_ce0),
    .we0(att_9_we0),
    .d0(att_9_d0),
    .q0(att_9_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_10_address0),
    .ce0(att_10_ce0),
    .we0(att_10_we0),
    .d0(att_10_d0),
    .q0(att_10_q0)
);

kernel_mhsa_att_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
att_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(att_11_address0),
    .ce0(att_11_ce0),
    .we0(att_11_we0),
    .d0(att_11_d0),
    .q0(att_11_q0)
);

kernel_mhsa_kernel_mhsa_Pipeline_INPUT_COPY grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln47(trunc_ln_reg_3257),
    .current_input_14_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0),
    .current_input_14_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0),
    .current_input_14_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0),
    .current_input_14_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0),
    .current_input_13_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0),
    .current_input_13_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0),
    .current_input_13_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0),
    .current_input_13_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0),
    .current_input_12_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0),
    .current_input_12_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0),
    .current_input_12_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0),
    .current_input_12_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0),
    .current_input_11_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0),
    .current_input_11_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0),
    .current_input_11_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0),
    .current_input_11_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0),
    .current_input_10_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0),
    .current_input_10_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0),
    .current_input_10_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0),
    .current_input_10_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0),
    .current_input_9_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0),
    .current_input_9_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0),
    .current_input_9_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0),
    .current_input_9_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0),
    .current_input_8_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0),
    .current_input_8_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0),
    .current_input_8_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0),
    .current_input_8_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0),
    .current_input_address0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0),
    .current_input_ce0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0),
    .current_input_we0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0),
    .current_input_d0(grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0)
);

kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_19_1 grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready),
    .current_input_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0),
    .current_input_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0),
    .current_input_q0(current_input_q0),
    .current_input_8_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0),
    .current_input_8_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0),
    .current_input_8_q0(current_input_8_q0),
    .current_input_9_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0),
    .current_input_9_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0),
    .current_input_9_q0(current_input_9_q0),
    .current_input_10_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0),
    .current_input_10_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0),
    .current_input_10_q0(current_input_10_q0),
    .current_input_11_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0),
    .current_input_11_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0),
    .current_input_11_q0(current_input_11_q0),
    .current_input_12_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0),
    .current_input_12_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0),
    .current_input_12_q0(current_input_12_q0),
    .current_input_13_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0),
    .current_input_13_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0),
    .current_input_13_q0(current_input_13_q0),
    .current_input_14_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0),
    .current_input_14_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0),
    .current_input_14_q0(current_input_14_q0),
    .sum_local_out(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out),
    .sum_local_out_ap_vld(grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out_ap_vld)
);

kernel_mhsa_kernel_mhsa_Outline_ATT_INIT grp_kernel_mhsa_Outline_ATT_INIT_fu_1718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start),
    .ap_done(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done),
    .ap_idle(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_idle),
    .ap_ready(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready),
    .select_ln100(select_ln100_reg_3287),
    .att_11_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0),
    .att_11_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0),
    .att_11_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0),
    .att_11_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0),
    .att_10_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0),
    .att_10_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0),
    .att_10_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0),
    .att_10_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0),
    .att_9_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0),
    .att_9_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0),
    .att_9_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0),
    .att_9_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0),
    .att_8_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0),
    .att_8_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0),
    .att_8_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0),
    .att_8_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0),
    .att_7_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0),
    .att_7_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0),
    .att_7_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0),
    .att_7_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0),
    .att_6_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0),
    .att_6_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0),
    .att_6_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0),
    .att_6_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0),
    .att_5_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0),
    .att_5_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0),
    .att_5_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0),
    .att_5_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0),
    .att_4_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0),
    .att_4_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0),
    .att_4_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0),
    .att_4_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0),
    .att_3_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0),
    .att_3_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0),
    .att_3_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0),
    .att_3_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0),
    .att_2_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0),
    .att_2_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0),
    .att_2_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0),
    .att_2_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0),
    .att_1_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0),
    .att_1_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0),
    .att_1_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0),
    .att_1_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0),
    .att_address0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0),
    .att_ce0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0),
    .att_we0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0),
    .att_d0(grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0),
    .empty(tmp_reg_3271)
);

kernel_mhsa_kernel_mhsa_Pipeline_XB_INIT grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready),
    .xb_7_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0),
    .xb_7_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0),
    .xb_7_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0),
    .xb_7_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0),
    .xb_6_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0),
    .xb_6_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0),
    .xb_6_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0),
    .xb_6_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0),
    .xb_5_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0),
    .xb_5_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0),
    .xb_5_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0),
    .xb_5_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0),
    .xb_4_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0),
    .xb_4_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0),
    .xb_4_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0),
    .xb_4_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0),
    .xb_3_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0),
    .xb_3_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0),
    .xb_3_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0),
    .xb_3_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0),
    .xb_2_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0),
    .xb_2_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0),
    .xb_2_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0),
    .xb_2_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0),
    .xb_1_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0),
    .xb_1_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0),
    .xb_1_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0),
    .xb_1_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0),
    .xb_address0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0),
    .xb_ce0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0),
    .xb_we0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0),
    .xb_d0(grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0)
);

kernel_mhsa_kernel_mhsa_Pipeline_VITIS_LOOP_27_2 grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready),
    .m_axi_gmem1_0_AWVALID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .sext_ln27(trunc_ln5_reg_3331),
    .out_rms_vec_7_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0),
    .out_rms_vec_7_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0),
    .out_rms_vec_7_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0),
    .out_rms_vec_7_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_d0),
    .out_rms_vec_6_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0),
    .out_rms_vec_6_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0),
    .out_rms_vec_6_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0),
    .out_rms_vec_6_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_d0),
    .out_rms_vec_5_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0),
    .out_rms_vec_5_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0),
    .out_rms_vec_5_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0),
    .out_rms_vec_5_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_d0),
    .out_rms_vec_4_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0),
    .out_rms_vec_4_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0),
    .out_rms_vec_4_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0),
    .out_rms_vec_4_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_d0),
    .out_rms_vec_3_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0),
    .out_rms_vec_3_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0),
    .out_rms_vec_3_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0),
    .out_rms_vec_3_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_d0),
    .out_rms_vec_2_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0),
    .out_rms_vec_2_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0),
    .out_rms_vec_2_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0),
    .out_rms_vec_2_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_d0),
    .out_rms_vec_1_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0),
    .out_rms_vec_1_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0),
    .out_rms_vec_1_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0),
    .out_rms_vec_1_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_d0),
    .out_rms_vec_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0),
    .out_rms_vec_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0),
    .out_rms_vec_we0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0),
    .out_rms_vec_d0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_d0),
    .current_input_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0),
    .current_input_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0),
    .current_input_q0(current_input_q0),
    .current_input_8_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0),
    .current_input_8_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0),
    .current_input_8_q0(current_input_8_q0),
    .current_input_9_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0),
    .current_input_9_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0),
    .current_input_9_q0(current_input_9_q0),
    .current_input_10_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0),
    .current_input_10_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0),
    .current_input_10_q0(current_input_10_q0),
    .current_input_11_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0),
    .current_input_11_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0),
    .current_input_11_q0(current_input_11_q0),
    .current_input_12_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0),
    .current_input_12_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0),
    .current_input_12_q0(current_input_12_q0),
    .current_input_13_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0),
    .current_input_13_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0),
    .current_input_13_q0(current_input_13_q0),
    .current_input_14_address0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0),
    .current_input_14_ce0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0),
    .current_input_14_q0(current_input_14_q0),
    .norm(reg_2201),
    .grp_fu_3617_p_din0(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0),
    .grp_fu_3617_p_din1(grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1),
    .grp_fu_3617_p_dout0(grp_fu_3617_p2)
);

kernel_mhsa_matmul_1 grp_matmul_1_fu_1772(
    .o_vec_0_address0(grp_matmul_1_fu_1772_o_vec_0_address0),
    .o_vec_0_ce0(grp_matmul_1_fu_1772_o_vec_0_ce0),
    .o_vec_0_d0(grp_matmul_1_fu_1772_o_vec_0_d0),
    .o_vec_0_q0(32'd0),
    .o_vec_0_we0(grp_matmul_1_fu_1772_o_vec_0_we0),
    .o_vec_0_address1(grp_matmul_1_fu_1772_o_vec_0_address1),
    .o_vec_0_ce1(grp_matmul_1_fu_1772_o_vec_0_ce1),
    .o_vec_0_d1(grp_matmul_1_fu_1772_o_vec_0_d1),
    .o_vec_0_q1(32'd0),
    .o_vec_0_we1(grp_matmul_1_fu_1772_o_vec_0_we1),
    .o_vec_1_address0(grp_matmul_1_fu_1772_o_vec_1_address0),
    .o_vec_1_ce0(grp_matmul_1_fu_1772_o_vec_1_ce0),
    .o_vec_1_d0(grp_matmul_1_fu_1772_o_vec_1_d0),
    .o_vec_1_q0(32'd0),
    .o_vec_1_we0(grp_matmul_1_fu_1772_o_vec_1_we0),
    .o_vec_1_address1(grp_matmul_1_fu_1772_o_vec_1_address1),
    .o_vec_1_ce1(grp_matmul_1_fu_1772_o_vec_1_ce1),
    .o_vec_1_d1(grp_matmul_1_fu_1772_o_vec_1_d1),
    .o_vec_1_q1(32'd0),
    .o_vec_1_we1(grp_matmul_1_fu_1772_o_vec_1_we1),
    .o_vec_2_address0(grp_matmul_1_fu_1772_o_vec_2_address0),
    .o_vec_2_ce0(grp_matmul_1_fu_1772_o_vec_2_ce0),
    .o_vec_2_d0(grp_matmul_1_fu_1772_o_vec_2_d0),
    .o_vec_2_q0(32'd0),
    .o_vec_2_we0(grp_matmul_1_fu_1772_o_vec_2_we0),
    .o_vec_2_address1(grp_matmul_1_fu_1772_o_vec_2_address1),
    .o_vec_2_ce1(grp_matmul_1_fu_1772_o_vec_2_ce1),
    .o_vec_2_d1(grp_matmul_1_fu_1772_o_vec_2_d1),
    .o_vec_2_q1(32'd0),
    .o_vec_2_we1(grp_matmul_1_fu_1772_o_vec_2_we1),
    .o_vec_3_address0(grp_matmul_1_fu_1772_o_vec_3_address0),
    .o_vec_3_ce0(grp_matmul_1_fu_1772_o_vec_3_ce0),
    .o_vec_3_d0(grp_matmul_1_fu_1772_o_vec_3_d0),
    .o_vec_3_q0(32'd0),
    .o_vec_3_we0(grp_matmul_1_fu_1772_o_vec_3_we0),
    .o_vec_3_address1(grp_matmul_1_fu_1772_o_vec_3_address1),
    .o_vec_3_ce1(grp_matmul_1_fu_1772_o_vec_3_ce1),
    .o_vec_3_d1(grp_matmul_1_fu_1772_o_vec_3_d1),
    .o_vec_3_q1(32'd0),
    .o_vec_3_we1(grp_matmul_1_fu_1772_o_vec_3_we1),
    .o_vec_4_address0(grp_matmul_1_fu_1772_o_vec_4_address0),
    .o_vec_4_ce0(grp_matmul_1_fu_1772_o_vec_4_ce0),
    .o_vec_4_d0(grp_matmul_1_fu_1772_o_vec_4_d0),
    .o_vec_4_q0(32'd0),
    .o_vec_4_we0(grp_matmul_1_fu_1772_o_vec_4_we0),
    .o_vec_4_address1(grp_matmul_1_fu_1772_o_vec_4_address1),
    .o_vec_4_ce1(grp_matmul_1_fu_1772_o_vec_4_ce1),
    .o_vec_4_d1(grp_matmul_1_fu_1772_o_vec_4_d1),
    .o_vec_4_q1(32'd0),
    .o_vec_4_we1(grp_matmul_1_fu_1772_o_vec_4_we1),
    .o_vec_5_address0(grp_matmul_1_fu_1772_o_vec_5_address0),
    .o_vec_5_ce0(grp_matmul_1_fu_1772_o_vec_5_ce0),
    .o_vec_5_d0(grp_matmul_1_fu_1772_o_vec_5_d0),
    .o_vec_5_q0(32'd0),
    .o_vec_5_we0(grp_matmul_1_fu_1772_o_vec_5_we0),
    .o_vec_5_address1(grp_matmul_1_fu_1772_o_vec_5_address1),
    .o_vec_5_ce1(grp_matmul_1_fu_1772_o_vec_5_ce1),
    .o_vec_5_d1(grp_matmul_1_fu_1772_o_vec_5_d1),
    .o_vec_5_q1(32'd0),
    .o_vec_5_we1(grp_matmul_1_fu_1772_o_vec_5_we1),
    .o_vec_6_address0(grp_matmul_1_fu_1772_o_vec_6_address0),
    .o_vec_6_ce0(grp_matmul_1_fu_1772_o_vec_6_ce0),
    .o_vec_6_d0(grp_matmul_1_fu_1772_o_vec_6_d0),
    .o_vec_6_q0(32'd0),
    .o_vec_6_we0(grp_matmul_1_fu_1772_o_vec_6_we0),
    .o_vec_6_address1(grp_matmul_1_fu_1772_o_vec_6_address1),
    .o_vec_6_ce1(grp_matmul_1_fu_1772_o_vec_6_ce1),
    .o_vec_6_d1(grp_matmul_1_fu_1772_o_vec_6_d1),
    .o_vec_6_q1(32'd0),
    .o_vec_6_we1(grp_matmul_1_fu_1772_o_vec_6_we1),
    .o_vec_7_address0(grp_matmul_1_fu_1772_o_vec_7_address0),
    .o_vec_7_ce0(grp_matmul_1_fu_1772_o_vec_7_ce0),
    .o_vec_7_d0(grp_matmul_1_fu_1772_o_vec_7_d0),
    .o_vec_7_q0(32'd0),
    .o_vec_7_we0(grp_matmul_1_fu_1772_o_vec_7_we0),
    .o_vec_7_address1(grp_matmul_1_fu_1772_o_vec_7_address1),
    .o_vec_7_ce1(grp_matmul_1_fu_1772_o_vec_7_ce1),
    .o_vec_7_d1(grp_matmul_1_fu_1772_o_vec_7_d1),
    .o_vec_7_q1(32'd0),
    .o_vec_7_we1(grp_matmul_1_fu_1772_o_vec_7_we1),
    .i_vec_0_address0(grp_matmul_1_fu_1772_i_vec_0_address0),
    .i_vec_0_ce0(grp_matmul_1_fu_1772_i_vec_0_ce0),
    .i_vec_0_d0(grp_matmul_1_fu_1772_i_vec_0_d0),
    .i_vec_0_q0(grp_matmul_1_fu_1772_i_vec_0_q0),
    .i_vec_0_we0(grp_matmul_1_fu_1772_i_vec_0_we0),
    .i_vec_0_address1(grp_matmul_1_fu_1772_i_vec_0_address1),
    .i_vec_0_ce1(grp_matmul_1_fu_1772_i_vec_0_ce1),
    .i_vec_0_d1(grp_matmul_1_fu_1772_i_vec_0_d1),
    .i_vec_0_q1(32'd0),
    .i_vec_0_we1(grp_matmul_1_fu_1772_i_vec_0_we1),
    .i_vec_1_address0(grp_matmul_1_fu_1772_i_vec_1_address0),
    .i_vec_1_ce0(grp_matmul_1_fu_1772_i_vec_1_ce0),
    .i_vec_1_d0(grp_matmul_1_fu_1772_i_vec_1_d0),
    .i_vec_1_q0(grp_matmul_1_fu_1772_i_vec_1_q0),
    .i_vec_1_we0(grp_matmul_1_fu_1772_i_vec_1_we0),
    .i_vec_1_address1(grp_matmul_1_fu_1772_i_vec_1_address1),
    .i_vec_1_ce1(grp_matmul_1_fu_1772_i_vec_1_ce1),
    .i_vec_1_d1(grp_matmul_1_fu_1772_i_vec_1_d1),
    .i_vec_1_q1(32'd0),
    .i_vec_1_we1(grp_matmul_1_fu_1772_i_vec_1_we1),
    .i_vec_2_address0(grp_matmul_1_fu_1772_i_vec_2_address0),
    .i_vec_2_ce0(grp_matmul_1_fu_1772_i_vec_2_ce0),
    .i_vec_2_d0(grp_matmul_1_fu_1772_i_vec_2_d0),
    .i_vec_2_q0(grp_matmul_1_fu_1772_i_vec_2_q0),
    .i_vec_2_we0(grp_matmul_1_fu_1772_i_vec_2_we0),
    .i_vec_2_address1(grp_matmul_1_fu_1772_i_vec_2_address1),
    .i_vec_2_ce1(grp_matmul_1_fu_1772_i_vec_2_ce1),
    .i_vec_2_d1(grp_matmul_1_fu_1772_i_vec_2_d1),
    .i_vec_2_q1(32'd0),
    .i_vec_2_we1(grp_matmul_1_fu_1772_i_vec_2_we1),
    .i_vec_3_address0(grp_matmul_1_fu_1772_i_vec_3_address0),
    .i_vec_3_ce0(grp_matmul_1_fu_1772_i_vec_3_ce0),
    .i_vec_3_d0(grp_matmul_1_fu_1772_i_vec_3_d0),
    .i_vec_3_q0(grp_matmul_1_fu_1772_i_vec_3_q0),
    .i_vec_3_we0(grp_matmul_1_fu_1772_i_vec_3_we0),
    .i_vec_3_address1(grp_matmul_1_fu_1772_i_vec_3_address1),
    .i_vec_3_ce1(grp_matmul_1_fu_1772_i_vec_3_ce1),
    .i_vec_3_d1(grp_matmul_1_fu_1772_i_vec_3_d1),
    .i_vec_3_q1(32'd0),
    .i_vec_3_we1(grp_matmul_1_fu_1772_i_vec_3_we1),
    .i_vec_4_address0(grp_matmul_1_fu_1772_i_vec_4_address0),
    .i_vec_4_ce0(grp_matmul_1_fu_1772_i_vec_4_ce0),
    .i_vec_4_d0(grp_matmul_1_fu_1772_i_vec_4_d0),
    .i_vec_4_q0(grp_matmul_1_fu_1772_i_vec_4_q0),
    .i_vec_4_we0(grp_matmul_1_fu_1772_i_vec_4_we0),
    .i_vec_4_address1(grp_matmul_1_fu_1772_i_vec_4_address1),
    .i_vec_4_ce1(grp_matmul_1_fu_1772_i_vec_4_ce1),
    .i_vec_4_d1(grp_matmul_1_fu_1772_i_vec_4_d1),
    .i_vec_4_q1(32'd0),
    .i_vec_4_we1(grp_matmul_1_fu_1772_i_vec_4_we1),
    .i_vec_5_address0(grp_matmul_1_fu_1772_i_vec_5_address0),
    .i_vec_5_ce0(grp_matmul_1_fu_1772_i_vec_5_ce0),
    .i_vec_5_d0(grp_matmul_1_fu_1772_i_vec_5_d0),
    .i_vec_5_q0(grp_matmul_1_fu_1772_i_vec_5_q0),
    .i_vec_5_we0(grp_matmul_1_fu_1772_i_vec_5_we0),
    .i_vec_5_address1(grp_matmul_1_fu_1772_i_vec_5_address1),
    .i_vec_5_ce1(grp_matmul_1_fu_1772_i_vec_5_ce1),
    .i_vec_5_d1(grp_matmul_1_fu_1772_i_vec_5_d1),
    .i_vec_5_q1(32'd0),
    .i_vec_5_we1(grp_matmul_1_fu_1772_i_vec_5_we1),
    .i_vec_6_address0(grp_matmul_1_fu_1772_i_vec_6_address0),
    .i_vec_6_ce0(grp_matmul_1_fu_1772_i_vec_6_ce0),
    .i_vec_6_d0(grp_matmul_1_fu_1772_i_vec_6_d0),
    .i_vec_6_q0(grp_matmul_1_fu_1772_i_vec_6_q0),
    .i_vec_6_we0(grp_matmul_1_fu_1772_i_vec_6_we0),
    .i_vec_6_address1(grp_matmul_1_fu_1772_i_vec_6_address1),
    .i_vec_6_ce1(grp_matmul_1_fu_1772_i_vec_6_ce1),
    .i_vec_6_d1(grp_matmul_1_fu_1772_i_vec_6_d1),
    .i_vec_6_q1(32'd0),
    .i_vec_6_we1(grp_matmul_1_fu_1772_i_vec_6_we1),
    .i_vec_7_address0(grp_matmul_1_fu_1772_i_vec_7_address0),
    .i_vec_7_ce0(grp_matmul_1_fu_1772_i_vec_7_ce0),
    .i_vec_7_d0(grp_matmul_1_fu_1772_i_vec_7_d0),
    .i_vec_7_q0(grp_matmul_1_fu_1772_i_vec_7_q0),
    .i_vec_7_we0(grp_matmul_1_fu_1772_i_vec_7_we0),
    .i_vec_7_address1(grp_matmul_1_fu_1772_i_vec_7_address1),
    .i_vec_7_ce1(grp_matmul_1_fu_1772_i_vec_7_ce1),
    .i_vec_7_d1(grp_matmul_1_fu_1772_i_vec_7_d1),
    .i_vec_7_q1(32'd0),
    .i_vec_7_we1(grp_matmul_1_fu_1772_i_vec_7_we1),
    .m_axi_gmem1_0_AWVALID(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_matmul_1_fu_1772_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_matmul_1_fu_1772_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_matmul_1_fu_1772_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_matmul_1_fu_1772_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_matmul_1_fu_1772_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_matmul_1_fu_1772_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_matmul_1_fu_1772_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_matmul_1_fu_1772_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_matmul_1_fu_1772_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .i_mat(grp_matmul_1_fu_1772_i_mat),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_1_fu_1772_ap_start),
    .i_mat_ap_vld(1'b1),
    .ap_done(grp_matmul_1_fu_1772_ap_done),
    .ap_ready(grp_matmul_1_fu_1772_ap_ready),
    .ap_idle(grp_matmul_1_fu_1772_ap_idle),
    .ap_continue(grp_matmul_1_fu_1772_ap_continue)
);

kernel_mhsa_RoPE grp_RoPE_fu_1803(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_RoPE_fu_1803_ap_start),
    .ap_done(grp_RoPE_fu_1803_ap_done),
    .ap_idle(grp_RoPE_fu_1803_ap_idle),
    .ap_ready(grp_RoPE_fu_1803_ap_ready),
    .out_0_address0(grp_RoPE_fu_1803_out_0_address0),
    .out_0_ce0(grp_RoPE_fu_1803_out_0_ce0),
    .out_0_we0(grp_RoPE_fu_1803_out_0_we0),
    .out_0_d0(grp_RoPE_fu_1803_out_0_d0),
    .out_1_address0(grp_RoPE_fu_1803_out_1_address0),
    .out_1_ce0(grp_RoPE_fu_1803_out_1_ce0),
    .out_1_we0(grp_RoPE_fu_1803_out_1_we0),
    .out_1_d0(grp_RoPE_fu_1803_out_1_d0),
    .out_2_address0(grp_RoPE_fu_1803_out_2_address0),
    .out_2_ce0(grp_RoPE_fu_1803_out_2_ce0),
    .out_2_we0(grp_RoPE_fu_1803_out_2_we0),
    .out_2_d0(grp_RoPE_fu_1803_out_2_d0),
    .out_3_address0(grp_RoPE_fu_1803_out_3_address0),
    .out_3_ce0(grp_RoPE_fu_1803_out_3_ce0),
    .out_3_we0(grp_RoPE_fu_1803_out_3_we0),
    .out_3_d0(grp_RoPE_fu_1803_out_3_d0),
    .out_4_address0(grp_RoPE_fu_1803_out_4_address0),
    .out_4_ce0(grp_RoPE_fu_1803_out_4_ce0),
    .out_4_we0(grp_RoPE_fu_1803_out_4_we0),
    .out_4_d0(grp_RoPE_fu_1803_out_4_d0),
    .out_5_address0(grp_RoPE_fu_1803_out_5_address0),
    .out_5_ce0(grp_RoPE_fu_1803_out_5_ce0),
    .out_5_we0(grp_RoPE_fu_1803_out_5_we0),
    .out_5_d0(grp_RoPE_fu_1803_out_5_d0),
    .out_6_address0(grp_RoPE_fu_1803_out_6_address0),
    .out_6_ce0(grp_RoPE_fu_1803_out_6_ce0),
    .out_6_we0(grp_RoPE_fu_1803_out_6_we0),
    .out_6_d0(grp_RoPE_fu_1803_out_6_d0),
    .out_7_address0(grp_RoPE_fu_1803_out_7_address0),
    .out_7_ce0(grp_RoPE_fu_1803_out_7_ce0),
    .out_7_we0(grp_RoPE_fu_1803_out_7_we0),
    .out_7_d0(grp_RoPE_fu_1803_out_7_d0),
    .in_0_address0(grp_RoPE_fu_1803_in_0_address0),
    .in_0_ce0(grp_RoPE_fu_1803_in_0_ce0),
    .in_0_q0(grp_RoPE_fu_1803_in_0_q0),
    .in_1_address0(grp_RoPE_fu_1803_in_1_address0),
    .in_1_ce0(grp_RoPE_fu_1803_in_1_ce0),
    .in_1_q0(grp_RoPE_fu_1803_in_1_q0),
    .in_2_address0(grp_RoPE_fu_1803_in_2_address0),
    .in_2_ce0(grp_RoPE_fu_1803_in_2_ce0),
    .in_2_q0(grp_RoPE_fu_1803_in_2_q0),
    .in_3_address0(grp_RoPE_fu_1803_in_3_address0),
    .in_3_ce0(grp_RoPE_fu_1803_in_3_ce0),
    .in_3_q0(grp_RoPE_fu_1803_in_3_q0),
    .in_4_address0(grp_RoPE_fu_1803_in_4_address0),
    .in_4_ce0(grp_RoPE_fu_1803_in_4_ce0),
    .in_4_q0(grp_RoPE_fu_1803_in_4_q0),
    .in_5_address0(grp_RoPE_fu_1803_in_5_address0),
    .in_5_ce0(grp_RoPE_fu_1803_in_5_ce0),
    .in_5_q0(grp_RoPE_fu_1803_in_5_q0),
    .in_6_address0(grp_RoPE_fu_1803_in_6_address0),
    .in_6_ce0(grp_RoPE_fu_1803_in_6_ce0),
    .in_6_q0(grp_RoPE_fu_1803_in_6_q0),
    .in_7_address0(grp_RoPE_fu_1803_in_7_address0),
    .in_7_ce0(grp_RoPE_fu_1803_in_7_ce0),
    .in_7_q0(grp_RoPE_fu_1803_in_7_q0),
    .pos_r(position_read_reg_2858)
);

kernel_mhsa_kernel_mhsa_Pipeline_CACHE_STORE grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready),
    .m_axi_gmem2_0_AWVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(gmem2_0_AWREADY),
    .m_axi_gmem2_0_AWADDR(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(gmem2_0_WREADY),
    .m_axi_gmem2_0_WDATA(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(1'b0),
    .m_axi_gmem2_0_ARADDR(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(1'b0),
    .m_axi_gmem2_0_RREADY(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(32'd0),
    .m_axi_gmem2_0_RLAST(1'b0),
    .m_axi_gmem2_0_RID(1'd0),
    .m_axi_gmem2_0_RFIFONUM(13'd0),
    .m_axi_gmem2_0_RUSER(1'd0),
    .m_axi_gmem2_0_RRESP(2'd0),
    .m_axi_gmem2_0_BVALID(gmem2_0_BVALID),
    .m_axi_gmem2_0_BREADY(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .m_axi_gmem3_0_AWVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID),
    .m_axi_gmem3_0_AWREADY(gmem3_0_AWREADY),
    .m_axi_gmem3_0_AWADDR(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR),
    .m_axi_gmem3_0_AWID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWID),
    .m_axi_gmem3_0_AWLEN(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN),
    .m_axi_gmem3_0_AWSIZE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWSIZE),
    .m_axi_gmem3_0_AWBURST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWBURST),
    .m_axi_gmem3_0_AWLOCK(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLOCK),
    .m_axi_gmem3_0_AWCACHE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWCACHE),
    .m_axi_gmem3_0_AWPROT(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWPROT),
    .m_axi_gmem3_0_AWQOS(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWQOS),
    .m_axi_gmem3_0_AWREGION(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWREGION),
    .m_axi_gmem3_0_AWUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWUSER),
    .m_axi_gmem3_0_WVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID),
    .m_axi_gmem3_0_WREADY(gmem3_0_WREADY),
    .m_axi_gmem3_0_WDATA(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA),
    .m_axi_gmem3_0_WSTRB(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB),
    .m_axi_gmem3_0_WLAST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WLAST),
    .m_axi_gmem3_0_WID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WID),
    .m_axi_gmem3_0_WUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WUSER),
    .m_axi_gmem3_0_ARVALID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARVALID),
    .m_axi_gmem3_0_ARREADY(1'b0),
    .m_axi_gmem3_0_ARADDR(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARADDR),
    .m_axi_gmem3_0_ARID(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARID),
    .m_axi_gmem3_0_ARLEN(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLEN),
    .m_axi_gmem3_0_ARSIZE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARSIZE),
    .m_axi_gmem3_0_ARBURST(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARBURST),
    .m_axi_gmem3_0_ARLOCK(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARLOCK),
    .m_axi_gmem3_0_ARCACHE(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARCACHE),
    .m_axi_gmem3_0_ARPROT(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARPROT),
    .m_axi_gmem3_0_ARQOS(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARQOS),
    .m_axi_gmem3_0_ARREGION(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARREGION),
    .m_axi_gmem3_0_ARUSER(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_ARUSER),
    .m_axi_gmem3_0_RVALID(1'b0),
    .m_axi_gmem3_0_RREADY(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_RREADY),
    .m_axi_gmem3_0_RDATA(32'd0),
    .m_axi_gmem3_0_RLAST(1'b0),
    .m_axi_gmem3_0_RID(1'd0),
    .m_axi_gmem3_0_RFIFONUM(13'd0),
    .m_axi_gmem3_0_RUSER(1'd0),
    .m_axi_gmem3_0_RRESP(2'd0),
    .m_axi_gmem3_0_BVALID(gmem3_0_BVALID),
    .m_axi_gmem3_0_BREADY(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY),
    .m_axi_gmem3_0_BRESP(2'd0),
    .m_axi_gmem3_0_BID(1'd0),
    .m_axi_gmem3_0_BUSER(1'd0),
    .sext_ln85(trunc_ln7_reg_3382),
    .sext_ln85_1(trunc_ln85_1_reg_3392),
    .out_k_rope_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0),
    .out_k_rope_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0),
    .out_k_rope_q0(out_k_rope_q0),
    .out_k_rope_1_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0),
    .out_k_rope_1_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0),
    .out_k_rope_1_q0(out_k_rope_1_q0),
    .out_k_rope_2_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0),
    .out_k_rope_2_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0),
    .out_k_rope_2_q0(out_k_rope_2_q0),
    .out_k_rope_3_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0),
    .out_k_rope_3_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0),
    .out_k_rope_3_q0(out_k_rope_3_q0),
    .out_k_rope_4_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0),
    .out_k_rope_4_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0),
    .out_k_rope_4_q0(out_k_rope_4_q0),
    .out_k_rope_5_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0),
    .out_k_rope_5_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0),
    .out_k_rope_5_q0(out_k_rope_5_q0),
    .out_k_rope_6_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0),
    .out_k_rope_6_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0),
    .out_k_rope_6_q0(out_k_rope_6_q0),
    .out_k_rope_7_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0),
    .out_k_rope_7_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0),
    .out_k_rope_7_q0(out_k_rope_7_q0),
    .out_v_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0),
    .out_v_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0),
    .out_v_q0(out_v_q0),
    .out_v_1_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0),
    .out_v_1_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0),
    .out_v_1_q0(out_v_1_q0),
    .out_v_2_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0),
    .out_v_2_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0),
    .out_v_2_q0(out_v_2_q0),
    .out_v_3_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0),
    .out_v_3_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0),
    .out_v_3_q0(out_v_3_q0),
    .out_v_4_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0),
    .out_v_4_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0),
    .out_v_4_q0(out_v_4_q0),
    .out_v_5_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0),
    .out_v_5_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0),
    .out_v_5_q0(out_v_5_q0),
    .out_v_6_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0),
    .out_v_6_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0),
    .out_v_6_q0(out_v_6_q0),
    .out_v_7_address0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0),
    .out_v_7_ce0(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0),
    .out_v_7_q0(out_v_7_q0)
);

kernel_mhsa_kernel_mhsa_Outline_HEAD_COMPUTE grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start),
    .ap_done(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done),
    .ap_idle(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_idle),
    .ap_ready(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready),
    .m_axi_gmem2_0_AWVALID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(1'b0),
    .m_axi_gmem2_0_RID(1'd0),
    .m_axi_gmem2_0_RFIFONUM(gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(1'd0),
    .m_axi_gmem2_0_RRESP(2'd0),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .select_ln100(select_ln100_reg_3287),
    .mul_ln53(sub_ln53_reg_3366),
    .empty(tmp_reg_3271),
    .att_11_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0),
    .att_11_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0),
    .att_11_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0),
    .att_11_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0),
    .att_10_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0),
    .att_10_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0),
    .att_10_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0),
    .att_10_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0),
    .att_9_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0),
    .att_9_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0),
    .att_9_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0),
    .att_9_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0),
    .att_8_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0),
    .att_8_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0),
    .att_8_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0),
    .att_8_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0),
    .att_7_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0),
    .att_7_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0),
    .att_7_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0),
    .att_7_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0),
    .att_6_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0),
    .att_6_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0),
    .att_6_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0),
    .att_6_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0),
    .att_5_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0),
    .att_5_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0),
    .att_5_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0),
    .att_5_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0),
    .att_4_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0),
    .att_4_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0),
    .att_4_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0),
    .att_4_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0),
    .att_3_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0),
    .att_3_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0),
    .att_3_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0),
    .att_3_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0),
    .att_2_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0),
    .att_2_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0),
    .att_2_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0),
    .att_2_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0),
    .att_1_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0),
    .att_1_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0),
    .att_1_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0),
    .att_1_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0),
    .att_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0),
    .att_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0),
    .att_we0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0),
    .att_d0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0),
    .out_q_rope_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0),
    .out_q_rope_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0),
    .out_q_rope_q0(out_q_rope_q0),
    .out_q_rope_1_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0),
    .out_q_rope_1_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0),
    .out_q_rope_1_q0(out_q_rope_1_q0),
    .out_q_rope_2_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0),
    .out_q_rope_2_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0),
    .out_q_rope_2_q0(out_q_rope_2_q0),
    .out_q_rope_3_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0),
    .out_q_rope_3_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0),
    .out_q_rope_3_q0(out_q_rope_3_q0),
    .out_q_rope_4_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0),
    .out_q_rope_4_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0),
    .out_q_rope_4_q0(out_q_rope_4_q0),
    .out_q_rope_5_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0),
    .out_q_rope_5_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0),
    .out_q_rope_5_q0(out_q_rope_5_q0),
    .out_q_rope_6_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0),
    .out_q_rope_6_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0),
    .out_q_rope_6_q0(out_q_rope_6_q0),
    .out_q_rope_7_address0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0),
    .out_q_rope_7_ce0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0),
    .out_q_rope_7_q0(out_q_rope_7_q0),
    .key_cache(key_cache_read_reg_2843),
    .grp_fu_2178_p_din0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0),
    .grp_fu_2178_p_din1(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1),
    .grp_fu_2178_p_opcode(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_opcode),
    .grp_fu_2178_p_dout0(grp_fu_2178_p2),
    .grp_fu_3621_p_din0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0),
    .grp_fu_3621_p_din1(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1),
    .grp_fu_3621_p_dout0(grp_fu_3621_p2),
    .grp_fu_3621_p_ce(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce),
    .grp_fu_3617_p_din0(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0),
    .grp_fu_3617_p_din1(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1),
    .grp_fu_3617_p_dout0(grp_fu_3617_p2)
);

kernel_mhsa_kernel_mhsa_Outline_SOFTMAX_HEADS grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start),
    .ap_done(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done),
    .ap_idle(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_idle),
    .ap_ready(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready),
    .att_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0),
    .att_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0),
    .att_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0),
    .att_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0),
    .att_q0(att_q0),
    .add141(add141_reg_3282),
    .att_1_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0),
    .att_1_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0),
    .att_1_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0),
    .att_1_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0),
    .att_1_q0(att_1_q0),
    .att_2_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0),
    .att_2_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0),
    .att_2_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0),
    .att_2_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0),
    .att_2_q0(att_2_q0),
    .att_3_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0),
    .att_3_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0),
    .att_3_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0),
    .att_3_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0),
    .att_3_q0(att_3_q0),
    .att_4_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0),
    .att_4_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0),
    .att_4_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0),
    .att_4_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0),
    .att_4_q0(att_4_q0),
    .att_5_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0),
    .att_5_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0),
    .att_5_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0),
    .att_5_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0),
    .att_5_q0(att_5_q0),
    .att_6_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0),
    .att_6_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0),
    .att_6_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0),
    .att_6_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0),
    .att_6_q0(att_6_q0),
    .att_7_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0),
    .att_7_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0),
    .att_7_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0),
    .att_7_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0),
    .att_7_q0(att_7_q0),
    .att_8_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0),
    .att_8_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0),
    .att_8_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0),
    .att_8_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0),
    .att_8_q0(att_8_q0),
    .att_9_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0),
    .att_9_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0),
    .att_9_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0),
    .att_9_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0),
    .att_9_q0(att_9_q0),
    .att_10_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0),
    .att_10_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0),
    .att_10_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0),
    .att_10_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0),
    .att_10_q0(att_10_q0),
    .att_11_address0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0),
    .att_11_ce0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0),
    .att_11_we0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0),
    .att_11_d0(grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0),
    .att_11_q0(att_11_q0)
);

kernel_mhsa_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready),
    .m_axi_gmem3_0_AWVALID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWVALID),
    .m_axi_gmem3_0_AWREADY(1'b0),
    .m_axi_gmem3_0_AWADDR(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWADDR),
    .m_axi_gmem3_0_AWID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWID),
    .m_axi_gmem3_0_AWLEN(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLEN),
    .m_axi_gmem3_0_AWSIZE(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWSIZE),
    .m_axi_gmem3_0_AWBURST(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWBURST),
    .m_axi_gmem3_0_AWLOCK(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWLOCK),
    .m_axi_gmem3_0_AWCACHE(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWCACHE),
    .m_axi_gmem3_0_AWPROT(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWPROT),
    .m_axi_gmem3_0_AWQOS(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWQOS),
    .m_axi_gmem3_0_AWREGION(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWREGION),
    .m_axi_gmem3_0_AWUSER(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_AWUSER),
    .m_axi_gmem3_0_WVALID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WVALID),
    .m_axi_gmem3_0_WREADY(1'b0),
    .m_axi_gmem3_0_WDATA(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WDATA),
    .m_axi_gmem3_0_WSTRB(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WSTRB),
    .m_axi_gmem3_0_WLAST(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WLAST),
    .m_axi_gmem3_0_WID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WID),
    .m_axi_gmem3_0_WUSER(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_WUSER),
    .m_axi_gmem3_0_ARVALID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID),
    .m_axi_gmem3_0_ARREADY(gmem3_0_ARREADY),
    .m_axi_gmem3_0_ARADDR(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR),
    .m_axi_gmem3_0_ARID(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARID),
    .m_axi_gmem3_0_ARLEN(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN),
    .m_axi_gmem3_0_ARSIZE(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARSIZE),
    .m_axi_gmem3_0_ARBURST(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARBURST),
    .m_axi_gmem3_0_ARLOCK(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLOCK),
    .m_axi_gmem3_0_ARCACHE(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARCACHE),
    .m_axi_gmem3_0_ARPROT(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARPROT),
    .m_axi_gmem3_0_ARQOS(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARQOS),
    .m_axi_gmem3_0_ARREGION(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARREGION),
    .m_axi_gmem3_0_ARUSER(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARUSER),
    .m_axi_gmem3_0_RVALID(gmem3_0_RVALID),
    .m_axi_gmem3_0_RREADY(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY),
    .m_axi_gmem3_0_RDATA(gmem3_0_RDATA),
    .m_axi_gmem3_0_RLAST(1'b0),
    .m_axi_gmem3_0_RID(1'd0),
    .m_axi_gmem3_0_RFIFONUM(gmem3_0_RFIFONUM),
    .m_axi_gmem3_0_RUSER(1'd0),
    .m_axi_gmem3_0_RRESP(2'd0),
    .m_axi_gmem3_0_BVALID(1'b0),
    .m_axi_gmem3_0_BREADY(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_BREADY),
    .m_axi_gmem3_0_BRESP(2'd0),
    .m_axi_gmem3_0_BID(1'd0),
    .m_axi_gmem3_0_BUSER(1'd0),
    .tmp_12(tmp_3_reg_3293),
    .h_3(h_reg_910),
    .zext_ln159(or_ln1_reg_3410),
    .value_cache(value_cache_read_reg_2837),
    .att_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0),
    .att_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0),
    .att_q0(att_q0),
    .att_1_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0),
    .att_1_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0),
    .att_1_q0(att_1_q0),
    .att_2_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0),
    .att_2_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0),
    .att_2_q0(att_2_q0),
    .att_3_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0),
    .att_3_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0),
    .att_3_q0(att_3_q0),
    .att_4_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0),
    .att_4_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0),
    .att_4_q0(att_4_q0),
    .att_5_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0),
    .att_5_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0),
    .att_5_q0(att_5_q0),
    .att_6_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0),
    .att_6_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0),
    .att_6_q0(att_6_q0),
    .att_7_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0),
    .att_7_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0),
    .att_7_q0(att_7_q0),
    .att_8_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0),
    .att_8_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0),
    .att_8_q0(att_8_q0),
    .att_9_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0),
    .att_9_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0),
    .att_9_q0(att_9_q0),
    .att_10_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0),
    .att_10_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0),
    .att_10_q0(att_10_q0),
    .att_11_address0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0),
    .att_11_ce0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0),
    .att_11_q0(att_11_q0),
    .local_accum_63_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out),
    .local_accum_63_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out_ap_vld),
    .local_accum_61_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out),
    .local_accum_61_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out_ap_vld),
    .local_accum_59_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out),
    .local_accum_59_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out_ap_vld),
    .local_accum_57_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out),
    .local_accum_57_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out_ap_vld),
    .local_accum_55_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out),
    .local_accum_55_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out_ap_vld),
    .local_accum_53_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out),
    .local_accum_53_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out_ap_vld),
    .local_accum_51_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out),
    .local_accum_51_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out_ap_vld),
    .local_accum_49_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out),
    .local_accum_49_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out_ap_vld),
    .local_accum_47_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out),
    .local_accum_47_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out_ap_vld),
    .local_accum_45_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out),
    .local_accum_45_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out_ap_vld),
    .local_accum_43_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out),
    .local_accum_43_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out_ap_vld),
    .local_accum_41_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out),
    .local_accum_41_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out_ap_vld),
    .local_accum_39_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out),
    .local_accum_39_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out_ap_vld),
    .local_accum_37_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out),
    .local_accum_37_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out_ap_vld),
    .local_accum_35_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out),
    .local_accum_35_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out_ap_vld),
    .local_accum_33_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out),
    .local_accum_33_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out_ap_vld),
    .local_accum_31_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out),
    .local_accum_31_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out_ap_vld),
    .local_accum_29_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out),
    .local_accum_29_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out_ap_vld),
    .local_accum_27_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out),
    .local_accum_27_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out_ap_vld),
    .local_accum_25_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out),
    .local_accum_25_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out_ap_vld),
    .local_accum_23_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out),
    .local_accum_23_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out_ap_vld),
    .local_accum_21_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out),
    .local_accum_21_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out_ap_vld),
    .local_accum_19_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out),
    .local_accum_19_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out_ap_vld),
    .local_accum_17_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out),
    .local_accum_17_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out_ap_vld),
    .local_accum_15_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out),
    .local_accum_15_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out_ap_vld),
    .local_accum_13_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out),
    .local_accum_13_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out_ap_vld),
    .local_accum_11_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out),
    .local_accum_11_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out_ap_vld),
    .local_accum_9_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out),
    .local_accum_9_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out_ap_vld),
    .local_accum_7_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out),
    .local_accum_7_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out_ap_vld),
    .local_accum_5_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out),
    .local_accum_5_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out_ap_vld),
    .local_accum_3_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out),
    .local_accum_3_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out_ap_vld),
    .local_accum_1_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out),
    .local_accum_1_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out_ap_vld),
    .local_accum_62_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out),
    .local_accum_62_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out_ap_vld),
    .local_accum_60_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out),
    .local_accum_60_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out_ap_vld),
    .local_accum_58_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out),
    .local_accum_58_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out_ap_vld),
    .local_accum_56_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out),
    .local_accum_56_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out_ap_vld),
    .local_accum_54_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out),
    .local_accum_54_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out_ap_vld),
    .local_accum_52_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out),
    .local_accum_52_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out_ap_vld),
    .local_accum_50_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out),
    .local_accum_50_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out_ap_vld),
    .local_accum_48_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out),
    .local_accum_48_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out_ap_vld),
    .local_accum_46_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out),
    .local_accum_46_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out_ap_vld),
    .local_accum_44_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out),
    .local_accum_44_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out_ap_vld),
    .local_accum_42_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out),
    .local_accum_42_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out_ap_vld),
    .local_accum_40_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out),
    .local_accum_40_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out_ap_vld),
    .local_accum_38_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out),
    .local_accum_38_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out_ap_vld),
    .local_accum_36_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out),
    .local_accum_36_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out_ap_vld),
    .local_accum_34_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out),
    .local_accum_34_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out_ap_vld),
    .local_accum_32_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out),
    .local_accum_32_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out_ap_vld),
    .local_accum_30_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out),
    .local_accum_30_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out_ap_vld),
    .local_accum_28_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out),
    .local_accum_28_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out_ap_vld),
    .local_accum_26_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out),
    .local_accum_26_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out_ap_vld),
    .local_accum_24_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out),
    .local_accum_24_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out_ap_vld),
    .local_accum_22_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out),
    .local_accum_22_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out_ap_vld),
    .local_accum_20_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out),
    .local_accum_20_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out_ap_vld),
    .local_accum_18_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out),
    .local_accum_18_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out_ap_vld),
    .local_accum_16_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out),
    .local_accum_16_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out_ap_vld),
    .local_accum_14_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out),
    .local_accum_14_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out_ap_vld),
    .local_accum_12_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out),
    .local_accum_12_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out_ap_vld),
    .local_accum_10_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out),
    .local_accum_10_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out_ap_vld),
    .local_accum_8_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out),
    .local_accum_8_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out_ap_vld),
    .local_accum_6_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out),
    .local_accum_6_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out_ap_vld),
    .local_accum_4_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out),
    .local_accum_4_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out_ap_vld),
    .local_accum_2_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out),
    .local_accum_2_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out_ap_vld),
    .local_accum_load_1_out(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out),
    .local_accum_load_1_out_ap_vld(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out_ap_vld),
    .grp_fu_2178_p_din0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0),
    .grp_fu_2178_p_din1(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1),
    .grp_fu_2178_p_opcode(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_opcode),
    .grp_fu_2178_p_dout0(grp_fu_2178_p2),
    .grp_fu_3621_p_din0(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0),
    .grp_fu_3621_p_din1(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1),
    .grp_fu_3621_p_dout0(grp_fu_3621_p2),
    .grp_fu_3621_p_ce(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce)
);

kernel_mhsa_kernel_mhsa_Pipeline_ACCUM_WRITEBACK grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready),
    .xb_7_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0),
    .xb_7_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0),
    .xb_7_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0),
    .xb_7_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0),
    .xb_6_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0),
    .xb_6_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0),
    .xb_6_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0),
    .xb_6_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0),
    .xb_5_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0),
    .xb_5_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0),
    .xb_5_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0),
    .xb_5_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0),
    .xb_4_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0),
    .xb_4_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0),
    .xb_4_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0),
    .xb_4_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0),
    .xb_3_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0),
    .xb_3_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0),
    .xb_3_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0),
    .xb_3_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0),
    .xb_2_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0),
    .xb_2_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0),
    .xb_2_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0),
    .xb_2_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0),
    .xb_1_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0),
    .xb_1_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0),
    .xb_1_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0),
    .xb_1_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0),
    .xb_address0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0),
    .xb_ce0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0),
    .xb_we0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0),
    .xb_d0(grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0),
    .local_accum_load(local_accum_load_reg_1678),
    .local_accum_4_load(local_accum_4_load_reg_1666),
    .local_accum_8_load(local_accum_8_load_reg_1654),
    .local_accum_12_load(local_accum_12_load_reg_1642),
    .local_accum_16_load(local_accum_16_load_reg_1630),
    .local_accum_20_load(local_accum_20_load_reg_1618),
    .local_accum_24_load(local_accum_24_load_reg_1606),
    .local_accum_28_load(local_accum_28_load_reg_1594),
    .local_accum_32_load(local_accum_32_load_reg_1582),
    .local_accum_36_load(local_accum_36_load_reg_1570),
    .local_accum_40_load(local_accum_40_load_reg_1558),
    .local_accum_44_load(local_accum_44_load_reg_1546),
    .local_accum_48_load(local_accum_48_load_reg_1534),
    .local_accum_52_load(local_accum_52_load_reg_1522),
    .local_accum_56_load(local_accum_56_load_reg_1510),
    .local_accum_60_load(local_accum_60_load_reg_1498),
    .p_udiv1(p_udiv1_reg_3612),
    .local_accum_1_load(local_accum_1_load_reg_1486),
    .local_accum_5_load(local_accum_5_load_reg_1474),
    .local_accum_9_load(local_accum_9_load_reg_1462),
    .local_accum_13_load(local_accum_13_load_reg_1450),
    .local_accum_17_load(local_accum_17_load_reg_1438),
    .local_accum_21_load(local_accum_21_load_reg_1426),
    .local_accum_25_load(local_accum_25_load_reg_1414),
    .local_accum_29_load(local_accum_29_load_reg_1402),
    .local_accum_33_load(local_accum_33_load_reg_1390),
    .local_accum_37_load(local_accum_37_load_reg_1378),
    .local_accum_41_load(local_accum_41_load_reg_1366),
    .local_accum_45_load(local_accum_45_load_reg_1354),
    .local_accum_49_load(local_accum_49_load_reg_1342),
    .local_accum_53_load(local_accum_53_load_reg_1330),
    .local_accum_57_load(local_accum_57_load_reg_1318),
    .local_accum_61_load(local_accum_61_load_reg_1306),
    .local_accum_2_load(local_accum_2_load_reg_1294),
    .local_accum_6_load(local_accum_6_load_reg_1282),
    .local_accum_10_load(local_accum_10_load_reg_1270),
    .local_accum_14_load(local_accum_14_load_reg_1258),
    .local_accum_18_load(local_accum_18_load_reg_1246),
    .local_accum_22_load(local_accum_22_load_reg_1234),
    .local_accum_26_load(local_accum_26_load_reg_1222),
    .local_accum_30_load(local_accum_30_load_reg_1210),
    .local_accum_34_load(local_accum_34_load_reg_1198),
    .local_accum_38_load(local_accum_38_load_reg_1186),
    .local_accum_42_load(local_accum_42_load_reg_1174),
    .local_accum_46_load(local_accum_46_load_reg_1162),
    .local_accum_50_load(local_accum_50_load_reg_1150),
    .local_accum_54_load(local_accum_54_load_reg_1138),
    .local_accum_58_load(local_accum_58_load_reg_1126),
    .local_accum_62_load(local_accum_62_load_reg_1114),
    .local_accum_3_load(local_accum_3_load_reg_1102),
    .local_accum_7_load(local_accum_7_load_reg_1090),
    .local_accum_11_load(local_accum_11_load_reg_1078),
    .local_accum_15_load(local_accum_15_load_reg_1066),
    .local_accum_19_load(local_accum_19_load_reg_1054),
    .local_accum_23_load(local_accum_23_load_reg_1042),
    .local_accum_27_load(local_accum_27_load_reg_1030),
    .local_accum_31_load(local_accum_31_load_reg_1018),
    .local_accum_35_load(local_accum_35_load_reg_1006),
    .local_accum_39_load(local_accum_39_load_reg_994),
    .local_accum_43_load(local_accum_43_load_reg_982),
    .local_accum_47_load(local_accum_47_load_reg_970),
    .local_accum_51_load(local_accum_51_load_reg_958),
    .local_accum_55_load(local_accum_55_load_reg_946),
    .local_accum_59_load(local_accum_59_load_reg_934),
    .local_accum_63_load(local_accum_63_load_reg_922)
);

kernel_mhsa_kernel_mhsa_Pipeline_RESIDUAL grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready),
    .current_input_14_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0),
    .current_input_14_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0),
    .current_input_14_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0),
    .current_input_14_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0),
    .current_input_14_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address1),
    .current_input_14_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1),
    .current_input_14_q1(current_input_14_q1),
    .current_input_13_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0),
    .current_input_13_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0),
    .current_input_13_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0),
    .current_input_13_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0),
    .current_input_13_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address1),
    .current_input_13_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1),
    .current_input_13_q1(current_input_13_q1),
    .current_input_12_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0),
    .current_input_12_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0),
    .current_input_12_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0),
    .current_input_12_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0),
    .current_input_12_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address1),
    .current_input_12_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1),
    .current_input_12_q1(current_input_12_q1),
    .current_input_11_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0),
    .current_input_11_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0),
    .current_input_11_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0),
    .current_input_11_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0),
    .current_input_11_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address1),
    .current_input_11_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1),
    .current_input_11_q1(current_input_11_q1),
    .current_input_10_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0),
    .current_input_10_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0),
    .current_input_10_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0),
    .current_input_10_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0),
    .current_input_10_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address1),
    .current_input_10_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1),
    .current_input_10_q1(current_input_10_q1),
    .current_input_9_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0),
    .current_input_9_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0),
    .current_input_9_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0),
    .current_input_9_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0),
    .current_input_9_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address1),
    .current_input_9_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1),
    .current_input_9_q1(current_input_9_q1),
    .current_input_8_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0),
    .current_input_8_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0),
    .current_input_8_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0),
    .current_input_8_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0),
    .current_input_8_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address1),
    .current_input_8_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1),
    .current_input_8_q1(current_input_8_q1),
    .current_input_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0),
    .current_input_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0),
    .current_input_we0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0),
    .current_input_d0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0),
    .current_input_address1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address1),
    .current_input_ce1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1),
    .current_input_q1(current_input_q1),
    .xb2_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0),
    .xb2_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0),
    .xb2_q0(xb2_q0),
    .xb2_1_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0),
    .xb2_1_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0),
    .xb2_1_q0(xb2_1_q0),
    .xb2_2_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0),
    .xb2_2_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0),
    .xb2_2_q0(xb2_2_q0),
    .xb2_3_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0),
    .xb2_3_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0),
    .xb2_3_q0(xb2_3_q0),
    .xb2_4_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0),
    .xb2_4_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0),
    .xb2_4_q0(xb2_4_q0),
    .xb2_5_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0),
    .xb2_5_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0),
    .xb2_5_q0(xb2_5_q0),
    .xb2_6_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0),
    .xb2_6_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0),
    .xb2_6_q0(xb2_6_q0),
    .xb2_7_address0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0),
    .xb2_7_ce0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0),
    .xb2_7_q0(xb2_7_q0),
    .grp_fu_2178_p_din0(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0),
    .grp_fu_2178_p_din1(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1),
    .grp_fu_2178_p_opcode(grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_opcode),
    .grp_fu_2178_p_dout0(grp_fu_2178_p2)
);

kernel_mhsa_kernel_mhsa_Pipeline_OUTPUT_WRITE grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start),
    .ap_done(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done),
    .ap_idle(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_idle),
    .ap_ready(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(13'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln47(trunc_ln_reg_3257),
    .current_input_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0),
    .current_input_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0),
    .current_input_q0(current_input_q0),
    .current_input_8_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0),
    .current_input_8_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0),
    .current_input_8_q0(current_input_8_q0),
    .current_input_9_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0),
    .current_input_9_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0),
    .current_input_9_q0(current_input_9_q0),
    .current_input_10_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0),
    .current_input_10_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0),
    .current_input_10_q0(current_input_10_q0),
    .current_input_11_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0),
    .current_input_11_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0),
    .current_input_11_q0(current_input_11_q0),
    .current_input_12_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0),
    .current_input_12_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0),
    .current_input_12_q0(current_input_12_q0),
    .current_input_13_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0),
    .current_input_13_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0),
    .current_input_13_q0(current_input_13_q0),
    .current_input_14_address0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0),
    .current_input_14_ce0(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0),
    .current_input_14_q0(current_input_14_q0)
);

kernel_mhsa_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .current_token(current_token),
    .position(position),
    .weights(weights),
    .key_cache(key_cache),
    .value_cache(value_cache),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_mhsa_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(gmem0_0_ARADDR),
    .I_CH0_ARLEN(gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(gmem0_0_AWVALID),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(gmem0_0_AWADDR),
    .I_CH0_AWLEN(gmem0_0_AWLEN),
    .I_CH0_WVALID(gmem0_0_WVALID),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WDATA),
    .I_CH0_WSTRB(grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WSTRB),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(gmem0_0_BREADY)
);

kernel_mhsa_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(gmem1_0_ARADDR),
    .I_CH0_ARLEN(gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

kernel_mhsa_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem2_0_ARVALID),
    .I_CH0_ARREADY(gmem2_0_ARREADY),
    .I_CH0_ARADDR(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARADDR),
    .I_CH0_ARLEN(grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARLEN),
    .I_CH0_RVALID(gmem2_0_RVALID),
    .I_CH0_RREADY(gmem2_0_RREADY),
    .I_CH0_RDATA(gmem2_0_RDATA),
    .I_CH0_RFIFONUM(gmem2_0_RFIFONUM),
    .I_CH0_AWVALID(gmem2_0_AWVALID),
    .I_CH0_AWREADY(gmem2_0_AWREADY),
    .I_CH0_AWADDR(gmem2_0_AWADDR),
    .I_CH0_AWLEN(gmem2_0_AWLEN),
    .I_CH0_WVALID(gmem2_0_WVALID),
    .I_CH0_WREADY(gmem2_0_WREADY),
    .I_CH0_WDATA(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WDATA),
    .I_CH0_WSTRB(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WSTRB),
    .I_CH0_BVALID(gmem2_0_BVALID),
    .I_CH0_BREADY(gmem2_0_BREADY)
);

kernel_mhsa_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem3_0_ARVALID),
    .I_CH0_ARREADY(gmem3_0_ARREADY),
    .I_CH0_ARADDR(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARADDR),
    .I_CH0_ARLEN(grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARLEN),
    .I_CH0_RVALID(gmem3_0_RVALID),
    .I_CH0_RREADY(gmem3_0_RREADY),
    .I_CH0_RDATA(gmem3_0_RDATA),
    .I_CH0_RFIFONUM(gmem3_0_RFIFONUM),
    .I_CH0_AWVALID(gmem3_0_AWVALID),
    .I_CH0_AWREADY(gmem3_0_AWREADY),
    .I_CH0_AWADDR(gmem3_0_AWADDR),
    .I_CH0_AWLEN(gmem3_0_AWLEN),
    .I_CH0_WVALID(gmem3_0_WVALID),
    .I_CH0_WREADY(gmem3_0_WREADY),
    .I_CH0_WDATA(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WDATA),
    .I_CH0_WSTRB(grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WSTRB),
    .I_CH0_BVALID(gmem3_0_BVALID),
    .I_CH0_BREADY(gmem3_0_BREADY)
);

kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U656(
    .din0(grp_fu_2178_p0),
    .din1(grp_fu_2178_p1),
    .dout(grp_fu_2178_p2)
);

kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_11_no_dsp_1_U657(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_2183_p0),
    .din1(grp_fu_2183_p1),
    .ce(grp_fu_2183_ce),
    .dout(pre_grp_fu_2183_p2)
);

kernel_mhsa_fsqrt_32ns_32ns_32_15_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_15_no_dsp_1_U658(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(p_x_assign_reg_3320),
    .ce(grp_fu_2190_ce),
    .dout(grp_fu_2190_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_primitive_dsp_1_U659(
    .din0(grp_fu_3617_p0),
    .din1(grp_fu_3617_p1),
    .dout(grp_fu_3617_p2)
);

kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U660(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3621_p0),
    .din1(grp_fu_3621_p1),
    .ce(grp_fu_3621_ce),
    .dout(pre_grp_fu_3621_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state85_on_subcall_done) & (1'b1 == ap_CS_fsm_state85)) | (~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61)) | ((1'b0 == ap_block_state59_on_subcall_done) & (1'b1 == ap_CS_fsm_state59)) | ((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
            ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= 1'b0;
        end else if ((grp_matmul_1_fu_1772_ap_done == 1'b1)) begin
            ap_sync_reg_grp_matmul_1_fu_1772_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state85_on_subcall_done) & (1'b1 == ap_CS_fsm_state85)) | (~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61)) | ((1'b0 == ap_block_state59_on_subcall_done) & (1'b1 == ap_CS_fsm_state59)) | ((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
            ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= 1'b0;
        end else if ((grp_matmul_1_fu_1772_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_matmul_1_fu_1772_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_RoPE_fu_1803_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58))) begin
            grp_RoPE_fu_1803_ap_start_reg <= 1'b1;
        end else if ((grp_RoPE_fu_1803_ap_ready == 1'b1)) begin
            grp_RoPE_fu_1803_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln53_fu_2344_p2 == 1'd0) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state77)) begin
            grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state82)) begin
            grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state62)) begin
            grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state88)) begin
            grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_reg_3271 == 1'd0) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
            grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln53_fu_2344_p2 == 1'd0) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln53_fu_2344_p2 == 1'd0) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_ready == 1'b1)) begin
            grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_1_fu_1772_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state84) | ((ap_sync_grp_matmul_1_fu_1772_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state59)) | ((ap_sync_grp_matmul_1_fu_1772_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state57)) | ((ap_sync_grp_matmul_1_fu_1772_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state61)) | ((ap_sync_grp_matmul_1_fu_1772_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state85)))) begin
            grp_matmul_1_fu_1772_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_1_fu_1772_ap_ready == 1'b1)) begin
            grp_matmul_1_fu_1772_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_2178_p0 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_2178_p0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2178_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_2178_p0 <= grp_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_2178_p1 <= grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_grp_fu_2178_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_2178_p1 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_2178_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_2178_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_2178_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_2178_p1 <= 32'd897988541;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43)))) begin
        grp_fu_2183_ce <= 1'b1;
    end else begin
        grp_fu_2183_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_2183_p0 <= 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_2183_p0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_sum_local_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_2183_p1 <= grp_fu_2190_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_2183_p1 <= 32'd1145044992;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3617_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_3617_p0 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3617_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3617_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_3617_p1 <= grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_grp_fu_3617_p_din1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_3621_ce <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3621_ce <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_fu_3621_ce <= 1'b0;
    end else begin
        grp_fu_3621_ce <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_3621_p0 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3621_p0 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_3621_p1 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_grp_fu_3621_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_3621_p1 <= grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_grp_fu_3621_p_din1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        h_reg_910 <= 4'd0;
    end else if (((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        h_reg_910 <= add_ln155_reg_3402;
    end
end

always @ (posedge ap_clk) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        l_fu_230 <= 4'd0;
    end else if (((icmp_ln155_fu_2574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        l_fu_230 <= add_ln53_5_reg_3304;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_10_load_reg_1270 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_10_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_10_load_reg_1270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_11_load_reg_1078 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_11_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_11_load_reg_1078 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_12_load_reg_1642 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_12_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_12_load_reg_1642 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_13_load_reg_1450 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_13_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_13_load_reg_1450 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_14_load_reg_1258 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_14_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_14_load_reg_1258 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_15_load_reg_1066 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_15_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_15_load_reg_1066 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_16_load_reg_1630 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_16_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_16_load_reg_1630 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_17_load_reg_1438 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_17_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_17_load_reg_1438 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_18_load_reg_1246 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_18_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_18_load_reg_1246 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_19_load_reg_1054 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_19_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_19_load_reg_1054 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_1_load_reg_1486 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_1_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_1_load_reg_1486 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_20_load_reg_1618 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_20_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_20_load_reg_1618 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_21_load_reg_1426 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_21_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_21_load_reg_1426 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_22_load_reg_1234 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_22_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_22_load_reg_1234 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_23_load_reg_1042 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_23_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_23_load_reg_1042 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_24_load_reg_1606 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_24_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_24_load_reg_1606 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_25_load_reg_1414 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_25_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_25_load_reg_1414 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_26_load_reg_1222 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_26_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_26_load_reg_1222 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_27_load_reg_1030 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_27_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_27_load_reg_1030 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_28_load_reg_1594 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_28_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_28_load_reg_1594 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_29_load_reg_1402 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_29_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_29_load_reg_1402 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_2_load_reg_1294 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_2_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_2_load_reg_1294 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_30_load_reg_1210 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_30_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_30_load_reg_1210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_31_load_reg_1018 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_31_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_31_load_reg_1018 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_32_load_reg_1582 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_32_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_32_load_reg_1582 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_33_load_reg_1390 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_33_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_33_load_reg_1390 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_34_load_reg_1198 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_34_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_34_load_reg_1198 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_35_load_reg_1006 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_35_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_35_load_reg_1006 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_36_load_reg_1570 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_36_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_36_load_reg_1570 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_37_load_reg_1378 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_37_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_37_load_reg_1378 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_38_load_reg_1186 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_38_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_38_load_reg_1186 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_39_load_reg_994 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_39_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_39_load_reg_994 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_3_load_reg_1102 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_3_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_3_load_reg_1102 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_40_load_reg_1558 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_40_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_40_load_reg_1558 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_41_load_reg_1366 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_41_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_41_load_reg_1366 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_42_load_reg_1174 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_42_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_42_load_reg_1174 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_43_load_reg_982 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_43_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_43_load_reg_982 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_44_load_reg_1546 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_44_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_44_load_reg_1546 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_45_load_reg_1354 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_45_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_45_load_reg_1354 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_46_load_reg_1162 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_46_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_46_load_reg_1162 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_47_load_reg_970 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_47_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_47_load_reg_970 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_48_load_reg_1534 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_48_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_48_load_reg_1534 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_49_load_reg_1342 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_49_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_49_load_reg_1342 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_4_load_reg_1666 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_4_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_4_load_reg_1666 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_50_load_reg_1150 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_50_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_50_load_reg_1150 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_51_load_reg_958 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_51_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_51_load_reg_958 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_52_load_reg_1522 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_52_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_52_load_reg_1522 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_53_load_reg_1330 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_53_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_53_load_reg_1330 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_54_load_reg_1138 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_54_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_54_load_reg_1138 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_55_load_reg_946 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_55_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_55_load_reg_946 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_56_load_reg_1510 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_56_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_56_load_reg_1510 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_57_load_reg_1318 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_57_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_57_load_reg_1318 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_58_load_reg_1126 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_58_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_58_load_reg_1126 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_59_load_reg_934 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_59_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_59_load_reg_934 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_5_load_reg_1474 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_5_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_5_load_reg_1474 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_60_load_reg_1498 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_60_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_60_load_reg_1498 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_61_load_reg_1306 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_61_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_61_load_reg_1306 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_62_load_reg_1114 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_62_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_62_load_reg_1114 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_63_load_reg_922 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_63_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_63_load_reg_922 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_6_load_reg_1282 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_6_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_6_load_reg_1282 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_7_load_reg_1090 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_7_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_7_load_reg_1090 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_8_load_reg_1654 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_8_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_8_load_reg_1654 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_9_load_reg_1462 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_9_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_9_load_reg_1462 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        local_accum_load_reg_1678 <= grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_local_accum_load_1_out;
    end else if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
        local_accum_load_reg_1678 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_fu_226 <= 27'd0;
    end else if (((icmp_ln155_fu_2574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        phi_mul_fu_226 <= add_ln53_6_reg_3309;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add141_reg_3282 <= add141_fu_2266_p2;
        mul43_reg_3277 <= mul43_fu_2260_p2;
        select_ln100_reg_3287 <= select_ln100_fu_2286_p3;
        tmp_3_reg_3293[37 : 5] <= tmp_3_fu_2318_p3[37 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        add_ln155_reg_3402 <= add_ln155_fu_2568_p2;
        or_ln1_reg_3410[9 : 6] <= or_ln1_fu_2589_p4[9 : 6];
or_ln1_reg_3410[22 : 17] <= or_ln1_fu_2589_p4[22 : 17];
        wo_reg_3415 <= wo_fu_2609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        add_ln53_1_reg_3372 <= add_ln53_1_fu_2477_p2;
        sub_ln53_reg_3366[22 : 17] <= sub_ln53_fu_2467_p2[22 : 17];
        wv_reg_3377 <= wv_fu_2485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln53_5_reg_3304 <= add_ln53_5_fu_2332_p2;
        add_ln53_6_reg_3309 <= add_ln53_6_fu_2338_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        add_ln60_reg_3341 <= add_ln60_fu_2416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        add_ln61_reg_3351 <= add_ln61_fu_2430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        add_ln62_reg_3361 <= add_ln62_fu_2444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gmem0_addr_reg_3263 <= sext_ln47_fu_2217_p1;
        key_cache_read_reg_2843 <= key_cache;
        position_read_reg_2858 <= position;
        tmp_reg_3271 <= tmp_fu_2232_p1[32'd31];
        trunc_ln_reg_3257 <= {{current_token[63:2]}};
        value_cache_read_reg_2837 <= value_cache;
        weights_read_reg_2849 <= weights;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        p_udiv1_reg_3612[6 : 3] <= p_udiv1_fu_2814_p3[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        p_x_assign_reg_3320 <= grp_fu_2178_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_2183_ce == 1'b1)) begin
        pre_grp_fu_2183_p2_reg <= pre_grp_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_3621_ce == 1'b1)) begin
        pre_grp_fu_3621_p2_reg <= pre_grp_fu_3621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state27))) begin
        reg_2201 <= grp_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        trunc_ln5_reg_3331 <= {{add_ln53_2_fu_2378_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        trunc_ln7_reg_3382 <= {{add_ln53_4_fu_2507_p2[63:2]}};
        trunc_ln85_1_reg_3392 <= {{add_ln53_3_fu_2502_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        wk_reg_3356 <= wk_fu_2438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        wq_reg_3346 <= wq_fu_2424_p2;
    end
end

always @ (*) begin
    if ((gmem0_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state100_blk = 1'b1;
    end else begin
        ap_ST_fsm_state100_blk = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state14_io)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state57_on_subcall_done)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state59_on_subcall_done)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io))) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state74)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state84_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state85_on_subcall_done)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

assign ap_ST_fsm_state86_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done == 1'b0)) begin
        ap_ST_fsm_state87_blk = 1'b1;
    end else begin
        ap_ST_fsm_state87_blk = 1'b0;
    end
end

assign ap_ST_fsm_state88_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done == 1'b0)) begin
        ap_ST_fsm_state89_blk = 1'b1;
    end else begin
        ap_ST_fsm_state89_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_10_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_10_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_10_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_10_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_address0;
    end else begin
        att_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_10_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_10_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_10_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_10_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_ce0;
    end else begin
        att_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_10_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_10_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_10_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_d0;
    end else begin
        att_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_10_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_10_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_10_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_10_we0;
    end else begin
        att_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_11_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_11_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_11_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_11_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_address0;
    end else begin
        att_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_11_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_11_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_11_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_11_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_ce0;
    end else begin
        att_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_11_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_11_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_11_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_d0;
    end else begin
        att_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_11_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_11_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_11_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_11_we0;
    end else begin
        att_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_1_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_1_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_1_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_1_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_address0;
    end else begin
        att_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_1_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_1_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_1_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_1_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_ce0;
    end else begin
        att_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_1_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_1_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_1_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_d0;
    end else begin
        att_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_1_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_1_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_1_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_1_we0;
    end else begin
        att_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_2_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_2_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_2_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_2_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_address0;
    end else begin
        att_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_2_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_2_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_2_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_2_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_ce0;
    end else begin
        att_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_2_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_2_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_2_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_d0;
    end else begin
        att_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_2_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_2_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_2_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_2_we0;
    end else begin
        att_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_3_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_3_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_3_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_3_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_address0;
    end else begin
        att_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_3_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_3_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_3_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_3_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_ce0;
    end else begin
        att_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_3_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_3_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_3_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_d0;
    end else begin
        att_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_3_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_3_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_3_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_3_we0;
    end else begin
        att_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_4_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_4_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_4_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_4_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_address0;
    end else begin
        att_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_4_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_4_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_4_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_4_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_ce0;
    end else begin
        att_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_4_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_4_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_4_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_d0;
    end else begin
        att_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_4_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_4_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_4_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_4_we0;
    end else begin
        att_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_5_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_5_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_5_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_5_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_address0;
    end else begin
        att_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_5_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_5_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_5_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_5_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_ce0;
    end else begin
        att_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_5_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_5_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_5_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_d0;
    end else begin
        att_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_5_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_5_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_5_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_5_we0;
    end else begin
        att_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_6_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_6_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_6_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_6_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_address0;
    end else begin
        att_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_6_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_6_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_6_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_6_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_ce0;
    end else begin
        att_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_6_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_6_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_6_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_d0;
    end else begin
        att_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_6_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_6_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_6_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_6_we0;
    end else begin
        att_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_7_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_7_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_7_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_7_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_address0;
    end else begin
        att_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_7_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_7_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_7_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_7_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_ce0;
    end else begin
        att_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_7_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_7_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_7_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_d0;
    end else begin
        att_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_7_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_7_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_7_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_7_we0;
    end else begin
        att_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_8_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_8_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_8_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_8_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_address0;
    end else begin
        att_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_8_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_8_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_8_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_8_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_ce0;
    end else begin
        att_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_8_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_8_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_8_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_d0;
    end else begin
        att_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_8_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_8_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_8_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_8_we0;
    end else begin
        att_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_9_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_9_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_9_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_9_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_address0;
    end else begin
        att_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_9_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_9_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_9_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_9_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_ce0;
    end else begin
        att_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_9_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_9_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_9_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_d0;
    end else begin
        att_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_9_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_9_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_9_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_9_we0;
    end else begin
        att_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_address0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_address0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_address0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_address0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_address0;
    end else begin
        att_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        att_ce0 = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_att_ce0;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        att_ce0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_ce0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_ce0;
    end else begin
        att_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_d0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_d0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_d0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_d0;
    end else begin
        att_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        att_we0 = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_att_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        att_we0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_att_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        att_we0 = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_att_we0;
    end else begin
        att_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_10_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_10_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_10_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_10_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_10_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_address0;
    end else begin
        current_input_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_10_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_10_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_10_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_10_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_10_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_ce0;
    end else begin
        current_input_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_10_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_ce1;
    end else begin
        current_input_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_10_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_10_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_d0;
    end else begin
        current_input_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_10_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_10_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_10_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_10_we0;
    end else begin
        current_input_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_11_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_11_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_11_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_11_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_11_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_address0;
    end else begin
        current_input_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_11_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_11_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_11_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_11_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_11_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_ce0;
    end else begin
        current_input_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_11_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_ce1;
    end else begin
        current_input_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_11_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_11_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_d0;
    end else begin
        current_input_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_11_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_11_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_11_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_11_we0;
    end else begin
        current_input_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_12_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_12_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_12_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_12_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_12_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_address0;
    end else begin
        current_input_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_12_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_12_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_12_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_12_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_12_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_ce0;
    end else begin
        current_input_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_12_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_ce1;
    end else begin
        current_input_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_12_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_12_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_d0;
    end else begin
        current_input_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_12_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_12_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_12_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_12_we0;
    end else begin
        current_input_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_13_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_13_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_13_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_13_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_13_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_address0;
    end else begin
        current_input_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_13_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_13_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_13_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_13_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_13_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_ce0;
    end else begin
        current_input_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_13_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_ce1;
    end else begin
        current_input_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_13_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_13_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_d0;
    end else begin
        current_input_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_13_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_13_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_13_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_13_we0;
    end else begin
        current_input_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_14_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_14_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_14_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_14_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_14_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_address0;
    end else begin
        current_input_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_14_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_14_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_14_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_14_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_14_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_ce0;
    end else begin
        current_input_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_14_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_ce1;
    end else begin
        current_input_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_14_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_14_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_d0;
    end else begin
        current_input_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_14_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_14_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_14_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_14_we0;
    end else begin
        current_input_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_8_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_8_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_8_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_8_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_8_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_address0;
    end else begin
        current_input_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_8_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_8_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_8_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_8_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_8_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_ce0;
    end else begin
        current_input_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_8_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_ce1;
    end else begin
        current_input_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_8_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_8_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_d0;
    end else begin
        current_input_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_8_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_8_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_8_we0;
    end else begin
        current_input_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_9_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_9_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_9_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_9_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_9_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_address0;
    end else begin
        current_input_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_9_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_9_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_9_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_9_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_9_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_ce0;
    end else begin
        current_input_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_9_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_ce1;
    end else begin
        current_input_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_9_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_9_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_d0;
    end else begin
        current_input_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_9_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_9_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_9_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_9_we0;
    end else begin
        current_input_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_address0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_address0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_address0;
    end else begin
        current_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        current_input_ce0 = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_current_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        current_input_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_current_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        current_input_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_current_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_ce0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_ce0;
    end else begin
        current_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_ce1 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_ce1;
    end else begin
        current_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_d0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_d0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_d0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_d0;
    end else begin
        current_input_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        current_input_we0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_current_input_we0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        current_input_we0 = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_current_input_we0;
    end else begin
        current_input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem0_0_ARADDR = sext_ln47_fu_2217_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARADDR = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARADDR;
    end else begin
        gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem0_0_ARLEN = 64'd768;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARLEN = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARLEN;
    end else begin
        gmem0_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem0_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARVALID = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_2344_p2 == 1'd1) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
        gmem0_0_AWADDR = gmem0_addr_reg_3263;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        gmem0_0_AWADDR = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWADDR;
    end else begin
        gmem0_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_2344_p2 == 1'd1) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
        gmem0_0_AWLEN = 64'd768;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        gmem0_0_AWLEN = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWLEN;
    end else begin
        gmem0_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_2344_p2 == 1'd1) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
        gmem0_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        gmem0_0_AWVALID = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_AWVALID;
    end else begin
        gmem0_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        gmem0_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        gmem0_0_BREADY = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_BREADY;
    end else begin
        gmem0_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_RREADY = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state88))) begin
        gmem0_0_WVALID = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_m_axi_gmem0_0_WVALID;
    end else begin
        gmem0_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_2344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        gmem1_0_ARADDR = sext_ln27_fu_2401_p1;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_0_ARADDR = grp_matmul_1_fu_1772_m_axi_gmem1_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem1_0_ARADDR = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARADDR;
    end else begin
        gmem1_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        gmem1_0_ARLEN = 64'd768;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_0_ARLEN = grp_matmul_1_fu_1772_m_axi_gmem1_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem1_0_ARLEN = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARLEN;
    end else begin
        gmem1_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
        gmem1_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_0_ARVALID = grp_matmul_1_fu_1772_m_axi_gmem1_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem1_0_ARVALID = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_ARVALID;
    end else begin
        gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_0_RREADY = grp_matmul_1_fu_1772_m_axi_gmem1_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54))) begin
        gmem1_0_RREADY = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_m_axi_gmem1_0_RREADY;
    end else begin
        gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem2_0_ARVALID = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_ARVALID;
    end else begin
        gmem2_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem2_0_AWADDR = sext_ln85_fu_2522_p1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem2_0_AWADDR = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWADDR;
    end else begin
        gmem2_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem2_0_AWLEN = 64'd768;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem2_0_AWLEN = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWLEN;
    end else begin
        gmem2_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem2_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem2_0_AWVALID = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_AWVALID;
    end else begin
        gmem2_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state74) & (1'b1 == ap_CS_fsm_state74))) begin
        gmem2_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem2_0_BREADY = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_BREADY;
    end else begin
        gmem2_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        gmem2_0_RREADY = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_m_axi_gmem2_0_RREADY;
    end else begin
        gmem2_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem2_0_WVALID = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem2_0_WVALID;
    end else begin
        gmem2_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        gmem2_blk_n_AW = m_axi_gmem2_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        gmem2_blk_n_B = m_axi_gmem2_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem3_0_ARVALID = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_ARVALID;
    end else begin
        gmem3_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem3_0_AWADDR = sext_ln85_1_fu_2547_p1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem3_0_AWADDR = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWADDR;
    end else begin
        gmem3_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem3_0_AWLEN = 64'd768;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem3_0_AWLEN = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWLEN;
    end else begin
        gmem3_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem3_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem3_0_AWVALID = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_AWVALID;
    end else begin
        gmem3_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state74) & (1'b1 == ap_CS_fsm_state74))) begin
        gmem3_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem3_0_BREADY = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_BREADY;
    end else begin
        gmem3_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state80))) begin
        gmem3_0_RREADY = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_m_axi_gmem3_0_RREADY;
    end else begin
        gmem3_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62))) begin
        gmem3_0_WVALID = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_m_axi_gmem3_0_WVALID;
    end else begin
        gmem3_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        gmem3_blk_n_AW = m_axi_gmem3_AWREADY;
    end else begin
        gmem3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        gmem3_blk_n_B = m_axi_gmem3_BVALID;
    end else begin
        gmem3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_0_q0 = out_k_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_0_q0 = out_q_q0;
    end else begin
        grp_RoPE_fu_1803_in_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_1_q0 = out_k_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_1_q0 = out_q_1_q0;
    end else begin
        grp_RoPE_fu_1803_in_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_2_q0 = out_k_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_2_q0 = out_q_2_q0;
    end else begin
        grp_RoPE_fu_1803_in_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_3_q0 = out_k_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_3_q0 = out_q_3_q0;
    end else begin
        grp_RoPE_fu_1803_in_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_4_q0 = out_k_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_4_q0 = out_q_4_q0;
    end else begin
        grp_RoPE_fu_1803_in_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_5_q0 = out_k_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_5_q0 = out_q_5_q0;
    end else begin
        grp_RoPE_fu_1803_in_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_6_q0 = out_k_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_6_q0 = out_q_6_q0;
    end else begin
        grp_RoPE_fu_1803_in_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_RoPE_fu_1803_in_7_q0 = out_k_7_q0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_RoPE_fu_1803_in_7_q0 = out_q_7_q0;
    end else begin
        grp_RoPE_fu_1803_in_7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((grp_fu_2183_ce == 1'b1)) begin
        grp_fu_2183_p2 = pre_grp_fu_2183_p2;
    end else begin
        grp_fu_2183_p2 = pre_grp_fu_2183_p2_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | ((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43)))) begin
        grp_fu_2190_ce = 1'b1;
    end else begin
        grp_fu_2190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_3621_ce == 1'b1)) begin
        grp_fu_3621_p2 = pre_grp_fu_3621_p2;
    end else begin
        grp_fu_3621_p2 = pre_grp_fu_3621_p2_reg;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state85_on_subcall_done) & (1'b1 == ap_CS_fsm_state85)) | (~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61)) | ((1'b0 == ap_block_state59_on_subcall_done) & (1'b1 == ap_CS_fsm_state59)) | ((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
        grp_matmul_1_fu_1772_ap_continue = 1'b1;
    end else begin
        grp_matmul_1_fu_1772_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_mat = wo_reg_3415;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_matmul_1_fu_1772_i_mat = wv_reg_3377;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_matmul_1_fu_1772_i_mat = wk_reg_3356;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_matmul_1_fu_1772_i_mat = wq_reg_3346;
    end else begin
        grp_matmul_1_fu_1772_i_mat = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_0_q0 = xb_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_0_q0 = out_rms_vec_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_1_q0 = xb_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_1_q0 = out_rms_vec_1_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_2_q0 = xb_2_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_2_q0 = out_rms_vec_2_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_3_q0 = xb_3_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_3_q0 = out_rms_vec_3_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_4_q0 = xb_4_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_4_q0 = out_rms_vec_4_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_5_q0 = xb_5_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_5_q0 = out_rms_vec_5_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_6_q0 = xb_6_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_6_q0 = out_rms_vec_6_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_matmul_1_fu_1772_i_vec_7_q0 = xb_7_q0;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        grp_matmul_1_fu_1772_i_vec_7_q0 = out_rms_vec_7_q0;
    end else begin
        grp_matmul_1_fu_1772_i_vec_7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_1_address0 = grp_RoPE_fu_1803_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_1_address0 = grp_matmul_1_fu_1772_o_vec_1_address0;
    end else begin
        out_k_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_1_ce0 = grp_RoPE_fu_1803_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_1_ce0 = grp_matmul_1_fu_1772_o_vec_1_ce0;
    end else begin
        out_k_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_1_we0 = grp_matmul_1_fu_1772_o_vec_1_we0;
    end else begin
        out_k_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_2_address0 = grp_RoPE_fu_1803_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_2_address0 = grp_matmul_1_fu_1772_o_vec_2_address0;
    end else begin
        out_k_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_2_ce0 = grp_RoPE_fu_1803_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_2_ce0 = grp_matmul_1_fu_1772_o_vec_2_ce0;
    end else begin
        out_k_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_2_we0 = grp_matmul_1_fu_1772_o_vec_2_we0;
    end else begin
        out_k_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_3_address0 = grp_RoPE_fu_1803_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_3_address0 = grp_matmul_1_fu_1772_o_vec_3_address0;
    end else begin
        out_k_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_3_ce0 = grp_RoPE_fu_1803_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_3_ce0 = grp_matmul_1_fu_1772_o_vec_3_ce0;
    end else begin
        out_k_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_3_we0 = grp_matmul_1_fu_1772_o_vec_3_we0;
    end else begin
        out_k_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_4_address0 = grp_RoPE_fu_1803_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_4_address0 = grp_matmul_1_fu_1772_o_vec_4_address0;
    end else begin
        out_k_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_4_ce0 = grp_RoPE_fu_1803_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_4_ce0 = grp_matmul_1_fu_1772_o_vec_4_ce0;
    end else begin
        out_k_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_4_we0 = grp_matmul_1_fu_1772_o_vec_4_we0;
    end else begin
        out_k_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_5_address0 = grp_RoPE_fu_1803_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_5_address0 = grp_matmul_1_fu_1772_o_vec_5_address0;
    end else begin
        out_k_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_5_ce0 = grp_RoPE_fu_1803_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_5_ce0 = grp_matmul_1_fu_1772_o_vec_5_ce0;
    end else begin
        out_k_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_5_we0 = grp_matmul_1_fu_1772_o_vec_5_we0;
    end else begin
        out_k_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_6_address0 = grp_RoPE_fu_1803_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_6_address0 = grp_matmul_1_fu_1772_o_vec_6_address0;
    end else begin
        out_k_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_6_ce0 = grp_RoPE_fu_1803_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_6_ce0 = grp_matmul_1_fu_1772_o_vec_6_ce0;
    end else begin
        out_k_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_6_we0 = grp_matmul_1_fu_1772_o_vec_6_we0;
    end else begin
        out_k_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_7_address0 = grp_RoPE_fu_1803_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_7_address0 = grp_matmul_1_fu_1772_o_vec_7_address0;
    end else begin
        out_k_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_7_ce0 = grp_RoPE_fu_1803_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_7_ce0 = grp_matmul_1_fu_1772_o_vec_7_ce0;
    end else begin
        out_k_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_7_we0 = grp_matmul_1_fu_1772_o_vec_7_we0;
    end else begin
        out_k_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_address0 = grp_RoPE_fu_1803_in_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_address0 = grp_matmul_1_fu_1772_o_vec_0_address0;
    end else begin
        out_k_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_ce0 = grp_RoPE_fu_1803_in_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_ce0 = grp_matmul_1_fu_1772_o_vec_0_ce0;
    end else begin
        out_k_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_1_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_1_address0 = grp_RoPE_fu_1803_out_1_address0;
    end else begin
        out_k_rope_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_1_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_1_ce0 = grp_RoPE_fu_1803_out_1_ce0;
    end else begin
        out_k_rope_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_1_we0 = grp_RoPE_fu_1803_out_1_we0;
    end else begin
        out_k_rope_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_2_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_2_address0 = grp_RoPE_fu_1803_out_2_address0;
    end else begin
        out_k_rope_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_2_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_2_ce0 = grp_RoPE_fu_1803_out_2_ce0;
    end else begin
        out_k_rope_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_2_we0 = grp_RoPE_fu_1803_out_2_we0;
    end else begin
        out_k_rope_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_3_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_3_address0 = grp_RoPE_fu_1803_out_3_address0;
    end else begin
        out_k_rope_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_3_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_3_ce0 = grp_RoPE_fu_1803_out_3_ce0;
    end else begin
        out_k_rope_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_3_we0 = grp_RoPE_fu_1803_out_3_we0;
    end else begin
        out_k_rope_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_4_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_4_address0 = grp_RoPE_fu_1803_out_4_address0;
    end else begin
        out_k_rope_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_4_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_4_ce0 = grp_RoPE_fu_1803_out_4_ce0;
    end else begin
        out_k_rope_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_4_we0 = grp_RoPE_fu_1803_out_4_we0;
    end else begin
        out_k_rope_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_5_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_5_address0 = grp_RoPE_fu_1803_out_5_address0;
    end else begin
        out_k_rope_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_5_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_5_ce0 = grp_RoPE_fu_1803_out_5_ce0;
    end else begin
        out_k_rope_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_5_we0 = grp_RoPE_fu_1803_out_5_we0;
    end else begin
        out_k_rope_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_6_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_6_address0 = grp_RoPE_fu_1803_out_6_address0;
    end else begin
        out_k_rope_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_6_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_6_ce0 = grp_RoPE_fu_1803_out_6_ce0;
    end else begin
        out_k_rope_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_6_we0 = grp_RoPE_fu_1803_out_6_we0;
    end else begin
        out_k_rope_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_7_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_7_address0 = grp_RoPE_fu_1803_out_7_address0;
    end else begin
        out_k_rope_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_7_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_7_ce0 = grp_RoPE_fu_1803_out_7_ce0;
    end else begin
        out_k_rope_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_7_we0 = grp_RoPE_fu_1803_out_7_we0;
    end else begin
        out_k_rope_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_address0 = grp_RoPE_fu_1803_out_0_address0;
    end else begin
        out_k_rope_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_k_rope_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_k_rope_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_ce0 = grp_RoPE_fu_1803_out_0_ce0;
    end else begin
        out_k_rope_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_k_rope_we0 = grp_RoPE_fu_1803_out_0_we0;
    end else begin
        out_k_rope_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_k_we0 = grp_matmul_1_fu_1772_o_vec_0_we0;
    end else begin
        out_k_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_1_address0 = grp_RoPE_fu_1803_in_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_1_address0 = grp_matmul_1_fu_1772_o_vec_1_address0;
    end else begin
        out_q_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_1_ce0 = grp_RoPE_fu_1803_in_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_1_ce0 = grp_matmul_1_fu_1772_o_vec_1_ce0;
    end else begin
        out_q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_1_we0 = grp_matmul_1_fu_1772_o_vec_1_we0;
    end else begin
        out_q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_2_address0 = grp_RoPE_fu_1803_in_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_2_address0 = grp_matmul_1_fu_1772_o_vec_2_address0;
    end else begin
        out_q_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_2_ce0 = grp_RoPE_fu_1803_in_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_2_ce0 = grp_matmul_1_fu_1772_o_vec_2_ce0;
    end else begin
        out_q_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_2_we0 = grp_matmul_1_fu_1772_o_vec_2_we0;
    end else begin
        out_q_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_3_address0 = grp_RoPE_fu_1803_in_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_3_address0 = grp_matmul_1_fu_1772_o_vec_3_address0;
    end else begin
        out_q_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_3_ce0 = grp_RoPE_fu_1803_in_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_3_ce0 = grp_matmul_1_fu_1772_o_vec_3_ce0;
    end else begin
        out_q_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_3_we0 = grp_matmul_1_fu_1772_o_vec_3_we0;
    end else begin
        out_q_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_4_address0 = grp_RoPE_fu_1803_in_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_4_address0 = grp_matmul_1_fu_1772_o_vec_4_address0;
    end else begin
        out_q_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_4_ce0 = grp_RoPE_fu_1803_in_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_4_ce0 = grp_matmul_1_fu_1772_o_vec_4_ce0;
    end else begin
        out_q_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_4_we0 = grp_matmul_1_fu_1772_o_vec_4_we0;
    end else begin
        out_q_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_5_address0 = grp_RoPE_fu_1803_in_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_5_address0 = grp_matmul_1_fu_1772_o_vec_5_address0;
    end else begin
        out_q_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_5_ce0 = grp_RoPE_fu_1803_in_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_5_ce0 = grp_matmul_1_fu_1772_o_vec_5_ce0;
    end else begin
        out_q_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_5_we0 = grp_matmul_1_fu_1772_o_vec_5_we0;
    end else begin
        out_q_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_6_address0 = grp_RoPE_fu_1803_in_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_6_address0 = grp_matmul_1_fu_1772_o_vec_6_address0;
    end else begin
        out_q_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_6_ce0 = grp_RoPE_fu_1803_in_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_6_ce0 = grp_matmul_1_fu_1772_o_vec_6_ce0;
    end else begin
        out_q_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_6_we0 = grp_matmul_1_fu_1772_o_vec_6_we0;
    end else begin
        out_q_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_7_address0 = grp_RoPE_fu_1803_in_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_7_address0 = grp_matmul_1_fu_1772_o_vec_7_address0;
    end else begin
        out_q_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_7_ce0 = grp_RoPE_fu_1803_in_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_7_ce0 = grp_matmul_1_fu_1772_o_vec_7_ce0;
    end else begin
        out_q_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_7_we0 = grp_matmul_1_fu_1772_o_vec_7_we0;
    end else begin
        out_q_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_address0 = grp_RoPE_fu_1803_in_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_address0 = grp_matmul_1_fu_1772_o_vec_0_address0;
    end else begin
        out_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_ce0 = grp_RoPE_fu_1803_in_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_ce0 = grp_matmul_1_fu_1772_o_vec_0_ce0;
    end else begin
        out_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_1_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_1_address0 = grp_RoPE_fu_1803_out_1_address0;
    end else begin
        out_q_rope_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_1_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_1_ce0 = grp_RoPE_fu_1803_out_1_ce0;
    end else begin
        out_q_rope_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_1_we0 = grp_RoPE_fu_1803_out_1_we0;
    end else begin
        out_q_rope_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_2_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_2_address0 = grp_RoPE_fu_1803_out_2_address0;
    end else begin
        out_q_rope_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_2_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_2_ce0 = grp_RoPE_fu_1803_out_2_ce0;
    end else begin
        out_q_rope_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_2_we0 = grp_RoPE_fu_1803_out_2_we0;
    end else begin
        out_q_rope_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_3_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_3_address0 = grp_RoPE_fu_1803_out_3_address0;
    end else begin
        out_q_rope_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_3_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_3_ce0 = grp_RoPE_fu_1803_out_3_ce0;
    end else begin
        out_q_rope_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_3_we0 = grp_RoPE_fu_1803_out_3_we0;
    end else begin
        out_q_rope_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_4_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_4_address0 = grp_RoPE_fu_1803_out_4_address0;
    end else begin
        out_q_rope_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_4_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_4_ce0 = grp_RoPE_fu_1803_out_4_ce0;
    end else begin
        out_q_rope_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_4_we0 = grp_RoPE_fu_1803_out_4_we0;
    end else begin
        out_q_rope_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_5_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_5_address0 = grp_RoPE_fu_1803_out_5_address0;
    end else begin
        out_q_rope_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_5_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_5_ce0 = grp_RoPE_fu_1803_out_5_ce0;
    end else begin
        out_q_rope_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_5_we0 = grp_RoPE_fu_1803_out_5_we0;
    end else begin
        out_q_rope_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_6_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_6_address0 = grp_RoPE_fu_1803_out_6_address0;
    end else begin
        out_q_rope_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_6_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_6_ce0 = grp_RoPE_fu_1803_out_6_ce0;
    end else begin
        out_q_rope_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_6_we0 = grp_RoPE_fu_1803_out_6_we0;
    end else begin
        out_q_rope_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_7_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_7_address0 = grp_RoPE_fu_1803_out_7_address0;
    end else begin
        out_q_rope_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_7_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_7_ce0 = grp_RoPE_fu_1803_out_7_ce0;
    end else begin
        out_q_rope_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_7_we0 = grp_RoPE_fu_1803_out_7_we0;
    end else begin
        out_q_rope_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_address0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_address0 = grp_RoPE_fu_1803_out_0_address0;
    end else begin
        out_q_rope_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        out_q_rope_ce0 = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_out_q_rope_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_ce0 = grp_RoPE_fu_1803_out_0_ce0;
    end else begin
        out_q_rope_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        out_q_rope_we0 = grp_RoPE_fu_1803_out_0_we0;
    end else begin
        out_q_rope_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        out_q_we0 = grp_matmul_1_fu_1772_o_vec_0_we0;
    end else begin
        out_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_1_address0 = grp_matmul_1_fu_1772_i_vec_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_1_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_address0;
    end else begin
        out_rms_vec_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_1_ce0 = grp_matmul_1_fu_1772_i_vec_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_1_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_ce0;
    end else begin
        out_rms_vec_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_1_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_1_we0;
    end else begin
        out_rms_vec_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_2_address0 = grp_matmul_1_fu_1772_i_vec_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_2_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_address0;
    end else begin
        out_rms_vec_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_2_ce0 = grp_matmul_1_fu_1772_i_vec_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_2_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_ce0;
    end else begin
        out_rms_vec_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_2_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_2_we0;
    end else begin
        out_rms_vec_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_3_address0 = grp_matmul_1_fu_1772_i_vec_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_3_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_address0;
    end else begin
        out_rms_vec_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_3_ce0 = grp_matmul_1_fu_1772_i_vec_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_3_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_ce0;
    end else begin
        out_rms_vec_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_3_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_3_we0;
    end else begin
        out_rms_vec_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_4_address0 = grp_matmul_1_fu_1772_i_vec_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_4_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_address0;
    end else begin
        out_rms_vec_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_4_ce0 = grp_matmul_1_fu_1772_i_vec_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_4_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_ce0;
    end else begin
        out_rms_vec_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_4_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_4_we0;
    end else begin
        out_rms_vec_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_5_address0 = grp_matmul_1_fu_1772_i_vec_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_5_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_address0;
    end else begin
        out_rms_vec_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_5_ce0 = grp_matmul_1_fu_1772_i_vec_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_5_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_ce0;
    end else begin
        out_rms_vec_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_5_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_5_we0;
    end else begin
        out_rms_vec_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_6_address0 = grp_matmul_1_fu_1772_i_vec_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_6_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_address0;
    end else begin
        out_rms_vec_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_6_ce0 = grp_matmul_1_fu_1772_i_vec_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_6_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_ce0;
    end else begin
        out_rms_vec_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_6_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_6_we0;
    end else begin
        out_rms_vec_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_7_address0 = grp_matmul_1_fu_1772_i_vec_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_7_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_address0;
    end else begin
        out_rms_vec_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_7_ce0 = grp_matmul_1_fu_1772_i_vec_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_7_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_ce0;
    end else begin
        out_rms_vec_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_7_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_7_we0;
    end else begin
        out_rms_vec_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_address0 = grp_matmul_1_fu_1772_i_vec_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_address0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_address0;
    end else begin
        out_rms_vec_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state61))) begin
        out_rms_vec_ce0 = grp_matmul_1_fu_1772_i_vec_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_ce0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_ce0;
    end else begin
        out_rms_vec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        out_rms_vec_we0 = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_out_rms_vec_we0;
    end else begin
        out_rms_vec_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_1_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_1_address0 = grp_matmul_1_fu_1772_o_vec_1_address0;
    end else begin
        out_v_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_1_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_1_ce0 = grp_matmul_1_fu_1772_o_vec_1_ce0;
    end else begin
        out_v_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_1_we0 = grp_matmul_1_fu_1772_o_vec_1_we0;
    end else begin
        out_v_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_2_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_2_address0 = grp_matmul_1_fu_1772_o_vec_2_address0;
    end else begin
        out_v_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_2_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_2_ce0 = grp_matmul_1_fu_1772_o_vec_2_ce0;
    end else begin
        out_v_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_2_we0 = grp_matmul_1_fu_1772_o_vec_2_we0;
    end else begin
        out_v_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_3_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_3_address0 = grp_matmul_1_fu_1772_o_vec_3_address0;
    end else begin
        out_v_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_3_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_3_ce0 = grp_matmul_1_fu_1772_o_vec_3_ce0;
    end else begin
        out_v_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_3_we0 = grp_matmul_1_fu_1772_o_vec_3_we0;
    end else begin
        out_v_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_4_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_4_address0 = grp_matmul_1_fu_1772_o_vec_4_address0;
    end else begin
        out_v_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_4_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_4_ce0 = grp_matmul_1_fu_1772_o_vec_4_ce0;
    end else begin
        out_v_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_4_we0 = grp_matmul_1_fu_1772_o_vec_4_we0;
    end else begin
        out_v_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_5_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_5_address0 = grp_matmul_1_fu_1772_o_vec_5_address0;
    end else begin
        out_v_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_5_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_5_ce0 = grp_matmul_1_fu_1772_o_vec_5_ce0;
    end else begin
        out_v_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_5_we0 = grp_matmul_1_fu_1772_o_vec_5_we0;
    end else begin
        out_v_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_6_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_6_address0 = grp_matmul_1_fu_1772_o_vec_6_address0;
    end else begin
        out_v_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_6_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_6_ce0 = grp_matmul_1_fu_1772_o_vec_6_ce0;
    end else begin
        out_v_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_6_we0 = grp_matmul_1_fu_1772_o_vec_6_we0;
    end else begin
        out_v_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_7_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_7_address0 = grp_matmul_1_fu_1772_o_vec_7_address0;
    end else begin
        out_v_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_7_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_7_ce0 = grp_matmul_1_fu_1772_o_vec_7_ce0;
    end else begin
        out_v_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_7_we0 = grp_matmul_1_fu_1772_o_vec_7_we0;
    end else begin
        out_v_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_address0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_address0 = grp_matmul_1_fu_1772_o_vec_0_address0;
    end else begin
        out_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        out_v_ce0 = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_out_v_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_ce0 = grp_matmul_1_fu_1772_o_vec_0_ce0;
    end else begin
        out_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        out_v_we0 = grp_matmul_1_fu_1772_o_vec_0_we0;
    end else begin
        out_v_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_1_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_1_address0 = grp_matmul_1_fu_1772_o_vec_1_address0;
    end else begin
        xb2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_1_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_1_ce0 = grp_matmul_1_fu_1772_o_vec_1_ce0;
    end else begin
        xb2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_1_we0 = grp_matmul_1_fu_1772_o_vec_1_we0;
    end else begin
        xb2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_2_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_2_address0 = grp_matmul_1_fu_1772_o_vec_2_address0;
    end else begin
        xb2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_2_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_2_ce0 = grp_matmul_1_fu_1772_o_vec_2_ce0;
    end else begin
        xb2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_2_we0 = grp_matmul_1_fu_1772_o_vec_2_we0;
    end else begin
        xb2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_3_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_3_address0 = grp_matmul_1_fu_1772_o_vec_3_address0;
    end else begin
        xb2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_3_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_3_ce0 = grp_matmul_1_fu_1772_o_vec_3_ce0;
    end else begin
        xb2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_3_we0 = grp_matmul_1_fu_1772_o_vec_3_we0;
    end else begin
        xb2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_4_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_4_address0 = grp_matmul_1_fu_1772_o_vec_4_address0;
    end else begin
        xb2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_4_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_4_ce0 = grp_matmul_1_fu_1772_o_vec_4_ce0;
    end else begin
        xb2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_4_we0 = grp_matmul_1_fu_1772_o_vec_4_we0;
    end else begin
        xb2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_5_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_5_address0 = grp_matmul_1_fu_1772_o_vec_5_address0;
    end else begin
        xb2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_5_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_5_ce0 = grp_matmul_1_fu_1772_o_vec_5_ce0;
    end else begin
        xb2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_5_we0 = grp_matmul_1_fu_1772_o_vec_5_we0;
    end else begin
        xb2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_6_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_6_address0 = grp_matmul_1_fu_1772_o_vec_6_address0;
    end else begin
        xb2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_6_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_6_ce0 = grp_matmul_1_fu_1772_o_vec_6_ce0;
    end else begin
        xb2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_6_we0 = grp_matmul_1_fu_1772_o_vec_6_we0;
    end else begin
        xb2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_7_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_7_address0 = grp_matmul_1_fu_1772_o_vec_7_address0;
    end else begin
        xb2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_7_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_7_ce0 = grp_matmul_1_fu_1772_o_vec_7_ce0;
    end else begin
        xb2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_7_we0 = grp_matmul_1_fu_1772_o_vec_7_we0;
    end else begin
        xb2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_address0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_address0 = grp_matmul_1_fu_1772_o_vec_0_address0;
    end else begin
        xb2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        xb2_ce0 = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_xb2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_ce0 = grp_matmul_1_fu_1772_o_vec_0_ce0;
    end else begin
        xb2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        xb2_we0 = grp_matmul_1_fu_1772_o_vec_0_we0;
    end else begin
        xb2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_1_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_1_address0 = grp_matmul_1_fu_1772_i_vec_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_1_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_address0;
    end else begin
        xb_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_1_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_1_ce0 = grp_matmul_1_fu_1772_i_vec_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_1_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_ce0;
    end else begin
        xb_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_1_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_1_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_d0;
    end else begin
        xb_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_1_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_1_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_1_we0;
    end else begin
        xb_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_2_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_2_address0 = grp_matmul_1_fu_1772_i_vec_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_2_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_address0;
    end else begin
        xb_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_2_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_2_ce0 = grp_matmul_1_fu_1772_i_vec_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_2_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_ce0;
    end else begin
        xb_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_2_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_2_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_d0;
    end else begin
        xb_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_2_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_2_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_2_we0;
    end else begin
        xb_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_3_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_3_address0 = grp_matmul_1_fu_1772_i_vec_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_3_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_address0;
    end else begin
        xb_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_3_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_3_ce0 = grp_matmul_1_fu_1772_i_vec_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_3_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_ce0;
    end else begin
        xb_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_3_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_3_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_d0;
    end else begin
        xb_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_3_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_3_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_3_we0;
    end else begin
        xb_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_4_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_4_address0 = grp_matmul_1_fu_1772_i_vec_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_4_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_address0;
    end else begin
        xb_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_4_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_4_ce0 = grp_matmul_1_fu_1772_i_vec_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_4_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_ce0;
    end else begin
        xb_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_4_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_4_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_d0;
    end else begin
        xb_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_4_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_4_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_4_we0;
    end else begin
        xb_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_5_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_5_address0 = grp_matmul_1_fu_1772_i_vec_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_5_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_address0;
    end else begin
        xb_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_5_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_5_ce0 = grp_matmul_1_fu_1772_i_vec_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_5_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_ce0;
    end else begin
        xb_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_5_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_5_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_d0;
    end else begin
        xb_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_5_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_5_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_5_we0;
    end else begin
        xb_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_6_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_6_address0 = grp_matmul_1_fu_1772_i_vec_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_6_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_address0;
    end else begin
        xb_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_6_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_6_ce0 = grp_matmul_1_fu_1772_i_vec_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_6_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_ce0;
    end else begin
        xb_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_6_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_6_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_d0;
    end else begin
        xb_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_6_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_6_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_6_we0;
    end else begin
        xb_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_7_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_7_address0 = grp_matmul_1_fu_1772_i_vec_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_7_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_address0;
    end else begin
        xb_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_7_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_7_ce0 = grp_matmul_1_fu_1772_i_vec_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_7_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_ce0;
    end else begin
        xb_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_7_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_7_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_d0;
    end else begin
        xb_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_7_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_7_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_7_we0;
    end else begin
        xb_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_address0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_address0 = grp_matmul_1_fu_1772_i_vec_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_address0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_address0;
    end else begin
        xb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_ce0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        xb_ce0 = grp_matmul_1_fu_1772_i_vec_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_ce0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_ce0;
    end else begin
        xb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_d0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_d0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_d0;
    end else begin
        xb_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        xb_we0 = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_xb_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xb_we0 = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_xb_we0;
    end else begin
        xb_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((gmem0_0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln53_fu_2344_p2 == 1'd1) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else if (((icmp_ln53_fu_2344_p2 == 1'd0) & (1'b0 == ap_block_state14_io) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((gmem1_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((1'b0 == ap_block_state59_on_subcall_done) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if ((~((1'b1 == ap_block_state61_on_subcall_done) | (1'b1 == ap_block_state61_io)) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b0 == ap_block_state74) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((tmp_reg_3271 == 1'd1) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else if (((tmp_reg_3271 == 1'd0) & (icmp_ln155_fu_2574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state79))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            if (((grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            if (((1'b0 == ap_block_state85_on_subcall_done) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add141_fu_2266_p2 = (position_read_reg_2858 + 32'd1);

assign add_ln155_fu_2568_p2 = (h_reg_910 + 4'd1);

assign add_ln53_1_fu_2477_p2 = (mul43_reg_3277 + zext_ln53_1_fu_2473_p1);

assign add_ln53_2_fu_2378_p2 = (zext_ln53_2_fu_2375_p1 + weights_read_reg_2849);

assign add_ln53_3_fu_2502_p2 = (zext_ln53_3_fu_2498_p1 + value_cache_read_reg_2837);

assign add_ln53_4_fu_2507_p2 = (zext_ln53_3_fu_2498_p1 + key_cache_read_reg_2843);

assign add_ln53_5_fu_2332_p2 = (l_fu_230 + 4'd1);

assign add_ln53_6_fu_2338_p2 = (phi_mul_fu_226 + 27'd9440256);

assign add_ln53_fu_2274_p2 = ($signed(sext_ln53_fu_2271_p1) + $signed(33'd1));

assign add_ln60_fu_2416_p2 = (phi_mul_fu_226 + 27'd3072);

assign add_ln61_fu_2430_p2 = (phi_mul_fu_226 + 27'd2362368);

assign add_ln62_fu_2444_p2 = (phi_mul_fu_226 + 27'd4721664);

assign add_ln63_fu_2600_p2 = (phi_mul_fu_226 + 27'd7080960);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

always @ (*) begin
    ap_block_state14_io = ((icmp_ln53_fu_2344_p2 == 1'd1) & (gmem0_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_done == 1'b0) | (grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_done == 1'b0) | (grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state57_on_subcall_done = ((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready & ap_sync_reg_grp_matmul_1_fu_1772_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state59_on_subcall_done = (((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready & ap_sync_reg_grp_matmul_1_fu_1772_ap_done) == 1'b0) | (grp_RoPE_fu_1803_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state61_io = ((gmem3_0_AWREADY == 1'b0) | (gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state61_on_subcall_done = (((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready & ap_sync_reg_grp_matmul_1_fu_1772_ap_done) == 1'b0) | (grp_RoPE_fu_1803_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state74 = ((gmem3_0_BVALID == 1'b0) | (gmem2_0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state85_on_subcall_done = ((ap_sync_reg_grp_matmul_1_fu_1772_ap_ready & ap_sync_reg_grp_matmul_1_fu_1772_ap_done) == 1'b0);
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_matmul_1_fu_1772_ap_ready = (grp_matmul_1_fu_1772_ap_ready | ap_sync_reg_grp_matmul_1_fu_1772_ap_ready);

assign empty_235_fu_2250_p2 = position_read_reg_2858 << 32'd10;

assign empty_236_fu_2255_p2 = position_read_reg_2858 << 32'd8;

assign grp_RoPE_fu_1803_ap_start = grp_RoPE_fu_1803_ap_start_reg;

assign grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start = grp_kernel_mhsa_Outline_ATT_INIT_fu_1718_ap_start_reg;

assign grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start = grp_kernel_mhsa_Outline_HEAD_COMPUTE_fu_1868_ap_start_reg;

assign grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start = grp_kernel_mhsa_Outline_SOFTMAX_HEADS_fu_1898_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start = grp_kernel_mhsa_Pipeline_ACCUM_WRITEBACK_fu_2002_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start = grp_kernel_mhsa_Pipeline_CACHE_STORE_fu_1842_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start = grp_kernel_mhsa_Pipeline_INPUT_COPY_fu_1690_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start = grp_kernel_mhsa_Pipeline_OUTPUT_WRITE_fu_2163_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start = grp_kernel_mhsa_Pipeline_RESIDUAL_fu_2143_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start = grp_kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1915_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start = grp_kernel_mhsa_Pipeline_VITIS_LOOP_19_1_fu_1705_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start = grp_kernel_mhsa_Pipeline_VITIS_LOOP_27_2_fu_1748_ap_start_reg;

assign grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start = grp_kernel_mhsa_Pipeline_XB_INIT_fu_1736_ap_start_reg;

assign grp_matmul_1_fu_1772_ap_start = grp_matmul_1_fu_1772_ap_start_reg;

assign icmp_fu_2304_p2 = ((tmp_9_fu_2294_p4 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_2280_p2 = ((add_ln53_fu_2274_p2 != 33'd0) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_2574_p2 = ((h_reg_910 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_2344_p2 = ((l_fu_230 == 4'd12) ? 1'b1 : 1'b0);

assign mul43_fu_2260_p2 = (empty_235_fu_2250_p2 - empty_236_fu_2255_p2);

assign or_ln1_fu_2589_p4 = {{{tmp_4_fu_2580_p4}, {h_reg_910}}, {6'd0}};

assign p_shl_fu_2449_p3 = {{l_fu_230}, {19'd0}};

assign p_udiv1_fu_2814_p3 = {{h_reg_910}, {3'd0}};

assign select_ln100_fu_2286_p3 = ((icmp_ln100_fu_2280_p2[0:0] == 1'b1) ? add_ln53_fu_2274_p2 : 33'd1);

assign sext_ln27_fu_2401_p1 = trunc_ln5_fu_2391_p4;

assign sext_ln47_fu_2217_p1 = trunc_ln_fu_2207_p4;

assign sext_ln53_fu_2271_p1 = $signed(position_read_reg_2858);

assign sext_ln85_1_fu_2547_p1 = trunc_ln85_1_fu_2537_p4;

assign sext_ln85_fu_2522_p1 = trunc_ln7_fu_2512_p4;

assign shl_ln_fu_2491_p3 = {{add_ln53_1_reg_3372}, {2'd0}};

assign sub_ln53_fu_2467_p2 = (p_shl_fu_2449_p3 - zext_ln53_fu_2463_p1);

assign tmp_10_fu_2456_p3 = {{l_fu_230}, {17'd0}};

assign tmp_3_fu_2318_p3 = {{umax_fu_2310_p3}, {5'd0}};

assign tmp_4_fu_2580_p4 = {{sub_ln53_reg_3366[22:10]}};

assign tmp_9_fu_2294_p4 = {{add_ln53_fu_2274_p2[32:1]}};

assign tmp_fu_2232_p1 = position;

assign trunc_ln5_fu_2391_p4 = {{add_ln53_2_fu_2378_p2[63:2]}};

assign trunc_ln7_fu_2512_p4 = {{add_ln53_4_fu_2507_p2[63:2]}};

assign trunc_ln85_1_fu_2537_p4 = {{add_ln53_3_fu_2502_p2[63:2]}};

assign trunc_ln_fu_2207_p4 = {{current_token[63:2]}};

assign umax_fu_2310_p3 = ((icmp_fu_2304_p2[0:0] == 1'b1) ? add_ln53_fu_2274_p2 : 33'd1);

assign wk_fu_2438_p2 = (zext_ln61_fu_2435_p1 + weights_read_reg_2849);

assign wo_fu_2609_p2 = (zext_ln63_fu_2605_p1 + weights_read_reg_2849);

assign wq_fu_2424_p2 = (zext_ln60_fu_2421_p1 + weights_read_reg_2849);

assign wv_fu_2485_p2 = (zext_ln62_fu_2482_p1 + weights_read_reg_2849);

assign zext_ln53_1_fu_2473_p1 = sub_ln53_fu_2467_p2;

assign zext_ln53_2_fu_2375_p1 = phi_mul_fu_226;

assign zext_ln53_3_fu_2498_p1 = shl_ln_fu_2491_p3;

assign zext_ln53_fu_2463_p1 = tmp_10_fu_2456_p3;

assign zext_ln60_fu_2421_p1 = add_ln60_reg_3341;

assign zext_ln61_fu_2435_p1 = add_ln61_reg_3351;

assign zext_ln62_fu_2482_p1 = add_ln62_reg_3361;

assign zext_ln63_fu_2605_p1 = add_ln63_fu_2600_p2;

always @ (posedge ap_clk) begin
    tmp_3_reg_3293[4:0] <= 5'b00000;
    sub_ln53_reg_3366[16:0] <= 17'b00000000000000000;
    or_ln1_reg_3410[5:0] <= 6'b000000;
    or_ln1_reg_3410[16:10] <= 7'b0000000;
    p_udiv1_reg_3612[2:0] <= 3'b000;
end

endmodule //kernel_mhsa
