0.6
2019.1
May 24 2019
15:06:07
D:/project/vivado/multicycle_cpu/multicycle_cpu.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sim_1/new/multicycle_cpu_tb.v,1634036956,verilog,,,,multicycly_cpu_tb,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/ALU.v,1634092114,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/ControlUnit.v,1634057320,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/DataMemory.v,1634059840,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/InstructionMemory.v,,DataMemory,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/InstructionMemory.v,1634055492,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX2_32bit.v,,InstructionMemory,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX2_32bit.v,1631843242,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX4_32bit.v,,MUX2_32,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX4_32bit.v,1631859879,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX4_5bit.v,,MUX4_32,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MUX4_5bit.v,1631859534,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MultipUnit.v,,MUX4_5,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/MultipUnit.v,1633354091,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/NextPC.v,,MultipUnit,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/NextPC.v,1633974962,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/PC.v,,NextPC,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/PC.v,1633622316,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/RegisterFile.v,,PC,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/RegisterFile.v,1633784501,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/SignZeroExtend.v,,RegisterFile,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/SignZeroExtend.v,1633974421,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/WireToReg.v,,SignZeroExtend,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/WireToReg.v,1634059819,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/cpu.v,,WireToReg,,,,,,,,
D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sources_1/new/cpu.v,1634036655,verilog,,D:/project/vivado/multicycle_cpu/multicycle_cpu.srcs/sim_1/new/multicycle_cpu_tb.v,,cpu,,,,,,,,
